ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.LL_TIM_OC_DisableFast,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	LL_TIM_OC_DisableFast:
  27              	.LVL0:
  28              	.LFB741:
  29              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @file    stm32f3xx_ll_tim.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ******************************************************************************
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #ifndef __STM32F3xx_LL_TIM_H
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __STM32F3xx_LL_TIM_H
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #ifdef __cplusplus
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** extern "C" {
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #include "stm32f3xx.h"
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 2


  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @addtogroup STM32F3xx_LL_Driver
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defin
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x04U,   /* 6: TIMx_CH4  */
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x3CU,   /* 7: TIMx_CH5  */
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x3CU    /* 8: TIMx_CH6  */
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 1: - NA */
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 3: - NA */
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 5: - NA */
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 6: OC4M, OC4FE, OC4PE */
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 7: OC5M, OC5FE, OC5PE */
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U             /* 8: OC6M, OC6FE, OC6PE */
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 1: - NA */
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 3: - NA */
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 5: - NA */
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 6: CC4S, IC4PSC, IC4F */
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 7: - NA */
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U             /* 8: - NA */
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 3


  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: CC1P */
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   2U,            /* 1: CC1NP */
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   4U,            /* 2: CC2P */
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   6U,            /* 3: CC2NP */
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 4: CC3P */
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   10U,           /* 5: CC3NP */
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   12U,           /* 6: CC4P */
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   16U,           /* 7: CC5P */
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   20U            /* 8: CC6P */
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: OIS1 */
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   1U,            /* 1: OIS1N */
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   2U,            /* 2: OIS2 */
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   3U,            /* 3: OIS2N */
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   4U,            /* 4: OIS3 */
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   5U,            /* 5: OIS3N */
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   6U,            /* 6: OIS4 */
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 7: OIS5 */
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   10U            /* 8: OIS6 */
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIMx_OR_RMP_SHIFT 16U
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIMx_OR_RMP_MASK  0x0000FFFFU
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM1)
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM1_OR_RMP_MASK   (TIM1_OR_ETR_RMP << TIMx_OR_RMP_SHIFT)
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM1 */
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined (TIM8)
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM8_OR_RMP_MASK   (TIM8_OR_ETR_RMP << TIMx_OR_RMP_SHIFT)
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM8 */
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM14)
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM14_OR_RMP_MASK  (TIM14_OR_TI1_RMP << TIMx_OR_RMP_SHIFT)
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM14 */
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM16)
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM16_OR_RMP_MASK  (TIM16_OR_TI1_RMP << TIMx_OR_RMP_SHIFT)
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM16 */
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM20)
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM20_OR_RMP_MASK  (TIM20_OR_ETR_RMP << TIMx_OR_RMP_SHIFT)
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM20 */
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7F)
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3F)
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1F)
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1F)
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 4


 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00)
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80)
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0)
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0)
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval none
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #else
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval none
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 5


 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    @ref LL_TIM_SetPrescaler().*/
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    @ref LL_TIM_SetCounterMode().*/
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    be a number between 0x0000 and 0xFFFFFFFF.
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    @ref LL_TIM_SetAutoReload().*/
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    @ref LL_TIM_SetClockDivision().*/
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downc
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    from the RCR value (N).
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    GP timers: this parameter must be a number between Min_Data = 0x
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    Max_Data = 0xFF.
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    Advanced timers: this parameter must be a number between Min_Dat
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    Max_Data = 0xFFFF.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 6


 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    @ref LL_TIM_SetRepetitionCounter().*/
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_OC_SetMode().*/
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                LL_TIM_OC_SetCompareCHx (x=1..6).*/
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_OC_SetIdleState().*/
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 7


 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_OC_SetIdleState().*/
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPolarity().*/
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_IC_SetActiveInput().*/
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPrescaler().*/
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                @ref LL_TIM_IC_SetFilter().*/
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_SetEncoderMode().*/
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 8


 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetPolarity().*/
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 9


 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetPrescaler().*/
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a value of
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     @ref TIM_LL_EC_IC_FILTER.
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetFilter().*/
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     @ref LL_TIM_OC_SetCompareCH2().*/
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_SetOffStates()
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                        programmed. */
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_SetOffStates()
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       register has been written, their content is frozen until the 
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       switching-on of the outputs.
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_OC_SetDeadTime()
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                        programmed. */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 10


 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK()
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK()
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BKF)
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK()
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BKF */
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2E)
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_EnableBRK2() or @ref LL_TIM_DisableBRK2()
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARI
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK2()
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK2()
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 11


 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2E */
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAut
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       programmed. */
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrup
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrup
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCMR1_OC1M_3 */
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt fla
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2E)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 12


 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2E */
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at 
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at 
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 13


 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and 
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!<The counter counts up and d
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 14


 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #else
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                    
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)               
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)               
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 15


 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                 
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AN
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AN
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AN
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 16


 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 17


 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if   defined(TIM_CR2_MMS2)
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_RESET                     0x00000000U                                         
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                      
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                      
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                   
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                      
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                   
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                   
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                      
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                   
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                   
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                   
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)  
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)   
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | 
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CR2_MMS2 */
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if  defined (TIM_SMCR_SMS_3)
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined re
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_SMCR_SMS_3 */
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 18


 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 19


 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BKF)
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_FILTER break filter
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronousl
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BKF */
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2P)
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is act
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is act
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2P */
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2F)
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronousl
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 20


1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2F */
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCER_CC5E) && defined(TIM_CCER_CC6E)
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCER_CC5E && TIM_CCER_CC6E */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 21


1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM1)
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC1_RMP  TIM1 External Trigger ADC1 Remap
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_NC   TIM1_OR_RMP_MASK                                            /
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD1 (TIM1_OR_ETR_RMP_0 | TIM1_OR_RMP_MASK)                      /
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD2 (TIM1_OR_ETR_RMP_1 | TIM1_OR_RMP_MASK)                      /
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD3 (TIM1_OR_ETR_RMP_0 | TIM1_OR_ETR_RMP_1| TIM1_OR_RMP_MASK)   /
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(ADC4)
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC4_RMP  TIM1 External Trigger ADC4 Remap
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_NC   TIM1_OR_RMP_MASK                                             
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD1 (TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)                       
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD2 (TIM1_OR_ETR_RMP_3 | TIM1_OR_RMP_MASK)                       
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD3 (TIM1_OR_ETR_RMP_3 | TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)   
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #else
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC2_RMP  TIM1 External Trigger ADC3 Remap
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_NC   TIM1_OR_RMP_MASK                                             
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD1 (TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)                       
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 22


1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD2 (TIM1_OR_ETR_RMP_3 | TIM1_OR_RMP_MASK)                       
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD3 (TIM1_OR_ETR_RMP_3 | TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)   
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* ADC4 */
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM1 */
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM8)
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC2_RMP  TIM8 External Trigger ADC2 Remap
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_NC   TIM8_OR_RMP_MASK                                             
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD1 (TIM8_OR_ETR_RMP_0 | TIM8_OR_RMP_MASK)                       
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD2 (TIM8_OR_ETR_RMP_1 | TIM8_OR_RMP_MASK)                       
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD3 (TIM8_OR_ETR_RMP_0 | TIM8_OR_ETR_RMP_1 | TIM8_OR_RMP_MASK)   
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC3_RMP  TIM8 External Trigger ADC3 Remap
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_NC   TIM8_OR_RMP_MASK                                             
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD1 (TIM8_OR_ETR_RMP_2 | TIM8_OR_RMP_MASK)                       
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD2 (TIM8_OR_ETR_RMP_3 | TIM8_OR_RMP_MASK)                       
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD3 (TIM8_OR_ETR_RMP_2 | TIM8_OR_ETR_RMP_3 | TIM8_OR_RMP_MASK)   
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM8 */
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM16)
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 External Input Ch1 Remap
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                                   
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_RTC     (TIM16_OR_TI1_RMP_0 | TIM16_OR_RMP_MASK)                      
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM16_OR_TI1_RMP_1 | TIM16_OR_RMP_MASK)                      
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MCO     (TIM16_OR_TI1_RMP_1 | TIM16_OR_TI1_RMP_0 | TIM16_OR_RMP_MASK) 
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM16 */
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM20)
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_ETR_ADC3_RMP  TIM20 External Trigger ADC3 Remap
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_NC   TIM20_OR_RMP_MASK                                           
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_AWD1 (TIM20_OR_ETR_RMP_0 | TIM20_OR_RMP_MASK)                    
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_AWD2 (TIM20_OR_ETR_RMP_1 | TIM20_OR_RMP_MASK)                    
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_AWD3 (TIM20_OR_ETR_RMP_0 | TIM20_OR_ETR_RMP_1 | TIM20_OR_RMP_MASK
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_ETR_ADC4_RMP  TIM20 External Trigger ADC4 Remap
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 23


1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_NC   TIM20_OR_RMP_MASK                                           
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_AWD1 (TIM20_OR_ETR_RMP_2 | TIM20_OR_RMP_MASK)                    
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_AWD2 (TIM20_OR_ETR_RMP_3 | TIM20_OR_RMP_MASK)                    
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_AWD3 (TIM20_OR_ETR_RMP_2 | TIM20_OR_ETR_RMP_3 | TIM20_OR_RMP_MASK
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM20 */
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM14)
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM14_TI1_RMP  TIM14 Timer Input1 Remap
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_GPIO    TIM14_OR_RMP_MASK                                             
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_RTC_CLK (TIM14_OR_TI1_RMP_0 | TIM14_OR_RMP_MASK)                      
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_HSE     (TIM14_OR_TI1_RMP_1 | TIM14_OR_RMP_MASK)                      
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_MCO     (TIM14_OR_TI1_RMP_0 | TIM14_OR_TI1_RMP_1 | TIM14_OR_RMP_MASK) 
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM14 */
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_SMCR_OCCS)
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_OCREF_CLR     0x00000000U         /*!< OCREF_CLR_INT is connected to t
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_ETR           TIM_SMCR_OCCS       /*!< OCREF_CLR_INT is connected to E
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_SMCR_OCCS*/
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Write a value in TIM register.
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __REG__ Register to be written
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __REG__ Register to be read
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 24


1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Register value
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        to TIMx_CNT register bit 31)
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CNT__ Counter value
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval UIF status bit
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval DTG[0:7]
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  & DT_DELAY_1) :
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__C
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                                  (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) 
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__C
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                                  (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) 
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                                  (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) 
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     0U)
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 25


1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PSC__ prescaler
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         active/inactive delay.
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PSC__ prescaler
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         (when the timer operates in one pulse mode).
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PSC__ prescaler
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 26


1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable timer counter.
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable timer counter.
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable update event generation.
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 27


1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable update event generation.
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set update event source
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        - Counter overflow/underflow
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        - Setting the UG bit
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        - Update generation through the slave mode controller
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual event update source
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 28


1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       by a timer instance.
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual counter mode.
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       by a timer instance.
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 29


1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t counter_mode;
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   if (counter_mode == 0U)
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   {
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   }
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return counter_mode;
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         (when supported) and the digital filters.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 30


1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       instance.
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         generators (when supported) and the digital filters.
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       instance.
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the counter value.
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the counter value.
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 31


1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current direction of the counter
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the prescaler value.
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the prescaler value.
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the auto-reload value.
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 32


1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the auto-reload value.
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Auto-reload value
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the repetition counter value.
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note For advanced timer instances RepetitionCounter can be up to 65535 except for STM32F373xC 
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the repetition counter value.
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Repetition counter value
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CR1_UIFREMAP)
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter regis
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This allows both the counter value and a potential roll-over condition signalled by the U
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       in an atomic way.
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 33


1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable update interrupt flag (UIF) remapping.
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) copy is set.
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Counter Counter value
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(uint32_t Counter)
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (((Counter & TIM_CNT_UIFCPY) == (TIM_CNT_UIFCPY)) ? 1UL : 0UL);
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CR1_UIFREMAP */
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 34


1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 35


1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_EnableChannel
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_DisableChannel
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 36


1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure an output channel.
2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 37


2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS6          LL_TIM_OC_ConfigOutput
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH3 CH4 CH5 and CH6 channels are not available for all F3 devices
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 38


2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  The following OC modes are not available on all F3 devices :
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM1
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM2
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM1
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM2
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM1
2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM2
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  CH5 and CH6 channels are not available for all F3 devices
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT
2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 39


2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  The following OC modes are not available on all F3 devices :
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM1
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM2
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM1
2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM2
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM1
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM2
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  CH5 and CH6 channels are not available for all F3 devices
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT
2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_SetPolarity
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 40


2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_GetPolarity
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function is significant only for the timer instances
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a break input.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 41


2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_SetIdleState
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_GetIdleState
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 42


2310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
2320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
2321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
2322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
2323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
2324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
2325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5FE and OC6FE are not available for all F3 devices
2344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
2357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
2358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
2359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
2360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
2361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 43


2367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5FE and OC6FE are not available for all F3 devices
2380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
  30              		.loc 1 2384 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
  35              		.loc 1 2385 3 view .LVU1
  36 0000 4029     		cmp	r1, #64
  37 0002 18D9     		bls	.L8
  38 0004 B1F5805F 		cmp	r1, #4096
  39              		.loc 1 2385 11 is_stmt 0 view .LVU2
  40 0008 08BF     		it	eq
  41 000a 0621     		moveq	r1, #6
  42              	.LVL1:
  43              		.loc 1 2385 11 view .LVU3
  44 000c 04D0     		beq	.L3
  45 000e B1F5807F 		cmp	r1, #256
  46 0012 14BF     		ite	ne
  47 0014 0821     		movne	r1, #8
  48 0016 0421     		moveq	r1, #4
  49              	.L3:
  50              	.LVL2:
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
  51              		.loc 1 2386 3 is_stmt 1 discriminator 32 view .LVU4
  52              		.loc 1 2386 97 is_stmt 0 discriminator 32 view .LVU5
  53 0018 0B4A     		ldr	r2, .L9
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
  54              		.loc 1 2387 3 discriminator 32 view .LVU6
  55 001a 0C4B     		ldr	r3, .L9+4
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
  56              		.loc 1 2386 97 discriminator 32 view .LVU7
  57 001c 12F801C0 		ldrb	ip, [r2, r1]	@ zero_extendqisi2
  58              		.loc 1 2387 3 discriminator 32 view .LVU8
  59 0020 595C     		ldrb	r1, [r3, r1]	@ zero_extendqisi2
  60              	.LVL3:
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
  61              		.loc 1 2386 65 discriminator 32 view .LVU9
  62 0022 1830     		adds	r0, r0, #24
  63              	.LVL4:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 44


  64              		.loc 1 2387 3 is_stmt 1 discriminator 32 view .LVU10
  65 0024 0422     		movs	r2, #4
  66 0026 50F80C30 		ldr	r3, [r0, ip]
  67 002a 8A40     		lsls	r2, r2, r1
  68 002c 23EA0203 		bic	r3, r3, r2
  69 0030 40F80C30 		str	r3, [r0, ip]
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
  70              		.loc 1 2389 1 is_stmt 0 discriminator 32 view .LVU11
  71 0034 7047     		bx	lr
  72              	.LVL5:
  73              	.L8:
  74              		.loc 1 2389 1 discriminator 32 view .LVU12
  75 0036 1029     		cmp	r1, #16
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
  76              		.loc 1 2385 11 view .LVU13
  77 0038 08BF     		it	eq
  78 003a 0221     		moveq	r1, #2
  79              	.LVL6:
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
  80              		.loc 1 2385 11 view .LVU14
  81 003c ECD0     		beq	.L3
  82 003e 0139     		subs	r1, r1, #1
  83 0040 18BF     		it	ne
  84 0042 0121     		movne	r1, #1
  85 0044 C900     		lsls	r1, r1, #3
  86 0046 E7E7     		b	.L3
  87              	.L10:
  88              		.align	2
  89              	.L9:
  90 0048 00000000 		.word	.LANCHOR0
  91 004c 00000000 		.word	.LANCHOR1
  92              		.cfi_endproc
  93              	.LFE741:
  95              		.section	.text.LL_ADC_SetChannelSamplingTime,"ax",%progbits
  96              		.align	1
  97              		.p2align 2,,3
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 102              	LL_ADC_SetChannelSamplingTime:
 103              	.LVL7:
 104              	.LFB174:
 105              		.file 2 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @file    stm32f3xx_ll_adc.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * the "License"; You may not use this file except in compliance with the
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 45


  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ******************************************************************************
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #ifndef __STM32F3xx_LL_ADC_H
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __STM32F3xx_LL_ADC_H
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #ifdef __cplusplus
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** extern "C" {
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #include "stm32f3xx.h"
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @addtogroup STM32F3xx_LL_Driver
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: Devices of STM32F3 serie embed 1 out of 2 different ADC IP.          */
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       - STM32F30x, STM32F31x, STM32F32x, STM32F33x, STM32F35x, STM32F39x:  */
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         ADC IP 5Msamples/sec, from 1 to 4 ADC instances and other specific */
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         features (refer to reference manual).                              */
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       - STM32F37x:                                                         */
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         ADC IP 1Msamples/sec, 1 ADC instance                               */
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       This file contains the drivers of these ADC IP, located in 2 area    */
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       delimited by compilation switches.                                   */
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC5_V1_1)
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2) || defined (ADC3) || defined (ADC4)
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - sequencer register offset                                                */
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET                 ((uint32_t)0x00000000U)
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET                 ((uint32_t)0x00000100U)
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET                 ((uint32_t)0x00000200U)
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET                 ((uint32_t)0x00000300U)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 46


  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGO
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ((uint32_t) 6U) /* Value equivalent to POSITION_VAL(ADC_
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  ((uint32_t)12U) /* Value equivalent to POSITION_VAL(ADC_
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  ((uint32_t)18U) /* Value equivalent to POSITION_VAL(ADC_
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  ((uint32_t)24U) /* Value equivalent to POSITION_VAL(ADC_
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  ((uint32_t) 0U) /* Value equivalent to POSITION_VAL(ADC_
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  ((uint32_t) 6U) /* Value equivalent to POSITION_VAL(ADC_
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  ((uint32_t)12U) /* Value equivalent to POSITION_VAL(ADC_
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  ((uint32_t)18U) /* Value equivalent to POSITION_VAL(ADC_
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  ((uint32_t)24U) /* Value equivalent to POSITION_VAL(ADC_
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS ((uint32_t) 0U) /* Value equivalent to POSITION_VAL(ADC_
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS ((uint32_t) 6U) /* Value equivalent to POSITION_VAL(ADC_
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS ((uint32_t)12U) /* Value equivalent to POSITION_VAL(ADC_
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS ((uint32_t)18U) /* Value equivalent to POSITION_VAL(ADC_
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS ((uint32_t)24U) /* Value equivalent to POSITION_VAL(ADC_
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS ((uint32_t) 0U) /* Value equivalent to POSITION_VAL(ADC_
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS ((uint32_t) 6U) /* Value equivalent to POSITION_VAL(ADC_
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - data register offset                                                     */
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET                 ((uint32_t)0x00000000U)
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET                 ((uint32_t)0x00000100U)
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET                 ((uint32_t)0x00000200U)
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET                 ((uint32_t)0x00000300U)
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGO
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  ((uint32_t) 8U) /* Value equivalent to POSITION_VAL(ADC_
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  ((uint32_t)14U) /* Value equivalent to POSITION_VAL(ADC_
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  ((uint32_t)20U) /* Value equivalent to POSITION_VAL(ADC_
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  ((uint32_t)26U) /* Value equivalent to POSITION_VAL(ADC_
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - regular trigger source                                                   */
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - regular trigger edge                                                     */
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 47


 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U *
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ((uint32_t) 6U) /* Value equivalent to POSITION_VAL(ADC_
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   ((uint32_t)10U) /* Value equivalent to POSITION_VAL(ADC_
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal definitions for ADC group regular trigger sources:                */
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To differentiate into literal LL_ADC_REG_TRIG_x the trigger sources        */
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* depending on ADC instances ADC1, ADC2, ADC3, ADC4 (if ADC instance is      */
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* available on the selected device).                                         */
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xC) || defined(STM32F358xx) || defined(STM32F303xE) || defined(STM32F398xx)
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask offset for ADC group injected trigger sources                */
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* available only on specific ADC instances.                                  */
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_INST_ADC12        ((uint32_t)0x00000001U) /* Marker for differentiation of
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_INST_ADC34        ((uint32_t)0x00000002U) /* Marker for differentiation of
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - injected trigger source                                                  */
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - injected trigger edge                                                    */
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL) << (4U 
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U *
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  ((uint32_t) 2U) /* Value equivalent to POSITION_VAL(ADC_
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 48


 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   ((uint32_t) 6U) /* Value equivalent to POSITION_VAL(ADC_
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal definitions for ADC group injected trigger sources:               */
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To differentiate into literal LL_ADC_INJ_TRIG_x the trigger sources        */
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* depending on ADC instances ADC1, ADC2, ADC3, ADC4 (if ADC instance is      */
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* available on the selected device).                                         */
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xC) || defined(STM32F358xx) || defined(STM32F303xE) || defined(STM32F398xx)
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask offset for ADC group injected trigger sources                */
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* available only on specific ADC instances.                                  */
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_INST_ADC12        ((uint32_t)0x00000001U) /* Marker for differentiation of
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_INST_ADC34        ((uint32_t)0x00000002U) /* Marker for differentiation of
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ((uint32_t)26U)/* Value equivalent to POSITION_VAL(ADC_
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MA
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         ((uint32_t)0x80000000U) /* Marker of internal channel */
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_2       ((uint32_t)0x00080000U) /* Marker of internal channel fo
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                ((uint32_t)0x00000000U)
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                ((uint32_t)0x02000000U)
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_MASK    ((uint32_t)0x01F00000U)
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_POS     ((uint32_t)20U)           /* Value equivalent to POSITIO
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* channels literals definition.                                              */
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER               ((uint32_t)0x00000000U)
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER               (                                                       
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER               (                                                       
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER               (                                                       
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR_AWD1CH
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR_AWD1CH
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 49


 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR_AWD1CH
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR_AWD1CH
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* channels literals definition.                                              */
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             0x00000001UL
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             0x00000002UL
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             0x00000004UL
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             0x00000008UL
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             0x00000010UL
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             0x00000020UL
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             0x00000040UL
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             0x00000080UL
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             0x00000100UL
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             0x00000200UL
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            0x00000400UL
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            0x00000800UL
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            0x00001000UL
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            0x00002000UL
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            0x00004000UL
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            0x00008000UL
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            0x00010000UL
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            0x00020000UL
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            0x00040000UL
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* channels literals definition.                                              */
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t) 0U) << ADC_CHANNEL_S
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t) 3U) << ADC_CHANNEL_S
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t) 6U) << ADC_CHANNEL_S
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t) 9U) << ADC_CHANNEL_S
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t)12U) << ADC_CHANNEL_S
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t)15U) << ADC_CHANNEL_S
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t)18U) << ADC_CHANNEL_S
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t)21U) << ADC_CHANNEL_S
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t)24U) << ADC_CHANNEL_S
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | (((uint32_t)27U) << ADC_CHANNEL_S
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t) 0U) << ADC_CHANNEL_S
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t) 3U) << ADC_CHANNEL_S
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t) 6U) << ADC_CHANNEL_S
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t) 9U) << ADC_CHANNEL_S
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t)12U) << ADC_CHANNEL_S
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t)15U) << ADC_CHANNEL_S
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t)18U) << ADC_CHANNEL_S
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t)21U) << ADC_CHANNEL_S
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | (((uint32_t)24U) << ADC_CHANNEL_S
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 50


 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* the relevant bits for:                                                     */
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* B
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 families)).       */
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*   selection on groups.                                                     */
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET              ((uint32_t)0x00000000U)
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET              ((uint32_t)0x00100000U)
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET              ((uint32_t)0x00200000U)
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL      ((uint32_t)0x00000024U)
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | 
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal register offset for ADC offset number configuration */
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 ((uint32_t)0x00000000U)
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 ((uint32_t)0x00000001U)
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 ((uint32_t)0x00000002U)
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 ((uint32_t)0x00000003U)
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET | ADC_OFR3_REGO
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC registers bits positions */
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS         ((uint32_t) 3U) /* Value equivalent to POSITION_VAL(ADC_
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 51


 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS     ((uint32_t)22U) /* Value equivalent to POSITION_VAL(ADC_
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS      ((uint32_t)23U) /* Value equivalent to POSITION_VAL(ADC_
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS     ((uint32_t)24U) /* Value equivalent to POSITION_VAL(ADC_
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS          ((uint32_t)16U) /* Value equivalent to POSITION_VAL(ADC_
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC registers bits groups */
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JA
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC internal channels related definitions */
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define VREFINT_CAL_ADDR                   ((uint16_t*) ((uint32_t)0x1FFFF7BAU)) /* Internal voltag
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define VREFINT_CAL_VREF                   ((uint32_t) 3300U)                    /* Analog voltage 
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Temperature sensor */
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) ((uint32_t)0x1FFFF7B8U)) /* Internal temper
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) ((uint32_t)0x1FFFF7C2U)) /* Internal temper
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30)                     /* Internal temper
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (( int32_t)  110)                     /* Internal temper
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG          ((uint32_t) 3300U)                    /* Analog voltage 
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: isolate bits with the
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         selected mask and shift them to the register LSB
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (shift mask on register position bit 0).
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __BITS__ Bits in register 32 bits
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __MASK__ Mask in register 32 bits
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Bits in register 32 bits
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __ADC_MASK_SHIFT(__BITS__, __MASK__)                                   \
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__BITS__) & (__MASK__)) >> POSITION_VAL((__MASK__)))
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a register from a register basis from which an offset
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is applied.
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Pointer to register address
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****  ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2U))))
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 52


 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and multimode
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sharing the same ADC common instance):
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         disabled.
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** typedef struct
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              @note On this STM32 serie, if ADC group injected is us
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    clock ratio constraints between ADC clock and AH
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    must be respected. Refer to reference manual.
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of ADC group injected depends on STM32 families).
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is conditioned to ADC state:
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC instance must be disabled.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 53


 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         refer to description of each function for setting
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         conditioned to ADC state.
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** typedef struct
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t Resolution;                  /*!< Set ADC resolution.
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_RESOLU
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_DATA_A
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t LowPowerMode;                /*!< Set ADC low power mode.
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_LP_MOD
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (functions with prefix "REG").
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is conditioned to ADC state:
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC instance must be disabled.
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         refer to description of each function for setting
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         conditioned to ADC state.
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** typedef struct
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 54


 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              data preserved or overwritten.
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (functions with prefix "INJ").
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is conditioned to ADC state:
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC instance must be disabled.
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         refer to description of each function for setting
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         conditioned to ADC state.
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** typedef struct
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: inte
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 55


 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: s
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              @note This parameter has an effect only if group injec
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              Note: This parameter must be set to set to independent
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end o
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end o
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overr
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end o
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       /*!< ADC flag ADC group injected end 
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       /*!< ADC flag ADC group injected end 
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      /*!< ADC flag ADC group injected cont
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 *
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 *
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 *
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master in
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave ins
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master gr
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave gro
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master gr
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave gro
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master gr
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 56


 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave gro
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master gr
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave gro
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master gr
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave gro
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master gr
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave gro
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  /*!< ADC flag ADC multimode master gr
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  /*!< ADC flag ADC multimode slave gro
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master an
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave ana
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master an
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave ana
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master an
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave ana
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance re
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regul
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regul
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regul
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regul
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     /*!< ADC interruption ADC group injec
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     /*!< ADC interruption ADC group injec
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    /*!< ADC interruption ADC group injec
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watc
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watc
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watc
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* DMA transfer.                                                              */
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA          ((uint32_t)0x00000000U) /* ADC group regular conversio
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    ((uint32_t)0x00000001U) /* ADC group regular conversio
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                                    /*
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 57


 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1                   )                 /*
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0)                 /*
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1            ((uint32_t)0x00000000U)                               /*
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE          ((uint32_t)0x00000000U)/*!< ADC measurement pathes all d
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       /*!< ADC measurement path to inte
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)         /*!< ADC measurement path to inte
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)       /*!< ADC measurement path to inte
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B              ((uint32_t)0x00000000U)             /*!< ADC resolution 
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   /*!< ADC resolution 
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   /*!< ADC resolution 
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   /*!< ADC resolution 
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            ((uint32_t)0x00000000U)/*!< ADC conversion data alignmen
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)       /*!< ADC conversion data alignmen
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                ((uint32_t)0x00000000U)              /*!< No ADC low pow
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)                   /*!< ADC low power m
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset number
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset number 1: ADC channel
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset number 2: ADC channel
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 58


 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset number 3: ADC channel
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset number 4: ADC channel
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_OFFSET_DISABLE              ((uint32_t)0x00000000U)/*!< ADC offset disabled (among A
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  /*!< ADC offset enabled (among AD
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               ((uint32_t)0x00000001U) /*!< ADC group regular (availabl
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              ((uint32_t)0x00000002U) /*!< ADC group injected (not ava
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      ((uint32_t)0x00000003U) /*!< ADC both groups regular and
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP  | ADC_CHANNE
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP  | ADC_CHANNE
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP  | ADC_CHANNE
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP  | ADC_CHANNE
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP  | ADC_CHANNE
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP  | ADC_CHANNE
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP  | ADC_CHANNE
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP  | ADC_CHANNE
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP  | ADC_CHANNE
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP  | ADC_CHANNE
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNE
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNE
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNE
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNE
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNE
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNE
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNE
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNE
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNE
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP1_CSR_OPAMP1EN)
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP1             (LL_ADC_CHANNEL_15 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP2_CSR_OPAMP2EN)
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP2             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP3_CSR_OPAMP3EN)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 59


 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP3             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP4_CSR_OPAMP4EN)
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP4             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE              ((uint32_t)0x00000000U)                              
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xC) || defined(STM32F358xx) || defined(STM32F303xE) || defined(STM32F398xx)
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC group regular external triggers for ADC instances: ADC1, ADC2 (for     */
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC instances ADCx available on the selected device)                       */
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: Literal without suffix "ADCxy" means that external trigger           */
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       is available on all ADC instances.                                   */
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: For devices STM32F303xE, STM32F398xx: some triggers require to set   */
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       register SYSCFG_CFGR4. Refer to reference manual.                    */
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1_ADC12    (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2_ADC12    (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3          (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2_ADC12    (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO_ADC12   (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4_ADC12    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11_ADC12 (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC12   (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO_ADC12   (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO_ADC12   (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4_ADC12    (ADC_CFGR_EXTSEL | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xE) || defined(STM32F398xx)
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRG0_ADC12  (LL_ADC_REG_TRIG_EXT_TIM1_CH3)                       
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRG02_ADC12 (LL_ADC_REG_TRIG_EXT_TIM2_CH2_ADC12)                 
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH1_ADC12   (LL_ADC_REG_TRIG_EXT_TIM4_CH4_ADC12)                 
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH2_ADC12   (LL_ADC_REG_TRIG_EXT_TIM6_TRGO_ADC12)                
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH3_ADC12   (LL_ADC_REG_TRIG_EXT_TIM3_CH4_ADC12)                 
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* STM32F303xE || STM32F398xx */
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC group regular external triggers for ADC instances: ADC3, ADC4 (for     */
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC instances ADCx available on the selected device)                       */
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: Literal without suffix "ADCxy" means that external trigger           */
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       is available on all ADC instances.                                   */
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: For devices STM32F303xE, STM32F398xx: some triggers require to set   */
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       register SYSCFG_CFGR4. Refer to reference manual.                    */
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH1_ADC34    (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH3_ADC34    (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3          (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_CH1_ADC34    (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO__ADC34  (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE2_ADC34  (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH1_ADC34    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 60


 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO__ADC34  (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO__ADC34  (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM7_TRGO_ADC34   (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH1_ADC34    (ADC_CFGR_EXTSEL | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xE) || defined(STM32F398xx)
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRG0_ADC34  (LL_ADC_REG_TRIG_EXT_EXTI_LINE2_ADC34)               
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRG02_ADC34 (LL_ADC_REG_TRIG_EXT_TIM4_CH1_ADC34)                 
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH1_ADC34   (LL_ADC_REG_TRIG_EXT_TIM2_CH1_ADC34)                 
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* STM32F303xE || STM32F398xx */
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F303x8) || defined(STM32F328xx)
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1          (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2          (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3          (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2          (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO         (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4          (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO         (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4          (ADC_CFGR_EXTSEL | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F334x8)
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1          (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2          (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3          (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2          (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO         (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG1        (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG3        (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4          (ADC_CFGR_EXTSEL | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F302xC) || defined(STM32F302xE)
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1          (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2          (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3          (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2          (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO         (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4          (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 61


 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4          (ADC_CFGR_EXTSEL | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1          (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2          (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3          (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)  
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2          (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXT
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO         (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO        (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXT
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (                   ADC_CFGR_EXTEN_0)   /*!< ADC group r
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1                   )   /*!< ADC group r
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   /*!< ADC group r
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** * @{
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** */
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             ((uint32_t)0x00000000U) /*!< ADC conversions are perform
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)         /*!< ADC conversions are perform
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       ((uint32_t)0x00000000U)              /*!< ADC conversion
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                  ADC_CFGR_DMAEN)   /*!< ADC conversion
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)   /*!< ADC conversion
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** * @{
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** */
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      ((uint32_t)0x00000000U)/*!< ADC group regular behavior i
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)      /*!< ADC group regular behavior i
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 62


 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        ((uint32_t)0x00000000U)                                 
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1             
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                            
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1             
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                           
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1             
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                            
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1             
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     ((uint32_t)0x00000000U)                                 
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                       
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                          ADC_CFGR_DISC
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                     ADC_CFGR_DISCNUM_1                
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                     ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2                                     
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2                      | ADC_CFGR_DISC
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1                
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 63


1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE              ((uint32_t)0x00000000U)                              
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xC) || defined(STM32F358xx) || defined(STM32F303xE) || defined(STM32F398xx)
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC group injected external triggers for ADC instances: ADC1, ADC2 (for    */
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC instances ADCx available on the selected device)                       */
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: Literal without suffix "ADCxy" means that external trigger           */
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       is available on all ADC instances.                                   */
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: For devices STM32F303xE, STM32F398xx: some triggers require to set   */
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       register SYSCFG_CFGR4. Refer to reference manual.                    */
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO         (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                      
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4          (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO_ADC12   (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1_ADC12    (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4_ADC12    (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO_ADC12   (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15_ADC12 (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC12    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3_ADC12    (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TR
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1_ADC12    (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO_ADC12   (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO        (ADC_JSQR_JEXTSEL | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xE) || defined(STM32F398xx)
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO_ADC12  (LL_ADC_INJ_TRIG_EXT_TIM2_CH1_ADC12)                 
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2_ADC12 (LL_ADC_INJ_TRIG_EXT_EXTI_LINE15_ADC12)              
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH4_ADC12   (LL_ADC_INJ_TRIG_EXT_TIM2_CH1_ADC12)                 
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* STM32F303xE || STM32F398xx */
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC group injected external triggers for ADC instances: ADC3, ADC4 (for    */
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* ADC instances ADCx available on the selected device)                       */
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: Literal without suffix "ADCxy" means that external trigger           */
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       is available on all ADC instances.                                   */
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: External triggers JEXT2 and JEXT5 are the same (TIM4_CH3 event).     */
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       JEXT2 is the main trigger, JEXT5 is kept as spare trigger for        */
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       future devices.                                                      */
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: For devices STM32F303xE, STM32F398xx: some triggers require to set   */
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       register SYSCFG_CFGR4. Refer to reference manual.                    */
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO         (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                      
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4          (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH3_ADC34    (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH2_ADC34    (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4__ADC34   (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH4_ADC34    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 64


1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO__ADC34  (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH3_ADC34    (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TR
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO__ADC34  (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM7_TRGO_ADC34   (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO        (ADC_JSQR_JEXTSEL | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(STM32F303xE) || defined(STM32F398xx)
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRG_ADC34   (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRG2_ADC34  (LL_ADC_INJ_TRIG_EXT_TIM1_CH3_ADC34)                 
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH2         (LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                     
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* STM32F303xE || STM32F398xx */
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F303x8) || defined(STM32F328xx)
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO         (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                      
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4          (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO         (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1          (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4          (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO         (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4          (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3          (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TR
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1          (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO        (ADC_JSQR_JEXTSEL | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F334x8)
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO         (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                      
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4          (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO         (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1          (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4          (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2        (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4        (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3          (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TR
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1          (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO        (ADC_JSQR_JEXTSEL | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F302xC) || defined(STM32F302xE)
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO         (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                      
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4          (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO         (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1          (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4          (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO         (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TR
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 65


1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3          (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_J
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TR
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1          (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO        (ADC_JSQR_JEXTSEL | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO         (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                      
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4          (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TR
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2        (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) 
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO         (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_J
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO        (ADC_JSQR_JEXTSEL | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** * @{
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** */
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        ((uint32_t)0x00000000U)/*!< ADC group injected conversio
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)       /*!< ADC group injected conversio
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE  ADC group injected - Context queue mode
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE ((uint32_t)0x00000000U)/* Group injected sequence co
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)         /* Group injected sequence co
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        ((uint32_t)0x00000000U)         /*!< ADC group injected 
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 66


1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     ((uint32_t)0x00000000U)/*!< ADC group injected sequencer
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN)     /*!< ADC group injected sequencer
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS)
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS)
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS)
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS)
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_1CYCLE_5       (0x00000000U)                                           
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_2CYCLES_5      (                                        ADC_SMPR2_SMP10
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_4CYCLES_5      (                    ADC_SMPR2_SMP10_1                  
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_7CYCLES_5      (                    ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_19CYCLES_5     (ADC_SMPR2_SMP10_2                                      
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_61CYCLES_5     (ADC_SMPR2_SMP10_2                     | ADC_SMPR2_SMP10
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_181CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1                  
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_601CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         /*!< A
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         /*!< A
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) /*!<
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) /*!<
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) /*!<
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 67


1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 ((uint32_t)0x00000000U)                                 
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK                              
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK)              
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK)              
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK)              
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK)              
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK)              
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK)              
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK)              
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK)              
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK)              
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK)              
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)              
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK)              
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK)              
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK)              
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK)              
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK)              
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK)              
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 68


1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK)              
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK)              
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK)      
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) | ADC
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) | ADC
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK)      
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK)      
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) | ADC
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) | ADC
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP1_CSR_OPAMP1EN)
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG          ((LL_ADC_CHANNEL_VOPAMP1    & ADC_CHANNEL_ID_MASK)      
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_INJ          ((LL_ADC_CHANNEL_VOPAMP1    & ADC_CHANNEL_ID_MASK) | ADC
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP1    & ADC_CHANNEL_ID_MASK) | ADC
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP2_CSR_OPAMP2EN)
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG          ((LL_ADC_CHANNEL_VOPAMP2    & ADC_CHANNEL_ID_MASK)      
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_INJ          ((LL_ADC_CHANNEL_VOPAMP2    & ADC_CHANNEL_ID_MASK) | ADC
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP2    & ADC_CHANNEL_ID_MASK) | ADC
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP3_CSR_OPAMP3EN)
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_REG          ((LL_ADC_CHANNEL_VOPAMP3    & ADC_CHANNEL_ID_MASK)      
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_INJ          ((LL_ADC_CHANNEL_VOPAMP3    & ADC_CHANNEL_ID_MASK) | ADC
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP3    & ADC_CHANNEL_ID_MASK) | ADC
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP4_CSR_OPAMP4EN)
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG          ((LL_ADC_CHANNEL_VOPAMP4    & ADC_CHANNEL_ID_MASK)      
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_INJ          ((LL_ADC_CHANNEL_VOPAMP4    & ADC_CHANNEL_ID_MASK) | ADC
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP4    & ADC_CHANNEL_ID_MASK) | ADC
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1              ) /*!< ADC analog watchdog thr
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (              ADC_TR1_LT1) /*!< ADC analog watchdog thr
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 | ADC_TR1_LT1) /*!< ADC analog watchdog bot
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           ((uint32_t)0x00000000U)                                 
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1       
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 | ADC_
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                 ADC_CCR_DUAL_2                  | ADC_
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 69


1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3                                   | ADC_
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                   ADC_
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                  ADC_CCR_DUAL_1       
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                  ADC_CCR_DUAL_1 | ADC_
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        ((uint32_t)0x00000000U)                            /*!
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (                 ADC_CCR_MDMA_1                 ) /*!
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (                 ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1                 ) /*!
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   ((uint32_t)0x00000000U)                                 
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (                                                      A
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (                                    ADC_CCR_DELAY_1    
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (                                    ADC_CCR_DELAY_1 | A
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (                  ADC_CCR_DELAY_2                      
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (                  ADC_CCR_DELAY_2                   | A
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1    
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | A
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3                                        
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3                                     | A
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1    
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1 | A
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) /*!< In multimod
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) /*!< In multimod
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) /*!< In multimod
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Only ADC IP HW delays are defined in ADC LL driver driver,
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         not timeout values.
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         above each literal definition.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 70


1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       not timeout values.                                                  */
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       STM32 serie:                                                         */
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 112/fADC.                   */
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         cycles                                                             */
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         configuration.                                                     */
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Unit: us                                                                   */
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ((uint32_t)  10U)  /*!< Delay for ADC stabilization tim
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* parameter "tstart_vrefint").                                               */
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Unit: us                                                                   */
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US       ((uint32_t)  12U)  /*!< Delay for internal voltage refer
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* parameter "tSTART").                                                       */
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Unit: us                                                                   */
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US    ((uint32_t) 120U)  /*!< Delay for temperature sensor sta
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: On this STM32 serie, a minimum number of ADC clock cycles            */
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES ((uint32_t) 4U)  /*!< Delay required between ADC end o
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 71


1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Write a value in ADC register
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __REG__ Register to be written
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Read a value in ADC register
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __REG__ Register to be read
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Register value
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Example:
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           will return decimal number "4".
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         number is returned, either defined with number
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 72


1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0U)                                  \
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                                    \
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                                    \
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                                    \
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       (                                                                                    \
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        POSITION_VAL((__CHANNEL__))                                                         \
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                                    \
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         from number in decimal format.
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Example:
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 73


1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.\n
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1, 2, 3, 4, 5) For ADC channel read back from ADC register,
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         comparison with internal channel parameter to be done
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9U)                                                                        
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                                            
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (ADC_SMPR1_REGOFFSET | (((uint32_t) (3U * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_P
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                                            
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                                            
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       (                                                                                            
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (ADC_SMPR2_REGOFFSET | (((uint32_t) (3U * ((__DECIMAL_NB__) - 10U))) << ADC_CHANNEL_SMPx_BIT
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                                            
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC internal channel:
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         returned from ADC registers,
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         because internal and external channels share the same channel
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         parameters definitions of driver.
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 74


1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a value defined from parameter definition of
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         from ADC registers.
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 75


1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 76


1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or a value from functions where a channel number is
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         returned from ADC registers,
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         because internal and external channels share the same channel
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         parameters definitions of driver.
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined (ADC1) && defined (ADC2) && defined (ADC3) && defined (ADC4)
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1)                                                \
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                        \
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                         \
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                         \
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)       ||                         \
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)                               \
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                        \
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ((__ADC_INSTANCE__) == ADC2)                                             \
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ? (                                                                      \
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) ||                          \
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)                             \
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         )                                                                      \
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         :                                                                      \
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         ((__ADC_INSTANCE__) == ADC3)                                           \
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         ? (                                                                    \
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****            ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) ||                        \
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****            ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3)                           \
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****           )                                                                    \
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****           :                                                                    \
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****           ((__ADC_INSTANCE__) == ADC4)                                         \
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****           ? (                                                                  \
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) ||                      \
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP4)                         \
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****             )                                                                  \
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****             :                                                                  \
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****             (0U)                                                               \
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined (ADC1) && defined (ADC2)
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP1_CSR_OPAMP1EN) && defined(OPAMP2_CSR_OPAMP2EN)
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 77


1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1)                                                \
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                        \
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                         \
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                         \
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)       ||                         \
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)                               \
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                        \
1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ((__ADC_INSTANCE__) == ADC2)                                             \
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ? (                                                                      \
1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                       \
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)                             \
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         )                                                                      \
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         :                                                                      \
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         (0U)                                                                   \
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(OPAMP2_CSR_OPAMP2EN)
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1)                                                \
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                        \
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                         \
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                         \
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                  \
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                        \
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ((__ADC_INSTANCE__) == ADC2)                                             \
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ? (                                                                      \
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                       \
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)                             \
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         )                                                                      \
1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         :                                                                      \
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         (0U)                                                                   \
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #else
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1)                                                \
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                        \
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                         \
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                         \
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)       ||                         \
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)                               \
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                        \
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ((__ADC_INSTANCE__) == ADC2)                                             \
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ? (                                                                      \
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                             \
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         )                                                                      \
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         :                                                                      \
1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         (0U)                                                                   \
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined (ADC1)
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(OPAMP1_CSR_OPAMP1EN)
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (                                                                            \
1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 78


1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)       ||                            \
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)                                  \
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #else
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (                                                                            \
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         from sequencer channel and groups definition.
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example:
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.\n
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1, 2, 3, 4, 5) For ADC channel read back from ADC register,
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 79


1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         comparison with internal channel parameter to be done
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 80


2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(5)
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(5)
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (5)
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(1)
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(1)
2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (1)
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(1)
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(1)
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (1)
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_REG          (0)(3)
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_INJ          (0)(3)
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_REG_INJ         (3)
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(4)
2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(4)
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (4)
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (0) On STM32F3, parameter available only on analog watchdog number: AWD1.\n
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                 
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                                            
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                       
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)             
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          :                                                                                         
2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         different of 12 bits.
2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or @ref LL_ADC_SetAnalogWDThresholds().
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 81


2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *            (< ADCx param >,
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *            );
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is 
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         different of 12 bits.
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *            );
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to get the ADC analog watchdog threshold high
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or low from raw value containing both thresholds concatenated.
2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example, to get analog watchdog threshold high from the register raw value:
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)       \
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__AWD_THRESHOLDS__) >> POSITION_VAL((__AWD_THRESHOLD_TYPE__))) & LL_ADC_AWD_THRESHOLD_LOW)
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 82


2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationFactor().
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and differential ended to 0x2A:
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           LL_ADC_SetCalibrationFactor(
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC1,
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << POSITION_VAL(ADC_CALFACT_CALFACT_D)) | (__CALIB_FACTOR_SINGL
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) & ADC_CDR_RDATA_MST)
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval ADC common register instance
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC3) && defined(ADC4)
2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                        \
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (ADC12_COMMON)                                                          \
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                        \
2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       (                                                                        \
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (ADC34_COMMON)                                                          \
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(ADC1) && defined(ADC2)
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (ADC12_COMMON)
2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #else
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 83


2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (ADC1_COMMON)
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC common instance are disabled.
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         are disabled.
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is enabled.
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC3) && defined(ADC4)
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ? (                                                                        \
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC1) |                                               \
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC2)  )                                              \
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       :                                                                        \
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       (                                                                        \
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC3) |                                               \
2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC4)  )                                              \
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #elif defined(ADC1) && defined(ADC2)
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) |                                                    \
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****    LL_ADC_IsEnabled(ADC2)  )
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #else
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   LL_ADC_IsEnabled(ADC1)
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (refer to reference manual).
2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((uint32_t)0xFFFU) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U)))
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 84


2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a resolution to another resolution.
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted 
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of to the data to be converted
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This parameter can be one of the following values:
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This parameter can be one of the following values:
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)            \
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((__DATA__)                                                                 \
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U)))    \
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****    >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U))       \
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                       (unit: digital value).
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                       __ADC_DATA__,\
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                      \
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****    / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         reference VrefInt.
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         stored in system memory for each device during production.
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 85


2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         connected to pin Vref+.
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of internal voltage reference
2298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 12 bits,
2299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
2304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                   \
2314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                 \
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                        (__ADC_RESOLUTION__),                   \
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                        LL_ADC_RESOLUTION_12B)                  \
2318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         stored in system memory for each device during production.
2325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Calculation formula:
2326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
2328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
2334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  parameters are correct (address and data).
2338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
2339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  less accurate than calibrated values),
2341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of temperature sensor
2348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         corresponds to a resolution of 12 bits,
2349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         temperature sensor.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 86


2351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This parameter can be one of the following values:
2359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
2366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                   __ADC_RESOLUTION__)                              \
2368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
2369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                     (__ADC_RESOLUTION__),          \
2370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                     LL_ADC_RESOLUTION_12B)         \
2371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                    * (__VREFANALOG_VOLTAGE__))                                     \
2372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                   / TEMPSENSOR_CAL_VREFANALOG)                                     \
2373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****         - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****      ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****    ) + TEMPSENSOR_CAL1_TEMP                                                        \
2377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
2383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (refer to device datasheet).
2384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Calculation formula:
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                   (unit: digital value)
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
2390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
2391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
2392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
2393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
2394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  of the current device has characteristics in line with
2395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  datasheet typical values.
2396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
2397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
2398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
2399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
2400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 12bits
2406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
2407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 12 bits.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 87


2408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical v
2409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                       On STM32F3, refer to device datasheet parameter "Avg_Slop
2410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical
2411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                       On STM32F3, refer to device datasheet parameter "V25" (co
2412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature s
2413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit: mV)
2414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit:
2415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor volta
2416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This parameter can be one of the following values:
2417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
2424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,\
2425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,\
2426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,\
2427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,\
2428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                              __ADC_RESOLUTION__)               \
2429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   ((( (                                                                        \
2430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
2431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                  * 1000)                                                       \
2432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        -                                                                       \
2433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****        (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
2434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
2435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                  * 1000)                                                       \
2436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****       )                                                                        \
2437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \
2438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****    ) + (__TEMPSENSOR_CALX_TEMP__)                                              \
2439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   )
2440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
2443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
2447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
2451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
2452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
2453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
2456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /* Note: LL ADC functions to set DMA transfer are located into sections of    */
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       configuration of ADC instance, groups and multimode (if available):  */
2460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
2461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
2464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 88


2465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
2466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   These ADC registers are data registers:
2467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
2468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
2469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
2470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
2471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example:
2472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
2473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
2474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
2475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
2476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
2477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
2478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
2479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
2480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
2481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
2482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
2483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
2484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Register This parameter can be one of the following values:
2486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
2487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
2488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
2489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
2490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval ADC register address
2491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t data_reg_addr = 0U;
2496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
2497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
2498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   {
2499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     /* Retrieve address of register DR */
2500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     data_reg_addr = (uint32_t)&(ADCx->DR);
2501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   }
2502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
2503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   {
2504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     /* Retrieve address of register CDR */
2505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****     data_reg_addr = (uint32_t)&((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
2506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   }
2507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
2508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return data_reg_addr;
2509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #else
2511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Prevent unused argument compilation warning */
2514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   (void)Register;
2515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Retrieve address of register DR */
2517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)&(ADCx->DR);
2518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif
2520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 89


2522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
2523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to
2526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
2527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
2531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, if ADC group injected is used, some
2532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
2533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         must be respected.
2534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to reference manual.
2535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
2539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
2540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
2541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock\n
2542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
2543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
2546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
2551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
2553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE, CommonClock);
2555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
2559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock\n
2560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
2561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)
2570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE));
2572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to internal
2576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   One or several values can be selected.
2578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 90


2579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
2581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
2582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
2583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         temperature sensor stabilization time.
2584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet.
2585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
2586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.
2587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
2588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         For ADC conversion of internal channels,
2589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a sampling time minimum value is required.
2590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet.
2591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
2595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
2596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
2598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalCh\n
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalCh
2600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
2603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
2608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
2610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
2612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
2616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   One or several values can be selected.
2618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
2619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
2621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_GetCommonPathInternalCh\n
2622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_GetCommonPathInternalCh
2623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
2626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
2632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
2634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 91


2636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
2638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
2641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
2642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
2646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
2648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         without having to perform a new calibration using
2649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
2650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   For devices with differential mode available:
2651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         single-ended and differential modes
2653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
2654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
2655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         requires their calibration).
2656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
2657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
2658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         both calibration factors must be concatenated.
2659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         To perform this processing, use helper macro
2660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
2661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
2664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on going on group regular.
2665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_SetCalibrationFactor\n
2666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_SetCalibrationFactor
2667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
2672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
2673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
2674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t C
2676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT,
2678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
2679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              CalibrationFactor << POSITION_VAL(SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK));
2680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
2684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
2686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
2687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   For devices with differential mode available:
2688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         single-ended and differential modes
2690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_GetCalibrationFactor\n
2691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_GetCalibrationFactor
2692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 92


2693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7F
2697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff)
2699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
2701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* "SingleDiff".                                                            */
2702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
2703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
2704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CALFACT, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) >> POS
2705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC resolution.
2709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
2715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
2716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
2718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
2723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
2725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
2727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC resolution.
2731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
2734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
2742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
2744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
2748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         dependencies to ADC resolutions.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 93


2750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
2754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_SetDataAlignment
2755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
2757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
2760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
2762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
2764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
2768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_GetDataAlignment
2771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
2777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN));
2779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC low power mode.
2783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           in order to reduce power consumption.
2787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           has been retrieved by user software.
2791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
2792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           other conversion.
2793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
2794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
2795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
2796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           applications.
2797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           How to use this low power mode:
2798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
2799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
2800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
2801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
2802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
2803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
2804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
2805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
2806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 94


2807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
2808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC conversion start.
2809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
2810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_MODE_AUTOOFF is available):
2811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
2812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
2813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
2814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
2815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
2816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
2817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of delay during which ADC was idle.
2818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
2819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
2820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC channel.
2821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
2825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
2826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
2828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
2829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
2830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
2831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
2833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
2835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC low power mode:
2839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           in order to reduce power consumption.
2843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           has been retrieved by user software.
2847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
2848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           other conversion.
2849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
2850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
2851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
2852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           applications.
2853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           How to use this low power mode:
2854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
2855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
2856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
2857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
2858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
2859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
2860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
2861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
2862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
2863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 95


2864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC conversion start.
2865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
2866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_MODE_AUTOOFF is available):
2867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
2868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
2869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
2870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
2871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
2872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
2873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of delay during which ADC was idle.
2874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
2875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
2876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC channel.
2877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
2878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
2881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
2882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)
2884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY));
2886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC selected offset number 1, 2, 3 or 4.
2890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
2891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
2892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
2893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           or group injected)
2894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
2895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           converted data).
2896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
2897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
2898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         are set to 0.
2899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
2900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
2901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
2902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
2903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
2905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
2907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset\n
2908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset\n
2909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset\n
2910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset\n
2911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset\n
2912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset\n
2913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset\n
2914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset\n
2915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset\n
2916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset\n
2917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset\n
2918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
2919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 96


2921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
2922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
2923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
2924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
2925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
2926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
2928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
2929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
2930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
2931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
2932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
2946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
2947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
2948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
2949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
2950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
2951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
2952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
2953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
2954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
2955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
2956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
2957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
2958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
2959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
2960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
2961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
2962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
2963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
2964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
2965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
2966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(*preg,
2967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
2968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
2969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
2970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
2971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
2972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
2973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
2974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
2975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or group injected)
2976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Usage of the returned channel number:
2977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 97


2978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
2979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
2980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
2981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
2982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
2983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           as parameter for another function.
2984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To get the channel number in decimal format:
2985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           process the returned value with the helper macro
2986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
2987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel\n
2988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel\n
2989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel\n
2990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
2991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
2992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
2993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
2995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
2996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
2997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
3000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
3001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
3002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
3003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
3004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
3018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
3019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
3020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
3021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
3022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
3023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
3024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
3025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
3026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
3027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
3028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
3029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
3030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.\n
3031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1, 2, 3, 4, 5) For ADC channel read back from ADC register,
3032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         comparison with internal channel parameter to be done
3033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 98


3035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
3036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         converted data).
3046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         are set to 0.
3049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel\n
3050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel\n
3051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel\n
3052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
3060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety)
3062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         force offset state disable or enable
3071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         without modifying offset channel or offset value.
3072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This function should be needed only in case of offset to be
3073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         enabled-disabled dynamically, and should not be needed in other cases:
3074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         function LL_ADC_SetOffset() automatically enables the offset.
3075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
3079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_SetOffsetState\n
3080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffsetState\n
3081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffsetState\n
3082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffsetState
3083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  OffsetState This parameter can be one of the following values:
3090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 99


3092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetStat
3095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)
3097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                             ((uint32_t)(&ADCx->OFR1) + (Offsety*4U)));
3098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(*preg,
3100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
3101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              OffsetState);
3102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         offset state disabled or enabled.
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_GetOffsetState\n
3108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_GetOffsetState\n
3109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_GetOffsetState\n
3110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_GetOffsetState
3111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety)
3122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN);
3126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
3130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
3133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
3134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
3138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         internal (SW start) or from external IP (timer event,
3139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         external interrupt line).
3140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
3141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         also set trigger polarity to rising edge 
3142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
3144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
3146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer 
3147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 100


3149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on group regular.
3152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource\n
3153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
3154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1                (3)(4)(5)(6)
3160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1_ADC12    (1)(2)            (7)
3161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2                (3)(4)(5)(6)
3162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2_ADC12    (1)(2)            (7)
3163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO               (3)(4)(5)(6)
3165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO_ADC12   (1)(2)            (7)
3166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO__ADC34  (1)(2)               (8)
3167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1_ADC34    (1)(2)               (8)
3168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2_ADC12    (1)(2)            (7)
3169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3_ADC34    (1)(2)               (8)
3170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO               (3)(4)(5)
3171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO_ADC12   (1)(2)            (7)
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO__ADC34  (1)(2)               (8)
3173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1_ADC34    (1)(2)               (8)
3174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4                (3)(4)(5)
3175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4_ADC12    (1)(2)            (7)
3176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO         (1)(2)(3)(5)
3177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1_ADC34    (1)(2)               (8)
3178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4                (3)   (5)
3179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4_ADC12    (1)(2)            (7)
3180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO               (3)(4)(5)(6)
3181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO_ADC12    (1)(2)            (7)
3182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO               (3)
3183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC12   (1)(2)            (7)
3184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2        (1)(2)
3185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO_ADC12   (1)(2)            (7)
3186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO_ADC34   (1)(2)               (8)
3187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO__ADC34  (1)(2)               (8)
3188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2        (1)(2)
3189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1_ADC34    (1)(2)               (8)
3190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO                    (5)
3191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG0_ADC12  (1)               (7)
3192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG02_ADC12 (1)               (7)
3193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1_ADC12   (1)               (7)
3194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2_ADC12   (1)               (7)
3195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3_ADC12   (1)               (7)
3196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG0_ADC3   (1)                  (8)
3197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG02_ADC34 (1)                  (8)
3198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1_ADC34   (1)                  (8)
3199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1                 (4)
3200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3                 (4)
3201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2_ADC34  (1)(2)               (8)
3202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11             (3)(4)(5)(6)
3203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11_ADC12 (1)(2)            (7)
3204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****    
3205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter not available on all devices: among others, on STM32F303xE, S
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 101


3206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter not available on all devices: among others, on STM32F303xC, S
3207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter not available on all devices: among others, on STM32F303x8, S
3208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter not available on all devices: among others, on STM32F334x8.\n
3209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, parameter not available on all devices: among others, on STM32F302xC, S
3210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (6) On STM32F3, parameter not available on all devices: among others, on STM32F301x8, S
3211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (7) On STM32F3, parameter not available on all ADC instances: ADC1, ADC2 (for ADC insta
3212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (8) On STM32F3, parameter not available on all ADC instances: ADC3, ADC4 (for ADC insta
3213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
3216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
3218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
3222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         internal (SW start) or from external IP (timer event,
3223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         external interrupt line).
3224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
3225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         internal (SW start) or external, without detail
3226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
3227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (equivalent to 
3228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
3229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
3230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer 
3231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource\n
3233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
3234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1                (3)(4)(5)(6)
3240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1_ADC12    (1)(2)            (7)
3241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2                (3)(4)(5)(6)
3242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2_ADC12    (1)(2)            (7)
3243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO               (3)(4)(5)(6)
3245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO_ADC12   (1)(2)            (7)
3246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO__ADC34  (1)(2)               (8)
3247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1_ADC34    (1)(2)               (8)
3248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2_ADC12    (1)(2)            (7)
3249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3_ADC34    (1)(2)               (8)
3250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO               (3)(4)(5)
3251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO_ADC12   (1)(2)            (7)
3252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO__ADC34  (1)(2)               (8)
3253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1_ADC34    (1)(2)               (8)
3254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4                (3)(4)(5)
3255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4_ADC12    (1)(2)            (7)
3256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO         (1)(2)(3)(5)
3257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1_ADC34    (1)(2)               (8)
3258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4                (3)   (5)
3259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4_ADC12    (1)(2)            (7)
3260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO               (3)(4)(5)(6)
3261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO_ADC12    (1)(2)            (7)
3262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO               (3)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 102


3263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC12   (1)(2)            (7)
3264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2        (1)(2)
3265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO_ADC12   (1)(2)            (7)
3266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO_ADC34   (1)(2)               (8)
3267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO__ADC34  (1)(2)               (8)
3268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2        (1)(2)
3269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1_ADC34    (1)(2)               (8)
3270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO                    (5)
3271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG0_ADC12  (1)               (7)
3272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG02_ADC12 (1)               (7)
3273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1_ADC12   (1)               (7)
3274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2_ADC12   (1)               (7)
3275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3_ADC12   (1)               (7)
3276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG0_ADC3   (1)                  (8)
3277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRG02_ADC34 (1)                  (8)
3278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1_ADC34   (1)                  (8)
3279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1                 (4)
3280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3                 (4)
3281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2_ADC34  (1)(2)               (8)
3282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11             (3)(4)(5)(6)
3283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11_ADC12 (1)(2)            (7)
3284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****    
3285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter not available on all devices: among others, on STM32F303xE, S
3286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter not available on all devices: among others, on STM32F303xC, S
3287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter not available on all devices: among others, on STM32F303x8, S
3288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter not available on all devices: among others, on STM32F334x8.\n
3289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, parameter not available on all devices: among others, on STM32F302xC, S
3290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (6) On STM32F3, parameter not available on all devices: among others, on STM32F301x8, S
3291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (7) On STM32F3, parameter not available on all ADC instances: ADC1, ADC2 (for ADC insta
3292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (8) On STM32F3, parameter not available on all ADC instances: ADC3, ADC4 (for ADC insta
3293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
3295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t TriggerSource = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN);
3297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
3299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
3300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t ShiftExten = ((TriggerSource & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2U
3301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
3303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
3304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return ((TriggerSource
3305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****            & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR_EXTSEL)
3306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****           | ((ADC_REG_TRIG_EDGE_MASK >> ShiftExten) & ADC_CFGR_EXTEN)
3307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          );
3308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
3312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****             or external.
3313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
3314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
3315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
3316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
3317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
3319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 103


3320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
3322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN));
3324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
3328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on group regular.
3333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
3334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
3336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
3337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
3342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
3344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
3348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
3350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
3353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
3357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN));
3359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
3364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           are configurable.
3369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This function performs configuration of:
3370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Sequencer ranks are selected using
3374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 104


3377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           are defined by channel number.
3379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This function performs configuration of:
3380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             highest channel number).
3387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Sequencer ranks are selected using
3388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on group regular.
3395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
3396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
3398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
3414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
3417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
3423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           are configurable.
3428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This function retrieves:
3429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Sequencer ranks are selected using
3433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 105


3434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
3436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           are defined by channel number.
3438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This function retrieves:
3439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             highest channel number).
3446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Sequencer ranks are selected using
3447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
3451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
3469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)
3471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
3473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
3477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         number of ranks.
3479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular 
3480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
3481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
3482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
3483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on group regular.
3487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont\n
3488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
3489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 106


3491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
3503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont);
3505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
3509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         number of ranks.
3511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont\n
3512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
3513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
3526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM));
3528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
3532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         scan sequence rank.
3533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This function performs configuration of:
3534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
3536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
3537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
3538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         affectation to a channel are configurable.
3539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
3540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
3541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
3542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
3543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
3544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         enabled separately.
3545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
3546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 107


3548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on group regular.
3550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks\n
3551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks\n
3552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks\n
3553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks\n
3554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks\n
3555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks\n
3556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
3557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
3558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
3559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks\n
3560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks\n
3561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks\n
3562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks\n
3563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks\n
3564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks\n
3565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
3566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
3568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
3569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
3570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
3571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
3572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
3573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
3574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
3575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
3576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
3577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
3578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
3579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
3580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
3581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
3582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
3583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
3584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
3587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
3588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
3589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
3590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
3591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 108


3605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
3606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
3607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
3608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
3609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
3610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
3611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
3612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
3613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
3614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
3615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
3616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
3617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
3618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
3621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
3623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
3624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
3625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFF
3627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(*preg,
3629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
3630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
3631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
3635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         scan sequence rank.
3636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
3637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
3638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         affectation to a channel are configurable.
3639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
3640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
3641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
3642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
3644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           as parameter for another function.
3650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           process the returned value with the helper macro
3652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks\n
3654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks\n
3655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks\n
3656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks\n
3657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks\n
3658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks\n
3659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
3660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
3661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 109


3662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks\n
3663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks\n
3664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks\n
3665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks\n
3666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks\n
3667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks\n
3668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
3669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
3671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
3672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
3673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
3674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
3675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
3676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
3677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
3678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
3679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
3680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
3681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
3682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
3683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
3684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
3685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
3686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
3687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
3690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
3691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
3692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
3693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
3694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
3708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
3709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
3710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
3711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
3712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
3713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
3714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
3715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
3716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
3717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
3718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 110


3719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
3720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.\n
3721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1, 2, 3, 4, 5) For ADC channel read back from ADC register,
3722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         comparison with internal channel parameter to be done
3723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
3726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFF
3728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
3729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t) ((READ_BIT(*preg,
3730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                               ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MA
3731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                      >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
3732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                     );
3733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
3737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
3738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - single mode: one conversion per trigger
3739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
3740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           conversions launched successively automatically.
3741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular 
3742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
3743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on group regular.
3747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
3748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
3750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
3751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
3752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
3755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
3757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
3761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
3762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - single mode: one conversion per trigger
3763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
3764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           conversions launched successively automatically.
3765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
3766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
3769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
3770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
3772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT));
3774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 111


3776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
3778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
3779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
3780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         mode:
3781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
3782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           when number of DMA data transfers (number of
3783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions) is reached.
3784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
3785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
3786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
3787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions).
3788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
3789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
3790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         mode non-circular:
3791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
3792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
3793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
3794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
3795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
3796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
3797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
3798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
3802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
3803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_SetDMATransfer
3804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
3806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
3807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
3808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
3809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
3812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
3814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
3818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
3819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
3820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         mode:
3821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
3822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           when number of DMA data transfers (number of
3823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions) is reached.
3824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
3825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
3826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
3827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions).
3828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
3829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
3830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         mode non-circular:
3831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
3832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 112


3833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
3834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
3835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
3836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
3837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
3838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_GetDMATransfer\n
3839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_GetDMATransfer
3840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
3843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
3844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
3845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
3847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
3849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
3853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         data preserved or overwritten.
3854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
3855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         other devices without this feature have a behavior
3856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         equivalent to data overwritten.
3857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
3858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
3859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         overrun should be set to data overwritten.
3860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on group regular.
3864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
3865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
3867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
3868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
3869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
3872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
3874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
3878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         data preserved or overwritten.
3879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
3880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
3883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
3884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)
3886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD));
3888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 113


3890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
3892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
3895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
3896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
3900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         internal (SW start) or from external IP (timer event,
3901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         external interrupt line).
3902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
3903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         also set trigger polarity to rising edge 
3904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
3906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
3908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Caution to ADC group injected contexts queue: On this STM32 serie, 
3909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         using successively several times this function will appear has
3910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         having no effect.
3911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This is due to ADC group injected contexts queue (this feature
3912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         cannot be disabled on this STM32 serie).
3913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         To set several features of ADC group injected, use
3914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_ConfigQueueContext().
3915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer 
3916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
3919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
3920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on going on either groups regular or injected.
3921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
3922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
3923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
3926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
3927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
3928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3_ADC34    (1)(2)               (8)
3929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
3930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO               (3)(4)(5)
3931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO_ADC12   (1)(2)            (7)
3932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO__ADC34  (1)(2)               (8)
3933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1                (3)(4)(5)
3934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1_ADC12    (1)(2)            (7)
3935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (1)(2)(3)(4)(5)
3936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1                (3)(4)(5)
3937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1_ADC12    (1)(2)            (7)
3938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3                (3)(4)(5)
3939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3_ADC12    (1)(2)            (7)
3940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4                (3)(4)(5)
3941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4_ADC12    (1)(2)(3)(4)(5)   (7)
3942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO               (3)   (5)
3943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO_ADC12   (1)(2)            (7)
3944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO__ADC34  (1)(2)               (8)
3945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3_ADC34    (1)(2)               (8)
3946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4_ADC34    (1)(2)               (8)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 114


3947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO               (3)(4)(5)
3948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO_ADC12   (1)(2)            (7)
3949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO_ADC34   (1)(2)               (8)
3950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO         (1)(2)
3951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2        (1)(2)
3952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2_ADC34    (1)(2)               (8)
3953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC12    (1)(2)            (7)
3954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4__ADC34   (1)(2)               (8)
3955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
3956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO_ADC12  (1)               (7)
3957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2_ADC12 (1)               (7)
3958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4_ADC12   (1)               (7)
3959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRG_ADC34   (1)                  (8)
3960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRG2_ADC34  (1)                  (8)
3961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2_ADC34   (1)                  (8)
3962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2                 (4)
3963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4                 (4)
3964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15             (3)(4)(5)(6)
3965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15_ADC12 (1)(2)            (7)
3966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
3967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter not available on all devices: among others, on STM32F303xE, S
3968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter not available on all devices: among others, on STM32F303xC, S
3969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter not available on all devices: among others, on STM32F303x8, S
3970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter not available on all devices: among others, on STM32F334x8.\n
3971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, parameter not available on all devices: among others, on STM32F302xC, S
3972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (6) On STM32F3, parameter not available on all devices: among others, on STM32F301x8, S
3973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (7) On STM32F3, parameter not available on all ADC instances: ADC1, ADC2 (for ADC insta
3974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (8) On STM32F3, parameter not available on all ADC instances: ADC3, ADC4 (for ADC insta
3975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
3976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
3977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
3978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
3979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
3980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
3981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
3982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
3983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
3984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         internal (SW start) or from external IP (timer event,
3985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         external interrupt line).
3986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
3987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         internal (SW start) or external, without detail
3988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
3989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (equivalent to 
3990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
3991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
3992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer 
3993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
3995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
3996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
3997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
3999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3_ADC34    (1)(2)               (8)
4002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO               (3)(4)(5)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 115


4004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO_ADC12   (1)(2)            (7)
4005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO__ADC34  (1)(2)               (8)
4006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1                (3)(4)(5)
4007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1_ADC12    (1)(2)            (7)
4008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (1)(2)(3)(4)(5)
4009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1                (3)(4)(5)
4010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1_ADC12    (1)(2)            (7)
4011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3                (3)(4)(5)
4012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3_ADC12    (1)(2)            (7)
4013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4                (3)(4)(5)
4014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4_ADC12    (1)(2)(3)(4)(5)   (7)
4015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO               (3)   (5)
4016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO_ADC12   (1)(2)            (7)
4017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO__ADC34  (1)(2)               (8)
4018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3_ADC34    (1)(2)               (8)
4019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4_ADC34    (1)(2)               (8)
4020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO               (3)(4)(5)
4021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO_ADC12   (1)(2)            (7)
4022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO_ADC34   (1)(2)               (8)
4023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO         (1)(2)
4024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2        (1)(2)
4025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2_ADC34    (1)(2)               (8)
4026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC12    (1)(2)            (7)
4027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4__ADC34   (1)(2)               (8)
4028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO_ADC12  (1)               (7)
4030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2_ADC12 (1)               (7)
4031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4_ADC12   (1)               (7)
4032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRG_ADC34   (1)                  (8)
4033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRG2_ADC34  (1)                  (8)
4034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2_ADC34   (1)                  (8)
4035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2                 (4)
4036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4                 (4)
4037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15             (3)(4)(5)(6)
4038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15_ADC12 (1)(2)            (7)
4039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter not available on all devices: among others, on STM32F303xE, S
4041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter not available on all devices: among others, on STM32F303xC, S
4042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter not available on all devices: among others, on STM32F303x8, S
4043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter not available on all devices: among others, on STM32F334x8.\n
4044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, parameter not available on all devices: among others, on STM32F302xC, S
4045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (6) On STM32F3, parameter not available on all devices: among others, on STM32F301x8, S
4046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (7) On STM32F3, parameter not available on all ADC instances: ADC1, ADC2 (for ADC insta
4047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (8) On STM32F3, parameter not available on all ADC instances: ADC3, ADC4 (for ADC insta
4048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx)
4050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t TriggerSource = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
4052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
4053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
4055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t ShiftJexten = ((TriggerSource & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 
4056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
4057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
4058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return ((TriggerSource
4060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> ShiftJexten) & ADC_JSQR_JEXTSEL)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 116


4061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> ShiftJexten) & ADC_JSQR_JEXTEN)
4062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****          );
4063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
4067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****             or external
4068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
4069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
4071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
4072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
4077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN));
4079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
4083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
4086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on going on either groups regular or injected.
4088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
4089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
4099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
4103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
4105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx)
4112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
4114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 117


4118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This function performs configuration of:
4119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Caution to ADC group injected contexts queue: On this STM32 serie, 
4125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         using successively several times this function will appear has
4126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         having no effect.
4127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This is due to ADC group injected contexts queue (this feature
4128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         cannot be disabled on this STM32 serie).
4129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         To set several features of ADC group injected, use
4130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_ConfigQueueContext().
4131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
4133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on going on either groups regular or injected.
4135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
4136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
4147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
4151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This function retrieves:
4152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
4158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx)
4166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
4168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
4172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         number of ranks.
4174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 118


4175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
4177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
4186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
4190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         number of ranks.
4192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
4193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx)
4199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN));
4201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
4205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sequence rank.
4206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         enabled separately.
4211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Caution to ADC group injected contexts queue: On this STM32 serie, 
4213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         using successively several times this function will appear has
4214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         having no effect.
4215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This is due to ADC group injected contexts queue (this feature
4216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         cannot be disabled on this STM32 serie).
4217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         To set several features of ADC group injected, use
4218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_ConfigQueueContext().
4219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
4221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on going on either groups regular or injected.
4223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
4224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
4225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
4226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
4227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 119


4232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
4265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
4267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
4273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
4276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ
4277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
4278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
4282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sequence rank.
4283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 120


4289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           as parameter for another function.
4293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           process the returned value with the helper macro
4295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks\n
4297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks\n
4298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks\n
4299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
4300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
4338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.\n
4340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1, 2, 3, 4, 5) For ADC channel read back from ADC register,
4341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         comparison with internal channel parameter to be done
4342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *                         using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
4345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 121


4346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
4347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) <
4348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                    );
4350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
4354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         independent or from ADC group regular.
4355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
4356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data 
4357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
4358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
4359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
4360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on ADC group injected.            
4361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
4362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
4363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         independent trigger.
4364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with 
4365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any 
4366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop: 
4367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only 
4368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         from ADC group regular.
4369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
4373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
4375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
4376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
4378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
4383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto);
4385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
4389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         independent or from ADC group regular.
4390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
4391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx)
4397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
4399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC group injected contexts queue mode.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 122


4403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - group injected trigger
4405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - sequencer length
4406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - sequencer ranks
4407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         If contexts queue is disabled:
4408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - only 1 sequence can be configured
4409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           and is active perpetually.
4410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         If contexts queue is enabled:
4411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - up to 2 contexts can be queued
4412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           and are checked in and out as a FIFO stack (first-in, first-out).
4413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - If a new context is set when queues is full, error is triggered
4414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           by interruption "Injected Queue Overflow".
4415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Two behaviors are possible when all contexts have been processed:
4416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           the contexts queue can maintain the last context active perpetually
4417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           or can be empty and injected group triggers are disabled.
4418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Triggers can be only external (not internal SW start)
4419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Caution: The sequence must be fully configured in one time
4420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           (one write of register JSQR makes a check-in of a new context
4421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           into the queue).
4422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Therefore functions to set separately injected trigger and
4423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           sequencer channels cannot be used, register JSQR must be set
4424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           using function @ref LL_ADC_INJ_ConfigQueueContext().
4425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   This parameter can be modified only when no conversion is on going
4426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
4427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   A modification of the context mode (bit JQDIS) causes the contexts
4428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         queue to be flushed and the register JSQR is cleared.
4429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
4431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
4433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_SetQueueMode
4434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  QueueMode This parameter can be one of the following values:
4436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
4441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM, QueueMode);
4443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC group injected context queue mode.
4447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_GetQueueMode
4448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(ADC_TypeDef *ADCx)
4454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM));
4456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 123


4460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         contexts queue.
4461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - group injected trigger
4463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - sequencer length
4464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - sequencer ranks
4465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
4466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
4467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
4468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         cannot be used):
4469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to function @ref LL_ADC_INJ_SetQueueMode().
4470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
4471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
4472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
4473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
4474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
4475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         enabled separately.
4478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
4481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on going on either groups regular or injected.
4483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext\n
4484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext\n
4485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext\n
4486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext\n
4487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext\n
4488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext\n
4489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
4490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3_ADC34    (1)(2)               (8)
4496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO               (3)(4)(5)
4498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO_ADC12   (1)(2)            (7)
4499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO__ADC34  (1)(2)               (8)
4500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1                (3)(4)(5)
4501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1_ADC12    (1)(2)            (7)
4502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO         (1)(2)(3)(4)(5)
4503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1                (3)(4)(5)
4504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1_ADC12    (1)(2)            (7)
4505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3                (3)(4)(5)
4506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3_ADC12    (1)(2)            (7)
4507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4                (3)(4)(5)
4508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4_ADC12    (1)(2)(3)(4)(5)   (7)
4509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO               (3)   (5)
4510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO_ADC12   (1)(2)            (7)
4511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO__ADC34  (1)(2)               (8)
4512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3_ADC34    (1)(2)               (8)
4513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4_ADC34    (1)(2)               (8)
4514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO               (3)(4)(5)
4515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO_ADC12   (1)(2)            (7)
4516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO_ADC34   (1)(2)               (8)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 124


4517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO         (1)(2)
4518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2        (1)(2)
4519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2_ADC34    (1)(2)               (8)
4520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC12    (1)(2)            (7)
4521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4__ADC34   (1)(2)               (8)
4522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO_ADC12  (1)               (7)
4524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2_ADC12 (1)               (7)
4525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4_ADC12   (1)               (7)
4526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRG_ADC34   (1)                  (8)
4527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRG2_ADC34  (1)                  (8)
4528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2_ADC34   (1)                  (8)
4529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2                 (4)
4530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4                 (4)
4531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15             (3)(4)(5)(6)
4532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15_ADC12 (1)(2)            (7)
4533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter not available on all devices: among others, on STM32F303xE, S
4535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter not available on all devices: among others, on STM32F303xC, S
4536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter not available on all devices: among others, on STM32F303x8, S
4537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter not available on all devices: among others, on STM32F334x8.\n
4538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, parameter not available on all devices: among others, on STM32F302xC, S
4539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (6) On STM32F3, parameter not available on all devices: among others, on STM32F301x8, S
4540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (7) On STM32F3, parameter not available on all ADC instances: ADC1, ADC2 (for ADC insta
4541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (8) On STM32F3, parameter not available on all ADC instances: ADC3, ADC4 (for ADC insta
4542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *
4547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
4548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
4549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
4555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 125


4574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
4586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
4588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
4589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
4620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
4622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
4623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 126


4631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
4654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
4656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
4657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 127


4688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
4690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
4693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    uint32_t TriggerSource,
4694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
4695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
4696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
4697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
4698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
4699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
4700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
4702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
4703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
4704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
4705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
4706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
4707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR           ,
4708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
4709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
4710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
4711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
4712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
4713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
4714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_JSQR_JL          ,
4715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              TriggerSource       |
4716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              (ExternalTriggerEdge * ((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE))) |
4717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS 
4718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS 
4719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS 
4720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS 
4721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              SequencerNbRanks
4722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****             );
4723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
4727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
4730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
4731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
4735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Unit: ADC clock cycles.
4736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
4737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
4738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
4739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         converted:
4740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
4741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
4742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         setting).
4743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
4744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TS_temp, ...).
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 128


4745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
4746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
4747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
4748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
4749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
4750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
4751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
4752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
4753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is required.
4754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet.
4755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
4757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
4759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime\n
4760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime\n
4761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime\n
4762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime\n
4763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime\n
4764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime\n
4765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime\n
4766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime\n
4767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime\n
4768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime\n
4769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime\n
4770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime\n
4771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime\n
4772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime\n
4773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime\n
4774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime\n
4775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime\n
4776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime\n
4777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
4778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 129


4802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
4811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
4813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
4814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5
4815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5
4816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_4CYCLES_5
4817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5
4818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_19CYCLES_5
4819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_61CYCLES_5
4820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_181CYCLES_5
4821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_601CYCLES_5
4822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
4825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 106              		.loc 2 4825 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
4826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
4827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* in register and register position depending on parameter "Channel".      */
4828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
4829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMP
 110              		.loc 2 4830 3 view .LVU16
 111              	.LBB404:
 112              	.LBI404:
 113              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 130


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 131


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 132


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 133


 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 134


 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 135


 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 136


 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 137


 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 138


 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 139


 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 140


 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 141


 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 142


 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 143


 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 144


 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 145


 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 146


 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 114              		.loc 3 981 31 view .LVU17
 115              	.LBB405:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 116              		.loc 3 983 3 view .LVU18
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 147


 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 117              		.loc 3 988 4 view .LVU19
 118              	.LBE405:
 119              	.LBE404:
4825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
 120              		.loc 2 4825 1 is_stmt 0 view .LVU20
 121 0000 10B5     		push	{r4, lr}
 122              	.LCFI0:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 126              	.LBB407:
 127              	.LBB406:
 128              		.loc 3 988 4 view .LVU21
 129 0002 4FF00073 		mov	r3, #33554432
 130              		.syntax unified
 131              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 132 0006 93FAA3F3 		rbit r3, r3
 133              	@ 0 "" 2
 134              	.LVL8:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 135              		.loc 3 1001 3 is_stmt 1 view .LVU22
 136              		.loc 3 1001 3 is_stmt 0 view .LVU23
 137              		.thumb
 138              		.syntax unified
 139              	.LBE406:
 140              	.LBE407:
 141              		.loc 2 4830 25 view .LVU24
 142 000a B3FA83F3 		clz	r3, r3
 143 000e 01F0007E 		and	lr, r1, #33554432
 144 0012 2EFA03FE 		lsr	lr, lr, r3
 145 0016 1430     		adds	r0, r0, #20
 146              	.LVL9:
4831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
4832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(*preg,
 147              		.loc 2 4832 3 is_stmt 1 view .LVU25
 148 0018 01F0F871 		and	r1, r1, #32505856
 149              	.LVL10:
 150              	.LBB408:
 151              	.LBI408:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 152              		.loc 3 981 31 view .LVU26
 153              	.LBB409:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 148


 154              		.loc 3 983 3 view .LVU27
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 155              		.loc 3 988 4 view .LVU28
 156              	.LBE409:
 157              	.LBE408:
 158              		.loc 2 4832 3 is_stmt 0 view .LVU29
 159 001c 50F82E40 		ldr	r4, [r0, lr, lsl #2]
 160              	.LBB411:
 161              	.LBB410:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 162              		.loc 3 988 4 view .LVU30
 163 0020 4FF0F873 		mov	r3, #32505856
 164              		.syntax unified
 165              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 166 0024 93FAA3FC 		rbit ip, r3
 167              	@ 0 "" 2
 168              	.LVL11:
 169              		.loc 3 1001 3 is_stmt 1 view .LVU31
 170              		.loc 3 1001 3 is_stmt 0 view .LVU32
 171              		.thumb
 172              		.syntax unified
 173              	.LBE410:
 174              	.LBE411:
 175              		.loc 2 4832 3 view .LVU33
 176 0028 BCFA8CFC 		clz	ip, ip
 177              	.LVL12:
 178              	.LBB412:
 179              	.LBI412:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 180              		.loc 3 981 31 is_stmt 1 view .LVU34
 181              	.LBB413:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182              		.loc 3 983 3 view .LVU35
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 183              		.loc 3 988 4 view .LVU36
 184              		.syntax unified
 185              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 186 002c 93FAA3F3 		rbit r3, r3
 187              	@ 0 "" 2
 188              	.LVL13:
 189              		.loc 3 1001 3 view .LVU37
 190              		.loc 3 1001 3 is_stmt 0 view .LVU38
 191              		.thumb
 192              		.syntax unified
 193              	.LBE413:
 194              	.LBE412:
 195              		.loc 2 4832 3 view .LVU39
 196 0030 B3FA83F3 		clz	r3, r3
 197 0034 21FA0CFC 		lsr	ip, r1, ip
 198 0038 D940     		lsrs	r1, r1, r3
 199 003a 0723     		movs	r3, #7
 200 003c 03FA0CF3 		lsl	r3, r3, ip
 201 0040 8A40     		lsls	r2, r2, r1
 202              	.LVL14:
 203              		.loc 2 4832 3 view .LVU40
 204 0042 24EA0303 		bic	r3, r4, r3
 205 0046 1A43     		orrs	r2, r2, r3
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 149


 206 0048 40F82E20 		str	r2, [r0, lr, lsl #2]
4833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
4834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
4835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
 207              		.loc 2 4835 1 view .LVU41
 208 004c 10BD     		pop	{r4, pc}
 209              		.cfi_endproc
 210              	.LFE174:
 212 004e 00BF     		.section	.text.NVIC_EncodePriority.constprop.0,"ax",%progbits
 213              		.align	1
 214              		.p2align 2,,3
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 219              	NVIC_EncodePriority.constprop.0:
 220              	.LVL15:
 221              	.LFB1143:
 222              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 150


  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 151


  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 152


 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 153


 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 154


 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 155


 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 156


 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 157


 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 158


 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 159


 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 160


 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 161


 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 162


 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 163


 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 164


 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 165


 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 166


 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 167


1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 168


1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 169


1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 170


1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 171


1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 172


1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 173


1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 174


1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 175


1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 176


1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 177


1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 178


1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 179


1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 180


1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 181


1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 182


 223              		.loc 4 1863 26 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 228              		.loc 4 1865 3 view .LVU43
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 229              		.loc 4 1866 3 view .LVU44
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 230              		.loc 4 1867 3 view .LVU45
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 231              		.loc 4 1869 3 view .LVU46
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 232              		.loc 4 1870 3 view .LVU47
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
 233              		.loc 4 1872 3 view .LVU48
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
 234              		.loc 4 1876 1 is_stmt 0 view .LVU49
 235 0000 0020     		movs	r0, #0
 236              	.LVL16:
 237              		.loc 4 1876 1 view .LVU50
 238 0002 7047     		bx	lr
 239              		.cfi_endproc
 240              	.LFE1143:
 242              		.section	.text.SystemClock_Config,"ax",%progbits
 243              		.align	1
 244              		.p2align 2,,3
 245              		.global	SystemClock_Config
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	SystemClock_Config:
 251              	.LFB1125:
 252              		.file 5 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * Copyright (c) 2022 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****   * in the root directory of this software component.
  14:Src/main.c    ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   ******************************************************************************
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 183


  17:Src/main.c    ****   */
  18:Src/main.c    **** /* USER CODE END Header */
  19:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/main.c    **** #include "main.h"
  21:Src/main.c    **** 
  22:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  23:Src/main.c    **** /* USER CODE BEGIN Includes */
  24:Src/main.c    **** #include "edc/edcmain.h"
  25:Src/main.c    **** 
  26:Src/main.c    **** /* USER CODE END Includes */
  27:Src/main.c    **** 
  28:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  29:Src/main.c    **** /* USER CODE BEGIN PTD */
  30:Src/main.c    **** 
  31:Src/main.c    **** /* USER CODE END PTD */
  32:Src/main.c    **** 
  33:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  34:Src/main.c    **** /* USER CODE BEGIN PD */
  35:Src/main.c    **** /* USER CODE END PD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  38:Src/main.c    **** /* USER CODE BEGIN PM */
  39:Src/main.c    **** 
  40:Src/main.c    **** /* USER CODE END PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  43:Src/main.c    **** 
  44:Src/main.c    **** /* USER CODE BEGIN PV */
  45:Src/main.c    **** 
  46:Src/main.c    **** /* USER CODE END PV */
  47:Src/main.c    **** 
  48:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  49:Src/main.c    **** void SystemClock_Config(void);
  50:Src/main.c    **** static void MX_GPIO_Init(void);
  51:Src/main.c    **** static void MX_DMA_Init(void);
  52:Src/main.c    **** static void MX_USART2_UART_Init(void);
  53:Src/main.c    **** static void MX_DAC1_Init(void);
  54:Src/main.c    **** static void MX_DAC2_Init(void);
  55:Src/main.c    **** static void MX_TIM2_Init(void);
  56:Src/main.c    **** static void MX_COMP6_Init(void);
  57:Src/main.c    **** static void MX_ADC2_Init(void);
  58:Src/main.c    **** static void MX_TIM1_Init(void);
  59:Src/main.c    **** static void MX_ADC1_Init(void);
  60:Src/main.c    **** static void MX_TIM3_Init(void);
  61:Src/main.c    **** static void MX_TIM17_Init(void);
  62:Src/main.c    **** static void MX_TIM15_Init(void);
  63:Src/main.c    **** static void MX_TIM6_Init(void);
  64:Src/main.c    **** /* USER CODE BEGIN PFP */
  65:Src/main.c    **** 
  66:Src/main.c    **** /* USER CODE END PFP */
  67:Src/main.c    **** 
  68:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  69:Src/main.c    **** /* USER CODE BEGIN 0 */
  70:Src/main.c    **** 
  71:Src/main.c    **** /* USER CODE END 0 */
  72:Src/main.c    **** 
  73:Src/main.c    **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 184


  74:Src/main.c    ****   * @brief  The application entry point.
  75:Src/main.c    ****   * @retval int
  76:Src/main.c    ****   */
  77:Src/main.c    **** int main(void)
  78:Src/main.c    **** {
  79:Src/main.c    ****   /* USER CODE BEGIN 1 */
  80:Src/main.c    **** 
  81:Src/main.c    ****   /* USER CODE END 1 */
  82:Src/main.c    **** 
  83:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
  84:Src/main.c    **** 
  85:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Src/main.c    ****   HAL_Init();
  87:Src/main.c    **** 
  88:Src/main.c    ****   /* USER CODE BEGIN Init */
  89:Src/main.c    **** 
  90:Src/main.c    ****   /* USER CODE END Init */
  91:Src/main.c    **** 
  92:Src/main.c    ****   /* Configure the system clock */
  93:Src/main.c    ****   SystemClock_Config();
  94:Src/main.c    **** 
  95:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  96:Src/main.c    **** 
  97:Src/main.c    ****   /* USER CODE END SysInit */
  98:Src/main.c    **** 
  99:Src/main.c    ****   /* Initialize all configured peripherals */
 100:Src/main.c    ****   MX_GPIO_Init();
 101:Src/main.c    ****   MX_DMA_Init();
 102:Src/main.c    ****   MX_USART2_UART_Init();
 103:Src/main.c    ****   MX_DAC1_Init();
 104:Src/main.c    ****   MX_DAC2_Init();
 105:Src/main.c    ****   MX_TIM2_Init();
 106:Src/main.c    ****   MX_COMP6_Init();
 107:Src/main.c    ****   MX_ADC2_Init();
 108:Src/main.c    ****   MX_TIM1_Init();
 109:Src/main.c    ****   MX_ADC1_Init();
 110:Src/main.c    ****   MX_TIM3_Init();
 111:Src/main.c    ****   MX_TIM17_Init();
 112:Src/main.c    ****   MX_TIM15_Init();
 113:Src/main.c    ****   MX_TIM6_Init();
 114:Src/main.c    ****   /* USER CODE BEGIN 2 */
 115:Src/main.c    **** 
 116:Src/main.c    ****   edcmain();
 117:Src/main.c    ****   /* USER CODE END 2 */
 118:Src/main.c    **** 
 119:Src/main.c    ****   /* Infinite loop */
 120:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 121:Src/main.c    ****   while (1)
 122:Src/main.c    ****   {
 123:Src/main.c    ****     /* USER CODE END WHILE */
 124:Src/main.c    **** 
 125:Src/main.c    ****     /* USER CODE BEGIN 3 */
 126:Src/main.c    ****   }
 127:Src/main.c    ****   /* USER CODE END 3 */
 128:Src/main.c    **** }
 129:Src/main.c    **** 
 130:Src/main.c    **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 185


 131:Src/main.c    ****   * @brief System Clock Configuration
 132:Src/main.c    ****   * @retval None
 133:Src/main.c    ****   */
 134:Src/main.c    **** void SystemClock_Config(void)
 135:Src/main.c    **** {
 253              		.loc 5 135 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 136:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 257              		.loc 5 136 3 view .LVU52
 258              	.LVL17:
 259              	.LBB414:
 260              	.LBI414:
 261              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @file    stm32f3xx_ll_system.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @verbatim
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     [..]
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     used by user:
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @attention
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * All rights reserved.</center></h2>
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifndef __STM32F3xx_LL_SYSTEM_H
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define __STM32F3xx_LL_SYSTEM_H
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifdef __cplusplus
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** extern "C" {
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #include "stm32f3xx.h"
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 186


  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @addtogroup STM32F3xx_LL_Driver
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Offset used to access to SYSCFG_CFGR1 and SYSCFG_CFGR3 registers */
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR1    0x00000000U
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR3    0x00000050U
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Mask used for TIM breaks functions */
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CF
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif defined(SYSCFG_CFGR2_PVD_LOCK) && !defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK)
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif !defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #else
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK)
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_PVD_LOCK && SYSCFG_CFGR2_SRAM_PARITY_LOCK */
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                /* M
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                             /* S
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /* E
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(FMC_BANK1)
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_CFGR1_MEM_MODE_2                             /*<!
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* FMC_BANK1 */
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 187


 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SPI1_DMA_RMP_RX SYSCFG SPI1 RX/TX DMA1 request REMAP
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH2    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH4    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH6    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH3    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH5    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH7    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C1_DMA_RMP_RX SYSCFG I2C1 RX/TX DMA1 request REMAP
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH7    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH3    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH5    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH6    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH2    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH4    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC24_DMA_REMAP SYSCFG ADC DMA request REMAP
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR1_ADC24_DMA_RMP) 
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH12    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH34    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_ADC24_DMA_RMP*/
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR3_ADC2_DMA_RMP) 
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH2      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH4      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA2          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR3_ADC2_DMA_RMP*/
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_DMA2_REMAP SYSCFG DAC1/2 DMA1/2 request REMAP
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 188


 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC2Ch1_DMA_RMP)
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_NO           ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | (uint32_t)0x000
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5     ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFGR1_DA
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_DAC2Ch1_DMA_RMP*/
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM16_DMA1_REMAP SYSCFG TIM DMA request REMAP
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | (uint32_t)0x00000
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH6        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | (uint32_t)0x00000
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH7        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA2_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA1_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA2_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA1_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA2_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA1_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM1_ITR3_RMP_TIM4 SYSCFG TIM REMAP
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP)
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO      ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | (uint32_t)0x00
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC       ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | SYSCFG_CFGR1_T
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP */
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE)
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION ((SYSCFG_CFGR1_ENCODER_MODE << 8U) | (uint32_t)0x0
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM2          ((SYSCFG_CFGR1_ENCODER_MODE_0 << 8U) | SYSCFG_CFGR
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM3)
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM3          ((SYSCFG_CFGR1_ENCODER_MODE_TIM3 << 8U) | SYSCFG_C
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM3 */
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM4)
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM4          ((SYSCFG_CFGR1_ENCODER_MODE_TIM4 << 8U) | SYSCFG_C
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM4 */
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE */
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 189


 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC12_EXT2_RMP_TIM1 SYSCFG ADC Trigger REMAP
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3      ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | (uint32_t)0x
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | SYSCFG_CFGR4
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2      ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | (uint32_t)0x
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | SYSCFG_CFGR4
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4      ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | (uint32_t)0x
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1     ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | SYSCFG_CFGR4
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | (uint32_t)0
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | SYSCFG_CFGR
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4     ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | (uint32_t)0
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3    ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | SYSCFG_CFGR
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | (uint32_t)0
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | SYSCFG_CFGR
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15 ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | (uint32_t)0
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2  ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | SYSCFG_CFGR
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1    ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | (uint32_t)
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4   ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | SYSCFG_CFG
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2   ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | (uint32_t)0x
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | SYSCFG_CFGR4
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1      ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | (uint32_t)0x
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | SYSCFG_CFGR4
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | (uint32_t)0
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1    ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | SYSCFG_CFGR
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3     ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | (uint32_t)0
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | SYSCFG_CFGR
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3    ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | (uint32_t)
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2 ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | SYSCFG_CFG
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | (uint32_t)
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | SYSCFG_CFG
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_TRIG1_REMAP SYSCFG DAC1 Trigger REMAP
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP)
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP */
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG3_RMP)
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO        (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG3_RMP */
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG5_RMP)
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_NO                (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 190


 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG5_RMP */
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< I2C PB6 Fast mode plus */
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< I2C PB7 Fast mode plus */
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< I2C PB8 Fast mode plus */
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< I2C PB9 Fast mode plus */
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< I2C1 Fast mode plus    */
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C2_FMP)
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< I2C2 Fast mode plus    */
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C2_FMP*/
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C3_FMP)
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< I2C3 Fast mode plus    */
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C3_FMP*/
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               (uint32_t)0U /*!< EXTI PORT A  */
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               (uint32_t)1U /*!< EXTI PORT B  */
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               (uint32_t)2U /*!< EXTI PORT C  */
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               (uint32_t)3U /*!< EXTI PORT D  */
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOE)
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               (uint32_t)4U /*!< EXTI PORT E  */
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOE */
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               (uint32_t)5U /*!< EXTI PORT F  */
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOG)
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               (uint32_t)6U /*!< EXTI PORT G  */
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOG */
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOH)
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               (uint32_t)7U /*!< EXTI PORT H  */
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOH */
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* EXTI_POSITION_0  | E
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* EXTI_POSITION_4  | E
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* EXTI_POSITION_8  | E
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* EXTI_POSITION_12 | E
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* EXTI_POSITION_0  | E
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* EXTI_POSITION_4  | E
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* EXTI_POSITION_8  | E
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* EXTI_POSITION_12 | E
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 191


 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* EXTI_POSITION_0  | E
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* EXTI_POSITION_4  | E
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* EXTI_POSITION_8  | E
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* EXTI_POSITION_12 | E
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* EXTI_POSITION_0  | E
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* EXTI_POSITION_4  | E
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* EXTI_POSITION_8  | E
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* EXTI_POSITION_12 | E
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK)
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK           /*!< Enables and locks t
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SRAM_PARITY_LOCK   /*!< Enables and locks t
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PARITY_LOCK */
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK        /*!< Enables and locks t
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CCMSRAMWRP SYSCFG CCM SRAM WRP
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_RCR_PAGE0  /*!< ICODE SRAM Write protection page 
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_RCR_PAGE1  /*!< ICODE SRAM Write protection page 
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_RCR_PAGE2  /*!< ICODE SRAM Write protection page 
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_RCR_PAGE3  /*!< ICODE SRAM Write protection page 
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE4)
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_RCR_PAGE4  /*!< ICODE SRAM Write protection page 
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_RCR_PAGE5  /*!< ICODE SRAM Write protection page 
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_RCR_PAGE6  /*!< ICODE SRAM Write protection page 
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_RCR_PAGE7  /*!< ICODE SRAM Write protection page 
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE8)
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_RCR_PAGE8  /*!< ICODE SRAM Write protection page 
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_RCR_PAGE9  /*!< ICODE SRAM Write protection page 
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_RCR_PAGE10 /*!< ICODE SRAM Write protection page 
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_RCR_PAGE11 /*!< ICODE SRAM Write protection page 
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_RCR_PAGE12 /*!< ICODE SRAM Write protection page 
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_RCR_PAGE13 /*!< ICODE SRAM Write protection page 
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_RCR_PAGE14 /*!< ICODE SRAM Write protection page 
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_RCR_PAGE15 /*!< ICODE SRAM Write protection page 
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 192


 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          /*!< TIM2 counter 
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          /*!< TIM3 counter 
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM3_STOP*/
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          /*!< TIM4 counter 
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM4_STOP*/
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM5_STOP)
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          /*!< TIM5 counter 
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM5_STOP*/
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          /*!< TIM6 counter 
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          /*!< TIM7 counter 
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         /*!< TIM12 counter
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM12_STOP*/
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         /*!< TIM13 counter
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM13_STOP*/
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         /*!< TIM14 counter
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM14_STOP*/
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM18_STOP)
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM18_STOP     DBGMCU_APB1_FZ_DBG_TIM18_STOP         /*!< TIM18 counter
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM18_STOP*/
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           /*!< RTC counter s
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          /*!< Debug Window 
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          /*!< Debug Indepen
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS ti
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT*/
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /*!< I2C3 SMBUS ti
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT*/
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP)
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP       DBGMCU_APB1_FZ_DBG_CAN_STOP            /*!< CAN debug st
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_CAN_STOP*/
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 193


 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM1_STOP)
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   /*!< TIM1 counter stopped
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM1_STOP*/
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   /*!< TIM8 counter stopped
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM8_STOP*/
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2_FZ_DBG_TIM15_STOP  /*!< TIM15 counter stoppe
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2_FZ_DBG_TIM16_STOP  /*!< TIM16 counter stoppe
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2_FZ_DBG_TIM17_STOP  /*!< TIM17 counter stoppe
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM19_STOP)
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM19_STOP     DBGMCU_APB2_FZ_DBG_TIM19_STOP  /*!< TIM19 counter stoppe
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM19_STOP*/
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM20_STOP)
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2_FZ_DBG_TIM20_STOP  /*!< TIM20 counter stoppe
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM20_STOP*/
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_HRTIM1_STOP)
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP    DBGMCU_APB2_FZ_DBG_HRTIM1_STOP /*!< HRTIM1 counter stopp
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_HRTIM1_STOP*/
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     /*!< FLASH One Latency cycle */
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     /*!< FLASH Two Latency cycles */
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 194


 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for SPI
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SPI1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI\n
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 SPI1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH2
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH4
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH6
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH3
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH5
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH7
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap)
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for I2C
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 I2C1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C\n
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 I2C1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH7
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH3
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH5
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH6
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH2
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 195


 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH4
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap)
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for ADC
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 ADC24_DMA_RMP  LL_SYSCFG_SetRemapDMA_ADC\n
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 ADC2_DMA_RMP   LL_SYSCFG_SetRemapDMA_ADC
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH12 (*)
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH34 (*)
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH2 (*)
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH4 (*)
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA2 (*)
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1 (*)
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap)
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FFFFU));
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for DAC
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_DAC\n
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 DAC2Ch1_DMA_RMP      LL_SYSCFG_SetRemapDMA_DAC
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4 (*)
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4 (*)
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5 (*)
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5 (*)
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_NO (*)
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5 (*)
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_DAC(uint32_t Remap)
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for TIM
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM16_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 196


 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM17_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM7DAC1Ch2_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM18DAC2Ch1_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be a combination of the following values:
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH3 or @ref LL_SYSCFG_TIM16_RMP_DMA1_CH6
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH1 or @ref LL_SYSCFG_TIM17_RMP_DMA1_CH7
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM6_RMP_DMA2_CH3 or @ref LL_SYSCFG_TIM6_RMP_DMA1_CH3
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM7_RMP_DMA2_CH4 or @ref LL_SYSCFG_TIM7_RMP_DMA1_CH4 (*)
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM18_RMP_DMA2_CH5 or @ref LL_SYSCFG_TIM18_RMP_DMA1_CH5 (*)
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap)
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Timer input remap
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM1_ITR3_RMP  LL_SYSCFG_SetRemapInput_TIM\n
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 ENCODER_MODE   LL_SYSCFG_SetRemapInput_TIM
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO (*)
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC (*)
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION (*)
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM2 (*)
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM3 (*)
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM4 (*)
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapInput_TIM(uint32_t Remap)
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****    MODIFY_REG(SYSCFG->CFGR1, (Remap & 0xFF00FF00U) >> 8U, (Remap & 0x00FF00FFU));
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set ADC Trigger remap
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR4 ADC12_EXT2_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT3_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT13_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT3_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT6_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT13_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT6_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT5_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT11_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 197


 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT14_RMP  LL_SYSCFG_SetRemapTrigger_ADC
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_ADC(uint32_t Remap)
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR4, (Remap & 0xFFFF0000U) >> 16U, (Remap & 0x0000FFFFU));
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DAC Trigger remap
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 DAC1_TRIG1_RMP  LL_SYSCFG_SetRemapTrigger_DAC\n
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG3_RMP   LL_SYSCFG_SetRemapTrigger_DAC\n
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG5_RMP   LL_SYSCFG_SetRemapTrigger_DAC
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO (*)
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO (*)
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO (*)
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (*)
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_NO (*)
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (*)
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_DAC(uint32_t Remap)
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 198


 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00F00F00U) >> 4U, (Remap & 0x000F00F0U));
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USB_IT_RMP)
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable USB interrupt remap
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note  Remap the USB interrupts (USB_HP, USB_LP and USB_WKUP) on interrupt lines 74, 75 and 76
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * respectively
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_EnableRemapIT_USB
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableRemapIT_USB(void)
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable USB interrupt remap
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_DisableRemapIT_USB
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableRemapIT_USB(void)
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USB_IT_RMP */
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_VBAT)
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable VBAT monitoring (to enable the power switch to deliver VBAT voltage on ADC chann
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_EnableVBATMonitoring
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableVBATMonitoring(void)
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable VBAT monitoring
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_DisableVBATMonitoring
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableVBATMonitoring(void)
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_VBAT */
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_EnableFastModePlus\n
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_EnableFastModePlus\n
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_EnableFastModePlus\n
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_EnableFastModePlus\n
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_EnableFastModePlus\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 199


 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_EnableFastModePlus\n
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_EnableFastModePlus
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_DisableFastModePlus\n
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_DisableFastModePlus\n
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_DisableFastModePlus\n
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_DisableFastModePlus\n
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_DisableFastModePlus\n
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_DisableFastModePlus\n
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_DisableFastModePlus
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 200


 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 201


 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 202


 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0));
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1));
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2));
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3));
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4));
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5));
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 203


1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_SetEXTISource\n
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_SetEXTISource\n
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_SetEXTISource\n
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_SetEXTISource\n
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_SetEXTISource\n
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_SetEXTISource\n
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_SetEXTISource\n
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_SetEXTISource\n
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_SetEXTISource\n
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_SetEXTISource\n
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_SetEXTISource\n
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_SetEXTISource\n
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_SetEXTISource\n
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_SetEXTISource\n
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_SetEXTISource\n
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_SetEXTISource\n
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_SetEXTISource\n
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_SetEXTISource\n
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_SetEXTISource\n
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_SetEXTISource\n
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_SetEXTISource\n
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_SetEXTISource\n
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_SetEXTISource\n
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_SetEXTISource\n
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_SetEXTISource\n
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_SetEXTISource\n
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_SetEXTISource\n
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_SetEXTISource\n
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_SetEXTISource\n
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_SetEXTISource\n
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_SetEXTISource\n
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_SetEXTISource\n
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_SetEXTISource\n
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_SetEXTISource\n
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_SetEXTISource\n
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_SetEXTISource\n
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_SetEXTISource\n
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_SetEXTISource\n
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_SetEXTISource\n
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_SetEXTISource\n
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_SetEXTISource\n
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_SetEXTISource\n
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_SetEXTISource\n
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_SetEXTISource\n
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_SetEXTISource\n
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_SetEXTISource\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 204


1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_SetEXTISource\n
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_SetEXTISource\n
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_GetEXTISource\n
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_GetEXTISource\n
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_GetEXTISource\n
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_GetEXTISource\n
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_GetEXTISource\n
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_GetEXTISource\n
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_GetEXTISource\n
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_GetEXTISource\n
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_GetEXTISource\n
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_GetEXTISource\n
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_GetEXTISource\n
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_GetEXTISource\n
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_GetEXTISource\n
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_GetEXTISource\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 205


1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_GetEXTISource\n
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_GetEXTISource\n
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_GetEXTISource\n
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_GetEXTISource\n
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_GetEXTISource\n
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_GetEXTISource\n
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_GetEXTISource\n
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_GetEXTISource\n
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_GetEXTISource\n
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_GetEXTISource\n
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_GetEXTISource\n
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_GetEXTISource\n
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_GetEXTISource\n
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_GetEXTISource\n
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_GetEXTISource\n
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_GetEXTISource\n
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_GetEXTISource\n
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_GetEXTISource\n
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_GetEXTISource\n
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_GetEXTISource\n
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_GetEXTISource\n
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_GetEXTISource\n
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_GetEXTISource\n
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_GetEXTISource\n
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_GetEXTISource\n
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_GetEXTISource\n
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_GetEXTISource\n
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_GetEXTISource\n
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_GetEXTISource\n
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_GetEXTISource\n
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_GetEXTISource\n
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_GetEXTISource\n
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_GetEXTISource\n
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_GetEXTISource\n
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_GetEXTISource\n
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_GetEXTISource\n
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_GetEXTISource\n
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_GetEXTISource\n
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_GetEXTISource\n
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_GetEXTISource\n
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_GetEXTISource\n
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_GetEXTISource\n
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_GetEXTISource\n
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_GetEXTISource\n
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_GetEXTISource\n
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_GetEXTISource\n
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_GetEXTISource\n
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_GetEXTISource\n
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_GetEXTISource\n
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_GetEXTISource
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 206


1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U)) >> POSITION_VAL(Line >> 16
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set connections to TIMx Break inputs
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_SetTIMBreakInputs\n
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_SetTIMBreakInputs\n
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_SetTIMBreakInputs
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK, Break);
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get connections to TIMx Break inputs
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_GetTIMBreakInputs\n
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_GetTIMBreakInputs\n
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_GetTIMBreakInputs
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 207


1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK));
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_BYP_ADDR_PAR)
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable RAM Parity Check Disable
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 BYP_ADDR_PAR  LL_SYSCFG_DisableSRAMParityCheck
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMParityCheck(void)
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_BYP_ADDR_PAR);
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_BYP_ADDR_PAR */
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PE)
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if SRAM parity error detected
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_IsActiveFlag_SP
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE) == (SYSCFG_CFGR2_SRAM_PE));
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Clear SRAM parity error flag
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_ClearFlag_SP
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE);
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PE */
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable CCM SRAM page write protection
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note   Write protection is cleared only by a system reset
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_RCR   PAGE0         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE1         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE2         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE3         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE4         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE5         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE6         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE7         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE8         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE9         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE10        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE11        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE12        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE13        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 208


1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE14        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE15        LL_SYSCFG_EnableCCM_SRAMPageWRP
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PageWRP This parameter can be a combination of the following values:
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE0
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE1
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE2
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE3
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE4 (*)
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE5 (*)
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE6 (*)
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE7 (*)
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE8 (*)
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE9 (*)
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE10 (*)
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE11 (*)
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE12 (*)
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE13 (*)
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE14 (*)
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE15 (*)
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCM_SRAMPageWRP(uint32_t PageWRP)
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->RCR, PageWRP);
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device identifier
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xC, STM32F358xx and STM32F302xC devices, the device ID is 0x422
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F373xx and STM32F378xx devices, the device ID is 0x432
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303x8, STM32F334xx and STM32F328xx devices, the device ID is 0x438.
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F302x8, STM32F301x8 and STM32F318xx devices, the device ID is 0x439
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xE, STM32F398xx and STM32F302xE devices, the device ID is 0x446
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device revision identifier
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note This field indicates the revision of the device.
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 209


1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 210


1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Trace pin assignment control
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 211


1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 212


1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 213


1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set FLASH Latency
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 262              		.loc 6 1618 22 view .LVU53
 263              	.LBB415:
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 264              		.loc 6 1620 3 view .LVU54
 265 0000 2D4A     		ldr	r2, .L28
 266 0002 1368     		ldr	r3, [r2]
 267 0004 23F00703 		bic	r3, r3, #7
 268 0008 43F00203 		orr	r3, r3, #2
 269              	.LBE415:
 270              	.LBE414:
 135:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 271              		.loc 5 135 1 is_stmt 0 view .LVU55
 272 000c 10B5     		push	{r4, lr}
 273              	.LCFI1:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
 277              	.LBB417:
 278              	.LBB416:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 214


 279              		.loc 6 1620 3 view .LVU56
 280 000e 1360     		str	r3, [r2]
 281              	.LVL18:
 282              	.L15:
 283              		.loc 6 1620 3 view .LVU57
 284              	.LBE416:
 285              	.LBE417:
 137:Src/main.c    ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 138:Src/main.c    ****   {
 139:Src/main.c    ****   }
 286              		.loc 5 139 3 is_stmt 1 discriminator 1 view .LVU58
 137:Src/main.c    ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 287              		.loc 5 137 30 discriminator 1 view .LVU59
 288              	.LBB418:
 289              	.LBI418:
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get FLASH Latency
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 290              		.loc 6 1631 26 discriminator 1 view .LVU60
 291              	.LBB419:
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 292              		.loc 6 1633 3 discriminator 1 view .LVU61
 293              		.loc 6 1633 21 is_stmt 0 discriminator 1 view .LVU62
 294 0010 1368     		ldr	r3, [r2]
 295              		.loc 6 1633 10 discriminator 1 view .LVU63
 296 0012 03F00703 		and	r3, r3, #7
 297              	.LBE419:
 298              	.LBE418:
 137:Src/main.c    ****   {
 299              		.loc 5 137 30 discriminator 1 view .LVU64
 300 0016 022B     		cmp	r3, #2
 301 0018 FAD1     		bne	.L15
 140:Src/main.c    ****   LL_RCC_HSI_Enable();
 302              		.loc 5 140 3 is_stmt 1 view .LVU65
 303              	.LBB420:
 304              	.LBI420:
 305              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @file    stm32f3xx_ll_rcc.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 215


  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifndef __STM32F3xx_LL_RCC_H
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __STM32F3xx_LL_RCC_H
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #include "stm32f3xx.h"
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @addtogroup STM32F3xx_LL_Driver
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC)
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HPRE       (uint32_t)POSITION_VAL(RCC_CFGR_HPRE)     /*!< field position in re
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE1      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE1)    /*!< field position in re
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE2      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE2)    /*!< field position in re
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSICAL     (uint32_t)POSITION_VAL(RCC_CR_HSICAL)     /*!< field position in re
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM    (uint32_t)POSITION_VAL(RCC_CR_HSITRIM)    /*!< field position in re
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL     (uint32_t)POSITION_VAL(RCC_CFGR_PLLMUL)   /*!< field position in re
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART1SW   (uint32_t)0U                              /*!< field position in re
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART2SW   (uint32_t)16U                             /*!< field position in re
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART3SW   (uint32_t)18U                             /*!< field position in re
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM1SW     (uint32_t)8U                              /*!< field position in re
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM8SW     (uint32_t)9U                              /*!< field position in re
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM15SW    (uint32_t)10U                             /*!< field position in re
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM16SW    (uint32_t)11U                             /*!< field position in re
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM17SW    (uint32_t)13U                             /*!< field position in re
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM20SW    (uint32_t)15U                             /*!< field position in re
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM2SW     (uint32_t)24U                             /*!< field position in re
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM34SW    (uint32_t)25U                             /*!< field position in re
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 216


  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** typedef struct
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *           HW set-up.
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSE_VALUE */
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSI_VALUE    8000000U  /*!< Value of the HSI oscillator in Hz */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 217


 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSI_VALUE */
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSE_VALUE */
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSI_VALUE    40000U    /*!< Value of the LSI oscillator in Hz */
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSI_VALUE */
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    12288000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CFGR_MCOF                  RCC_CFGR_MCOF     /*!< MCO flag */
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       /*!< Clock Security System Interrupt f
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF)
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_V18PWRRSTF             RCC_CSR_V18PWRRSTF      /*!< Reset flag of the 1.8 V doma
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 218


 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capa
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving cap
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV   /*!< Xtal mode higher driving capabili
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 219


 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCOSEL_PLL_DIV2     /*!< PLL clock divided by 2
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL 
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2   /*!< MCO Clock divided by 2 */
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4   /*!< MCO Clock divided by 4 */
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8   /*!< MCO Clock divided by 8 */
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16  /*!< MCO Clock divided by 16 */
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32                 RCC_CFGR_MCOPRE_DIV32  /*!< MCO Clock divided by 32 */
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64                 RCC_CFGR_MCOPRE_DIV64  /*!< MCO Clock divided by 64 */
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128                RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 220


 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART1SW_PCLK1)
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_USART1SW_PCLK1*/
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART4_CLKSOURCE Peripheral UART clock source selection
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_P
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_S
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_L
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_H
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_P
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_S
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_L
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_H
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 221


 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_HS
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_SY
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_HS
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_SY
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_HS
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_SY
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE Peripheral I2S clock source selection
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK      RCC_CFGR_I2SSRC_SYSCLK /*!< System clock selected as I2S c
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN         RCC_CFGR_I2SSRC_EXT    /*!< External clock selected as I2S
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM1_CLKSOURCE Peripheral TIM clock source selection
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 222


 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PCLK1      (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PCLK1     (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1_CLKSOURCE Peripheral HRTIM1 clock source selection
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PCLK2    RCC_CFGR3_HRTIM1SW_PCLK2 /*!< PCLK2 used as  HRTIM1 clock 
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PLL      RCC_CFGR3_HRTIM1SW_PLL   /*!< PLL clock used as  HRTIM1 cl
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV244  RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 s
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE         RCC_CFGR3_CECSW_LSE        /*!< LSE clock selected as HDMI
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL         RCC_CFGR_USBPRE_DIV1    /*!< USB prescaler is PLL clock di
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 RCC_CFGR_USBPRE_DIV1_5  /*!< USB prescaler is PLL clock di
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2      /*!< ADC prescaler PCLK divided 
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4      /*!< ADC prescaler PCLK divided 
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6      /*!< ADC prescaler PCLK divided 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 223


 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8      /*!< ADC prescaler PCLK divided 
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC1_CLKSOURCE Peripheral ADC clock source selection
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_HCLK          RCC_CFGR2_ADC1PRES_NO     /*!< ADC1 clock disabled, ADC1 c
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_1     RCC_CFGR2_ADC1PRES_DIV1   /*!< ADC1 PLL clock divided by 1
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_2     RCC_CFGR2_ADC1PRES_DIV2   /*!< ADC1 PLL clock divided by 2
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_4     RCC_CFGR2_ADC1PRES_DIV4   /*!< ADC1 PLL clock divided by 4
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_6     RCC_CFGR2_ADC1PRES_DIV6   /*!< ADC1 PLL clock divided by 6
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_8     RCC_CFGR2_ADC1PRES_DIV8   /*!< ADC1 PLL clock divided by 8
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_10    RCC_CFGR2_ADC1PRES_DIV10  /*!< ADC1 PLL clock divided by 1
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_12    RCC_CFGR2_ADC1PRES_DIV12  /*!< ADC1 PLL clock divided by 1
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_16    RCC_CFGR2_ADC1PRES_DIV16  /*!< ADC1 PLL clock divided by 1
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_32    RCC_CFGR2_ADC1PRES_DIV32  /*!< ADC1 PLL clock divided by 3
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_64    RCC_CFGR2_ADC1PRES_DIV64  /*!< ADC1 PLL clock divided by 6
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_128   RCC_CFGR2_ADC1PRES_DIV128 /*!< ADC1 PLL clock divided by 1
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_256   RCC_CFGR2_ADC1PRES_DIV256 /*!< ADC1 PLL clock divided by 2
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE12) && defined(RCC_CFGR2_ADCPRE34)
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC12 clock source selection
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC34_CLKSOURCE Peripheral ADC34 clock source selection
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 224


 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC clock source selection
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         RCC_CFGR2_ADCPRE12_NO     /*!< ADC12 clock disabled, ADC12
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    RCC_CFGR2_ADCPRE12_DIV1   /*!< ADC12 PLL clock divided by 
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    RCC_CFGR2_ADCPRE12_DIV2   /*!< ADC12 PLL clock divided by 
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    RCC_CFGR2_ADCPRE12_DIV4   /*!< ADC12 PLL clock divided by 
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    RCC_CFGR2_ADCPRE12_DIV6   /*!< ADC12 PLL clock divided by 
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    RCC_CFGR2_ADCPRE12_DIV8   /*!< ADC12 PLL clock divided by 
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   RCC_CFGR2_ADCPRE12_DIV10  /*!< ADC12 PLL clock divided by 
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   RCC_CFGR2_ADCPRE12_DIV12  /*!< ADC12 PLL clock divided by 
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   RCC_CFGR2_ADCPRE12_DIV16  /*!< ADC12 PLL clock divided by 
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   RCC_CFGR2_ADCPRE12_DIV32  /*!< ADC12 PLL clock divided by 
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   RCC_CFGR2_ADCPRE12_DIV64  /*!< ADC12 PLL clock divided by 
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  RCC_CFGR2_ADCPRE12_DIV128 /*!< ADC12 PLL clock divided by 
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  RCC_CFGR2_ADCPRE12_DIV256 /*!< ADC12 PLL clock divided by 
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE12 && RCC_CFGR2_ADCPRE34 */
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC_CLKSOURCE_SYSCLK Peripheral SDADC clock source selection
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_1    RCC_CFGR_SDPRE_DIV1   /*!< SDADC CLK not divided */
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_2    RCC_CFGR_SDPRE_DIV2   /*!< SDADC CLK divided by 2 */
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_4    RCC_CFGR_SDPRE_DIV4   /*!< SDADC CLK divided by 4 */
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_6    RCC_CFGR_SDPRE_DIV6   /*!< SDADC CLK divided by 6 */
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_8    RCC_CFGR_SDPRE_DIV8   /*!< SDADC CLK divided by 8 */
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_10   RCC_CFGR_SDPRE_DIV10  /*!< SDADC CLK divided by 10 */
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_12   RCC_CFGR_SDPRE_DIV12  /*!< SDADC CLK divided by 12 */
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_14   RCC_CFGR_SDPRE_DIV14  /*!< SDADC CLK divided by 14 */
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_16   RCC_CFGR_SDPRE_DIV16  /*!< SDADC CLK divided by 16 */
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_20   RCC_CFGR_SDPRE_DIV20  /*!< SDADC CLK divided by 20 */
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_24   RCC_CFGR_SDPRE_DIV24  /*!< SDADC CLK divided by 24 */
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_28   RCC_CFGR_SDPRE_DIV28  /*!< SDADC CLK divided by 28 */
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_32   RCC_CFGR_SDPRE_DIV32  /*!< SDADC CLK divided by 32 */
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_36   RCC_CFGR_SDPRE_DIV36  /*!< SDADC CLK divided by 36 */
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_40   RCC_CFGR_SDPRE_DIV40  /*!< SDADC CLK divided by 40 */
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_44   RCC_CFGR_SDPRE_DIV44  /*!< SDADC CLK divided by 44 */
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_48   RCC_CFGR_SDPRE_DIV48  /*!< SDADC CLK divided by 48 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 225


 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART Peripheral USART get clock source
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE          RCC_POSITION_USART1SW /*!< USART1 Clock source selection *
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE          RCC_POSITION_USART2SW /*!< USART2 Clock source selection *
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE          RCC_POSITION_USART3SW /*!< USART3 Clock source selection *
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART Peripheral UART get clock source
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE           RCC_CFGR3_UART4SW /*!< UART4 Clock source selection */
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE           RCC_CFGR3_UART5SW /*!< UART5 Clock source selection */
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C Peripheral I2C get clock source
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE            RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE            RCC_CFGR3_I2C2SW /*!< I2C2 Clock source selection */
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE            RCC_CFGR3_I2C3SW /*!< I2C3 Clock source selection */
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S Peripheral I2S get clock source
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE             RCC_CFGR_I2SSRC       /*!< I2S Clock source selection */
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 226


 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM TIMx Peripheral TIM get clock source
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE            (RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW)  /*!< TIM1 Clo
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE            (RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW)  /*!< TIM2 Clo
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE            (RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW)  /*!< TIM8 Clo
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE           (RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) /*!< TIM15 Cl
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE           (RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) /*!< TIM16 Cl
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE           (RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) /*!< TIM17 Cl
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE           (RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) /*!< TIM20 Cl
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE           (RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) /*!< TIM3/4 C
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1 Peripheral HRTIM1 get clock source
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE          RCC_CFGR3_HRTIM1SW /*!< HRTIM1 Clock source selection */
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE             RCC_CFGR3_CECSW /*!< CEC Clock source selection */
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 227


 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE             RCC_CFGR_USBPRE /*!< USB Clock source selection */
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE             RCC_CFGR_ADCPRE /*!< ADC Clock source selection */
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADCXX Peripheral ADC get clock source
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES)
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSOURCE            RCC_CFGR2_ADC1PRES /*!< ADC1 Clock source selection */
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE           RCC_CFGR2_ADCPRE12 /*!< ADC12 Clock source selection */
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSOURCE           RCC_CFGR2_ADCPRE34 /*!< ADC34 Clock source selection */
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADC1PRES*/
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRE12 || RCC_CFGR2_ADCPRE34 */
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC Peripheral SDADC get clock source
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSOURCE           RCC_CFGR_SDPRE  /*!< SDADC Clock source selection */
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 228


 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMUL2  /*!< PLL input clock*2 */
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock*3 */
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock*4 */
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMUL5  /*!< PLL input clock*5 */
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock*6 */
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMUL7  /*!< PLL input clock*7 */
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock*8 */
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMUL9  /*!< PLL input clock*9 */
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMUL10  /*!< PLL input clock*10 */
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMUL11  /*!< PLL input clock*11 */
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12  /*!< PLL input clock*12 */
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMUL13  /*!< PLL input clock*13 */
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMUL14  /*!< PLL input clock*14 */
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMUL15  /*!< PLL input clock*15 */
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16  /*!< PLL input clock*16 */
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U                                   /*!< No cl
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE_PREDIV                    /*!< HSE/P
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI_PREDIV                    /*!< HSI/P
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2         RCC_CFGR_PLLSRC_HSI_DIV2                      /*!< HSI c
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1)    
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2)    
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3)    
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4)    
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5)    
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6)    
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7)    
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8)    
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9)    
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10)   
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11)   
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12)   
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13)   
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14)   
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15)   
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16)   
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 229


 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV_DIV1   /*!< PREDIV input clock not divi
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV_DIV2   /*!< PREDIV input clock divided 
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV_DIV3   /*!< PREDIV input clock divided 
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV_DIV4   /*!< PREDIV input clock divided 
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV_DIV5   /*!< PREDIV input clock divided 
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV_DIV6   /*!< PREDIV input clock divided 
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV_DIV7   /*!< PREDIV input clock divided 
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV_DIV8   /*!< PREDIV input clock divided 
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV_DIV9   /*!< PREDIV input clock divided 
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV_DIV10  /*!< PREDIV input clock divided 
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV_DIV11  /*!< PREDIV input clock divided 
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV_DIV12  /*!< PREDIV input clock divided 
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV_DIV13  /*!< PREDIV input clock divided 
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV_DIV14  /*!< PREDIV input clock divided 
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV_DIV15  /*!< PREDIV input clock divided 
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV_DIV16  /*!< PREDIV input clock divided 
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Register value
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 230


 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator()
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *             , @ref LL_RCC_PLL_GetPrediv());
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLPREDIV__ This parameter can be one of the following values:
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RC
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2)
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 231


 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U))
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB1PRESCALER__: This parameter can be one of the following values:
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB2PRESCALER__: This parameter can be one of the following values:
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 232


 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable the Clock Security System.
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled in HSE is ready (only by hardware)
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_DisableCSS
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 233


1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 306              		.loc 7 1086 22 view .LVU66
 307              	.LBB421:
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 308              		.loc 7 1088 3 view .LVU67
 309 001a 284B     		ldr	r3, .L28+4
 310 001c 1A68     		ldr	r2, [r3]
 311 001e 42F00102 		orr	r2, r2, #1
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 234


 312 0022 1A60     		str	r2, [r3]
 313              	.L16:
 314              	.LBE421:
 315              	.LBE420:
 141:Src/main.c    **** 
 142:Src/main.c    ****    /* Wait till HSI is ready */
 143:Src/main.c    ****   while(LL_RCC_HSI_IsReady() != 1)
 144:Src/main.c    ****   {
 145:Src/main.c    **** 
 146:Src/main.c    ****   }
 316              		.loc 5 146 3 discriminator 1 view .LVU68
 143:Src/main.c    ****   {
 317              		.loc 5 143 30 discriminator 1 view .LVU69
 318              	.LBB422:
 319              	.LBI422:
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 320              		.loc 7 1106 26 discriminator 1 view .LVU70
 321              	.LBB423:
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 322              		.loc 7 1108 3 discriminator 1 view .LVU71
 323              		.loc 7 1108 11 is_stmt 0 discriminator 1 view .LVU72
 324 0024 1A68     		ldr	r2, [r3]
 325              	.LBE423:
 326              	.LBE422:
 143:Src/main.c    ****   {
 327              		.loc 5 143 30 discriminator 1 view .LVU73
 328 0026 9207     		lsls	r2, r2, #30
 329 0028 FCD5     		bpl	.L16
 147:Src/main.c    ****   LL_RCC_HSI_SetCalibTrimming(16);
 330              		.loc 5 147 3 is_stmt 1 view .LVU74
 331              	.LVL19:
 332              	.LBB424:
 333              	.LBI424:
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 235


1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 334              		.loc 7 1132 22 view .LVU75
 335              	.LBB425:
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 336              		.loc 7 1134 3 view .LVU76
 337 002a 1968     		ldr	r1, [r3]
 338              	.LBE425:
 339              	.LBE424:
 340              	.LBB427:
 341              	.LBB428:
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 236


1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 237


1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 238


1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure the system clock source
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get the system clock source
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 239


1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 240


1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure MCOx
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         MCO           LL_RCC_ConfigMCO\n
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO\n
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLNODIV      LL_RCC_ConfigMCO
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK (*)
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2 (*)
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4 (*)
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8 (*)
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16 (*)
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_32 (*)
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_64 (*)
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_128 (*)
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 241


1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPre
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource);
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_SetUSARTClockSource\n
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_SetUSARTClockSource\n
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_SetUSARTClockSource
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSou
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_SetUARTClockSource\n
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_SetUARTClockSource
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 242


1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((UARTxSource  & 0x0000FFFFU) << 8U), (UARTxSource & (RCC_CFGR3_UART4SW | 
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_SetI2CClockSource\n
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_SetI2CClockSource\n
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_SetI2CClockSource
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_SetI2SClockSource
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, I2SxSource);
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure TIMx clock source
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_SetTIMClockSource\n
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_SetTIMClockSource\n
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_SetTIMClockSource\n
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_SetTIMClockSource\n
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_SetTIMClockSource\n
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_SetTIMClockSource\n
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_SetTIMClockSource\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 243


1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_SetTIMClockSource
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMxSource This parameter can be one of the following values:
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource)
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_TIM1SW << (TIMxSource >> 27U)), (TIMxSource & 0x03FFFFFFU));
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure HRTIMx clock source
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_SetHRTIMClockSource
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMxSource This parameter can be one of the following values:
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetHRTIMClockSource(uint32_t HRTIMxSource)
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_HRTIMSW, HRTIMxSource);
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure CEC clock source
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_SetCECClockSource
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECxSource This parameter can be one of the following values:
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_CECSW, CECxSource);
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 244


1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USB clock source
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_SetUSBClockSource
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, USBxSource);
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_SetADCClockSource
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_SetADCClockSource
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADC1PRES, ADCxSource);
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 245


1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_SetADCClockSource\n
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_SetADCClockSource
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (ADCxSource >> 16U), (ADCxSource & 0x0000FFFFU));
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE34 */
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure SDADCx clock source
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_SetSDADCClockSource
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCxSource This parameter can be one of the following values:
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 246


1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDADCClockSource(uint32_t SDADCxSource)
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SDPRE, SDADCxSource);
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_GetUSARTClockSource\n
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_GetUSARTClockSource\n
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_GetUSARTClockSource
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE (*)
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE (*)
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_GetUARTClockSource\n
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_GetUARTClockSource
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 247


1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, UARTx) | (UARTx >> 8U));
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_GetI2CClockSource\n
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_GetI2CClockSource\n
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_GetI2CClockSource
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE (*)
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE (*)
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, I2Cx) | (I2Cx << 24U));
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_GetI2SClockSource
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 248


1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get TIMx clock source
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_GetTIMClockSource\n
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_GetTIMClockSource\n
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_GetTIMClockSource\n
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_GetTIMClockSource\n
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_GetTIMClockSource\n
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_GetTIMClockSource\n
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_GetTIMClockSource\n
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_GetTIMClockSource
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMx This parameter can be one of the following values:
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE (*)
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE (*)
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE (*)
1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE (*)
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE (*)
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE (*)
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE (*)
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)
1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_TIM1SW << TIMx)) | (TIMx << 27U));
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HRTIMx clock source
1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_GetHRTIMClockSource
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMx This parameter can be one of the following values:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 249


1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetHRTIMClockSource(uint32_t HRTIMx)
1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, HRTIMx));
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get CEC clock source
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_GetCECClockSource
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECx This parameter can be one of the following values:
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, CECx));
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USBx clock source
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_GetUSBClockSource
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, USBx));
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_GetADCClockSource
1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 250


1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, ADCx));
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_GetADCClockSource
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSOURCE
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_GetADCClockSource\n
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_GetADCClockSource
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSOURCE (*)
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 251


2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx) | (ADCx << 16U));
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get SDADCx clock source
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_GetSDADCClockSource
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCx This parameter can be one of the following values:
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSOURCE
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDADCClockSource(uint32_t SDADCx)
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, SDADCx));
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 252


2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       the Backup domain is reset. The BDRST bit can be used to reset them.
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable RTC
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable RTC
2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 253


2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable PLL
2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable PLL
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 254


2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 342              		.loc 7 2197 11 is_stmt 0 view .LVU77
 343 002c 234A     		ldr	r2, .L28+4
 344              	.LBE428:
 345              	.LBE427:
 346              	.LBB430:
 347              	.LBB426:
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 348              		.loc 7 1134 3 view .LVU78
 349 002e 21F0F801 		bic	r1, r1, #248
 350 0032 41F08001 		orr	r1, r1, #128
 351 0036 1960     		str	r1, [r3]
 352              	.LVL20:
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 353              		.loc 7 1134 3 view .LVU79
 354              	.LBE426:
 355              	.LBE430:
 148:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 356              		.loc 5 148 3 is_stmt 1 view .LVU80
 357              	.LBB431:
 358              	.LBI431:
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 255


2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul);
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv);
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 256


2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
 359              		.loc 7 2293 22 view .LVU81
 360              	.LBB432:
2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 361              		.loc 7 2295 3 view .LVU82
 362 0038 5968     		ldr	r1, [r3, #4]
 363 003a 21F47411 		bic	r1, r1, #3997696
 364 003e 41F46011 		orr	r1, r1, #3670016
 365 0042 5960     		str	r1, [r3, #4]
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 366              		.loc 7 2296 3 view .LVU83
 367 0044 D96A     		ldr	r1, [r3, #44]
 368 0046 21F00F01 		bic	r1, r1, #15
 369 004a D962     		str	r1, [r3, #44]
 370              	.LVL21:
 371              		.loc 7 2296 3 is_stmt 0 view .LVU84
 372              	.LBE432:
 373              	.LBE431:
 149:Src/main.c    ****   LL_RCC_PLL_Enable();
 374              		.loc 5 149 3 is_stmt 1 view .LVU85
 375              	.LBB433:
 376              	.LBI433:
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 377              		.loc 7 2174 22 view .LVU86
 378              	.LBB434:
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 379              		.loc 7 2176 3 view .LVU87
 380 004c 1968     		ldr	r1, [r3]
 381 004e 41F08071 		orr	r1, r1, #16777216
 382 0052 1960     		str	r1, [r3]
 383              	.L17:
 384              	.LBE434:
 385              	.LBE433:
 150:Src/main.c    **** 
 151:Src/main.c    ****    /* Wait till PLL is ready */
 152:Src/main.c    ****   while(LL_RCC_PLL_IsReady() != 1)
 153:Src/main.c    ****   {
 154:Src/main.c    **** 
 155:Src/main.c    ****   }
 386              		.loc 5 155 3 discriminator 1 view .LVU88
 152:Src/main.c    ****   {
 387              		.loc 5 152 30 discriminator 1 view .LVU89
 388              	.LBB435:
 389              	.LBI427:
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 390              		.loc 7 2195 26 discriminator 1 view .LVU90
 391              	.LBB429:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 257


2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 392              		.loc 7 2197 3 discriminator 1 view .LVU91
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 393              		.loc 7 2197 11 is_stmt 0 discriminator 1 view .LVU92
 394 0054 1368     		ldr	r3, [r2]
 395              	.LBE429:
 396              	.LBE435:
 152:Src/main.c    ****   {
 397              		.loc 5 152 30 discriminator 1 view .LVU93
 398 0056 9B01     		lsls	r3, r3, #6
 399 0058 FCD5     		bpl	.L17
 156:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 400              		.loc 5 156 3 is_stmt 1 view .LVU94
 401              	.LVL22:
 402              	.LBB436:
 403              	.LBI436:
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 404              		.loc 7 1323 22 view .LVU95
 405              	.LBB437:
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 406              		.loc 7 1325 3 view .LVU96
 407 005a 5368     		ldr	r3, [r2, #4]
 408              	.LBE437:
 409              	.LBE436:
 410              	.LBB439:
 411              	.LBB440:
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 412              		.loc 7 1305 21 is_stmt 0 view .LVU97
 413 005c 174C     		ldr	r4, .L28+4
 414              	.LBE440:
 415              	.LBE439:
 416              	.LBB442:
 417              	.LBB438:
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 418              		.loc 7 1325 3 view .LVU98
 419 005e 23F0F003 		bic	r3, r3, #240
 420 0062 5360     		str	r3, [r2, #4]
 421              	.LVL23:
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 422              		.loc 7 1325 3 view .LVU99
 423              	.LBE438:
 424              	.LBE442:
 157:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 425              		.loc 5 157 3 is_stmt 1 view .LVU100
 426              	.LBB443:
 427              	.LBI443:
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 428              		.loc 7 1339 22 view .LVU101
 429              	.LBB444:
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 430              		.loc 7 1341 3 view .LVU102
 431 0064 5368     		ldr	r3, [r2, #4]
 432 0066 23F4E063 		bic	r3, r3, #1792
 433 006a 43F48063 		orr	r3, r3, #1024
 434 006e 5360     		str	r3, [r2, #4]
 435              	.LVL24:
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 258


 436              		.loc 7 1341 3 is_stmt 0 view .LVU103
 437              	.LBE444:
 438              	.LBE443:
 158:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 439              		.loc 5 158 3 is_stmt 1 view .LVU104
 440              	.LBB445:
 441              	.LBI445:
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 442              		.loc 7 1355 22 view .LVU105
 443              	.LBB446:
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 444              		.loc 7 1357 3 view .LVU106
 445 0070 5368     		ldr	r3, [r2, #4]
 446 0072 23F46053 		bic	r3, r3, #14336
 447 0076 5360     		str	r3, [r2, #4]
 448              	.LVL25:
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 449              		.loc 7 1357 3 is_stmt 0 view .LVU107
 450              	.LBE446:
 451              	.LBE445:
 159:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 452              		.loc 5 159 3 is_stmt 1 view .LVU108
 453              	.LBB447:
 454              	.LBI447:
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 455              		.loc 7 1290 22 view .LVU109
 456              	.LBB448:
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 457              		.loc 7 1292 3 view .LVU110
 458 0078 5368     		ldr	r3, [r2, #4]
 459 007a 23F00303 		bic	r3, r3, #3
 460 007e 43F00203 		orr	r3, r3, #2
 461 0082 5360     		str	r3, [r2, #4]
 462              	.LVL26:
 463              	.L18:
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 464              		.loc 7 1292 3 is_stmt 0 view .LVU111
 465              	.LBE448:
 466              	.LBE447:
 160:Src/main.c    **** 
 161:Src/main.c    ****    /* Wait till System clock is ready */
 162:Src/main.c    ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 163:Src/main.c    ****   {
 164:Src/main.c    **** 
 165:Src/main.c    ****   }
 467              		.loc 5 165 3 is_stmt 1 discriminator 1 view .LVU112
 162:Src/main.c    ****   {
 468              		.loc 5 162 34 discriminator 1 view .LVU113
 469              	.LBB449:
 470              	.LBI439:
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 471              		.loc 7 1303 26 discriminator 1 view .LVU114
 472              	.LBB441:
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 473              		.loc 7 1305 3 discriminator 1 view .LVU115
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 474              		.loc 7 1305 21 is_stmt 0 discriminator 1 view .LVU116
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 259


 475 0084 6368     		ldr	r3, [r4, #4]
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 476              		.loc 7 1305 10 discriminator 1 view .LVU117
 477 0086 03F00C03 		and	r3, r3, #12
 478              	.LBE441:
 479              	.LBE449:
 162:Src/main.c    ****   {
 480              		.loc 5 162 34 discriminator 1 view .LVU118
 481 008a 082B     		cmp	r3, #8
 482 008c FAD1     		bne	.L18
 166:Src/main.c    ****   LL_SetSystemCoreClock(64000000);
 483              		.loc 5 166 3 is_stmt 1 view .LVU119
 484 008e 0C48     		ldr	r0, .L28+8
 485 0090 FFF7FEFF 		bl	LL_SetSystemCoreClock
 486              	.LVL27:
 167:Src/main.c    **** 
 168:Src/main.c    ****    /* Update the time base */
 169:Src/main.c    ****   if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 487              		.loc 5 169 3 view .LVU120
 488              		.loc 5 169 7 is_stmt 0 view .LVU121
 489 0094 0020     		movs	r0, #0
 490 0096 FFF7FEFF 		bl	HAL_InitTick
 491              	.LVL28:
 492              		.loc 5 169 6 view .LVU122
 493 009a 08B1     		cbz	r0, .L19
 170:Src/main.c    ****   {
 171:Src/main.c    ****     Error_Handler();
 494              		.loc 5 171 5 is_stmt 1 view .LVU123
 495              	.LBB450:
 496              	.LBI450:
 172:Src/main.c    ****   }
 173:Src/main.c    ****   LL_RCC_SetTIMClockSource(LL_RCC_TIM1_CLKSOURCE_PCLK2);
 174:Src/main.c    ****   LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSRC_PLL_DIV_1);
 175:Src/main.c    **** }
 176:Src/main.c    **** 
 177:Src/main.c    **** /**
 178:Src/main.c    ****   * @brief ADC1 Initialization Function
 179:Src/main.c    ****   * @param None
 180:Src/main.c    ****   * @retval None
 181:Src/main.c    ****   */
 182:Src/main.c    **** static void MX_ADC1_Init(void)
 183:Src/main.c    **** {
 184:Src/main.c    **** 
 185:Src/main.c    ****   /* USER CODE BEGIN ADC1_Init 0 */
 186:Src/main.c    **** 
 187:Src/main.c    ****   /* USER CODE END ADC1_Init 0 */
 188:Src/main.c    **** 
 189:Src/main.c    ****   LL_ADC_InitTypeDef ADC_InitStruct = {0};
 190:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 191:Src/main.c    ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 192:Src/main.c    **** 
 193:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 194:Src/main.c    **** 
 195:Src/main.c    ****   /* Peripheral clock enable */
 196:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 197:Src/main.c    **** 
 198:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 260


 199:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 200:Src/main.c    ****   /**ADC1 GPIO Configuration
 201:Src/main.c    ****   PC0   ------> ADC1_IN6
 202:Src/main.c    ****   PC1   ------> ADC1_IN7
 203:Src/main.c    ****   PC2   ------> ADC1_IN8
 204:Src/main.c    ****   PC3   ------> ADC1_IN9
 205:Src/main.c    ****   PB0   ------> ADC1_IN11
 206:Src/main.c    ****   PB1   ------> ADC1_IN12
 207:Src/main.c    ****   PB13   ------> ADC1_IN13
 208:Src/main.c    ****   */
 209:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 210:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 211:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 212:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213:Src/main.c    **** 
 214:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_13;
 215:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 216:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 217:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 218:Src/main.c    **** 
 219:Src/main.c    ****   /* ADC1 DMA Init */
 220:Src/main.c    **** 
 221:Src/main.c    ****   /* ADC1 Init */
 222:Src/main.c    ****   LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 223:Src/main.c    **** 
 224:Src/main.c    ****   LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 225:Src/main.c    **** 
 226:Src/main.c    ****   LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 227:Src/main.c    **** 
 228:Src/main.c    ****   LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 229:Src/main.c    **** 
 230:Src/main.c    ****   LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 231:Src/main.c    **** 
 232:Src/main.c    ****   LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 233:Src/main.c    **** 
 234:Src/main.c    ****   LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 235:Src/main.c    **** 
 236:Src/main.c    ****   /* ADC1 interrupt Init */
 237:Src/main.c    ****   NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 238:Src/main.c    ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 239:Src/main.c    **** 
 240:Src/main.c    ****   /* USER CODE BEGIN ADC1_Init 1 */
 241:Src/main.c    **** 
 242:Src/main.c    ****   /* USER CODE END ADC1_Init 1 */
 243:Src/main.c    **** 
 244:Src/main.c    ****   /** Common config
 245:Src/main.c    ****   */
 246:Src/main.c    ****   ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 247:Src/main.c    ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 248:Src/main.c    ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 249:Src/main.c    ****   LL_ADC_Init(ADC1, &ADC_InitStruct);
 250:Src/main.c    ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 251:Src/main.c    ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 252:Src/main.c    ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 253:Src/main.c    ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 254:Src/main.c    ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 255:Src/main.c    ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 261


 256:Src/main.c    ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 257:Src/main.c    ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 258:Src/main.c    ****   ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 259:Src/main.c    ****   LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 260:Src/main.c    **** 
 261:Src/main.c    ****   /* Enable ADC internal voltage regulator */
 262:Src/main.c    ****   LL_ADC_EnableInternalRegulator(ADC1);
 263:Src/main.c    ****   /* Delay for ADC internal voltage regulator stabilization. */
 264:Src/main.c    ****   /* Compute number of CPU cycles to wait for, from delay in us. */
 265:Src/main.c    ****   /* Note: Variable divided by 2 to compensate partially */
 266:Src/main.c    ****   /* CPU processing cycles (depends on compilation optimization). */
 267:Src/main.c    ****   /* Note: If system core clock frequency is below 200kHz, wait time */
 268:Src/main.c    ****   /* is only a few CPU processing cycles. */
 269:Src/main.c    ****   uint32_t wait_loop_index;
 270:Src/main.c    ****   wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10)
 271:Src/main.c    ****   while(wait_loop_index != 0)
 272:Src/main.c    ****   {
 273:Src/main.c    ****     wait_loop_index--;
 274:Src/main.c    ****   }
 275:Src/main.c    **** 
 276:Src/main.c    ****   /** Configure Regular Channel
 277:Src/main.c    ****   */
 278:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 279:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 280:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SINGLE_ENDED);
 281:Src/main.c    **** 
 282:Src/main.c    ****   /** Configure Regular Channel
 283:Src/main.c    ****   */
 284:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_7);
 285:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 286:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SINGLE_ENDED);
 287:Src/main.c    **** 
 288:Src/main.c    ****   /** Configure Regular Channel
 289:Src/main.c    ****   */
 290:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_8);
 291:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 292:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SINGLE_ENDED);
 293:Src/main.c    **** 
 294:Src/main.c    ****   /** Configure Regular Channel
 295:Src/main.c    ****   */
 296:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_9);
 297:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 298:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SINGLE_ENDED);
 299:Src/main.c    **** 
 300:Src/main.c    ****   /** Configure Regular Channel
 301:Src/main.c    ****   */
 302:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_11);
 303:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 304:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SINGLE_ENDED);
 305:Src/main.c    **** 
 306:Src/main.c    ****   /** Configure Regular Channel
 307:Src/main.c    ****   */
 308:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_12);
 309:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 310:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SINGLE_ENDED);
 311:Src/main.c    **** 
 312:Src/main.c    ****   /** Configure Regular Channel
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 262


 313:Src/main.c    ****   */
 314:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_13);
 315:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 316:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SINGLE_ENDED);
 317:Src/main.c    **** 
 318:Src/main.c    ****   /** Configure Regular Channel
 319:Src/main.c    ****   */
 320:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_TEMPSENSOR);
 321:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_TEMPSENSOR, LL_ADC_SAMPLINGTIME_7CYCLES_5);
 322:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_TEMPSENSOR, LL_ADC_SINGLE_ENDED);
 323:Src/main.c    ****   LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_TEMPSENSOR);
 324:Src/main.c    ****   /* USER CODE BEGIN ADC1_Init 2 */
 325:Src/main.c    **** 
 326:Src/main.c    ****   /* USER CODE END ADC1_Init 2 */
 327:Src/main.c    **** 
 328:Src/main.c    **** }
 329:Src/main.c    **** 
 330:Src/main.c    **** /**
 331:Src/main.c    ****   * @brief ADC2 Initialization Function
 332:Src/main.c    ****   * @param None
 333:Src/main.c    ****   * @retval None
 334:Src/main.c    ****   */
 335:Src/main.c    **** static void MX_ADC2_Init(void)
 336:Src/main.c    **** {
 337:Src/main.c    **** 
 338:Src/main.c    ****   /* USER CODE BEGIN ADC2_Init 0 */
 339:Src/main.c    **** 
 340:Src/main.c    ****   /* USER CODE END ADC2_Init 0 */
 341:Src/main.c    **** 
 342:Src/main.c    ****   LL_ADC_InitTypeDef ADC_InitStruct = {0};
 343:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 344:Src/main.c    **** 
 345:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 346:Src/main.c    **** 
 347:Src/main.c    ****   /* Peripheral clock enable */
 348:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 349:Src/main.c    **** 
 350:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 351:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 352:Src/main.c    ****   /**ADC2 GPIO Configuration
 353:Src/main.c    ****   PC5   ------> ADC2_IN11
 354:Src/main.c    ****   PB2   ------> ADC2_IN12
 355:Src/main.c    ****   */
 356:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 357:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 358:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 359:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 360:Src/main.c    **** 
 361:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 362:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 363:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 364:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 365:Src/main.c    **** 
 366:Src/main.c    ****   /* ADC2 DMA Init */
 367:Src/main.c    **** 
 368:Src/main.c    ****   /* ADC2 Init */
 369:Src/main.c    ****   LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 263


 370:Src/main.c    **** 
 371:Src/main.c    ****   LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 372:Src/main.c    **** 
 373:Src/main.c    ****   LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 374:Src/main.c    **** 
 375:Src/main.c    ****   LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 376:Src/main.c    **** 
 377:Src/main.c    ****   LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 378:Src/main.c    **** 
 379:Src/main.c    ****   LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_HALFWORD);
 380:Src/main.c    **** 
 381:Src/main.c    ****   LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_HALFWORD);
 382:Src/main.c    **** 
 383:Src/main.c    ****   /* ADC2 interrupt Init */
 384:Src/main.c    ****   NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 385:Src/main.c    ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 386:Src/main.c    **** 
 387:Src/main.c    ****   /* USER CODE BEGIN ADC2_Init 1 */
 388:Src/main.c    **** 
 389:Src/main.c    ****   /* USER CODE END ADC2_Init 1 */
 390:Src/main.c    **** 
 391:Src/main.c    ****   /** Common config
 392:Src/main.c    ****   */
 393:Src/main.c    ****   ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 394:Src/main.c    ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 395:Src/main.c    ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 396:Src/main.c    ****   LL_ADC_Init(ADC2, &ADC_InitStruct);
 397:Src/main.c    ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 398:Src/main.c    ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 399:Src/main.c    ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 400:Src/main.c    ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 401:Src/main.c    ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 402:Src/main.c    ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 403:Src/main.c    ****   LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 404:Src/main.c    **** 
 405:Src/main.c    ****   /* Enable ADC internal voltage regulator */
 406:Src/main.c    ****   LL_ADC_EnableInternalRegulator(ADC2);
 407:Src/main.c    ****   /* Delay for ADC internal voltage regulator stabilization. */
 408:Src/main.c    ****   /* Compute number of CPU cycles to wait for, from delay in us. */
 409:Src/main.c    ****   /* Note: Variable divided by 2 to compensate partially */
 410:Src/main.c    ****   /* CPU processing cycles (depends on compilation optimization). */
 411:Src/main.c    ****   /* Note: If system core clock frequency is below 200kHz, wait time */
 412:Src/main.c    ****   /* is only a few CPU processing cycles. */
 413:Src/main.c    ****   uint32_t wait_loop_index;
 414:Src/main.c    ****   wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10)
 415:Src/main.c    ****   while(wait_loop_index != 0)
 416:Src/main.c    ****   {
 417:Src/main.c    ****     wait_loop_index--;
 418:Src/main.c    ****   }
 419:Src/main.c    **** 
 420:Src/main.c    ****   /** Configure Regular Channel
 421:Src/main.c    ****   */
 422:Src/main.c    ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_11);
 423:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 424:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_11, LL_ADC_DIFFERENTIAL_ENDED);
 425:Src/main.c    ****   /* USER CODE BEGIN ADC2_Init 2 */
 426:Src/main.c    **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 264


 427:Src/main.c    ****   /* USER CODE END ADC2_Init 2 */
 428:Src/main.c    **** 
 429:Src/main.c    **** }
 430:Src/main.c    **** 
 431:Src/main.c    **** /**
 432:Src/main.c    ****   * @brief COMP6 Initialization Function
 433:Src/main.c    ****   * @param None
 434:Src/main.c    ****   * @retval None
 435:Src/main.c    ****   */
 436:Src/main.c    **** static void MX_COMP6_Init(void)
 437:Src/main.c    **** {
 438:Src/main.c    **** 
 439:Src/main.c    ****   /* USER CODE BEGIN COMP6_Init 0 */
 440:Src/main.c    **** 
 441:Src/main.c    ****   /* USER CODE END COMP6_Init 0 */
 442:Src/main.c    **** 
 443:Src/main.c    ****   LL_COMP_InitTypeDef COMP_InitStruct = {0};
 444:Src/main.c    **** 
 445:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 446:Src/main.c    **** 
 447:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 448:Src/main.c    ****   /**COMP6 GPIO Configuration
 449:Src/main.c    ****   PB11   ------> COMP6_INP
 450:Src/main.c    ****   */
 451:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 452:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 453:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 454:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 455:Src/main.c    **** 
 456:Src/main.c    ****   /* COMP6 interrupt Init */
 457:Src/main.c    ****   NVIC_SetPriority(COMP4_6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 458:Src/main.c    ****   NVIC_EnableIRQ(COMP4_6_IRQn);
 459:Src/main.c    **** 
 460:Src/main.c    ****   /* USER CODE BEGIN COMP6_Init 1 */
 461:Src/main.c    **** 
 462:Src/main.c    ****   /* USER CODE END COMP6_Init 1 */
 463:Src/main.c    ****   COMP_InitStruct.InputPlus = LL_COMP_INPUT_PLUS_IO1;
 464:Src/main.c    ****   COMP_InitStruct.InputMinus = LL_COMP_INPUT_MINUS_DAC2_CH1;
 465:Src/main.c    ****   COMP_InitStruct.OutputSelection = LL_COMP_OUTPUT_NONE;
 466:Src/main.c    ****   COMP_InitStruct.OutputPolarity = LL_COMP_OUTPUTPOL_NONINVERTED;
 467:Src/main.c    ****   COMP_InitStruct.OutputBlankingSource = LL_COMP_BLANKINGSRC_NONE;
 468:Src/main.c    ****   LL_COMP_Init(COMP6, &COMP_InitStruct);
 469:Src/main.c    ****   /* USER CODE BEGIN COMP6_Init 2 */
 470:Src/main.c    **** 
 471:Src/main.c    ****   /* USER CODE END COMP6_Init 2 */
 472:Src/main.c    **** 
 473:Src/main.c    **** }
 474:Src/main.c    **** 
 475:Src/main.c    **** /**
 476:Src/main.c    ****   * @brief DAC1 Initialization Function
 477:Src/main.c    ****   * @param None
 478:Src/main.c    ****   * @retval None
 479:Src/main.c    ****   */
 480:Src/main.c    **** static void MX_DAC1_Init(void)
 481:Src/main.c    **** {
 482:Src/main.c    **** 
 483:Src/main.c    ****   /* USER CODE BEGIN DAC1_Init 0 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 265


 484:Src/main.c    **** 
 485:Src/main.c    ****   /* USER CODE END DAC1_Init 0 */
 486:Src/main.c    **** 
 487:Src/main.c    ****   LL_DAC_InitTypeDef DAC_InitStruct = {0};
 488:Src/main.c    **** 
 489:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 490:Src/main.c    **** 
 491:Src/main.c    ****   /* Peripheral clock enable */
 492:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_DAC1);
 493:Src/main.c    **** 
 494:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 495:Src/main.c    ****   /**DAC1 GPIO Configuration
 496:Src/main.c    ****   PA4   ------> DAC1_OUT1
 497:Src/main.c    ****   PA5   ------> DAC1_OUT2
 498:Src/main.c    ****   */
 499:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 500:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 501:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 502:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 503:Src/main.c    **** 
 504:Src/main.c    ****   /* DAC1 DMA Init */
 505:Src/main.c    **** 
 506:Src/main.c    ****   /* DAC1_CH1 Init */
 507:Src/main.c    ****   LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 508:Src/main.c    **** 
 509:Src/main.c    ****   LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_VERYHIGH);
 510:Src/main.c    **** 
 511:Src/main.c    ****   LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_CIRCULAR);
 512:Src/main.c    **** 
 513:Src/main.c    ****   LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 514:Src/main.c    **** 
 515:Src/main.c    ****   LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 516:Src/main.c    **** 
 517:Src/main.c    ****   LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_HALFWORD);
 518:Src/main.c    **** 
 519:Src/main.c    ****   LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_HALFWORD);
 520:Src/main.c    **** 
 521:Src/main.c    ****   LL_SYSCFG_SetRemapDMA_DAC(LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3);
 522:Src/main.c    **** 
 523:Src/main.c    ****   /* DAC1_CH2 Init */
 524:Src/main.c    ****   LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 525:Src/main.c    **** 
 526:Src/main.c    ****   LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_VERYHIGH);
 527:Src/main.c    **** 
 528:Src/main.c    ****   LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_CIRCULAR);
 529:Src/main.c    **** 
 530:Src/main.c    ****   LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 531:Src/main.c    **** 
 532:Src/main.c    ****   LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 533:Src/main.c    **** 
 534:Src/main.c    ****   LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_HALFWORD);
 535:Src/main.c    **** 
 536:Src/main.c    ****   LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_HALFWORD);
 537:Src/main.c    **** 
 538:Src/main.c    ****   LL_SYSCFG_SetRemapDMA_DAC(LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4);
 539:Src/main.c    **** 
 540:Src/main.c    ****   /* USER CODE BEGIN DAC1_Init 1 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 266


 541:Src/main.c    **** 
 542:Src/main.c    ****   /* USER CODE END DAC1_Init 1 */
 543:Src/main.c    **** 
 544:Src/main.c    ****   /** DAC channel OUT1 config
 545:Src/main.c    ****   */
 546:Src/main.c    ****   DAC_InitStruct.TriggerSource = LL_DAC_TRIG_EXT_TIM6_TRGO;
 547:Src/main.c    ****   DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 548:Src/main.c    ****   DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_BUFFER_ENABLE;
 549:Src/main.c    ****   LL_DAC_Init(DAC1, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 550:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 551:Src/main.c    **** 
 552:Src/main.c    ****   /** DAC channel OUT2 config
 553:Src/main.c    ****   */
 554:Src/main.c    ****   DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_SWITCH_ENABLE;
 555:Src/main.c    ****   LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &DAC_InitStruct);
 556:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_2);
 557:Src/main.c    ****   /* USER CODE BEGIN DAC1_Init 2 */
 558:Src/main.c    **** 
 559:Src/main.c    ****   /* USER CODE END DAC1_Init 2 */
 560:Src/main.c    **** 
 561:Src/main.c    **** }
 562:Src/main.c    **** 
 563:Src/main.c    **** /**
 564:Src/main.c    ****   * @brief DAC2 Initialization Function
 565:Src/main.c    ****   * @param None
 566:Src/main.c    ****   * @retval None
 567:Src/main.c    ****   */
 568:Src/main.c    **** static void MX_DAC2_Init(void)
 569:Src/main.c    **** {
 570:Src/main.c    **** 
 571:Src/main.c    ****   /* USER CODE BEGIN DAC2_Init 0 */
 572:Src/main.c    **** 
 573:Src/main.c    ****   /* USER CODE END DAC2_Init 0 */
 574:Src/main.c    **** 
 575:Src/main.c    ****   LL_DAC_InitTypeDef DAC_InitStruct = {0};
 576:Src/main.c    **** 
 577:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 578:Src/main.c    **** 
 579:Src/main.c    ****   /* Peripheral clock enable */
 580:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_DAC2);
 581:Src/main.c    **** 
 582:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 583:Src/main.c    ****   /**DAC2 GPIO Configuration
 584:Src/main.c    ****   PA6   ------> DAC2_OUT1
 585:Src/main.c    ****   */
 586:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 587:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 588:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 589:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 590:Src/main.c    **** 
 591:Src/main.c    ****   /* DAC2 interrupt Init */
 592:Src/main.c    ****   NVIC_SetPriority(TIM7_DAC2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 593:Src/main.c    ****   NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 594:Src/main.c    **** 
 595:Src/main.c    ****   /* USER CODE BEGIN DAC2_Init 1 */
 596:Src/main.c    **** 
 597:Src/main.c    ****   /* USER CODE END DAC2_Init 1 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 267


 598:Src/main.c    **** 
 599:Src/main.c    ****   /** DAC channel OUT1 config
 600:Src/main.c    ****   */
 601:Src/main.c    ****   DAC_InitStruct.TriggerSource = LL_DAC_TRIG_SOFTWARE;
 602:Src/main.c    ****   DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 603:Src/main.c    ****   DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_SWITCH_ENABLE;
 604:Src/main.c    ****   LL_DAC_Init(DAC2, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 605:Src/main.c    ****   LL_DAC_DisableTrigger(DAC2, LL_DAC_CHANNEL_1);
 606:Src/main.c    ****   /* USER CODE BEGIN DAC2_Init 2 */
 607:Src/main.c    **** 
 608:Src/main.c    ****   /* USER CODE END DAC2_Init 2 */
 609:Src/main.c    **** 
 610:Src/main.c    **** }
 611:Src/main.c    **** 
 612:Src/main.c    **** /**
 613:Src/main.c    ****   * @brief TIM1 Initialization Function
 614:Src/main.c    ****   * @param None
 615:Src/main.c    ****   * @retval None
 616:Src/main.c    ****   */
 617:Src/main.c    **** static void MX_TIM1_Init(void)
 618:Src/main.c    **** {
 619:Src/main.c    **** 
 620:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 0 */
 621:Src/main.c    **** 
 622:Src/main.c    ****   /* USER CODE END TIM1_Init 0 */
 623:Src/main.c    **** 
 624:Src/main.c    ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
 625:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 626:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 627:Src/main.c    **** 
 628:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 629:Src/main.c    **** 
 630:Src/main.c    ****   /* Peripheral clock enable */
 631:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 632:Src/main.c    **** 
 633:Src/main.c    ****   /* TIM1 interrupt Init */
 634:Src/main.c    ****   NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 635:Src/main.c    ****   NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 636:Src/main.c    **** 
 637:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 1 */
 638:Src/main.c    **** 
 639:Src/main.c    ****   /* USER CODE END TIM1_Init 1 */
 640:Src/main.c    ****   TIM_InitStruct.Prescaler = 31;
 641:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 642:Src/main.c    ****   TIM_InitStruct.Autoreload = 4095;
 643:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 644:Src/main.c    ****   TIM_InitStruct.RepetitionCounter = 0;
 645:Src/main.c    ****   LL_TIM_Init(TIM1, &TIM_InitStruct);
 646:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM1);
 647:Src/main.c    ****   LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 648:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH4);
 649:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 650:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 651:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 652:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 0;
 653:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 654:Src/main.c    ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 268


 655:Src/main.c    ****   TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 656:Src/main.c    ****   LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 657:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 658:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 659:Src/main.c    ****   LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 660:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM1);
 661:Src/main.c    ****   TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 662:Src/main.c    ****   TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 663:Src/main.c    ****   TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 664:Src/main.c    ****   TIM_BDTRInitStruct.DeadTime = 0;
 665:Src/main.c    ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 666:Src/main.c    ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 667:Src/main.c    ****   TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 668:Src/main.c    ****   TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 669:Src/main.c    ****   TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 670:Src/main.c    ****   TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 671:Src/main.c    ****   TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 672:Src/main.c    ****   LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 673:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 2 */
 674:Src/main.c    **** 
 675:Src/main.c    ****   /* USER CODE END TIM1_Init 2 */
 676:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 677:Src/main.c    ****   /**TIM1 GPIO Configuration
 678:Src/main.c    ****   PA11   ------> TIM1_CH4
 679:Src/main.c    ****   */
 680:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 681:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 682:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 683:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 684:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 685:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 686:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 687:Src/main.c    **** 
 688:Src/main.c    **** }
 689:Src/main.c    **** 
 690:Src/main.c    **** /**
 691:Src/main.c    ****   * @brief TIM2 Initialization Function
 692:Src/main.c    ****   * @param None
 693:Src/main.c    ****   * @retval None
 694:Src/main.c    ****   */
 695:Src/main.c    **** static void MX_TIM2_Init(void)
 696:Src/main.c    **** {
 697:Src/main.c    **** 
 698:Src/main.c    ****   /* USER CODE BEGIN TIM2_Init 0 */
 699:Src/main.c    **** 
 700:Src/main.c    ****   /* USER CODE END TIM2_Init 0 */
 701:Src/main.c    **** 
 702:Src/main.c    ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
 703:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 704:Src/main.c    **** 
 705:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 706:Src/main.c    **** 
 707:Src/main.c    ****   /* Peripheral clock enable */
 708:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 709:Src/main.c    **** 
 710:Src/main.c    ****   /* USER CODE BEGIN TIM2_Init 1 */
 711:Src/main.c    **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 269


 712:Src/main.c    ****   /* USER CODE END TIM2_Init 1 */
 713:Src/main.c    ****   TIM_InitStruct.Prescaler = 1920;
 714:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 715:Src/main.c    ****   TIM_InitStruct.Autoreload = 255;
 716:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 717:Src/main.c    ****   LL_TIM_Init(TIM2, &TIM_InitStruct);
 718:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM2);
 719:Src/main.c    ****   LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 720:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 721:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 722:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 723:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 724:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 0;
 725:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 726:Src/main.c    ****   LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 727:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 728:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 729:Src/main.c    ****   LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 730:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 731:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 732:Src/main.c    ****   LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 733:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 734:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 735:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM2);
 736:Src/main.c    ****   /* USER CODE BEGIN TIM2_Init 2 */
 737:Src/main.c    **** 
 738:Src/main.c    ****   /* USER CODE END TIM2_Init 2 */
 739:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 740:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 741:Src/main.c    ****   /**TIM2 GPIO Configuration
 742:Src/main.c    ****   PA1   ------> TIM2_CH2
 743:Src/main.c    ****   PB10   ------> TIM2_CH3
 744:Src/main.c    ****   PA15   ------> TIM2_CH1
 745:Src/main.c    ****   */
 746:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_15;
 747:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 748:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 749:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 750:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 751:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 752:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 753:Src/main.c    **** 
 754:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 755:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 756:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 757:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 758:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 759:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 760:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 761:Src/main.c    **** 
 762:Src/main.c    **** }
 763:Src/main.c    **** 
 764:Src/main.c    **** /**
 765:Src/main.c    ****   * @brief TIM3 Initialization Function
 766:Src/main.c    ****   * @param None
 767:Src/main.c    ****   * @retval None
 768:Src/main.c    ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 270


 769:Src/main.c    **** static void MX_TIM3_Init(void)
 770:Src/main.c    **** {
 771:Src/main.c    **** 
 772:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 0 */
 773:Src/main.c    **** 
 774:Src/main.c    ****   /* USER CODE END TIM3_Init 0 */
 775:Src/main.c    **** 
 776:Src/main.c    ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
 777:Src/main.c    **** 
 778:Src/main.c    ****   /* Peripheral clock enable */
 779:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 780:Src/main.c    **** 
 781:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 1 */
 782:Src/main.c    **** 
 783:Src/main.c    ****   /* USER CODE END TIM3_Init 1 */
 784:Src/main.c    ****   TIM_InitStruct.Prescaler = 0;
 785:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 786:Src/main.c    ****   TIM_InitStruct.Autoreload = 65535;
 787:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 788:Src/main.c    ****   LL_TIM_Init(TIM3, &TIM_InitStruct);
 789:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM3);
 790:Src/main.c    ****   LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 791:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 792:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM3);
 793:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 2 */
 794:Src/main.c    **** 
 795:Src/main.c    ****   /* USER CODE END TIM3_Init 2 */
 796:Src/main.c    **** 
 797:Src/main.c    **** }
 798:Src/main.c    **** 
 799:Src/main.c    **** /**
 800:Src/main.c    ****   * @brief TIM6 Initialization Function
 801:Src/main.c    ****   * @param None
 802:Src/main.c    ****   * @retval None
 803:Src/main.c    ****   */
 804:Src/main.c    **** static void MX_TIM6_Init(void)
 805:Src/main.c    **** {
 806:Src/main.c    **** 
 807:Src/main.c    ****   /* USER CODE BEGIN TIM6_Init 0 */
 808:Src/main.c    **** 
 809:Src/main.c    ****   /* USER CODE END TIM6_Init 0 */
 810:Src/main.c    **** 
 811:Src/main.c    ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
 812:Src/main.c    **** 
 813:Src/main.c    ****   /* Peripheral clock enable */
 814:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 815:Src/main.c    **** 
 816:Src/main.c    ****   /* USER CODE BEGIN TIM6_Init 1 */
 817:Src/main.c    **** 
 818:Src/main.c    ****   /* USER CODE END TIM6_Init 1 */
 819:Src/main.c    ****   TIM_InitStruct.Prescaler = 0;
 820:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 821:Src/main.c    ****   TIM_InitStruct.Autoreload = 49;
 822:Src/main.c    ****   LL_TIM_Init(TIM6, &TIM_InitStruct);
 823:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM6);
 824:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_UPDATE);
 825:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM6);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 271


 826:Src/main.c    ****   /* USER CODE BEGIN TIM6_Init 2 */
 827:Src/main.c    **** 
 828:Src/main.c    ****   /* USER CODE END TIM6_Init 2 */
 829:Src/main.c    **** 
 830:Src/main.c    **** }
 831:Src/main.c    **** 
 832:Src/main.c    **** /**
 833:Src/main.c    ****   * @brief TIM15 Initialization Function
 834:Src/main.c    ****   * @param None
 835:Src/main.c    ****   * @retval None
 836:Src/main.c    ****   */
 837:Src/main.c    **** static void MX_TIM15_Init(void)
 838:Src/main.c    **** {
 839:Src/main.c    **** 
 840:Src/main.c    ****   /* USER CODE BEGIN TIM15_Init 0 */
 841:Src/main.c    **** 
 842:Src/main.c    ****   /* USER CODE END TIM15_Init 0 */
 843:Src/main.c    **** 
 844:Src/main.c    ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
 845:Src/main.c    **** 
 846:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 847:Src/main.c    **** 
 848:Src/main.c    ****   /* Peripheral clock enable */
 849:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM15);
 850:Src/main.c    **** 
 851:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 852:Src/main.c    ****   /**TIM15 GPIO Configuration
 853:Src/main.c    ****   PB14   ------> TIM15_CH1
 854:Src/main.c    ****   */
 855:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 856:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 857:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 858:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 859:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 860:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 861:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 862:Src/main.c    **** 
 863:Src/main.c    ****   /* TIM15 interrupt Init */
 864:Src/main.c    ****   NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 865:Src/main.c    ****   NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 866:Src/main.c    **** 
 867:Src/main.c    ****   /* USER CODE BEGIN TIM15_Init 1 */
 868:Src/main.c    **** 
 869:Src/main.c    ****   /* USER CODE END TIM15_Init 1 */
 870:Src/main.c    ****   TIM_InitStruct.Prescaler = 244;
 871:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 872:Src/main.c    ****   TIM_InitStruct.Autoreload = 65535;
 873:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 874:Src/main.c    ****   TIM_InitStruct.RepetitionCounter = 0;
 875:Src/main.c    ****   LL_TIM_Init(TIM15, &TIM_InitStruct);
 876:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM15);
 877:Src/main.c    ****   LL_TIM_SetClockSource(TIM15, LL_TIM_CLOCKSOURCE_INTERNAL);
 878:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM15, LL_TIM_TRGO_RESET);
 879:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM15);
 880:Src/main.c    ****   LL_TIM_IC_SetActiveInput(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 881:Src/main.c    ****   LL_TIM_IC_SetPrescaler(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 882:Src/main.c    ****   LL_TIM_IC_SetFilter(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV32_N8);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 272


 883:Src/main.c    ****   LL_TIM_IC_SetPolarity(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 884:Src/main.c    ****   /* USER CODE BEGIN TIM15_Init 2 */
 885:Src/main.c    **** 
 886:Src/main.c    ****   /* USER CODE END TIM15_Init 2 */
 887:Src/main.c    **** 
 888:Src/main.c    **** }
 889:Src/main.c    **** 
 890:Src/main.c    **** /**
 891:Src/main.c    ****   * @brief TIM17 Initialization Function
 892:Src/main.c    ****   * @param None
 893:Src/main.c    ****   * @retval None
 894:Src/main.c    ****   */
 895:Src/main.c    **** static void MX_TIM17_Init(void)
 896:Src/main.c    **** {
 897:Src/main.c    **** 
 898:Src/main.c    ****   /* USER CODE BEGIN TIM17_Init 0 */
 899:Src/main.c    **** 
 900:Src/main.c    ****   /* USER CODE END TIM17_Init 0 */
 901:Src/main.c    **** 
 902:Src/main.c    ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
 903:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 904:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 905:Src/main.c    **** 
 906:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 907:Src/main.c    **** 
 908:Src/main.c    ****   /* Peripheral clock enable */
 909:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17);
 910:Src/main.c    **** 
 911:Src/main.c    ****   /* USER CODE BEGIN TIM17_Init 1 */
 912:Src/main.c    **** 
 913:Src/main.c    ****   /* USER CODE END TIM17_Init 1 */
 914:Src/main.c    ****   TIM_InitStruct.Prescaler = 976;
 915:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 916:Src/main.c    ****   TIM_InitStruct.Autoreload = 65535;
 917:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 918:Src/main.c    ****   TIM_InitStruct.RepetitionCounter = 0;
 919:Src/main.c    ****   LL_TIM_Init(TIM17, &TIM_InitStruct);
 920:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM17);
 921:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM17, LL_TIM_CHANNEL_CH1);
 922:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 923:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 924:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 925:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 10000;
 926:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 927:Src/main.c    ****   TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 928:Src/main.c    ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 929:Src/main.c    ****   TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 930:Src/main.c    ****   LL_TIM_OC_Init(TIM17, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 931:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM17, LL_TIM_CHANNEL_CH1);
 932:Src/main.c    ****   TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 933:Src/main.c    ****   TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 934:Src/main.c    ****   TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 935:Src/main.c    ****   TIM_BDTRInitStruct.DeadTime = 0;
 936:Src/main.c    ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 937:Src/main.c    ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 938:Src/main.c    ****   TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 939:Src/main.c    ****   TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 273


 940:Src/main.c    ****   LL_TIM_BDTR_Init(TIM17, &TIM_BDTRInitStruct);
 941:Src/main.c    ****   /* USER CODE BEGIN TIM17_Init 2 */
 942:Src/main.c    **** 
 943:Src/main.c    ****   /* USER CODE END TIM17_Init 2 */
 944:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 945:Src/main.c    ****   /**TIM17 GPIO Configuration
 946:Src/main.c    ****   PA7   ------> TIM17_CH1
 947:Src/main.c    ****   */
 948:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 949:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 950:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 951:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 952:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 953:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 954:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 955:Src/main.c    **** 
 956:Src/main.c    **** }
 957:Src/main.c    **** 
 958:Src/main.c    **** /**
 959:Src/main.c    ****   * @brief USART2 Initialization Function
 960:Src/main.c    ****   * @param None
 961:Src/main.c    ****   * @retval None
 962:Src/main.c    ****   */
 963:Src/main.c    **** static void MX_USART2_UART_Init(void)
 964:Src/main.c    **** {
 965:Src/main.c    **** 
 966:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 0 */
 967:Src/main.c    **** 
 968:Src/main.c    ****   /* USER CODE END USART2_Init 0 */
 969:Src/main.c    **** 
 970:Src/main.c    ****   LL_USART_InitTypeDef USART_InitStruct = {0};
 971:Src/main.c    **** 
 972:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 973:Src/main.c    **** 
 974:Src/main.c    ****   /* Peripheral clock enable */
 975:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 976:Src/main.c    **** 
 977:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 978:Src/main.c    ****   /**USART2 GPIO Configuration
 979:Src/main.c    ****   PA2   ------> USART2_TX
 980:Src/main.c    ****   PA3   ------> USART2_RX
 981:Src/main.c    ****   */
 982:Src/main.c    ****   GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 983:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 984:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 985:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 986:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 987:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 988:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 989:Src/main.c    **** 
 990:Src/main.c    ****   /* USART2 DMA Init */
 991:Src/main.c    **** 
 992:Src/main.c    ****   /* USART2_RX Init */
 993:Src/main.c    ****   LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 994:Src/main.c    **** 
 995:Src/main.c    ****   LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 996:Src/main.c    **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 274


 997:Src/main.c    ****   LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_CIRCULAR);
 998:Src/main.c    **** 
 999:Src/main.c    ****   LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
1000:Src/main.c    **** 
1001:Src/main.c    ****   LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
1002:Src/main.c    **** 
1003:Src/main.c    ****   LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
1004:Src/main.c    **** 
1005:Src/main.c    ****   LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
1006:Src/main.c    **** 
1007:Src/main.c    ****   /* USART2 interrupt Init */
1008:Src/main.c    ****   NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
1009:Src/main.c    ****   NVIC_EnableIRQ(USART2_IRQn);
1010:Src/main.c    **** 
1011:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 1 */
1012:Src/main.c    **** 
1013:Src/main.c    ****   /* USER CODE END USART2_Init 1 */
1014:Src/main.c    ****   USART_InitStruct.BaudRate = 115200;
1015:Src/main.c    ****   USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
1016:Src/main.c    ****   USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
1017:Src/main.c    ****   USART_InitStruct.Parity = LL_USART_PARITY_NONE;
1018:Src/main.c    ****   USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
1019:Src/main.c    ****   USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
1020:Src/main.c    ****   USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
1021:Src/main.c    ****   LL_USART_Init(USART2, &USART_InitStruct);
1022:Src/main.c    ****   LL_USART_DisableIT_CTS(USART2);
1023:Src/main.c    ****   LL_USART_ConfigAsyncMode(USART2);
1024:Src/main.c    ****   LL_USART_Enable(USART2);
1025:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 2 */
1026:Src/main.c    **** 
1027:Src/main.c    ****   /* USER CODE END USART2_Init 2 */
1028:Src/main.c    **** 
1029:Src/main.c    **** }
1030:Src/main.c    **** 
1031:Src/main.c    **** /**
1032:Src/main.c    ****   * Enable DMA controller clock
1033:Src/main.c    ****   */
1034:Src/main.c    **** static void MX_DMA_Init(void)
1035:Src/main.c    **** {
1036:Src/main.c    **** 
1037:Src/main.c    ****   /* Init with LL driver */
1038:Src/main.c    ****   /* DMA controller clock enable */
1039:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
1040:Src/main.c    **** 
1041:Src/main.c    ****   /* DMA interrupt init */
1042:Src/main.c    ****   /* DMA1_Channel1_IRQn interrupt configuration */
1043:Src/main.c    ****   NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
1044:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel1_IRQn);
1045:Src/main.c    ****   /* DMA1_Channel2_IRQn interrupt configuration */
1046:Src/main.c    ****   NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
1047:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel2_IRQn);
1048:Src/main.c    ****   /* DMA1_Channel3_IRQn interrupt configuration */
1049:Src/main.c    ****   NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
1050:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel3_IRQn);
1051:Src/main.c    ****   /* DMA1_Channel4_IRQn interrupt configuration */
1052:Src/main.c    ****   NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
1053:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel4_IRQn);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 275


1054:Src/main.c    ****   /* DMA1_Channel6_IRQn interrupt configuration */
1055:Src/main.c    ****   NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
1056:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel6_IRQn);
1057:Src/main.c    **** 
1058:Src/main.c    **** }
1059:Src/main.c    **** 
1060:Src/main.c    **** /**
1061:Src/main.c    ****   * @brief GPIO Initialization Function
1062:Src/main.c    ****   * @param None
1063:Src/main.c    ****   * @retval None
1064:Src/main.c    ****   */
1065:Src/main.c    **** static void MX_GPIO_Init(void)
1066:Src/main.c    **** {
1067:Src/main.c    ****   LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
1068:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
1069:Src/main.c    **** 
1070:Src/main.c    ****   /* GPIO Ports Clock Enable */
1071:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
1072:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
1073:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
1074:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
1075:Src/main.c    **** 
1076:Src/main.c    ****   /**/
1077:Src/main.c    ****   LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8|LL_GPIO_PIN_9);
1078:Src/main.c    **** 
1079:Src/main.c    ****   /**/
1080:Src/main.c    ****   LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
1081:Src/main.c    **** 
1082:Src/main.c    ****   /**/
1083:Src/main.c    ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
1084:Src/main.c    **** 
1085:Src/main.c    ****   /**/
1086:Src/main.c    ****   LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
1087:Src/main.c    **** 
1088:Src/main.c    ****   /**/
1089:Src/main.c    ****   LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
1090:Src/main.c    **** 
1091:Src/main.c    ****   /**/
1092:Src/main.c    ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
1093:Src/main.c    ****   EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
1094:Src/main.c    ****   EXTI_InitStruct.LineCommand = ENABLE;
1095:Src/main.c    ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
1096:Src/main.c    ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
1097:Src/main.c    ****   LL_EXTI_Init(&EXTI_InitStruct);
1098:Src/main.c    **** 
1099:Src/main.c    ****   /**/
1100:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8|LL_GPIO_PIN_9;
1101:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
1102:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
1103:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
1104:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
1105:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
1106:Src/main.c    **** 
1107:Src/main.c    ****   /**/
1108:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
1109:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
1110:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 276


1111:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
1112:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
1113:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1114:Src/main.c    **** 
1115:Src/main.c    ****   /**/
1116:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
1117:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
1118:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
1119:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
1120:Src/main.c    **** 
1121:Src/main.c    ****   /**/
1122:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_8
1123:Src/main.c    ****                           |LL_GPIO_PIN_9;
1124:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
1125:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
1126:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
1127:Src/main.c    **** 
1128:Src/main.c    **** }
1129:Src/main.c    **** 
1130:Src/main.c    **** /* USER CODE BEGIN 4 */
1131:Src/main.c    **** 
1132:Src/main.c    **** /* USER CODE END 4 */
1133:Src/main.c    **** 
1134:Src/main.c    **** /**
1135:Src/main.c    ****   * @brief  Period elapsed callback in non blocking mode
1136:Src/main.c    ****   * @note   This function is called  when TIM7 interrupt took place, inside
1137:Src/main.c    ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
1138:Src/main.c    ****   * a global variable "uwTick" used as application time base.
1139:Src/main.c    ****   * @param  htim : TIM handle
1140:Src/main.c    ****   * @retval None
1141:Src/main.c    ****   */
1142:Src/main.c    **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1143:Src/main.c    **** {
1144:Src/main.c    ****   /* USER CODE BEGIN Callback 0 */
1145:Src/main.c    **** 
1146:Src/main.c    ****   /* USER CODE END Callback 0 */
1147:Src/main.c    ****   if (htim->Instance == TIM7) {
1148:Src/main.c    ****     HAL_IncTick();
1149:Src/main.c    ****   }
1150:Src/main.c    ****   /* USER CODE BEGIN Callback 1 */
1151:Src/main.c    **** 
1152:Src/main.c    ****   /* USER CODE END Callback 1 */
1153:Src/main.c    **** }
1154:Src/main.c    **** 
1155:Src/main.c    **** /**
1156:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
1157:Src/main.c    ****   * @retval None
1158:Src/main.c    ****   */
1159:Src/main.c    **** void Error_Handler(void)
 497              		.loc 5 1159 6 view .LVU124
1160:Src/main.c    **** {
1161:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
1162:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
1163:Src/main.c    ****   __disable_irq();
 498              		.loc 5 1163 3 view .LVU125
 499              	.LBB451:
 500              	.LBI451:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 277


 140:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 501              		.loc 3 140 27 view .LVU126
 502              	.LBB452:
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 503              		.loc 3 142 3 view .LVU127
 504              		.syntax unified
 505              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 506 009c 72B6     		cpsid i
 507              	@ 0 "" 2
 508              		.thumb
 509              		.syntax unified
 510              	.L20:
 511              	.LBE452:
 512              	.LBE451:
1164:Src/main.c    ****   while (1)
 513              		.loc 5 1164 3 view .LVU128
1165:Src/main.c    ****   {
1166:Src/main.c    ****   }
 514              		.loc 5 1166 3 view .LVU129
1164:Src/main.c    ****   while (1)
 515              		.loc 5 1164 9 view .LVU130
1164:Src/main.c    ****   while (1)
 516              		.loc 5 1164 3 view .LVU131
 517              		.loc 5 1166 3 view .LVU132
1164:Src/main.c    ****   while (1)
 518              		.loc 5 1164 9 view .LVU133
 519 009e FEE7     		b	.L20
 520              	.L19:
 521              	.LBE450:
 173:Src/main.c    ****   LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSRC_PLL_DIV_1);
 522              		.loc 5 173 3 view .LVU134
 523              	.LVL29:
 524              	.LBB453:
 525              	.LBI453:
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 526              		.loc 7 1585 22 view .LVU135
 527              	.LBB454:
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 528              		.loc 7 1587 3 view .LVU136
 529 00a0 236B     		ldr	r3, [r4, #48]
 530 00a2 23F48073 		bic	r3, r3, #256
 531 00a6 2363     		str	r3, [r4, #48]
 532              	.LVL30:
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 533              		.loc 7 1587 3 is_stmt 0 view .LVU137
 534              	.LBE454:
 535              	.LBE453:
 174:Src/main.c    **** }
 536              		.loc 5 174 3 is_stmt 1 view .LVU138
 537              	.LBB455:
 538              	.LBI455:
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 539              		.loc 7 1713 22 view .LVU139
 540              	.LBB456:
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE34 */
 541              		.loc 7 1718 3 view .LVU140
 542 00a8 E36A     		ldr	r3, [r4, #44]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 278


 543 00aa 23F4F873 		bic	r3, r3, #496
 544 00ae 43F48073 		orr	r3, r3, #256
 545 00b2 E362     		str	r3, [r4, #44]
 546              	.LVL31:
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE34 */
 547              		.loc 7 1718 3 is_stmt 0 view .LVU141
 548              	.LBE456:
 549              	.LBE455:
 175:Src/main.c    **** 
 550              		.loc 5 175 1 view .LVU142
 551 00b4 10BD     		pop	{r4, pc}
 552              	.L29:
 553 00b6 00BF     		.align	2
 554              	.L28:
 555 00b8 00200240 		.word	1073881088
 556 00bc 00100240 		.word	1073876992
 557 00c0 0090D003 		.word	64000000
 558              		.cfi_endproc
 559              	.LFE1125:
 561              		.section	.text.startup.main,"ax",%progbits
 562              		.align	1
 563              		.p2align 2,,3
 564              		.global	main
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	main:
 570              	.LFB1124:
  78:Src/main.c    ****   /* USER CODE BEGIN 1 */
 571              		.loc 5 78 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ Volatile: function does not return.
 574              		@ args = 0, pretend = 0, frame = 224
 575              		@ frame_needed = 0, uses_anonymous_args = 0
  86:Src/main.c    **** 
 576              		.loc 5 86 3 view .LVU144
  78:Src/main.c    ****   /* USER CODE BEGIN 1 */
 577              		.loc 5 78 1 is_stmt 0 view .LVU145
 578 0000 2DE98048 		push	{r7, fp, lr}
 579              	.LCFI2:
 580              		.cfi_def_cfa_offset 12
 581              		.cfi_offset 7, -12
 582              		.cfi_offset 11, -8
 583              		.cfi_offset 14, -4
 584              	.LBB877:
 585              	.LBB878:
1067:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 586              		.loc 5 1067 23 view .LVU146
 587 0004 0024     		movs	r4, #0
 588              	.LBE878:
 589              	.LBE877:
  78:Src/main.c    ****   /* USER CODE BEGIN 1 */
 590              		.loc 5 78 1 view .LVU147
 591 0006 B9B0     		sub	sp, sp, #228
 592              	.LCFI3:
 593              		.cfi_def_cfa_offset 240
  86:Src/main.c    **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 279


 594              		.loc 5 86 3 view .LVU148
 595 0008 FFF7FEFF 		bl	HAL_Init
 596              	.LVL32:
  93:Src/main.c    **** 
 597              		.loc 5 93 3 is_stmt 1 view .LVU149
 598 000c FFF7FEFF 		bl	SystemClock_Config
 599              	.LVL33:
 100:Src/main.c    ****   MX_DMA_Init();
 600              		.loc 5 100 3 view .LVU150
 601              	.LBB930:
 602              	.LBI877:
1065:Src/main.c    **** {
 603              		.loc 5 1065 13 view .LVU151
 604              	.LBB929:
1067:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 605              		.loc 5 1067 3 view .LVU152
1068:Src/main.c    **** 
 606              		.loc 5 1068 23 is_stmt 0 view .LVU153
 607 0010 CDE92E44 		strd	r4, r4, [sp, #184]
 608 0014 CDE93044 		strd	r4, r4, [sp, #192]
 609 0018 CDE93244 		strd	r4, r4, [sp, #200]
 610              	.LBB879:
 611              	.LBB880:
 612              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @file    stm32f3xx_ll_bus.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @verbatim                
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write 
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @attention
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 280


  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifndef __STM32F3xx_LL_BUS_H
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define __STM32F3xx_LL_BUS_H
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #include "stm32f3xx.h"
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @addtogroup STM32F3xx_LL_Driver
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DMA2)
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DMA2*/
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBENR_SRAMEN
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(FMC_Bank1)
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMC            RCC_AHBENR_FMCEN
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*FMC_Bank1*/
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOH)
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH          RCC_AHBENR_GPIOHEN
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 281


  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOE)
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOE*/
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOG)
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG          RCC_AHBENR_GPIOGEN
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_AHBENR_ADC1EN)
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC1           RCC_AHBENR_ADC1EN
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_AHBENR_ADC1EN*/
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC1_2_COMMON)
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC12          RCC_AHBENR_ADC12EN
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC1_2_COMMON*/
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC3_4_COMMON)
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC34          RCC_AHBENR_ADC34EN
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC3_4_COMMON*/
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM3)
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM3*/
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM4)
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM4*/
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM5)
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM5*/
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM7)
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM7*/
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM12)
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM12*/
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM13)
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM13*/
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM14)
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM14*/
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM18)
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM18          RCC_APB1ENR_TIM18EN
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM18*/
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI2)
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI2*/
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI3)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 282


 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI3*/
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART4)
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART4*/
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART5)
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART5*/
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C2)
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C2*/
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(USB)
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*USB*/
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CAN)
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN            RCC_APB1ENR_CANEN
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CAN*/
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DAC2)
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC2           RCC_APB1ENR_DAC2EN
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DAC2*/
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DAC1EN
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CEC)
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CEC*/
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C3)
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C3*/
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_APB2ENR_ADC1EN)
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_APB2ENR_ADC1EN*/
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM1)
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM1*/
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI1)
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI1*/
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM8)
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM8*/
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI4)
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI4*/
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 283


 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM19)
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM19          RCC_APB2ENR_TIM19EN
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM19*/
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM20)
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM20*/
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(HRTIM1)
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*HRTIM1*/
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC1)
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC1         RCC_APB2ENR_SDADC1EN
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC1*/
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC2)
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC2         RCC_APB2ENR_SDADC2EN
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC2*/
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC3)
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC3         RCC_APB2ENR_SDADC3EN
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC3*/
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_EnableClock\n
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_EnableClock\n
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_EnableClock\n
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_EnableClock\n
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_EnableClock\n
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_EnableClock\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 284


 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_EnableClock\n
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_EnableClock
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 613              		.loc 8 290 3 view .LVU154
 614 001c BB4D     		ldr	r5, .L35
 615              	.LBE880:
 616              	.LBE879:
1067:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 617              		.loc 5 1067 23 view .LVU155
 618 001e 8DF8A340 		strb	r4, [sp, #163]
1068:Src/main.c    **** 
 619              		.loc 5 1068 3 is_stmt 1 view .LVU156
1071:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 620              		.loc 5 1071 3 view .LVU157
 621              	.LVL34:
 622              	.LBB883:
 623              	.LBI879:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 624              		.loc 8 287 22 view .LVU158
 625              	.LBB881:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 626              		.loc 8 289 3 view .LVU159
 627              		.loc 8 290 3 view .LVU160
 628 0022 6B69     		ldr	r3, [r5, #20]
 629              	.LBE881:
 630              	.LBE883:
 631              	.LBB884:
 632              	.LBB885:
 633              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 285


   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @file    stm32f3xx_ll_gpio.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #ifndef __STM32F3xx_LL_GPIO_H
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define __STM32F3xx_LL_GPIO_H
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #include "stm32f3xx.h"
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @addtogroup STM32F3xx_LL_Driver
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 286


  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** typedef struct
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 287


 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEEDR0_0 /*!< Select I/O medium output s
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEEDR0   /*!< Select I/O high output spe
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 288


 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Register value
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 289


 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 290


 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 291


 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 292


 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 293


 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 294


 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 295


 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) *
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 296


 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         next reset.
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         (control and alternate function registers).
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 297


 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   __IO uint32_t temp;
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   (void) temp;
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 298


 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Input data register value of port
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 299


 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Output data register value of port
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 300


 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 634              		.loc 9 910 3 is_stmt 0 view .LVU161
 635 0024 BA4E     		ldr	r6, .L35+4
 636              	.LBE885:
 637              	.LBE884:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 301


 638              	.LBB889:
 639              	.LBB890:
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 640              		.loc 6 1107 3 view .LVU162
 641 0026 BB48     		ldr	r0, .L35+8
 642              	.LBE890:
 643              	.LBE889:
 644              	.LBB894:
 645              	.LBB882:
 646              		.loc 8 290 3 view .LVU163
 647 0028 43F40023 		orr	r3, r3, #524288
 648 002c 6B61     		str	r3, [r5, #20]
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 649              		.loc 8 292 3 is_stmt 1 view .LVU164
 650              		.loc 8 292 12 is_stmt 0 view .LVU165
 651 002e 6B69     		ldr	r3, [r5, #20]
 652 0030 03F40023 		and	r3, r3, #524288
 653              		.loc 8 292 10 view .LVU166
 654 0034 1793     		str	r3, [sp, #92]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 655              		.loc 8 293 3 is_stmt 1 view .LVU167
 656 0036 179B     		ldr	r3, [sp, #92]
 657              	.LVL35:
 658              		.loc 8 293 3 is_stmt 0 view .LVU168
 659              	.LBE882:
 660              	.LBE894:
1072:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 661              		.loc 5 1072 3 is_stmt 1 view .LVU169
 662              	.LBB895:
 663              	.LBI895:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 664              		.loc 8 287 22 view .LVU170
 665              	.LBB896:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 666              		.loc 8 289 3 view .LVU171
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 667              		.loc 8 290 3 view .LVU172
 668 0038 6B69     		ldr	r3, [r5, #20]
 669 003a 43F48003 		orr	r3, r3, #4194304
 670 003e 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 671              		.loc 8 292 3 view .LVU173
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 672              		.loc 8 292 12 is_stmt 0 view .LVU174
 673 0040 6B69     		ldr	r3, [r5, #20]
 674 0042 03F48003 		and	r3, r3, #4194304
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 675              		.loc 8 292 10 view .LVU175
 676 0046 1893     		str	r3, [sp, #96]
 677              		.loc 8 293 3 is_stmt 1 view .LVU176
 678 0048 189B     		ldr	r3, [sp, #96]
 679              	.LVL36:
 680              		.loc 8 293 3 is_stmt 0 view .LVU177
 681              	.LBE896:
 682              	.LBE895:
1073:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 302


 683              		.loc 5 1073 3 is_stmt 1 view .LVU178
 684              	.LBB897:
 685              	.LBI897:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 686              		.loc 8 287 22 view .LVU179
 687              	.LBB898:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 688              		.loc 8 289 3 view .LVU180
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 689              		.loc 8 290 3 view .LVU181
 690 004a 6B69     		ldr	r3, [r5, #20]
 691 004c 43F40033 		orr	r3, r3, #131072
 692 0050 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 693              		.loc 8 292 3 view .LVU182
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 694              		.loc 8 292 12 is_stmt 0 view .LVU183
 695 0052 6B69     		ldr	r3, [r5, #20]
 696 0054 03F40033 		and	r3, r3, #131072
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 697              		.loc 8 292 10 view .LVU184
 698 0058 1993     		str	r3, [sp, #100]
 699              		.loc 8 293 3 is_stmt 1 view .LVU185
 700 005a 199B     		ldr	r3, [sp, #100]
 701              	.LVL37:
 702              		.loc 8 293 3 is_stmt 0 view .LVU186
 703              	.LBE898:
 704              	.LBE897:
1074:Src/main.c    **** 
 705              		.loc 5 1074 3 is_stmt 1 view .LVU187
 706              	.LBB899:
 707              	.LBI899:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 708              		.loc 8 287 22 view .LVU188
 709              	.LBB900:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 710              		.loc 8 289 3 view .LVU189
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 711              		.loc 8 290 3 view .LVU190
 712 005c 6B69     		ldr	r3, [r5, #20]
 713 005e 43F48023 		orr	r3, r3, #262144
 714 0062 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 715              		.loc 8 292 3 view .LVU191
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 716              		.loc 8 292 12 is_stmt 0 view .LVU192
 717 0064 6B69     		ldr	r3, [r5, #20]
 718 0066 03F48023 		and	r3, r3, #262144
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 719              		.loc 8 292 10 view .LVU193
 720 006a 1A93     		str	r3, [sp, #104]
 721              		.loc 8 293 3 is_stmt 1 view .LVU194
 722              	.LBE900:
 723              	.LBE899:
 724              	.LBB902:
 725              	.LBB903:
 726              		.loc 9 910 3 is_stmt 0 view .LVU195
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 303


 727 006c 4FF0904B 		mov	fp, #1207959552
 728              	.LBE903:
 729              	.LBE902:
 730              	.LBB907:
 731              	.LBB901:
 732              		.loc 8 293 3 view .LVU196
 733 0070 1A9B     		ldr	r3, [sp, #104]
 734              	.LVL38:
 735              		.loc 8 293 3 view .LVU197
 736              	.LBE901:
 737              	.LBE907:
1077:Src/main.c    **** 
 738              		.loc 5 1077 3 is_stmt 1 view .LVU198
 739              	.LBB908:
 740              	.LBI884:
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 741              		.loc 9 908 22 view .LVU199
 742              	.LBB886:
 743              		.loc 9 910 3 view .LVU200
 744              		.loc 9 910 3 is_stmt 0 view .LVU201
 745              	.LBE886:
 746              	.LBE908:
1080:Src/main.c    **** 
 747              		.loc 5 1080 3 is_stmt 1 view .LVU202
 748              	.LBB909:
 749              	.LBI902:
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 750              		.loc 9 908 22 view .LVU203
 751              	.LBB904:
 752              		.loc 9 910 3 view .LVU204
 753              	.LBE904:
 754              	.LBE909:
 755              	.LBB910:
 756              	.LBB887:
 757 0072 4FF47072 		mov	r2, #960
 758              	.LBE887:
 759              	.LBE910:
 760              	.LBB911:
 761              	.LBB905:
 762 0076 4FF48073 		mov	r3, #256
 763              	.LBE905:
 764              	.LBE911:
 765              	.LBB912:
 766              	.LBB888:
 767 007a B262     		str	r2, [r6, #40]
 768              	.LBE888:
 769              	.LBE912:
 770              	.LBB913:
 771              	.LBB906:
 772 007c CBF82830 		str	r3, [fp, #40]
 773              	.LVL39:
 774              		.loc 9 910 3 is_stmt 0 view .LVU205
 775              	.LBE906:
 776              	.LBE913:
1083:Src/main.c    **** 
 777              		.loc 5 1083 3 is_stmt 1 view .LVU206
 778              	.LBB914:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 304


 779              	.LBI889:
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 780              		.loc 6 1105 22 view .LVU207
 781              	.LBB893:
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 782              		.loc 6 1107 3 view .LVU208
 783 0080 4169     		ldr	r1, [r0, #20]
 784              	.LVL40:
 785              	.LBB891:
 786              	.LBI891:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 787              		.loc 3 981 31 view .LVU209
 788              	.LBB892:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789              		.loc 3 983 3 view .LVU210
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 790              		.loc 3 988 4 view .LVU211
 791 0082 F023     		movs	r3, #240
 792              		.syntax unified
 793              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 794 0084 93FAA3F3 		rbit r3, r3
 795              	@ 0 "" 2
 796              	.LVL41:
 797              		.loc 3 1001 3 view .LVU212
 798              		.loc 3 1001 3 is_stmt 0 view .LVU213
 799              		.thumb
 800              		.syntax unified
 801              	.LBE892:
 802              	.LBE891:
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 803              		.loc 6 1107 3 view .LVU214
 804 0088 4FF0020A 		mov	r10, #2
 805 008c B3FA83F3 		clz	r3, r3
 806 0090 21F0F001 		bic	r1, r1, #240
 807 0094 0AFA03F3 		lsl	r3, r10, r3
 808 0098 0B43     		orrs	r3, r3, r1
 809 009a 4361     		str	r3, [r0, #20]
 810              	.LVL42:
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 811              		.loc 6 1107 3 view .LVU215
 812              	.LBE893:
 813              	.LBE914:
1086:Src/main.c    **** 
 814              		.loc 5 1086 3 is_stmt 1 view .LVU216
 815              	.LBB915:
 816              	.LBI915:
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 817              		.loc 9 482 22 view .LVU217
 818              	.LBB916:
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 819              		.loc 9 484 3 view .LVU218
 820 009c F168     		ldr	r1, [r6, #12]
 821              	.LVL43:
 822              	.LBB917:
 823              	.LBI917:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 824              		.loc 3 981 31 view .LVU219
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 305


 825              	.LBB918:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 826              		.loc 3 983 3 view .LVU220
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827              		.loc 3 988 4 view .LVU221
 828 009e 4FF40058 		mov	r8, #8192
 829              		.syntax unified
 830              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 831 00a2 98FAA8F3 		rbit r3, r8
 832              	@ 0 "" 2
 833              	.LVL44:
 834              		.loc 3 1001 3 view .LVU222
 835              		.loc 3 1001 3 is_stmt 0 view .LVU223
 836              		.thumb
 837              		.syntax unified
 838              	.LBE918:
 839              	.LBE917:
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 840              		.loc 9 484 3 view .LVU224
 841 00a6 B3FA83F3 		clz	r3, r3
 842 00aa 4FF00309 		mov	r9, #3
 843 00ae 5B00     		lsls	r3, r3, #1
 844 00b0 09FA03F3 		lsl	r3, r9, r3
 845 00b4 21EA0303 		bic	r3, r1, r3
 846              	.LVL45:
 847              	.LBB919:
 848              	.LBI919:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 849              		.loc 3 981 31 is_stmt 1 view .LVU225
 850              	.LBB920:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851              		.loc 3 983 3 view .LVU226
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 852              		.loc 3 988 4 view .LVU227
 853              		.syntax unified
 854              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 855 00b8 98FAA8F1 		rbit r1, r8
 856              	@ 0 "" 2
 857              	.LVL46:
 858              		.loc 3 1001 3 view .LVU228
 859              		.loc 3 1001 3 is_stmt 0 view .LVU229
 860              		.thumb
 861              		.syntax unified
 862              	.LBE920:
 863              	.LBE919:
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 864              		.loc 9 484 3 view .LVU230
 865 00bc F360     		str	r3, [r6, #12]
 866              	.LVL47:
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 867              		.loc 9 484 3 view .LVU231
 868              	.LBE916:
 869              	.LBE915:
1089:Src/main.c    **** 
 870              		.loc 5 1089 3 is_stmt 1 view .LVU232
 871              	.LBB921:
 872              	.LBI921:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 306


 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 873              		.loc 9 273 22 view .LVU233
 874              	.LBB922:
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 875              		.loc 9 275 3 view .LVU234
 876 00be 3168     		ldr	r1, [r6]
 877              	.LVL48:
 878              	.LBB923:
 879              	.LBI923:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 880              		.loc 3 981 31 view .LVU235
 881              	.LBB924:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882              		.loc 3 983 3 view .LVU236
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 883              		.loc 3 988 4 view .LVU237
 884              		.syntax unified
 885              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 886 00c0 98FAA8F3 		rbit r3, r8
 887              	@ 0 "" 2
 888              	.LVL49:
 889              		.loc 3 1001 3 view .LVU238
 890              		.loc 3 1001 3 is_stmt 0 view .LVU239
 891              		.thumb
 892              		.syntax unified
 893              	.LBE924:
 894              	.LBE923:
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 895              		.loc 9 275 3 view .LVU240
 896 00c4 B3FA83F3 		clz	r3, r3
 897 00c8 5B00     		lsls	r3, r3, #1
 898 00ca 09FA03F3 		lsl	r3, r9, r3
 899 00ce 21EA0303 		bic	r3, r1, r3
 900              	.LVL50:
 901              	.LBB925:
 902              	.LBI925:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 903              		.loc 3 981 31 is_stmt 1 view .LVU241
 904              	.LBB926:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905              		.loc 3 983 3 view .LVU242
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 906              		.loc 3 988 4 view .LVU243
 907              		.syntax unified
 908              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 909 00d2 98FAA8F1 		rbit r1, r8
 910              	@ 0 "" 2
 911              	.LVL51:
 912              		.loc 3 1001 3 view .LVU244
 913              		.loc 3 1001 3 is_stmt 0 view .LVU245
 914              		.thumb
 915              		.syntax unified
 916              	.LBE926:
 917              	.LBE925:
 918              	.LBE922:
 919              	.LBE921:
1094:Src/main.c    ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 307


 920              		.loc 5 1094 31 view .LVU246
 921 00d6 0127     		movs	r7, #1
 922              	.LBB928:
 923              	.LBB927:
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 924              		.loc 9 275 3 view .LVU247
 925 00d8 3360     		str	r3, [r6]
 926              	.LVL52:
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 927              		.loc 9 275 3 view .LVU248
 928              	.LBE927:
 929              	.LBE928:
1092:Src/main.c    ****   EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 930              		.loc 5 1092 3 is_stmt 1 view .LVU249
1093:Src/main.c    ****   EXTI_InitStruct.LineCommand = ENABLE;
 931              		.loc 5 1093 3 view .LVU250
1094:Src/main.c    ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 932              		.loc 5 1094 3 view .LVU251
1095:Src/main.c    ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 933              		.loc 5 1095 3 view .LVU252
1096:Src/main.c    ****   LL_EXTI_Init(&EXTI_InitStruct);
 934              		.loc 5 1096 3 view .LVU253
1097:Src/main.c    **** 
 935              		.loc 5 1097 3 is_stmt 0 view .LVU254
 936 00da 26A8     		add	r0, sp, #152
1094:Src/main.c    ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 937              		.loc 5 1094 31 view .LVU255
 938 00dc ADF8A070 		strh	r7, [sp, #160]	@ movhi
1093:Src/main.c    ****   EXTI_InitStruct.LineCommand = ENABLE;
 939              		.loc 5 1093 30 view .LVU256
 940 00e0 CDE92684 		strd	r8, r4, [sp, #152]
1096:Src/main.c    ****   LL_EXTI_Init(&EXTI_InitStruct);
 941              		.loc 5 1096 27 view .LVU257
 942 00e4 8DF8A2A0 		strb	r10, [sp, #162]
1097:Src/main.c    **** 
 943              		.loc 5 1097 3 is_stmt 1 view .LVU258
 944 00e8 FFF7FEFF 		bl	LL_EXTI_Init
 945              	.LVL53:
1100:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 946              		.loc 5 1100 3 view .LVU259
1100:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 947              		.loc 5 1100 23 is_stmt 0 view .LVU260
 948 00ec 4FF47072 		mov	r2, #960
1105:Src/main.c    **** 
 949              		.loc 5 1105 3 view .LVU261
 950 00f0 2EA9     		add	r1, sp, #184
 951 00f2 3046     		mov	r0, r6
1101:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 952              		.loc 5 1101 24 view .LVU262
 953 00f4 CDE92E27 		strd	r2, r7, [sp, #184]
1102:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 954              		.loc 5 1102 3 is_stmt 1 view .LVU263
1103:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 955              		.loc 5 1103 30 is_stmt 0 view .LVU264
 956 00f8 CDE93044 		strd	r4, r4, [sp, #192]
1104:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 957              		.loc 5 1104 3 is_stmt 1 view .LVU265
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 308


1104:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 958              		.loc 5 1104 24 is_stmt 0 view .LVU266
 959 00fc 3294     		str	r4, [sp, #200]
1105:Src/main.c    **** 
 960              		.loc 5 1105 3 is_stmt 1 view .LVU267
 961 00fe FFF7FEFF 		bl	LL_GPIO_Init
 962              	.LVL54:
1108:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 963              		.loc 5 1108 3 view .LVU268
1108:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 964              		.loc 5 1108 23 is_stmt 0 view .LVU269
 965 0102 4FF48073 		mov	r3, #256
1113:Src/main.c    **** 
 966              		.loc 5 1113 3 view .LVU270
 967 0106 2EA9     		add	r1, sp, #184
 968 0108 5846     		mov	r0, fp
1109:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 969              		.loc 5 1109 24 view .LVU271
 970 010a CDE92E37 		strd	r3, r7, [sp, #184]
1110:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 971              		.loc 5 1110 3 is_stmt 1 view .LVU272
1111:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 972              		.loc 5 1111 30 is_stmt 0 view .LVU273
 973 010e CDE93044 		strd	r4, r4, [sp, #192]
1112:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 974              		.loc 5 1112 3 is_stmt 1 view .LVU274
1112:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 975              		.loc 5 1112 24 is_stmt 0 view .LVU275
 976 0112 3294     		str	r4, [sp, #200]
1113:Src/main.c    **** 
 977              		.loc 5 1113 3 is_stmt 1 view .LVU276
 978 0114 FFF7FEFF 		bl	LL_GPIO_Init
 979              	.LVL55:
1116:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 980              		.loc 5 1116 3 view .LVU277
1117:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 981              		.loc 5 1117 3 view .LVU278
1118:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 982              		.loc 5 1118 3 view .LVU279
1119:Src/main.c    **** 
 983              		.loc 5 1119 3 view .LVU280
1116:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 984              		.loc 5 1116 23 is_stmt 0 view .LVU281
 985 0118 4FF48052 		mov	r2, #4096
1119:Src/main.c    **** 
 986              		.loc 5 1119 3 view .LVU282
 987 011c 3046     		mov	r0, r6
 988 011e 2EA9     		add	r1, sp, #184
1116:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 989              		.loc 5 1116 23 view .LVU283
 990 0120 2E92     		str	r2, [sp, #184]
1117:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 991              		.loc 5 1117 24 view .LVU284
 992 0122 2F94     		str	r4, [sp, #188]
1118:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 993              		.loc 5 1118 24 view .LVU285
 994 0124 3294     		str	r4, [sp, #200]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 309


1119:Src/main.c    **** 
 995              		.loc 5 1119 3 view .LVU286
 996 0126 FFF7FEFF 		bl	LL_GPIO_Init
 997              	.LVL56:
1122:Src/main.c    ****                           |LL_GPIO_PIN_9;
 998              		.loc 5 1122 3 is_stmt 1 view .LVU287
1122:Src/main.c    ****                           |LL_GPIO_PIN_9;
 999              		.loc 5 1122 23 is_stmt 0 view .LVU288
 1000 012a 4FF45C73 		mov	r3, #880
1126:Src/main.c    **** 
 1001              		.loc 5 1126 3 view .LVU289
 1002 012e 2EA9     		add	r1, sp, #184
 1003 0130 7948     		ldr	r0, .L35+12
1122:Src/main.c    ****                           |LL_GPIO_PIN_9;
 1004              		.loc 5 1122 23 view .LVU290
 1005 0132 2E93     		str	r3, [sp, #184]
1124:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1006              		.loc 5 1124 3 is_stmt 1 view .LVU291
1125:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1007              		.loc 5 1125 3 view .LVU292
1126:Src/main.c    **** 
 1008              		.loc 5 1126 3 view .LVU293
1124:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1009              		.loc 5 1124 24 is_stmt 0 view .LVU294
 1010 0134 2F94     		str	r4, [sp, #188]
1125:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1011              		.loc 5 1125 24 view .LVU295
 1012 0136 3294     		str	r4, [sp, #200]
1126:Src/main.c    **** 
 1013              		.loc 5 1126 3 view .LVU296
 1014 0138 FFF7FEFF 		bl	LL_GPIO_Init
 1015              	.LVL57:
 1016              	.LBE929:
 1017              	.LBE930:
 101:Src/main.c    ****   MX_USART2_UART_Init();
 1018              		.loc 5 101 3 is_stmt 1 view .LVU297
 1019              	.LBB931:
 1020              	.LBI931:
1034:Src/main.c    **** {
 1021              		.loc 5 1034 13 view .LVU298
 1022              	.LBB932:
1039:Src/main.c    **** 
 1023              		.loc 5 1039 3 view .LVU299
 1024              	.LBB933:
 1025              	.LBI933:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 1026              		.loc 8 287 22 view .LVU300
 1027              	.LBB934:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 1028              		.loc 8 289 3 view .LVU301
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1029              		.loc 8 290 3 view .LVU302
 1030 013c 6B69     		ldr	r3, [r5, #20]
 1031              	.LBE934:
 1032              	.LBE933:
 1033              	.LBB937:
 1034              	.LBB938:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 310


1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1035              		.loc 4 1820 46 is_stmt 0 view .LVU303
 1036 013e 774E     		ldr	r6, .L35+16
 1037              	.LBE938:
 1038              	.LBE937:
 1039              	.LBB940:
 1040              	.LBB935:
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1041              		.loc 8 290 3 view .LVU304
 1042 0140 3B43     		orrs	r3, r3, r7
 1043 0142 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1044              		.loc 8 292 3 is_stmt 1 view .LVU305
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1045              		.loc 8 292 12 is_stmt 0 view .LVU306
 1046 0144 6B69     		ldr	r3, [r5, #20]
 1047 0146 3B40     		ands	r3, r3, r7
 1048              	.LBE935:
 1049              	.LBE940:
 1050              	.LBB941:
 1051              	.LBB942:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1052              		.loc 4 1678 26 view .LVU307
 1053 0148 754F     		ldr	r7, .L35+20
 1054              	.LBE942:
 1055              	.LBE941:
 1056              	.LBB944:
 1057              	.LBB936:
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1058              		.loc 8 292 10 view .LVU308
 1059 014a 1693     		str	r3, [sp, #88]
 1060              		.loc 8 293 3 is_stmt 1 view .LVU309
 1061 014c 169B     		ldr	r3, [sp, #88]
 1062              	.LVL58:
 1063              		.loc 8 293 3 is_stmt 0 view .LVU310
 1064              	.LBE936:
 1065              	.LBE944:
1043:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 1066              		.loc 5 1043 3 is_stmt 1 view .LVU311
 1067              	.LBB945:
 1068              	.LBI941:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 1069              		.loc 4 1676 26 view .LVU312
 1070              	.LBB943:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1071              		.loc 4 1678 3 view .LVU313
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1072              		.loc 4 1678 26 is_stmt 0 view .LVU314
 1073 014e F868     		ldr	r0, [r7, #12]
 1074              	.LBE943:
 1075              	.LBE945:
1043:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 1076              		.loc 5 1043 3 view .LVU315
 1077 0150 C0F30220 		ubfx	r0, r0, #8, #3
 1078 0154 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 1079              	.LVL59:
 1080              	.LBB946:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 311


 1081              	.LBI937:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1082              		.loc 4 1816 22 is_stmt 1 view .LVU316
 1083              	.LBB939:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1084              		.loc 4 1818 3 view .LVU317
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1085              		.loc 4 1820 5 view .LVU318
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1086              		.loc 4 1820 48 is_stmt 0 view .LVU319
 1087 0158 0001     		lsls	r0, r0, #4
 1088              	.LVL60:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1089              		.loc 4 1820 48 view .LVU320
 1090 015a C3B2     		uxtb	r3, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1091              		.loc 4 1820 46 view .LVU321
 1092 015c 86F80B33 		strb	r3, [r6, #779]
 1093              	.LVL61:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1094              		.loc 4 1820 46 view .LVU322
 1095              	.LBE939:
 1096              	.LBE946:
1044:Src/main.c    ****   /* DMA1_Channel2_IRQn interrupt configuration */
 1097              		.loc 5 1044 3 is_stmt 1 view .LVU323
 1098              	.LBB947:
 1099              	.LBI947:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1100              		.loc 4 1688 22 view .LVU324
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 1101              		.loc 4 1690 3 view .LVU325
 1102              	.LBB948:
 1103              	.LBI948:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1104              		.loc 4 1688 22 view .LVU326
 1105              	.LBB949:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1106              		.loc 4 1692 5 view .LVU327
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1107              		.loc 4 1692 43 is_stmt 0 view .LVU328
 1108 0160 4FF40063 		mov	r3, #2048
 1109 0164 3360     		str	r3, [r6]
 1110              	.LVL62:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1111              		.loc 4 1692 43 view .LVU329
 1112              	.LBE949:
 1113              	.LBE948:
 1114              	.LBE947:
1046:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 1115              		.loc 5 1046 3 is_stmt 1 view .LVU330
 1116              	.LBB950:
 1117              	.LBI950:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 1118              		.loc 4 1676 26 view .LVU331
 1119              	.LBB951:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1120              		.loc 4 1678 3 view .LVU332
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 312


1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1121              		.loc 4 1678 26 is_stmt 0 view .LVU333
 1122 0166 F868     		ldr	r0, [r7, #12]
 1123              	.LBE951:
 1124              	.LBE950:
1046:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 1125              		.loc 5 1046 3 view .LVU334
 1126 0168 C0F30220 		ubfx	r0, r0, #8, #3
 1127 016c FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 1128              	.LVL63:
 1129              	.LBB952:
 1130              	.LBI952:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1131              		.loc 4 1816 22 is_stmt 1 view .LVU335
 1132              	.LBB953:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1133              		.loc 4 1818 3 view .LVU336
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1134              		.loc 4 1820 5 view .LVU337
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1135              		.loc 4 1820 48 is_stmt 0 view .LVU338
 1136 0170 0001     		lsls	r0, r0, #4
 1137              	.LVL64:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1138              		.loc 4 1820 48 view .LVU339
 1139 0172 C3B2     		uxtb	r3, r0
 1140              	.LBE953:
 1141              	.LBE952:
 1142              	.LBB955:
 1143              	.LBB956:
 1144              	.LBB957:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1145              		.loc 4 1692 43 view .LVU340
 1146 0174 4FF48052 		mov	r2, #4096
 1147              	.LBE957:
 1148              	.LBE956:
 1149              	.LBE955:
 1150              	.LBB960:
 1151              	.LBB954:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1152              		.loc 4 1820 46 view .LVU341
 1153 0178 86F80C33 		strb	r3, [r6, #780]
 1154              	.LVL65:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1155              		.loc 4 1820 46 view .LVU342
 1156              	.LBE954:
 1157              	.LBE960:
1047:Src/main.c    ****   /* DMA1_Channel3_IRQn interrupt configuration */
 1158              		.loc 5 1047 3 is_stmt 1 view .LVU343
 1159              	.LBB961:
 1160              	.LBI955:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1161              		.loc 4 1688 22 view .LVU344
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 1162              		.loc 4 1690 3 view .LVU345
 1163              	.LBB959:
 1164              	.LBI956:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 313


1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1165              		.loc 4 1688 22 view .LVU346
 1166              	.LBB958:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1167              		.loc 4 1692 5 view .LVU347
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1168              		.loc 4 1692 43 is_stmt 0 view .LVU348
 1169 017c 3260     		str	r2, [r6]
 1170              	.LVL66:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1171              		.loc 4 1692 43 view .LVU349
 1172              	.LBE958:
 1173              	.LBE959:
 1174              	.LBE961:
1049:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 1175              		.loc 5 1049 3 is_stmt 1 view .LVU350
 1176              	.LBB962:
 1177              	.LBI962:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 1178              		.loc 4 1676 26 view .LVU351
 1179              	.LBB963:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1180              		.loc 4 1678 3 view .LVU352
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1181              		.loc 4 1678 26 is_stmt 0 view .LVU353
 1182 017e F868     		ldr	r0, [r7, #12]
 1183              	.LBE963:
 1184              	.LBE962:
1049:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 1185              		.loc 5 1049 3 view .LVU354
 1186 0180 C0F30220 		ubfx	r0, r0, #8, #3
 1187 0184 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 1188              	.LVL67:
 1189              	.LBB964:
 1190              	.LBI964:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1191              		.loc 4 1816 22 is_stmt 1 view .LVU355
 1192              	.LBB965:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1193              		.loc 4 1818 3 view .LVU356
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1194              		.loc 4 1820 5 view .LVU357
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1195              		.loc 4 1820 48 is_stmt 0 view .LVU358
 1196 0188 0001     		lsls	r0, r0, #4
 1197              	.LVL68:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1198              		.loc 4 1820 48 view .LVU359
 1199 018a C3B2     		uxtb	r3, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1200              		.loc 4 1820 46 view .LVU360
 1201 018c 86F80D33 		strb	r3, [r6, #781]
 1202              	.LVL69:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1203              		.loc 4 1820 46 view .LVU361
 1204              	.LBE965:
 1205              	.LBE964:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 314


1050:Src/main.c    ****   /* DMA1_Channel4_IRQn interrupt configuration */
 1206              		.loc 5 1050 3 is_stmt 1 view .LVU362
 1207              	.LBB966:
 1208              	.LBI966:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1209              		.loc 4 1688 22 view .LVU363
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 1210              		.loc 4 1690 3 view .LVU364
 1211              	.LBB967:
 1212              	.LBI967:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1213              		.loc 4 1688 22 view .LVU365
 1214              	.LBB968:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1215              		.loc 4 1692 5 view .LVU366
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1216              		.loc 4 1692 43 is_stmt 0 view .LVU367
 1217 0190 C6F80080 		str	r8, [r6]
 1218              	.LVL70:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1219              		.loc 4 1692 43 view .LVU368
 1220              	.LBE968:
 1221              	.LBE967:
 1222              	.LBE966:
1052:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 1223              		.loc 5 1052 3 is_stmt 1 view .LVU369
 1224              	.LBB969:
 1225              	.LBI969:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 1226              		.loc 4 1676 26 view .LVU370
 1227              	.LBB970:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1228              		.loc 4 1678 3 view .LVU371
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1229              		.loc 4 1678 26 is_stmt 0 view .LVU372
 1230 0194 F868     		ldr	r0, [r7, #12]
 1231              	.LBE970:
 1232              	.LBE969:
1052:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 1233              		.loc 5 1052 3 view .LVU373
 1234 0196 C0F30220 		ubfx	r0, r0, #8, #3
 1235 019a FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 1236              	.LVL71:
 1237              	.LBB971:
 1238              	.LBI971:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1239              		.loc 4 1816 22 is_stmt 1 view .LVU374
 1240              	.LBB972:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1241              		.loc 4 1818 3 view .LVU375
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1242              		.loc 4 1820 5 view .LVU376
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1243              		.loc 4 1820 48 is_stmt 0 view .LVU377
 1244 019e 0001     		lsls	r0, r0, #4
 1245              	.LVL72:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 315


 1246              		.loc 4 1820 48 view .LVU378
 1247 01a0 C3B2     		uxtb	r3, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1248              		.loc 4 1820 46 view .LVU379
 1249 01a2 86F80E33 		strb	r3, [r6, #782]
 1250              	.LVL73:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1251              		.loc 4 1820 46 view .LVU380
 1252              	.LBE972:
 1253              	.LBE971:
1053:Src/main.c    ****   /* DMA1_Channel6_IRQn interrupt configuration */
 1254              		.loc 5 1053 3 is_stmt 1 view .LVU381
 1255              	.LBB973:
 1256              	.LBI973:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1257              		.loc 4 1688 22 view .LVU382
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 1258              		.loc 4 1690 3 view .LVU383
 1259              	.LBB974:
 1260              	.LBI974:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1261              		.loc 4 1688 22 view .LVU384
 1262              	.LBB975:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1263              		.loc 4 1692 5 view .LVU385
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1264              		.loc 4 1692 43 is_stmt 0 view .LVU386
 1265 01a6 4FF48043 		mov	r3, #16384
 1266 01aa 3360     		str	r3, [r6]
 1267              	.LVL74:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1268              		.loc 4 1692 43 view .LVU387
 1269              	.LBE975:
 1270              	.LBE974:
 1271              	.LBE973:
1055:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 1272              		.loc 5 1055 3 is_stmt 1 view .LVU388
 1273              	.LBB976:
 1274              	.LBI976:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 1275              		.loc 4 1676 26 view .LVU389
 1276              	.LBB977:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1277              		.loc 4 1678 3 view .LVU390
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1278              		.loc 4 1678 26 is_stmt 0 view .LVU391
 1279 01ac F868     		ldr	r0, [r7, #12]
 1280              	.LBE977:
 1281              	.LBE976:
1055:Src/main.c    ****   NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 1282              		.loc 5 1055 3 view .LVU392
 1283 01ae C0F30220 		ubfx	r0, r0, #8, #3
 1284 01b2 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 1285              	.LVL75:
 1286              	.LBB978:
 1287              	.LBI978:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 316


 1288              		.loc 4 1816 22 is_stmt 1 view .LVU393
 1289              	.LBB979:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1290              		.loc 4 1818 3 view .LVU394
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1291              		.loc 4 1820 5 view .LVU395
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1292              		.loc 4 1820 48 is_stmt 0 view .LVU396
 1293 01b6 0001     		lsls	r0, r0, #4
 1294              	.LVL76:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1295              		.loc 4 1820 48 view .LVU397
 1296 01b8 C3B2     		uxtb	r3, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1297              		.loc 4 1820 46 view .LVU398
 1298 01ba 86F81033 		strb	r3, [r6, #784]
 1299              	.LVL77:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1300              		.loc 4 1820 46 view .LVU399
 1301              	.LBE979:
 1302              	.LBE978:
1056:Src/main.c    **** 
 1303              		.loc 5 1056 3 is_stmt 1 view .LVU400
 1304              	.LBB980:
 1305              	.LBI980:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1306              		.loc 4 1688 22 view .LVU401
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 1307              		.loc 4 1690 3 view .LVU402
 1308              	.LBB981:
 1309              	.LBI981:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1310              		.loc 4 1688 22 view .LVU403
 1311              	.LBB982:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1312              		.loc 4 1692 5 view .LVU404
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1313              		.loc 4 1692 43 is_stmt 0 view .LVU405
 1314 01be 4FF48033 		mov	r3, #65536
 1315 01c2 3360     		str	r3, [r6]
 1316              	.LVL78:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1317              		.loc 4 1692 43 view .LVU406
 1318              	.LBE982:
 1319              	.LBE981:
 1320              	.LBE980:
 1321              	.LBE932:
 1322              	.LBE931:
 102:Src/main.c    ****   MX_DAC1_Init();
 1323              		.loc 5 102 3 is_stmt 1 view .LVU407
 1324              	.LBB983:
 1325              	.LBI983:
 963:Src/main.c    **** {
 1326              		.loc 5 963 13 view .LVU408
 1327              	.LBB984:
 970:Src/main.c    **** 
 1328              		.loc 5 970 3 view .LVU409
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 317


 970:Src/main.c    **** 
 1329              		.loc 5 970 24 is_stmt 0 view .LVU410
 1330 01c4 CDE92E44 		strd	r4, r4, [sp, #184]
 1331 01c8 CDE93044 		strd	r4, r4, [sp, #192]
 1332 01cc CDE93244 		strd	r4, r4, [sp, #200]
 972:Src/main.c    **** 
 1333              		.loc 5 972 23 view .LVU411
 1334 01d0 2A94     		str	r4, [sp, #168]
 970:Src/main.c    **** 
 1335              		.loc 5 970 24 view .LVU412
 1336 01d2 3494     		str	r4, [sp, #208]
 972:Src/main.c    **** 
 1337              		.loc 5 972 3 is_stmt 1 view .LVU413
 975:Src/main.c    **** 
 1338              		.loc 5 975 3 view .LVU414
 1339              	.LVL79:
 1340              	.LBB985:
 1341              	.LBI985:
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_IsEnabledClock\n
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_IsEnabledClock\n
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_IsEnabledClock\n
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_IsEnabledClock\n
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_IsEnabledClock\n
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_IsEnabledClock\n
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_IsEnabledClock\n
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_IsEnabledClock\n
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_IsEnabledClock\n
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_IsEnabledClock\n
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_IsEnabledClock\n
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_IsEnabledClock\n
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_IsEnabledClock\n
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_IsEnabledClock
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 318


 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->AHBENR, Periphs) == Periphs);
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_DisableClock\n
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_DisableClock\n
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_DisableClock\n
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_DisableClock\n
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_DisableClock\n
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_DisableClock\n
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_DisableClock\n
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_DisableClock\n
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_DisableClock\n
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_DisableClock\n
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_DisableClock\n
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_DisableClock\n
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_DisableClock\n
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_DisableClock\n
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_DisableClock\n
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_DisableClock
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 319


 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ForceReset\n
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ForceReset\n
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ForceReset\n
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ForceReset\n
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ForceReset\n
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ForceReset\n
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ForceReset
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ReleaseReset\n
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ReleaseReset\n
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ReleaseReset\n
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ReleaseReset
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 320


 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_EnableClock\n
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_EnableClock\n
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_EnableClock\n
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_EnableClock\n
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_EnableClock\n
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_EnableClock\n
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_EnableClock\n
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_EnableClock\n
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_EnableClock\n
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_EnableClock\n
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_EnableClock\n
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_EnableClock\n
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_EnableClock\n
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_EnableClock\n
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_EnableClock\n
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_EnableClock\n
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_EnableClock\n
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_EnableClock\n
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_EnableClock\n
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_EnableClock\n
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_EnableClock\n
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_EnableClock\n
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_EnableClock\n
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_EnableClock\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 321


 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_EnableClock\n
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_EnableClock
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 1342              		.loc 8 537 22 view .LVU415
 1343              	.LBB986:
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 1344              		.loc 8 539 3 view .LVU416
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 1345              		.loc 8 540 3 view .LVU417
 1346              	.LBE986:
 1347              	.LBE985:
 972:Src/main.c    **** 
 1348              		.loc 5 972 23 is_stmt 0 view .LVU418
 1349 01d4 2994     		str	r4, [sp, #164]
 1350              	.LBB988:
 1351              	.LBB987:
 1352              		.loc 8 540 3 view .LVU419
 1353 01d6 EB69     		ldr	r3, [r5, #28]
 1354 01d8 43F40033 		orr	r3, r3, #131072
 1355 01dc EB61     		str	r3, [r5, #28]
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 1356              		.loc 8 542 3 is_stmt 1 view .LVU420
 1357              		.loc 8 542 12 is_stmt 0 view .LVU421
 1358 01de EB69     		ldr	r3, [r5, #28]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 322


 1359 01e0 03F40033 		and	r3, r3, #131072
 1360              		.loc 8 542 10 view .LVU422
 1361 01e4 1493     		str	r3, [sp, #80]
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1362              		.loc 8 543 3 is_stmt 1 view .LVU423
 1363 01e6 149B     		ldr	r3, [sp, #80]
 1364              	.LVL80:
 1365              		.loc 8 543 3 is_stmt 0 view .LVU424
 1366              	.LBE987:
 1367              	.LBE988:
 977:Src/main.c    ****   /**USART2 GPIO Configuration
 1368              		.loc 5 977 3 is_stmt 1 view .LVU425
 1369              	.LBB989:
 1370              	.LBI989:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 1371              		.loc 8 287 22 view .LVU426
 1372              	.LBB990:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 1373              		.loc 8 289 3 view .LVU427
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1374              		.loc 8 290 3 view .LVU428
 1375 01e8 6B69     		ldr	r3, [r5, #20]
 1376 01ea 43F40033 		orr	r3, r3, #131072
 1377 01ee 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1378              		.loc 8 292 3 view .LVU429
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1379              		.loc 8 292 12 is_stmt 0 view .LVU430
 1380 01f0 6B69     		ldr	r3, [r5, #20]
 1381 01f2 03F40033 		and	r3, r3, #131072
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1382              		.loc 8 292 10 view .LVU431
 1383 01f6 1593     		str	r3, [sp, #84]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 1384              		.loc 8 293 3 is_stmt 1 view .LVU432
 1385              	.LBE990:
 1386              	.LBE989:
 982:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 1387              		.loc 5 982 23 is_stmt 0 view .LVU433
 1388 01f8 0C25     		movs	r5, #12
 1389              	.LBB992:
 1390              	.LBB991:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 1391              		.loc 8 293 3 view .LVU434
 1392 01fa 159B     		ldr	r3, [sp, #84]
 1393              	.LVL81:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 1394              		.loc 8 293 3 view .LVU435
 1395              	.LBE991:
 1396              	.LBE992:
 982:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 1397              		.loc 5 982 3 is_stmt 1 view .LVU436
 982:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 1398              		.loc 5 982 23 is_stmt 0 view .LVU437
 1399 01fc 2695     		str	r5, [sp, #152]
 983:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 1400              		.loc 5 983 3 is_stmt 1 view .LVU438
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 323


 984:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 1401              		.loc 5 984 3 view .LVU439
 985:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1402              		.loc 5 985 3 view .LVU440
 986:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 1403              		.loc 5 986 3 view .LVU441
 987:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1404              		.loc 5 987 3 view .LVU442
 987:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1405              		.loc 5 987 29 is_stmt 0 view .LVU443
 1406 01fe 0723     		movs	r3, #7
 988:Src/main.c    **** 
 1407              		.loc 5 988 3 view .LVU444
 1408 0200 26A9     		add	r1, sp, #152
 1409 0202 5846     		mov	r0, fp
 987:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1410              		.loc 5 987 29 view .LVU445
 1411 0204 2B93     		str	r3, [sp, #172]
 988:Src/main.c    **** 
 1412              		.loc 5 988 3 is_stmt 1 view .LVU446
 984:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 1413              		.loc 5 984 25 is_stmt 0 view .LVU447
 1414 0206 CDE927A9 		strd	r10, r9, [sp, #156]
 988:Src/main.c    **** 
 1415              		.loc 5 988 3 view .LVU448
 1416 020a FFF7FEFF 		bl	LL_GPIO_Init
 1417              	.LVL82:
 993:Src/main.c    **** 
 1418              		.loc 5 993 3 is_stmt 1 view .LVU449
 1419              	.LBB993:
 1420              	.LBI993:
 1421              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @file    stm32f3xx_ll_dma.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   ******************************************************************************
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #ifndef __STM32F3xx_LL_DMA_H
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __STM32F3xx_LL_DMA_H
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #ifdef __cplusplus
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** extern "C" {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 324


  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #include "stm32f3xx.h"
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @addtogroup STM32F3xx_LL_Driver
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** };
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** typedef struct
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 325


  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         is incremented or not.
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         is incremented or not.
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 326


 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 327


 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000001U /*!< DMA Channel 1 */
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000002U /*!< DMA Channel 2 */
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000003U /*!< DMA Channel 3 */
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000004U /*!< DMA Channel 4 */
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000005U /*!< DMA Channel 5 */
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000006U /*!< DMA Channel 6 */
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000007U /*!< DMA Channel 7 */
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 328


 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 329


 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Write a value in DMA register
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __REG__ Register to be written
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Read a value in DMA register
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __REG__ Register to be read
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Register value
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval DMAx
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined(DMA2)
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 330


 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2)
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval DMAx_Channely
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2)
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 331


 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  DMA2_Channel7)
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  DMA1_Channel7)
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #else
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  DMA1_Channel7)
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** #endif
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @}
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  * @{
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****  */
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @{
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Enable DMA channel.
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 332


 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Disable DMA channel.
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U]))
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_EN) == (DMA_CCR_EN));
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 333


 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Configuration);
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 1422              		.loc 10 589 22 view .LVU450
 1423              	.LBB994:
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 1424              		.loc 10 591 3 view .LVU451
 1425 020e 454B     		ldr	r3, .L35+24
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 334


 1426 0210 DA6E     		ldr	r2, [r3, #108]
 1427 0212 22F48042 		bic	r2, r2, #16384
 1428 0216 22F01002 		bic	r2, r2, #16
 1429 021a DA66     		str	r2, [r3, #108]
 1430              	.LVL83:
 1431              		.loc 10 591 3 is_stmt 0 view .LVU452
 1432              	.LBE994:
 1433              	.LBE993:
 995:Src/main.c    **** 
 1434              		.loc 5 995 3 is_stmt 1 view .LVU453
 1435              	.LBB995:
 1436              	.LBI995:
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 335


 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_CIRC));
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 336


 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_PINC));
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 337


 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_MINC));
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Peripheral size.
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Peripheral size.
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Memory size.
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 338


 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Get Memory size.
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel 
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** }
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** 
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** /**
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @brief  Set Channel priority level.
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 339


 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   * @retval None
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   */
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 1437              		.loc 10 869 22 view .LVU454
 1438              	.LBB996:
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])
 1439              		.loc 10 871 3 view .LVU455
 1440 021c DA6E     		ldr	r2, [r3, #108]
 1441 021e 22F44052 		bic	r2, r2, #12288
 1442 0222 DA66     		str	r2, [r3, #108]
 1443              	.LVL84:
 1444              		.loc 10 871 3 is_stmt 0 view .LVU456
 1445              	.LBE996:
 1446              	.LBE995:
 997:Src/main.c    **** 
 1447              		.loc 5 997 3 is_stmt 1 view .LVU457
 1448              	.LBB997:
 1449              	.LBI997:
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1450              		.loc 10 638 22 view .LVU458
 1451              	.LBB998:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 1452              		.loc 10 640 3 view .LVU459
 1453 0224 DA6E     		ldr	r2, [r3, #108]
 1454 0226 42F02002 		orr	r2, r2, #32
 1455 022a DA66     		str	r2, [r3, #108]
 1456              	.LVL85:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 1457              		.loc 10 640 3 is_stmt 0 view .LVU460
 1458              	.LBE998:
 1459              	.LBE997:
 999:Src/main.c    **** 
 1460              		.loc 5 999 3 is_stmt 1 view .LVU461
 1461              	.LBB999:
 1462              	.LBI999:
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1463              		.loc 10 683 22 view .LVU462
 1464              	.LBB1000:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 1465              		.loc 10 685 3 view .LVU463
 1466 022c DA6E     		ldr	r2, [r3, #108]
 1467 022e 22F04002 		bic	r2, r2, #64
 1468 0232 DA66     		str	r2, [r3, #108]
 1469              	.LVL86:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 1470              		.loc 10 685 3 is_stmt 0 view .LVU464
 1471              	.LBE1000:
 1472              	.LBE999:
1001:Src/main.c    **** 
 1473              		.loc 5 1001 3 is_stmt 1 view .LVU465
 1474              	.LBB1001:
 1475              	.LBI1001:
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1476              		.loc 10 728 22 view .LVU466
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 340


 1477              	.LBB1002:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 1478              		.loc 10 730 3 view .LVU467
 1479 0234 DA6E     		ldr	r2, [r3, #108]
 1480 0236 42F08002 		orr	r2, r2, #128
 1481 023a DA66     		str	r2, [r3, #108]
 1482              	.LVL87:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 1483              		.loc 10 730 3 is_stmt 0 view .LVU468
 1484              	.LBE1002:
 1485              	.LBE1001:
1003:Src/main.c    **** 
 1486              		.loc 5 1003 3 is_stmt 1 view .LVU469
 1487              	.LBB1003:
 1488              	.LBI1003:
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1489              		.loc 10 774 22 view .LVU470
 1490              	.LBB1004:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 1491              		.loc 10 776 3 view .LVU471
 1492 023c DA6E     		ldr	r2, [r3, #108]
 1493 023e 22F44072 		bic	r2, r2, #768
 1494 0242 DA66     		str	r2, [r3, #108]
 1495              	.LVL88:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 1496              		.loc 10 776 3 is_stmt 0 view .LVU472
 1497              	.LBE1004:
 1498              	.LBE1003:
1005:Src/main.c    **** 
 1499              		.loc 5 1005 3 is_stmt 1 view .LVU473
 1500              	.LBB1005:
 1501              	.LBI1005:
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1502              		.loc 10 821 22 view .LVU474
 1503              	.LBB1006:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 1504              		.loc 10 823 3 view .LVU475
 1505 0244 DA6E     		ldr	r2, [r3, #108]
 1506 0246 22F44062 		bic	r2, r2, #3072
 1507 024a DA66     		str	r2, [r3, #108]
 1508              	.LVL89:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 1509              		.loc 10 823 3 is_stmt 0 view .LVU476
 1510              	.LBE1006:
 1511              	.LBE1005:
1008:Src/main.c    ****   NVIC_EnableIRQ(USART2_IRQn);
 1512              		.loc 5 1008 3 is_stmt 1 view .LVU477
 1513              	.LBB1007:
 1514              	.LBI1007:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 1515              		.loc 4 1676 26 view .LVU478
 1516              	.LBB1008:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1517              		.loc 4 1678 3 view .LVU479
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1518              		.loc 4 1678 26 is_stmt 0 view .LVU480
 1519 024c F868     		ldr	r0, [r7, #12]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 341


 1520              	.LBE1008:
 1521              	.LBE1007:
1008:Src/main.c    ****   NVIC_EnableIRQ(USART2_IRQn);
 1522              		.loc 5 1008 3 view .LVU481
 1523 024e C0F30220 		ubfx	r0, r0, #8, #3
 1524 0252 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 1525              	.LVL90:
 1526              	.LBB1009:
 1527              	.LBI1009:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1528              		.loc 4 1816 22 is_stmt 1 view .LVU482
 1529              	.LBB1010:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1530              		.loc 4 1818 3 view .LVU483
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1531              		.loc 4 1820 5 view .LVU484
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1532              		.loc 4 1820 48 is_stmt 0 view .LVU485
 1533 0256 0001     		lsls	r0, r0, #4
 1534              	.LVL91:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1535              		.loc 4 1820 48 view .LVU486
 1536 0258 C3B2     		uxtb	r3, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1537              		.loc 4 1820 46 view .LVU487
 1538 025a 86F82633 		strb	r3, [r6, #806]
 1539              	.LVL92:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1540              		.loc 4 1820 46 view .LVU488
 1541              	.LBE1010:
 1542              	.LBE1009:
1009:Src/main.c    **** 
 1543              		.loc 5 1009 3 is_stmt 1 view .LVU489
 1544              	.LBB1011:
 1545              	.LBI1011:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1546              		.loc 4 1688 22 view .LVU490
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 1547              		.loc 4 1690 3 view .LVU491
 1548              	.LBB1012:
 1549              	.LBI1012:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 1550              		.loc 4 1688 22 view .LVU492
 1551              	.LBB1013:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1552              		.loc 4 1692 5 view .LVU493
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1553              		.loc 4 1692 43 is_stmt 0 view .LVU494
 1554 025e 4023     		movs	r3, #64
 1555 0260 7360     		str	r3, [r6, #4]
 1556              	.LVL93:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1557              		.loc 4 1692 43 view .LVU495
 1558              	.LBE1013:
 1559              	.LBE1012:
 1560              	.LBE1011:
1014:Src/main.c    ****   USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 342


 1561              		.loc 5 1014 3 is_stmt 1 view .LVU496
1021:Src/main.c    ****   LL_USART_DisableIT_CTS(USART2);
 1562              		.loc 5 1021 3 is_stmt 0 view .LVU497
 1563 0262 3148     		ldr	r0, .L35+28
1018:Src/main.c    ****   USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 1564              		.loc 5 1018 38 view .LVU498
 1565 0264 3295     		str	r5, [sp, #200]
1014:Src/main.c    ****   USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 1566              		.loc 5 1014 29 view .LVU499
 1567 0266 4FF4E133 		mov	r3, #115200
1021:Src/main.c    ****   LL_USART_DisableIT_CTS(USART2);
 1568              		.loc 5 1021 3 view .LVU500
 1569 026a 2EA9     		add	r1, sp, #184
1016:Src/main.c    ****   USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 1570              		.loc 5 1016 29 view .LVU501
 1571 026c CDE92F44 		strd	r4, r4, [sp, #188]
1020:Src/main.c    ****   LL_USART_Init(USART2, &USART_InitStruct);
 1572              		.loc 5 1020 33 view .LVU502
 1573 0270 CDE93344 		strd	r4, r4, [sp, #204]
1017:Src/main.c    ****   USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 1574              		.loc 5 1017 27 view .LVU503
 1575 0274 3194     		str	r4, [sp, #196]
1014:Src/main.c    ****   USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 1576              		.loc 5 1014 29 view .LVU504
 1577 0276 2E93     		str	r3, [sp, #184]
1015:Src/main.c    ****   USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 1578              		.loc 5 1015 3 is_stmt 1 view .LVU505
1016:Src/main.c    ****   USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 1579              		.loc 5 1016 3 view .LVU506
1017:Src/main.c    ****   USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 1580              		.loc 5 1017 3 view .LVU507
1018:Src/main.c    ****   USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 1581              		.loc 5 1018 3 view .LVU508
1019:Src/main.c    ****   USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 1582              		.loc 5 1019 3 view .LVU509
1020:Src/main.c    ****   LL_USART_Init(USART2, &USART_InitStruct);
 1583              		.loc 5 1020 3 view .LVU510
1021:Src/main.c    ****   LL_USART_DisableIT_CTS(USART2);
 1584              		.loc 5 1021 3 view .LVU511
 1585 0278 FFF7FEFF 		bl	LL_USART_Init
 1586              	.LVL94:
1022:Src/main.c    ****   LL_USART_ConfigAsyncMode(USART2);
 1587              		.loc 5 1022 3 view .LVU512
 1588              	.LBB1014:
 1589              	.LBI1014:
 1590              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @file    stm32f3xx_ll_usart.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief   Header file of USART LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 343


  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifndef STM32F3xx_LL_USART_H
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define STM32F3xx_LL_USART_H
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifdef __cplusplus
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** extern "C" {
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #include "stm32f3xx.h"
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @addtogroup STM32F3xx_LL_Driver
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined (USART1) || defined (USART2) || defined (USART3) || defined (UART4) || defined (UART5)
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL USART
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private macros ------------------------------------------------------------*/
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Private_Macros USART Private Macros
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_ES_INIT USART Exported Init structures
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Init Structure definition
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t BaudRate;                  /*!< This field defines expected Usart communication baud rat
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 344


  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            function @ref LL_USART_SetBaudRate().*/
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or receive
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DATAWI
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            function @ref LL_USART_SetDataWidth().*/
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_STOPBI
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            function @ref LL_USART_SetStopBitsLength().*/
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t Parity;                    /*!< Specifies the parity mode.
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PARITY
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            function @ref LL_USART_SetParity().*/
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is en
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DIRECT
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            function @ref LL_USART_SetTransferDirection().*/
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enab
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_HWCONT
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            function @ref LL_USART_SetHWFlowCtrl().*/
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t OverSampling;              /*!< Specifies whether USART oversampling mode is 16 or 8.
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_OVERSA
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            function @ref LL_USART_SetOverSampling().*/
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_InitTypeDef;
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Clock Init Structure definition
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockOutput;               /*!< Specifies whether the USART clock is enabled or disabled
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_CLOCK.
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_Disabl
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPolarity;             /*!< Specifies the steady state of the serial clock.
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_POLARI
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 345


 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            functions @ref LL_USART_SetClockPolarity().
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPhase;                /*!< Specifies the clock transition on which the bit capture 
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PHASE.
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            functions @ref LL_USART_SetClockPhase().
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t LastBitClockPulse;         /*!< Specifies whether the clock pulse corresponding to the l
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            data bit (MSB) has to be output on the SCLK pin in synch
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_LASTCL
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            functions @ref LL_USART_SetLastClkPulseOutput().
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_ClockInitTypeDef;
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /* USE_FULL_LL_DRIVER */
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported constants --------------------------------------------------------*/
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Constants USART Exported Constants
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLEAR_FLAG Clear Flags Defines
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_WriteReg function
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_PECF                       USART_ICR_PECF                /*!< Parity error cle
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_FECF                       USART_ICR_FECF                /*!< Framing error cl
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_NCF                        USART_ICR_NCF                 /*!< Noise error dete
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_ORECF                      USART_ICR_ORECF               /*!< Overrun error cl
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_IDLECF                     USART_ICR_IDLECF              /*!< Idle line detect
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_TCCF                       USART_ICR_TCCF                /*!< Transmission com
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_LBDCF                      USART_ICR_LBDCF               /*!< LIN break detect
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CTSCF                      USART_ICR_CTSCF               /*!< CTS clear flag *
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_RTOCF                      USART_ICR_RTOCF               /*!< Receiver timeout
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_EOBCF                      USART_ICR_EOBCF               /*!< End of block cle
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CMCF                       USART_ICR_CMCF                /*!< Character match 
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_WUCF                       USART_ICR_WUCF                /*!< Wakeup from Stop
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_ReadReg function
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_PE                         USART_ISR_PE                  /*!< Parity error fla
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_FE                         USART_ISR_FE                  /*!< Framing error fl
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_NE                         USART_ISR_NE                  /*!< Noise detected f
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 346


 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ORE                        USART_ISR_ORE                 /*!< Overrun error fl
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_IDLE                       USART_ISR_IDLE                /*!< Idle line detect
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RXNE                       USART_ISR_RXNE                /*!< Read data regist
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TC                         USART_ISR_TC                  /*!< Transmission com
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TXE                        USART_ISR_TXE                 /*!< Transmit data re
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_LBDF                       USART_ISR_LBDF                /*!< LIN break detect
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTSIF                      USART_ISR_CTSIF               /*!< CTS interrupt fl
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTS                        USART_ISR_CTS                 /*!< CTS flag */
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RTOF                       USART_ISR_RTOF                /*!< Receiver timeout
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_EOBF                       USART_ISR_EOBF                /*!< End of block fla
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRE                       USART_ISR_ABRE                /*!< Auto baud rate e
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRF                       USART_ISR_ABRF                /*!< Auto baud rate f
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_BUSY                       USART_ISR_BUSY                /*!< Busy flag */
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CMF                        USART_ISR_CMF                 /*!< Character match 
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_SBKF                       USART_ISR_SBKF                /*!< Send break flag 
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RWU                        USART_ISR_RWU                 /*!< Receiver wakeup 
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_WUF                        USART_ISR_WUF                 /*!< Wakeup from Stop
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TEACK                      USART_ISR_TEACK               /*!< Transmit enable 
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_REACK                      USART_ISR_REACK               /*!< Receive enable a
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IT IT Defines
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    IT defines which can be used with LL_USART_ReadReg and  LL_USART_WriteReg functions
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_IDLEIE                     USART_CR1_IDLEIE              /*!< IDLE interrupt e
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RXNEIE                     USART_CR1_RXNEIE              /*!< Read data regist
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TCIE                       USART_CR1_TCIE                /*!< Transmission com
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TXEIE                      USART_CR1_TXEIE               /*!< Transmit data re
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_PEIE                       USART_CR1_PEIE                /*!< Parity error */
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_CMIE                       USART_CR1_CMIE                /*!< Character match 
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RTOIE                      USART_CR1_RTOIE               /*!< Receiver timeout
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_EOBIE                      USART_CR1_EOBIE               /*!< End of Block int
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR2_LBDIE                      USART_CR2_LBDIE               /*!< LIN break detect
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_EIE                        USART_CR3_EIE                 /*!< Error interrupt 
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_CTSIE                      USART_CR3_CTSIE               /*!< CTS interrupt en
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_WUFIE                      USART_CR3_WUFIE               /*!< Wakeup from Stop
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DIRECTION Communication Direction
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_NONE                 0x00000000U                        /*!< Transmitter
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_RX                   USART_CR1_RE                       /*!< Transmitter
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX                   USART_CR1_TE                       /*!< Transmitter
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX_RX                (USART_CR1_TE |USART_CR1_RE)       /*!< Transmitter
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PARITY Parity Control
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 347


 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_NONE                    0x00000000U                          /*!< Parity co
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_EVEN                    USART_CR1_PCE                        /*!< Parity co
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)       /*!< Parity co
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP Wakeup
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_IDLELINE                0x00000000U           /*!<  USART wake up from Mute
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ADDRESSMARK             USART_CR1_WAKE        /*!<  USART wake up from Mute
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DATAWIDTH Datawidth
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USART_7BITS_SUPPORT)
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_7B                   USART_CR1_M1            /*!< 7 bits word length : S
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M0            /*!< 9 bits word length : S
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #else
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M             /*!< 9 bits word length : S
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif/* USART_7BITS_SUPPORT */
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_OVERSAMPLING Oversampling
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_16                0x00000000U            /*!< Oversampling by 16 */
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_8                 USART_CR1_OVER8        /*!< Oversampling by 8 */
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLOCK Clock Signal
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_DISABLE                  0x00000000U            /*!< Clock signal not provid
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_ENABLE                   USART_CR2_CLKEN        /*!< Clock signal provided *
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_NO_OUTPUT         0x00000000U           /*!< The clock pulse of the l
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_OUTPUT            USART_CR2_LBCL        /*!< The clock pulse of the l
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 348


 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PHASE Clock Phase
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_1EDGE                    0x00000000U           /*!< The first clock transiti
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_2EDGE                    USART_CR2_CPHA        /*!< The second clock transit
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_POLARITY Clock Polarity
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_LOW                   0x00000000U           /*!< Steady low value on SCLK
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_HIGH                  USART_CR2_CPOL        /*!< Steady high value on SCL
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_STOPBITS Stop Bits
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_0_5                   USART_CR2_STOP_0                           /*!< 0.5
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1                     0x00000000U                                /*!< 1 s
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1)      /*!< 1.5
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_2                     USART_CR2_STOP_1                           /*!< 2 s
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXRX TX RX Pins Swap
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_STANDARD                  0x00000000U           /*!< TX/RX pins are used as d
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_SWAPPED                   (USART_CR2_SWAP)      /*!< TX and RX pins functions
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_STANDARD           0x00000000U           /*!< RX pin signal works usin
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_INVERTED           (USART_CR2_RXINV)     /*!< RX pin signal values are
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_STANDARD           0x00000000U           /*!< TX pin signal works usin
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_INVERTED           (USART_CR2_TXINV)     /*!< TX pin signal values are
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 349


 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BINARY_LOGIC Binary Data Inversion
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_POSITIVE          0x00000000U           /*!< Logical data from the da
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_NEGATIVE          USART_CR2_DATAINV     /*!< Logical data from the da
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BITORDER Bit Order
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_LSBFIRST              0x00000000U           /*!< data is transmitted/rece
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_MSBFIRST              USART_CR2_MSBFIRST    /*!< data is transmitted/rece
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_AUTOBAUD_DETECT_ON Autobaud Detection
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT    0x00000000U                                 /*!< Me
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0                         /*!< Fa
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME    USART_CR2_ABRMODE_1                         /*!< 0x
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME    (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) /*!< 0x
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_ADDRESS_DETECT Address Length Detection
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_4B              0x00000000U           /*!< 4-bit address detection 
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_7B              USART_CR2_ADDM7       /*!< 7-bit address detection 
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_HWCONTROL Hardware Control
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_NONE                 0x00000000U                          /*!< CTS and R
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS                  USART_CR3_RTSE                       /*!< RTS outpu
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_CTS                  USART_CR3_CTSE                       /*!< CTS mode 
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS_CTS              (USART_CR3_RTSE | USART_CR3_CTSE)    /*!< CTS and R
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP_ON Wakeup Activation
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_ADDRESS              0x00000000U                             /*!< Wake u
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_STARTBIT             USART_CR3_WUS_1                         /*!< Wake u
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 350


 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_RXNE                 (USART_CR3_WUS_0 | USART_CR3_WUS_1)     /*!< Wake u
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IRDA_POWER IrDA Power
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_NORMAL              0x00000000U           /*!< IrDA normal power mode *
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_LOW                 USART_CR3_IRLP        /*!< IrDA low power mode */
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_10B            0x00000000U           /*!< 10-bit break detection m
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_11B            USART_CR2_LBDL        /*!< 11-bit break detection m
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DE_POLARITY Driver Enable Polarity
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_HIGH               0x00000000U           /*!< DE signal is active high
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_LOW                USART_CR3_DEP         /*!< DE signal is active low 
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DMA_REG_DATA DMA Register Data
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_TRANSMIT          0x00000000U          /*!< Get address of data regis
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_RECEIVE           0x00000001U          /*!< Get address of data regis
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported macro ------------------------------------------------------------*/
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Macros USART Exported Macros
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Write a value in USART register
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 351


 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be written
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __VALUE__ Value to be written in the register
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VAL
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read a value in USART register
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be read
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Register value
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_Exported_Macros_Helper Exported_Macros_Helper
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned)
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __BAUDRATE__) ((((__PERIPHCLK__)*2U)\
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                                                 + ((__BAUDRATE__)/2U))/(__BAUDRATE_
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned)
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __BAUDRATE__) (((__PERIPHCLK__) + ((__BAUDRATE__)/
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported functions --------------------------------------------------------*/
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Functions USART Exported Functions
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration Configuration functions
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 352


 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Enable
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Enable
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_UE);
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Disable (all USART prescalers and outputs are disabled)
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When USART is disabled, USART prescalers and outputs are stopped immediately,
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         and current operations are discarded. The configuration of the USART is kept, but all t
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         flags, in the USARTx_ISR are set to their default values.
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Disable
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_IsEnabled
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART enabled in STOP Mode.
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is enabled, USART is able to wake up the MCU from Stop mode, provide
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         USART clock selection is HSI or LSE in RCC.
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_EnableInStopMode
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx)
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_UESM);
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART disabled in STOP Mode.
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is disabled, USART is not able to wake up the MCU from Stop mode
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 353


 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_DisableInStopMode
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx)
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_UESM);
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled in STOP Mode (able to wake up MCU from Stop mode or not)
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_IsEnabledInStopMode
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx)
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1UL : 0UL);
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_EnableDirectionRx
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE);
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Disable
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_DisableDirectionRx
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RE);
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Enable
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_EnableDirectionTx
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TE);
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Disable
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 354


 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_DisableDirectionTx
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TE);
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure simultaneously enabled/disabled states
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         of Transmitter and Receiver
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_SetTransferDirection\n
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_SetTransferDirection
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  TransferDirection This parameter can be one of the following values:
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirectio
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return enabled/disabled states of Transmitter and Receiver
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_GetTransferDirection\n
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_GetTransferDirection
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx)
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE));
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Parity (enabled/disabled and parity mode if enabled).
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This function selects if hardware parity control (generation and detection) is enabled 
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at th
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (9th or 8th bit depending on data width) and parity is checked on the received data.
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_SetParity\n
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_SetParity
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 355


 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_GetParity\n
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_GetParity
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Wake Up method from Mute mode.
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_SetWakeUpMethod
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Method This parameter can be one of the following values:
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method);
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Receiver Wake Up method from Mute mode
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_GetWakeUpMethod
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx)
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE));
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Word length (i.e. nb of data bits, excluding start and stop bits)
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_SetDataWidth\n
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_SetDataWidth
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 356


 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_GetDataWidth\n
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_GetDataWidth
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx)
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Allow switch between Mute Mode and Active mode
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_EnableMuteMode
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx)
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_MME);
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Prevent Mute Mode use. Set Receiver in active mode permanently.
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_DisableMuteMode
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx)
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_MME);
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if switch between Mute Mode and Active mode is allowed
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_IsEnabledMuteMode
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx)
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1UL : 0UL);
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 357


 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Oversampling to 8-bit or 16-bit mode
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_SetOverSampling
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Oversampling mode
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_GetOverSampling
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx)
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8));
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure if Clock pulse of the last data bit is output to the SCLK pin or not
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_SetLastClkPulseOutput
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LastBitClockPulse This parameter can be one of the following values:
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPul
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse);
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Clock pulse of the last data bit output configuration
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Last bit Clock pulse output to the SCLK pin or not)
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_GetLastClkPulseOutput
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx)
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 358


 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL));
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the phase of the clock output on the SCLK pin in synchronous mode
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_SetClockPhase
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPhase This parameter can be one of the following values:
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase);
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return phase of the clock output on the SCLK pin in synchronous mode
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_GetClockPhase
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx)
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA));
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the polarity of the clock output on the SCLK pin in synchronous mode
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_SetClockPolarity
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity);
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return polarity of the clock output on the SCLK pin in synchronous mode
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_GetClockPolarity
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 359


 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx)
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL));
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Clock signal format (Phase Polarity and choice about output of last bit clock
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Phase configuration using @ref LL_USART_SetClockPhase() function
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutpu
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_ConfigClock\n
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CPOL          LL_USART_ConfigClock\n
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LBCL          LL_USART_ConfigClock
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Phase This parameter can be one of the following values:
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LBCPOutput This parameter can be one of the following values:
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity,
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCP
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Clock output on SCLK pin
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_EnableSCLKOutput
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Clock output on SCLK pin
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_DisableSCLKOutput
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 360


 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Clock output on SCLK pin is enabled
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_IsEnabledSCLKOutput
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx)
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN)) ? 1UL : 0UL);
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set the length of the stop bits
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_SetStopBitsLength
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve the length of the stop bits
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_GetStopBitsLength
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Data Width configuration using @ref LL_USART_SetDataWidth() function
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Parity Control and mode configuration using @ref LL_USART_SetParity() function
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_ConfigCharacter\n
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_ConfigCharacter\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 361


1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M0            LL_USART_ConfigCharacter\n
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_ConfigCharacter\n
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigCharacter
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t P
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                               uint32_t StopBits)
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX/RX pins swapping setting.
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_SetTXRXSwap
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  SwapConfig This parameter can be one of the following values:
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig)
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX/RX pins swapping configuration.
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_GetTXRXSwap
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx)
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_SWAP));
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure RX pin active level logic
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 362


1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_SetRXPinLevel
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod);
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve RX pin active level logic configuration
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_GetRXPinLevel
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx)
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_RXINV));
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX pin active level logic
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_SetTXPinLevel
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod);
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX pin active level logic configuration
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_GetTXPinLevel
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx)
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_TXINV));
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Binary data logic.
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Allow to define how Logical data from the data register are send/received :
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H)
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_SetBinaryDataLogic
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 363


1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataLogic This parameter can be one of the following values:
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic)
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_DATAINV, DataLogic);
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Binary data configuration
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_GetBinaryDataLogic
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx)
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_DATAINV));
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure transfer bit order (either Less or Most Significant Bit First)
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_SetTransferBitOrder
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BitOrder This parameter can be one of the following values:
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder)
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_MSBFIRST, BitOrder);
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return transfer bit order (either Less or Most Significant Bit First)
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_GetTransferBitOrder
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx)
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_MSBFIRST));
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Auto Baud-Rate Detection
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 364


1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or 
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_EnableAutoBaudRate
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_ABREN);
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Auto Baud-Rate Detection
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or 
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_DisableAutoBaudRate
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx)
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_ABREN);
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Auto Baud-Rate Detection mechanism is enabled
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or 
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_IsEnabledAutoBaud
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx)
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR2, USART_CR2_ABREN) == (USART_CR2_ABREN)) ? 1UL : 0UL);
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Auto Baud-Rate mode bits
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or 
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_SetAutoBaudRateMode
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoBaudRateMode This parameter can be one of the following values:
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode);
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Auto Baud-Rate mode
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 365


1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or 
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_GetAutoBaudRateMode
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx)
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ABRMODE));
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_EnableRxTimeout
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_RTOEN);
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_DisableRxTimeout
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx)
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_RTOEN);
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Receiver Timeout feature is enabled
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_IsEnabledRxTimeout
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx)
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR2, USART_CR2_RTOEN) == (USART_CR2_RTOEN)) ? 1UL : 0UL);
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Address of the USART node.
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with address mark detection.
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   4bits address node is used when 4-bit Address Detection is selected in ADDM7.
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (b7-b4 should be set to 0)
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         8bits address node is used when 7-bit Address Detection is selected in ADDM7.
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (This is used in multiprocessor communication during Mute mode or Stop mode,
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with 7-bit address mark detection.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 366


1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         The MSB of the character sent by the transmitter should be equal to 1.
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         It may also be used for character detection during normal reception,
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Mute mode inactive (for example, end of block detection in ModBus protocol).
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In this case, the whole received character (8-bit) is compared to the ADD[7:0]
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         value and CMF flag is set on match)
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_ConfigNodeAddress\n
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          ADDM7         LL_USART_ConfigNodeAddress
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AddressLen This parameter can be one of the following values:
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  NodeAddress 4 or 7 bit Address of the USART node.
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7,
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****              (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos)));
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return 8 bit Address of the USART node as set in ADD field of CR2.
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   If 4-bit Address Detection is selected in ADDM7,
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         If 7-bit Address Detection is selected in ADDM7,
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant)
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_GetNodeAddress
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255)
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx)
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos);
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADDM7         LL_USART_GetNodeAddressLen
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx)
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADDM7));
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RTS HW Flow Control
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_EnableRTSHWFlowCtrl
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 367


1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_RTSE);
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RTS HW Flow Control
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_DisableRTSHWFlowCtrl
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE);
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS HW Flow Control
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_EnableCTSHWFlowCtrl
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_CTSE);
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS HW Flow Control
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_DisableCTSHWFlowCtrl
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE);
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure HW Flow Control mode (both CTS and RTS)
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_SetHWFlowCtrl\n
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_SetHWFlowCtrl
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  HardwareFlowControl This parameter can be one of the following values:
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 368


1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return HW Flow Control configuration (both CTS and RTS)
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_GetHWFlowCtrl\n
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_GetHWFlowCtrl
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable One bit sampling method
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_EnableOneBitSamp
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable One bit sampling method
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_DisableOneBitSamp
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if One bit sampling method is enabled
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_IsEnabledOneBitSamp
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx)
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT)) ? 1UL : 0UL);
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 369


1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Overrun detection
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_EnableOverrunDetect
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx)
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_OVRDIS);
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Overrun detection
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Overrun detection is enabled
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_IsEnabledOverrunDetect
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx)
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1UL : 0UL);
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_SetWKUPType
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Type This parameter can be one of the following values:
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type)
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_WUS, Type);
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_GetWKUPType
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 370


1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx)
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_WUS));
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure USART BRR register for achieving expected Baud Rate value.
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Compute and set USARTDIV value in BRR Register (full BRR content)
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Peripheral clock and Baud rate values provided as function parameters should be valid
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Baud rate value != 0)
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_SetBaudRate
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BaudRate Baud Rate
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverS
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                           uint32_t BaudRate)
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t usartdiv;
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t brrtemp;
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (OverSampling == LL_USART_OVERSAMPLING_8)
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp = usartdiv & 0xFFF0U;
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = brrtemp;
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return current Baud Rate value, according to USARTDIV present in BRR register
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (full BRR content), and to used Peripheral Clock and Oversampling mode values
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of non-initialized or invalid value stored in BRR register, value 0 will be ret
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_GetBaudRate
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Baud Rate
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t O
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 371


1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t usartdiv;
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t brrresult = 0x0U;
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   usartdiv = USARTx->BRR;
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (usartdiv == 0U)
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     /* Do not perform a division by 0 */
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else if (OverSampling == LL_USART_OVERSAMPLING_8)
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ;
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if (usartdiv != 0U)
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = (PeriphClk * 2U) / usartdiv;
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if ((usartdiv & 0xFFFFU) != 0U)
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = PeriphClk / usartdiv;
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (brrresult);
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Time Out Value (expressed in nb of bits duration)
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_SetRxTimeout
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout);
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Receiver Time Out Value (expressed in nb of bits duration)
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_GetRxTimeout
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx)
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_RTO));
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Block Length value in reception
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_SetBlockLength
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BlockLength Value between Min_Data=0x00 and Max_Data=0xFF
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 372


1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength)
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_BLEN, BlockLength << USART_RTOR_BLEN_Pos);
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Block Length value in reception
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_GetBlockLength
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx)
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_BLEN) >> USART_RTOR_BLEN_Pos);
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IrDA mode
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_EnableIrda
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IrDA mode
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_DisableIrda
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_IREN);
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if IrDA mode is enabled
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_IsEnabledIrda
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 373


1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx)
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN)) ? 1UL : 0UL);
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure IrDA Power Mode (Normal or Low Power)
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_SetIrdaPowerMode
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PowerMode This parameter can be one of the following values:
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_LOW
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode);
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve IrDA Power Mode configuration (Normal or Low Power)
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_GetIrdaPowerMode
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx)
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP));
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Irda prescaler value, used for dividing the USART clock source
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetIrdaPrescaler
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)PrescalerValue);
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Irda prescaler value, used for dividing the USART clock source
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 374


1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetIrdaPrescaler
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF)
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx)
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feat
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard NACK transmission
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_EnableSmartcardNACK
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_NACK);
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard NACK transmission
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_DisableSmartcardNACK
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_NACK);
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard NACK transmission is enabled
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_IsEnabledSmartcardNACK
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx)
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK)) ? 1UL : 0UL);
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 375


1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard mode
1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_EnableSmartcard
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard mode
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_DisableSmartcard
1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN);
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard mode is enabled
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_IsEnabledSmartcard
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx)
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN)) ? 1UL : 0UL);
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This bit-field specifies the number of retries in transmit and receive, in Smartcard mo
1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In transmission mode, it specifies the number of automatic retransmission retries, befo
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         generating a transmission error (FE bit set).
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In reception mode, it specifies the number or erroneous reception trials, before genera
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         reception error (RXNE and PE bits set)
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_SetSmartcardAutoRetryCount
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoRetryCount Value between Min_Data=0 and Max_Data=7
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryC
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_SCARCNT, AutoRetryCount << USART_CR3_SCARCNT_Pos);
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 376


1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_GetSmartcardAutoRetryCount
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Auto-Retry Count value (Value between Min_Data=0 and Max_Data=7)
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx)
1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_SCARCNT) >> USART_CR3_SCARCNT_Pos);
1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard prescaler value, used for dividing the USART clock
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetSmartcardPrescaler
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0 and Max_Data=31
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)PrescalerValue);
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard prescaler value, used for dividing the USART clock
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetSmartcardPrescaler
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31)
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx)
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Guard time value, expressed in nb of baud clocks periods
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_SetSmartcardGuardTime
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  GuardTime Value between Min_Data=0x00 and Max_Data=0xFF
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, (uint16_t)USART_GTPR_GT, (uint16_t)(GuardTime << USART_GTPR_GT_Pos));
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 377


1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Guard time value, expressed in nb of baud clocks periods
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_GetSmartcardGuardTime
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF)
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx)
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_GTPR_GT_Pos);
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex f
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Single Wire Half-Duplex mode
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_EnableHalfDuplex
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Single Wire Half-Duplex mode
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_DisableHalfDuplex
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Single Wire Half-Duplex mode is enabled
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_IsEnabledHalfDuplex
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 378


2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx)
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL)) ? 1UL : 0UL);
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature
2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set LIN Break Detection Length
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_SetLINBrkDetectionLen
2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LINBDLength This parameter can be one of the following values:
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength);
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return LIN Break Detection Length
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_GetLINBrkDetectionLen
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx)
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL));
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN mode
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_EnableLIN
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 379


2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN mode
2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_DisableLIN
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN);
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if LIN mode is enabled
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_IsEnabledLIN
2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx)
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN)) ? 1UL : 0UL);
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits)
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_SetDEDeassertionTime
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)
2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos);
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEDT (Driver Enable De-Assertion Time)
2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_GetDEDeassertionTime
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 380


2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos);
2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_SetDEAssertionTime
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos);
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEAT (Driver Enable Assertion Time)
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_GetDEAssertionTime
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx)
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos);
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Driver Enable (DE) Mode
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_EnableDEMode
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DEM);
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Driver Enable (DE) Mode
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_DisableDEMode
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx)
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DEM);
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 381


2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Driver Enable (DE) Mode is enabled
2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_IsEnabledDEMode
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx)
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM)) ? 1UL : 0UL);
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select Driver Enable Polarity
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_SetDESignalPolarity
2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity);
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Driver Enable Polarity
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_GetDESignalPolarity
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx)
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_DEP));
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services
2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In UART mode, the following bits must be kept cleared:
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 382


2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Asynchronous Mode
2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigAsyncMode\n
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigAsyncMode\n
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigAsyncMode\n
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigAsyncMode\n
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigAsyncMode
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Asynchronous mode, the following bits must be kept cleared:
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, CLKEN bits in the USART_CR2 register,
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Synchronous Mode
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Synchronous mode, the following bits must be kept cleared:
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the USART in Synchronous mode.
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Synchronous Mode
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSyncMode\n
2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSyncMode\n
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSyncMode\n
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigSyncMode\n
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSyncMode
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 383


2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Synchronous mode, the following bits must be kept cleared:
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.
2297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Synchronous mode */
2301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
2302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in LIN Mode
2306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In LIN mode, the following bits must be kept cleared:
2307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also set the UART/USART in LIN mode.
2312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function
2321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to LIN Mode
2322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using
2323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_ConfigLINMode\n
2325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigLINMode\n
2326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LINEN         LL_USART_ConfigLINMode\n
2327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigLINMode\n
2328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigLINMode\n
2329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigLINMode
2330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)
2334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In LIN mode, the following bits must be kept cleared:
2336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - STOP and CLKEN bits in the USART_CR2 register,
2337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.
2338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP));
2340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL));
2341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Set the UART/USART in LIN mode */
2342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Half Duplex Mode
2347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Half Duplex mode, the following bits must be kept cleared:
2348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 384


2349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in Half Duplex mode.
2353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
2355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function
2361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Half Duplex Mode
2362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigHalfDuplexMode\n
2365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigHalfDuplexMode\n
2366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigHalfDuplexMode\n
2367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigHalfDuplexMode\n
2368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigHalfDuplexMode
2369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)
2373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Half Duplex mode, the following bits must be kept cleared:
2375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and IREN bits in the USART_CR3 register.
2377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
2380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Half Duplex mode */
2381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
2382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Smartcard Mode
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Smartcard mode, the following bits must be kept cleared:
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also configures Stop bits to 1.5 bits and
2391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         sets the USART in Smartcard mode (SCEN bit).
2392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Clock Output is also enabled (CLKEN).
2393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function
2402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Smartcard Mode
2403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSmartcardMode\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 385


2406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigSmartcardMode\n
2407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSmartcardMode\n
2408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSmartcardMode\n
2409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSmartcardMode
2410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)
2414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Smartcard mode, the following bits must be kept cleared:
2416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
2417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN and HDSEL bits in the USART_CR3 register.
2418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
2421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Configure Stop bits to 1.5 bits */
2422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Synchronous mode is activated by default */
2423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN));
2424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Smartcard mode */
2425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
2426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Irda Mode
2430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In IRDA mode, the following bits must be kept cleared:
2431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in IRDA mode (IREN bit).
2436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
2437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
2438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set IREN in CR3 using @ref LL_USART_EnableIrda() function
2445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Irda Mode
2446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Power mode, ...) should be set using
2447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigIrdaMode\n
2449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigIrdaMode\n
2450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigIrdaMode\n
2451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigIrdaMode\n
2452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigIrdaMode\n
2453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigIrdaMode
2454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In IRDA mode, the following bits must be kept cleared:
2460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, STOP and CLKEN bits in the USART_CR2 register,
2461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and HDSEL bits in the USART_CR3 register.
2462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 386


2463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
2464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
2465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in IRDA mode */
2466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
2467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Multi processor Mode
2471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (several USARTs connected in a network, one of the USARTs can be the master,
2472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         its TX output connected to the RX inputs of the other slaves USARTs).
2473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In MultiProcessor mode, the following bits must be kept cleared:
2474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Multi processor Mode
2486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Wake Up Method, Node address, ...) should be set using
2487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigMultiProcessMode\n
2489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigMultiProcessMode\n
2490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigMultiProcessMode\n
2491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigMultiProcessMode\n
2492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigMultiProcessMode
2493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)
2497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Multi Processor mode, the following bits must be kept cleared:
2499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.
2501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
2504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_FLAG_Management FLAG_Management
2511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Parity Error Flag is set or not
2516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          PE            LL_USART_IsActiveFlag_PE
2517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 387


2520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx)
2521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
2523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Framing Error Flag is set or not
2527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
2528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx)
2532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
2534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Noise error detected Flag is set or not
2538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          NE            LL_USART_IsActiveFlag_NE
2539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx)
2543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
2545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART OverRun Error Flag is set or not
2549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
2550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)
2554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
2556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART IDLE line detected Flag is set or not
2560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
2561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
2565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
2567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Read Data Register Not Empty Flag is set or not
2571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
2572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
2576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 388


2577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
2578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmission Complete Flag is set or not
2582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
2583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
2587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
2589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Data Register Empty Flag is set or not
2593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
2594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
2598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
2600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART LIN Break Detection Flag is set or not
2604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          LBDF          LL_USART_IsActiveFlag_LBD
2607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx)
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
2613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS interrupt Flag is set or not
2617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTSIF         LL_USART_IsActiveFlag_nCTS
2620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx)
2624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF)) ? 1UL : 0UL);
2626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS Flag is set or not
2630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTS           LL_USART_IsActiveFlag_CTS
2633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 389


2634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx)
2637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1UL : 0UL);
2639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receiver Time Out Flag is set or not
2643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RTOF          LL_USART_IsActiveFlag_RTO
2644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx)
2648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_RTOF) == (USART_ISR_RTOF)) ? 1UL : 0UL);
2650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART End Of Block Flag is set or not
2654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          EOBF          LL_USART_IsActiveFlag_EOB
2657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx)
2661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_EOBF) == (USART_ISR_EOBF)) ? 1UL : 0UL);
2663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Error Flag is set or not
2667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or 
2668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRE          LL_USART_IsActiveFlag_ABRE
2670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx)
2674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_ABRE) == (USART_ISR_ABRE)) ? 1UL : 0UL);
2676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Flag is set or not
2680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or 
2681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRF          LL_USART_IsActiveFlag_ABR
2683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx)
2687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_ABRF) == (USART_ISR_ABRF)) ? 1UL : 0UL);
2689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 390


2691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Busy Flag is set or not
2693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          BUSY          LL_USART_IsActiveFlag_BUSY
2694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx)
2698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1UL : 0UL);
2700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Character Match Flag is set or not
2704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CMF           LL_USART_IsActiveFlag_CM
2705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx)
2709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF)) ? 1UL : 0UL);
2711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Send Break Flag is set or not
2715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          SBKF          LL_USART_IsActiveFlag_SBK
2716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx)
2720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF)) ? 1UL : 0UL);
2722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Wake Up from mute mode Flag is set or not
2726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RWU           LL_USART_IsActiveFlag_RWU
2727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx)
2731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU)) ? 1UL : 0UL);
2733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Wake Up from stop mode Flag is set or not
2737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          WUF           LL_USART_IsActiveFlag_WKUP
2740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx)
2744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1UL : 0UL);
2746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 391


2748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Enable Acknowledge Flag is set or not
2750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
2751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
2755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
2757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Enable Acknowledge Flag is set or not
2761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
2762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
2766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
2768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Parity Error Flag
2772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          PECF          LL_USART_ClearFlag_PE
2773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
2777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_PECF);
2779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Framing Error Flag
2783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
2784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
2788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_FECF);
2790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Noise Error detected Flag
2794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          NCF           LL_USART_ClearFlag_NE
2795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
2799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_NCF);
2801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear OverRun Error Flag
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 392


2805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
2806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
2810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
2812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear IDLE line detected Flag
2816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
2817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
2821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
2823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Transmission Complete Flag
2827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
2828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
2832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
2834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear LIN Break Detection Flag
2839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          LBDCF         LL_USART_ClearFlag_LBD
2842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
2846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
2848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear CTS Interrupt Flag
2852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CTSCF         LL_USART_ClearFlag_nCTS
2855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)
2859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CTSCF);
2861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 393


2862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Receiver Time Out Flag
2865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          RTOCF         LL_USART_ClearFlag_RTO
2866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx)
2870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_RTOCF);
2872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear End Of Block Flag
2876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          EOBCF         LL_USART_ClearFlag_EOB
2879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx)
2883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_EOBCF);
2885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Character Match Flag
2889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CMCF          LL_USART_ClearFlag_CM
2890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx)
2894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CMCF);
2896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Wake Up from stop mode Flag
2900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          WUCF          LL_USART_ClearFlag_WKUP
2903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx)
2907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_WUCF);
2909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_IT_Management IT_Management
2916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 394


2919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IDLE Interrupt
2921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
2922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
2926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
2928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RX Not Empty Interrupt
2932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
2933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
2937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
2939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Transmission Complete Interrupt
2943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
2944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
2948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
2950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable TX Empty Interrupt
2954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
2955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
2959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
2961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Parity Error Interrupt
2965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
2966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)
2970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_PEIE);
2972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Character Match Interrupt
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 395


2976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_EnableIT_CM
2977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx)
2981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_CMIE);
2983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout Interrupt
2987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_EnableIT_RTO
2988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)
2992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RTOIE);
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable End Of Block Interrupt
2998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_EnableIT_EOB
3001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx)
3005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_EOBIE);
3007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN Break Detection Interrupt
3011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_EnableIT_LBD
3014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)
3018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LBDIE);
3020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Error Interrupt
3024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
3029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 396


3033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
3035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS Interrupt
3039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_EnableIT_CTS
3042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)
3046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_CTSIE);
3048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Wake Up from Stop Mode Interrupt
3052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_EnableIT_WKUP
3055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx)
3059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_WUFIE);
3061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IDLE Interrupt
3066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_DisableIT_IDLE
3067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)
3071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
3073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RX Not Empty Interrupt
3077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
3078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
3082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
3084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Transmission Complete Interrupt
3088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
3089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 397


3090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
3093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
3095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable TX Empty Interrupt
3099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
3100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
3104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
3106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Parity Error Interrupt
3110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_DisableIT_PE
3111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)
3115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE);
3117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Character Match Interrupt
3121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_DisableIT_CM
3122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx)
3126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_CMIE);
3128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout Interrupt
3132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_DisableIT_RTO
3133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx)
3137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RTOIE);
3139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable End Of Block Interrupt
3143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_DisableIT_EOB
3146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 398


3147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx)
3150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_EOBIE);
3152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN Break Detection Interrupt
3156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_DisableIT_LBD
3159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)
3163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE);
3165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Error Interrupt
3169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_DisableIT_ERROR
3174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
3178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
3180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS Interrupt
3184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
3187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
 1591              		.loc 11 3190 22 view .LVU513
 1592              	.LBB1015:
 1593              	.LBB1016:
 1594              	.LBB1017:
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1004:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1007:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 399


1011:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CLZ             (uint8_t)__builtin_clz
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1021:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1022:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1024:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1025:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1037:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1041:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1042:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1046:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1048:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1056:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1057:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1058:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1059:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1060:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 400


1068:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1070:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 1595              		.loc 3 1072 4 is_stmt 0 view .LVU514
 1596 027c 4FF04022 		mov	r2, #1073758208
 1597              	.L31:
 1598              	.LBE1017:
 1599              	.LBE1016:
 1600              	.LBE1015:
3191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 1601              		.loc 11 3192 3 is_stmt 1 view .LVU515
 1602              	.LBB1022:
 1603              		.loc 11 3192 3 view .LVU516
 1604              		.loc 11 3192 3 view .LVU517
 1605              		.loc 11 3192 3 view .LVU518
 1606              	.LVL95:
 1607              	.LBB1019:
 1608              	.LBI1016:
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1609              		.loc 3 1068 31 view .LVU519
 1610              	.LBB1018:
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1611              		.loc 3 1070 5 view .LVU520
 1612              		.loc 3 1072 4 view .LVU521
 1613 0280 02F58163 		add	r3, r2, #1032
 1614              		.syntax unified
 1615              	@ 1072 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1616 0284 53E8003F 		ldrex r3, [r3]
 1617              	@ 0 "" 2
 1618              	.LVL96:
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1619              		.loc 3 1073 4 view .LVU522
 1620              		.loc 3 1073 4 is_stmt 0 view .LVU523
 1621              		.thumb
 1622              		.syntax unified
 1623              	.LBE1018:
 1624              	.LBE1019:
 1625              		.loc 11 3192 3 view .LVU524
 1626 0288 23F48063 		bic	r3, r3, #1024
 1627              	.LVL97:
 1628              		.loc 11 3192 3 is_stmt 1 view .LVU525
 1629              	.LBB1020:
 1630              	.LBI1020:
1074:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1078:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1079:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 401


1085:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1099:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1100:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1104:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1106:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1108:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1109:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1110:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1112:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1114:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1119:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 1631              		.loc 3 1119 31 view .LVU526
 1632              	.LBB1021:
1120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 1633              		.loc 3 1121 4 view .LVU527
1122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1123:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 1634              		.loc 3 1123 4 view .LVU528
 1635 028c 02F58161 		add	r1, r2, #1032
 1636              		.syntax unified
 1637              	@ 1123 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1638 0290 41E80034 		strex r4, r3, [r1]
 1639              	@ 0 "" 2
 1640              	.LVL98:
1124:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1641              		.loc 3 1124 4 view .LVU529
 1642              		.loc 3 1124 4 is_stmt 0 view .LVU530
 1643              		.thumb
 1644              		.syntax unified
 1645              	.LBE1021:
 1646              	.LBE1020:
 1647              		.loc 11 3192 3 view .LVU531
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 402


 1648 0294 002C     		cmp	r4, #0
 1649 0296 F3D1     		bne	.L31
 1650              	.LBE1022:
 1651              		.loc 11 3192 3 is_stmt 1 view .LVU532
 1652              	.LVL99:
 1653              		.loc 11 3192 3 is_stmt 0 view .LVU533
 1654              	.LBE1014:
1023:Src/main.c    ****   LL_USART_Enable(USART2);
 1655              		.loc 5 1023 3 is_stmt 1 view .LVU534
 1656              	.LBB1023:
 1657              	.LBI1023:
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1658              		.loc 11 2255 22 view .LVU535
 1659              	.LBB1024:
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 1660              		.loc 11 2261 3 view .LVU536
 1661 0298 234B     		ldr	r3, .L35+28
 1662              	.LBE1024:
 1663              	.LBE1023:
 1664              	.LBE984:
 1665              	.LBE983:
 1666              	.LBB1033:
 1667              	.LBB1034:
 1668              	.LBB1035:
 1669              	.LBB1036:
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1670              		.loc 8 540 3 is_stmt 0 view .LVU537
 1671 029a 1C4D     		ldr	r5, .L35
 1672              	.LBE1036:
 1673              	.LBE1035:
 1674              	.LBE1034:
 1675              	.LBE1033:
 1676              	.LBB1087:
 1677              	.LBB1031:
 1678              	.LBB1027:
 1679              	.LBB1025:
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 1680              		.loc 11 2261 3 view .LVU538
 1681 029c 5A68     		ldr	r2, [r3, #4]
 1682              	.LBE1025:
 1683              	.LBE1027:
 1684              	.LBE1031:
 1685              	.LBE1087:
 1686              	.LBB1088:
 1687              	.LBB1085:
 1688              	.LBB1038:
 1689              	.LBB1039:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1690              		.loc 10 591 3 view .LVU539
 1691 029e 214E     		ldr	r6, .L35+24
 1692              	.LBE1039:
 1693              	.LBE1038:
 549:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 1694              		.loc 5 549 3 view .LVU540
 1695 02a0 224F     		ldr	r7, .L35+32
 1696              	.LBE1085:
 1697              	.LBE1088:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 403


 1698              	.LBB1089:
 1699              	.LBB1090:
 1700              	.LBB1091:
 1701              	.LBB1092:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1702              		.loc 4 1820 46 view .LVU541
 1703 02a2 DFF87890 		ldr	r9, .L35+16
 1704              	.LBE1092:
 1705              	.LBE1091:
 1706              	.LBE1090:
 1707              	.LBE1089:
 1708              	.LBB1111:
 1709              	.LBB1112:
 396:Src/main.c    ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 1710              		.loc 5 396 3 view .LVU542
 1711 02a6 DFF88880 		ldr	r8, .L35+36
 1712              	.LBE1112:
 1713              	.LBE1111:
 1714              	.LBB1164:
 1715              	.LBB1032:
 1716              	.LBB1028:
 1717              	.LBB1026:
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 1718              		.loc 11 2261 3 view .LVU543
 1719 02aa 22F49042 		bic	r2, r2, #18432
 1720 02ae 5A60     		str	r2, [r3, #4]
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1721              		.loc 11 2262 3 is_stmt 1 view .LVU544
 1722 02b0 9A68     		ldr	r2, [r3, #8]
 1723 02b2 22F02A02 		bic	r2, r2, #42
 1724 02b6 9A60     		str	r2, [r3, #8]
 1725              	.LVL100:
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1726              		.loc 11 2262 3 is_stmt 0 view .LVU545
 1727              	.LBE1026:
 1728              	.LBE1028:
1024:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 2 */
 1729              		.loc 5 1024 3 is_stmt 1 view .LVU546
 1730              	.LBB1029:
 1731              	.LBI1029:
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1732              		.loc 11 532 22 view .LVU547
 1733              	.LBB1030:
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1734              		.loc 11 534 3 view .LVU548
 1735 02b8 1A68     		ldr	r2, [r3]
 1736 02ba 42F00102 		orr	r2, r2, #1
 1737 02be 1A60     		str	r2, [r3]
 1738              	.LVL101:
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1739              		.loc 11 534 3 is_stmt 0 view .LVU549
 1740              	.LBE1030:
 1741              	.LBE1029:
 1742              	.LBE1032:
 1743              	.LBE1164:
 103:Src/main.c    ****   MX_DAC2_Init();
 1744              		.loc 5 103 3 is_stmt 1 view .LVU550
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 404


 1745              	.LBB1165:
 1746              	.LBI1033:
 480:Src/main.c    **** {
 1747              		.loc 5 480 13 view .LVU551
 1748              	.LBB1086:
 487:Src/main.c    **** 
 1749              		.loc 5 487 3 view .LVU552
 487:Src/main.c    **** 
 1750              		.loc 5 487 22 is_stmt 0 view .LVU553
 1751 02c0 CDE92644 		strd	r4, r4, [sp, #152]
 1752 02c4 CDE92844 		strd	r4, r4, [sp, #160]
 489:Src/main.c    **** 
 1753              		.loc 5 489 3 is_stmt 1 view .LVU554
 489:Src/main.c    **** 
 1754              		.loc 5 489 23 is_stmt 0 view .LVU555
 1755 02c8 CDE93044 		strd	r4, r4, [sp, #192]
 1756 02cc CDE93244 		strd	r4, r4, [sp, #200]
 492:Src/main.c    **** 
 1757              		.loc 5 492 3 is_stmt 1 view .LVU556
 1758              	.LVL102:
 1759              	.LBB1042:
 1760              	.LBI1035:
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 1761              		.loc 8 537 22 view .LVU557
 1762              	.LBB1037:
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 1763              		.loc 8 539 3 view .LVU558
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1764              		.loc 8 540 3 view .LVU559
 1765 02d0 EB69     		ldr	r3, [r5, #28]
 1766 02d2 43F00053 		orr	r3, r3, #536870912
 1767 02d6 EB61     		str	r3, [r5, #28]
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1768              		.loc 8 542 3 view .LVU560
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1769              		.loc 8 542 12 is_stmt 0 view .LVU561
 1770 02d8 EB69     		ldr	r3, [r5, #28]
 1771 02da 03F00053 		and	r3, r3, #536870912
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1772              		.loc 8 542 10 view .LVU562
 1773 02de 1293     		str	r3, [sp, #72]
 1774              		.loc 8 543 3 is_stmt 1 view .LVU563
 1775 02e0 129B     		ldr	r3, [sp, #72]
 1776              	.LVL103:
 1777              		.loc 8 543 3 is_stmt 0 view .LVU564
 1778              	.LBE1037:
 1779              	.LBE1042:
 494:Src/main.c    ****   /**DAC1 GPIO Configuration
 1780              		.loc 5 494 3 is_stmt 1 view .LVU565
 1781              	.LBB1043:
 1782              	.LBI1043:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 1783              		.loc 8 287 22 view .LVU566
 1784              	.LBB1044:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 1785              		.loc 8 289 3 view .LVU567
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 405


 1786              		.loc 8 290 3 view .LVU568
 1787 02e2 6B69     		ldr	r3, [r5, #20]
 1788 02e4 43F40033 		orr	r3, r3, #131072
 1789 02e8 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1790              		.loc 8 292 3 view .LVU569
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1791              		.loc 8 292 12 is_stmt 0 view .LVU570
 1792 02ea 6B69     		ldr	r3, [r5, #20]
 1793 02ec 03F40033 		and	r3, r3, #131072
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1794              		.loc 8 292 10 view .LVU571
 1795 02f0 1393     		str	r3, [sp, #76]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 1796              		.loc 8 293 3 is_stmt 1 view .LVU572
 1797 02f2 139B     		ldr	r3, [sp, #76]
 1798              	.LVL104:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 1799              		.loc 8 293 3 is_stmt 0 view .LVU573
 1800              	.LBE1044:
 1801              	.LBE1043:
 499:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 1802              		.loc 5 499 3 is_stmt 1 view .LVU574
 500:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1803              		.loc 5 500 24 is_stmt 0 view .LVU575
 1804 02f4 0323     		movs	r3, #3
 1805 02f6 2F93     		str	r3, [sp, #188]
 502:Src/main.c    **** 
 1806              		.loc 5 502 3 view .LVU576
 1807 02f8 2EA9     		add	r1, sp, #184
 499:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 1808              		.loc 5 499 23 view .LVU577
 1809 02fa 3023     		movs	r3, #48
 502:Src/main.c    **** 
 1810              		.loc 5 502 3 view .LVU578
 1811 02fc 4FF09040 		mov	r0, #1207959552
 499:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 1812              		.loc 5 499 23 view .LVU579
 1813 0300 2E93     		str	r3, [sp, #184]
 500:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1814              		.loc 5 500 3 is_stmt 1 view .LVU580
 501:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1815              		.loc 5 501 3 view .LVU581
 502:Src/main.c    **** 
 1816              		.loc 5 502 3 view .LVU582
 1817 0302 FFF7FEFF 		bl	LL_GPIO_Init
 1818              	.LVL105:
 507:Src/main.c    **** 
 1819              		.loc 5 507 3 view .LVU583
 1820              	.LBB1045:
 1821              	.LBI1038:
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1822              		.loc 10 589 22 view .LVU584
 1823              	.LBB1040:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1824              		.loc 10 591 3 view .LVU585
 1825 0306 336B     		ldr	r3, [r6, #48]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 406


 1826              	.LBE1040:
 1827              	.LBE1045:
 1828              	.LBB1046:
 1829              	.LBB1047:
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 1830              		.loc 6 607 3 is_stmt 0 view .LVU586
 1831 0308 024A     		ldr	r2, .L35+8
 1832 030a 13E0     		b	.L36
 1833              	.L37:
 1834              		.align	2
 1835              	.L35:
 1836 030c 00100240 		.word	1073876992
 1837 0310 00080048 		.word	1207961600
 1838 0314 00000140 		.word	1073807360
 1839 0318 00040048 		.word	1207960576
 1840 031c 00E100E0 		.word	-536813312
 1841 0320 00ED00E0 		.word	-536810240
 1842 0324 00000240 		.word	1073872896
 1843 0328 00440040 		.word	1073759232
 1844 032c 00740040 		.word	1073771520
 1845 0330 00010050 		.word	1342177536
 1846              	.L36:
 1847              	.LBE1047:
 1848              	.LBE1046:
 549:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 1849              		.loc 5 549 3 view .LVU587
 1850 0334 BE49     		ldr	r1, .L38
 1851              	.LBB1049:
 1852              	.LBB1041:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1853              		.loc 10 591 3 view .LVU588
 1854 0336 23F48043 		bic	r3, r3, #16384
 1855 033a 23F01003 		bic	r3, r3, #16
 1856 033e 43F01003 		orr	r3, r3, #16
 1857 0342 3363     		str	r3, [r6, #48]
 1858              	.LVL106:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1859              		.loc 10 591 3 view .LVU589
 1860              	.LBE1041:
 1861              	.LBE1049:
 509:Src/main.c    **** 
 1862              		.loc 5 509 3 is_stmt 1 view .LVU590
 1863              	.LBB1050:
 1864              	.LBI1050:
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1865              		.loc 10 869 22 view .LVU591
 1866              	.LBB1051:
 1867              		.loc 10 871 3 view .LVU592
 1868 0344 336B     		ldr	r3, [r6, #48]
 1869 0346 43F44053 		orr	r3, r3, #12288
 1870 034a 3363     		str	r3, [r6, #48]
 1871              	.LVL107:
 1872              		.loc 10 871 3 is_stmt 0 view .LVU593
 1873              	.LBE1051:
 1874              	.LBE1050:
 511:Src/main.c    **** 
 1875              		.loc 5 511 3 is_stmt 1 view .LVU594
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 407


 1876              	.LBB1052:
 1877              	.LBI1052:
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1878              		.loc 10 638 22 view .LVU595
 1879              	.LBB1053:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 1880              		.loc 10 640 3 view .LVU596
 1881 034c 336B     		ldr	r3, [r6, #48]
 1882 034e 43F02003 		orr	r3, r3, #32
 1883 0352 3363     		str	r3, [r6, #48]
 1884              	.LVL108:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 1885              		.loc 10 640 3 is_stmt 0 view .LVU597
 1886              	.LBE1053:
 1887              	.LBE1052:
 513:Src/main.c    **** 
 1888              		.loc 5 513 3 is_stmt 1 view .LVU598
 1889              	.LBB1054:
 1890              	.LBI1054:
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1891              		.loc 10 683 22 view .LVU599
 1892              	.LBB1055:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 1893              		.loc 10 685 3 view .LVU600
 1894 0354 336B     		ldr	r3, [r6, #48]
 1895 0356 23F04003 		bic	r3, r3, #64
 1896 035a 3363     		str	r3, [r6, #48]
 1897              	.LVL109:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 1898              		.loc 10 685 3 is_stmt 0 view .LVU601
 1899              	.LBE1055:
 1900              	.LBE1054:
 515:Src/main.c    **** 
 1901              		.loc 5 515 3 is_stmt 1 view .LVU602
 1902              	.LBB1056:
 1903              	.LBI1056:
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1904              		.loc 10 728 22 view .LVU603
 1905              	.LBB1057:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 1906              		.loc 10 730 3 view .LVU604
 1907 035c 336B     		ldr	r3, [r6, #48]
 1908 035e 43F08003 		orr	r3, r3, #128
 1909 0362 3363     		str	r3, [r6, #48]
 1910              	.LVL110:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 1911              		.loc 10 730 3 is_stmt 0 view .LVU605
 1912              	.LBE1057:
 1913              	.LBE1056:
 517:Src/main.c    **** 
 1914              		.loc 5 517 3 is_stmt 1 view .LVU606
 1915              	.LBB1058:
 1916              	.LBI1058:
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1917              		.loc 10 774 22 view .LVU607
 1918              	.LBB1059:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 408


 1919              		.loc 10 776 3 view .LVU608
 1920 0364 336B     		ldr	r3, [r6, #48]
 1921 0366 23F44073 		bic	r3, r3, #768
 1922 036a 43F48073 		orr	r3, r3, #256
 1923 036e 3363     		str	r3, [r6, #48]
 1924              	.LVL111:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 1925              		.loc 10 776 3 is_stmt 0 view .LVU609
 1926              	.LBE1059:
 1927              	.LBE1058:
 519:Src/main.c    **** 
 1928              		.loc 5 519 3 is_stmt 1 view .LVU610
 1929              	.LBB1060:
 1930              	.LBI1060:
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1931              		.loc 10 821 22 view .LVU611
 1932              	.LBB1061:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 1933              		.loc 10 823 3 view .LVU612
 1934 0370 336B     		ldr	r3, [r6, #48]
 1935 0372 23F44063 		bic	r3, r3, #3072
 1936 0376 43F48063 		orr	r3, r3, #1024
 1937 037a 3363     		str	r3, [r6, #48]
 1938              	.LVL112:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 1939              		.loc 10 823 3 is_stmt 0 view .LVU613
 1940              	.LBE1061:
 1941              	.LBE1060:
 521:Src/main.c    **** 
 1942              		.loc 5 521 3 is_stmt 1 view .LVU614
 1943              	.LBB1062:
 1944              	.LBI1046:
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 1945              		.loc 6 605 22 view .LVU615
 1946              	.LBB1048:
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 1947              		.loc 6 607 3 view .LVU616
 1948 037c 1368     		ldr	r3, [r2]
 1949 037e 43F40053 		orr	r3, r3, #8192
 1950 0382 1360     		str	r3, [r2]
 1951              	.LVL113:
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 1952              		.loc 6 607 3 is_stmt 0 view .LVU617
 1953              	.LBE1048:
 1954              	.LBE1062:
 524:Src/main.c    **** 
 1955              		.loc 5 524 3 is_stmt 1 view .LVU618
 1956              	.LBB1063:
 1957              	.LBI1063:
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1958              		.loc 10 589 22 view .LVU619
 1959              	.LBB1064:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1960              		.loc 10 591 3 view .LVU620
 1961 0384 736C     		ldr	r3, [r6, #68]
 1962 0386 23F48043 		bic	r3, r3, #16384
 1963 038a 23F01003 		bic	r3, r3, #16
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 409


 1964 038e 43F01003 		orr	r3, r3, #16
 1965 0392 7364     		str	r3, [r6, #68]
 1966              	.LVL114:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1967              		.loc 10 591 3 is_stmt 0 view .LVU621
 1968              	.LBE1064:
 1969              	.LBE1063:
 526:Src/main.c    **** 
 1970              		.loc 5 526 3 is_stmt 1 view .LVU622
 1971              	.LBB1065:
 1972              	.LBI1065:
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1973              		.loc 10 869 22 view .LVU623
 1974              	.LBB1066:
 1975              		.loc 10 871 3 view .LVU624
 1976 0394 736C     		ldr	r3, [r6, #68]
 1977 0396 43F44053 		orr	r3, r3, #12288
 1978 039a 7364     		str	r3, [r6, #68]
 1979              	.LVL115:
 1980              		.loc 10 871 3 is_stmt 0 view .LVU625
 1981              	.LBE1066:
 1982              	.LBE1065:
 528:Src/main.c    **** 
 1983              		.loc 5 528 3 is_stmt 1 view .LVU626
 1984              	.LBB1067:
 1985              	.LBI1067:
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1986              		.loc 10 638 22 view .LVU627
 1987              	.LBB1068:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 1988              		.loc 10 640 3 view .LVU628
 1989 039c 736C     		ldr	r3, [r6, #68]
 1990 039e 43F02003 		orr	r3, r3, #32
 1991 03a2 7364     		str	r3, [r6, #68]
 1992              	.LVL116:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 1993              		.loc 10 640 3 is_stmt 0 view .LVU629
 1994              	.LBE1068:
 1995              	.LBE1067:
 530:Src/main.c    **** 
 1996              		.loc 5 530 3 is_stmt 1 view .LVU630
 1997              	.LBB1069:
 1998              	.LBI1069:
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 1999              		.loc 10 683 22 view .LVU631
 2000              	.LBB1070:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 2001              		.loc 10 685 3 view .LVU632
 2002 03a4 736C     		ldr	r3, [r6, #68]
 2003 03a6 23F04003 		bic	r3, r3, #64
 2004 03aa 7364     		str	r3, [r6, #68]
 2005              	.LVL117:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 2006              		.loc 10 685 3 is_stmt 0 view .LVU633
 2007              	.LBE1070:
 2008              	.LBE1069:
 532:Src/main.c    **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 410


 2009              		.loc 5 532 3 is_stmt 1 view .LVU634
 2010              	.LBB1071:
 2011              	.LBI1071:
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 2012              		.loc 10 728 22 view .LVU635
 2013              	.LBB1072:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 2014              		.loc 10 730 3 view .LVU636
 2015 03ac 736C     		ldr	r3, [r6, #68]
 2016 03ae 43F08003 		orr	r3, r3, #128
 2017 03b2 7364     		str	r3, [r6, #68]
 2018              	.LVL118:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 2019              		.loc 10 730 3 is_stmt 0 view .LVU637
 2020              	.LBE1072:
 2021              	.LBE1071:
 534:Src/main.c    **** 
 2022              		.loc 5 534 3 is_stmt 1 view .LVU638
 2023              	.LBB1073:
 2024              	.LBI1073:
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 2025              		.loc 10 774 22 view .LVU639
 2026              	.LBB1074:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 2027              		.loc 10 776 3 view .LVU640
 2028 03b4 736C     		ldr	r3, [r6, #68]
 2029 03b6 23F44073 		bic	r3, r3, #768
 2030 03ba 43F48073 		orr	r3, r3, #256
 2031 03be 7364     		str	r3, [r6, #68]
 2032              	.LVL119:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 2033              		.loc 10 776 3 is_stmt 0 view .LVU641
 2034              	.LBE1074:
 2035              	.LBE1073:
 536:Src/main.c    **** 
 2036              		.loc 5 536 3 is_stmt 1 view .LVU642
 2037              	.LBB1075:
 2038              	.LBI1075:
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 2039              		.loc 10 821 22 view .LVU643
 2040              	.LBB1076:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 2041              		.loc 10 823 3 view .LVU644
 2042 03c0 736C     		ldr	r3, [r6, #68]
 2043 03c2 23F44063 		bic	r3, r3, #3072
 2044 03c6 43F48063 		orr	r3, r3, #1024
 2045 03ca 7364     		str	r3, [r6, #68]
 2046              	.LVL120:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 2047              		.loc 10 823 3 is_stmt 0 view .LVU645
 2048              	.LBE1076:
 2049              	.LBE1075:
 538:Src/main.c    **** 
 2050              		.loc 5 538 3 is_stmt 1 view .LVU646
 2051              	.LBB1077:
 2052              	.LBI1077:
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 411


 2053              		.loc 6 605 22 view .LVU647
 2054              	.LBB1078:
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 2055              		.loc 6 607 3 view .LVU648
 2056 03cc 1368     		ldr	r3, [r2]
 2057 03ce 43F48043 		orr	r3, r3, #16384
 2058 03d2 1360     		str	r3, [r2]
 2059              	.LVL121:
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 2060              		.loc 6 607 3 is_stmt 0 view .LVU649
 2061              	.LBE1078:
 2062              	.LBE1077:
 546:Src/main.c    ****   DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 2063              		.loc 5 546 3 is_stmt 1 view .LVU650
 549:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 2064              		.loc 5 549 3 is_stmt 0 view .LVU651
 2065 03d4 3846     		mov	r0, r7
 2066 03d6 26AA     		add	r2, sp, #152
 547:Src/main.c    ****   DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_BUFFER_ENABLE;
 2067              		.loc 5 547 37 view .LVU652
 2068 03d8 CDE92644 		strd	r4, r4, [sp, #152]
 548:Src/main.c    ****   LL_DAC_Init(DAC1, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 2069              		.loc 5 548 3 is_stmt 1 view .LVU653
 548:Src/main.c    ****   LL_DAC_Init(DAC1, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 2070              		.loc 5 548 31 is_stmt 0 view .LVU654
 2071 03dc 2994     		str	r4, [sp, #164]
 549:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);
 2072              		.loc 5 549 3 is_stmt 1 view .LVU655
 2073 03de FFF7FEFF 		bl	LL_DAC_Init
 2074              	.LVL122:
 550:Src/main.c    **** 
 2075              		.loc 5 550 3 view .LVU656
 2076              	.LBB1079:
 2077              	.LBI1079:
 2078              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @file    stm32f3xx_ll_dac.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief   Header file of DAC LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   ******************************************************************************
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #ifndef __STM32F3xx_LL_DAC_H
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __STM32F3xx_LL_DAC_H
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 412


  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #ifdef __cplusplus
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** extern "C" {
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #include "stm32f3xx.h"
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @addtogroup STM32F3xx_LL_Driver
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined (DAC1) || defined (DAC2)
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL DAC
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_Private_Constants DAC Private Constants
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Internal masks for DAC channels definition */
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* To select into literal LL_DAC_CHANNEL_x the relevant bits for:             */
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* - channel bits position into register CR                                   */
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* - channel bits position into register SWTRIG                               */
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* - channel register offset of data holding register DHRx                    */
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* - channel register offset of data output register DORx                     */
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_CR_CH1_BITOFFSET           0U    /* Position of channel bits into registers CR, MCR, CC
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_CR_CH2_BITOFFSET           16U   /* Position of channel bits into registers CR, MCR, CC
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_CR_CHX_BITOFFSET_MASK      (DAC_CR_CH1_BITOFFSET | DAC_CR_CH2_BITOFFSET)
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_SWTR_CH1                   (DAC_SWTRIGR_SWTRIG1) /* Channel bit into register SWTRIGR o
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_SWTR_CH2                   (DAC_SWTRIGR_SWTRIG2) /* Channel bit into register SWTRIGR o
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_SWTR_CHX_MASK              (DAC_SWTR_CH1 | DAC_SWTR_CH2)
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #else
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_SWTR_CHX_MASK              (DAC_SWTR_CH1)
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* DAC_CHANNEL2_SUPPORT */
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR12R1_REGOFFSET      0x00000000U             /* Register DHR12Rx channel 1 taken 
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR12L1_REGOFFSET      0x00100000U             /* Register offset of DHR12Lx channe
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR8R1_REGOFFSET       0x02000000U             /* Register offset of DHR8Rx  channe
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR12R2_REGOFFSET      0x00030000U             /* Register offset of DHR12Rx channe
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR12L2_REGOFFSET      0x00400000U             /* Register offset of DHR12Lx channe
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR8R2_REGOFFSET       0x05000000U             /* Register offset of DHR8Rx  channe
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* DAC_CHANNEL2_SUPPORT */
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR12RX_REGOFFSET_MASK 0x000F0000U
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR12LX_REGOFFSET_MASK 0x00F00000U
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHR8RX_REGOFFSET_MASK  0x0F000000U
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DHRX_REGOFFSET_MASK    (DAC_REG_DHR12RX_REGOFFSET_MASK | DAC_REG_DHR12LX_REGOFFSET_
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 413


  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DOR1_REGOFFSET         0x00000000U             /* Register DORx channel 1 taken as 
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DOR2_REGOFFSET         0x10000000U             /* Register offset of DORx channel 1
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DORX_REGOFFSET_MASK    (DAC_REG_DOR1_REGOFFSET | DAC_REG_DOR2_REGOFFSET)
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #else
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_REG_DORX_REGOFFSET_MASK    (DAC_REG_DOR1_REGOFFSET)
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* DAC_CHANNEL2_SUPPORT */
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* DAC registers bits positions */
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS                16U  /* Value equivalent to POSITION_VAL(
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS                20U  /* Value equivalent to POSITION_VAL(
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS                  8U  /* Value equivalent to POSITION_VAL(
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* DAC_CHANNEL2_SUPPORT */
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Miscellaneous data */
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define DAC_DIGITAL_SCALE_12BITS                        4095U  /* Full-scale digital value with a r
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Private macros ------------------------------------------------------------*/
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_Private_Macros DAC Private Macros
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Driver macro reserved for internal use: isolate bits with the
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         selected mask and shift them to the register LSB
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (shift mask on register position bit 0).
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __BITS__ Bits in register 32 bits
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __MASK__ Mask in register 32 bits
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Bits in register 32 bits
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** */
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __DAC_MASK_SHIFT(__BITS__, __MASK__)                                   \
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   (((__BITS__) & (__MASK__)) >> POSITION_VAL((__MASK__)))
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         a register from a register basis from which an offset
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         is applied.
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __REG__ Register basis from which the offset is applied.
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Pointer to register address
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** */
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****  ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2U))))
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Exported types ------------------------------------------------------------*/
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(USE_FULL_LL_DRIVER)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 414


 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_ES_INIT DAC Exported Init structure
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Structure definition of some features of DAC instance.
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** typedef struct
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   uint32_t TriggerSource;               /*!< Set the conversion trigger source for the selected DAC
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              This parameter can be a value of @ref DAC_LL_EC_TRIGGE
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              This feature can be modified afterwards using unitary 
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   uint32_t WaveAutoGeneration;          /*!< Set the waveform automatic generation mode for the sel
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              This parameter can be a value of @ref DAC_LL_EC_WAVE_A
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              This feature can be modified afterwards using unitary 
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   uint32_t WaveAutoGenerationConfig;    /*!< Set the waveform automatic generation mode for the sel
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              If waveform automatic generation mode is set to noise,
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              If waveform automatic generation mode is set to triang
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              @note If waveform automatic generation mode is disable
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              This feature can be modified afterwards using unitary 
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   uint32_t OutputBuffer;                /*!< Set the output buffer for the selected DAC channel.
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              This parameter can be a value of @ref DAC_LL_EC_OUTPUT
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                              This feature can be modified afterwards using unitary 
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** } LL_DAC_InitTypeDef;
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* USE_FULL_LL_DRIVER */
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Exported constants --------------------------------------------------------*/
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_Exported_Constants DAC Exported Constants
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_GET_FLAG DAC flags
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief    Flags defines which can be used with LL_DAC_ReadReg function
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* DAC channel 1 flags */
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_FLAG_DMAUDR1                (DAC_SR_DMAUDR1)   /*!< DAC channel 1 flag DMA underrun 
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* DAC channel 2 flags */
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_FLAG_DMAUDR2                (DAC_SR_DMAUDR2)   /*!< DAC channel 2 flag DMA underrun 
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* DAC_CHANNEL2_SUPPORT */
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 415


 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_IT DAC interruptions
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief    IT defines which can be used with LL_DAC_ReadReg and  LL_DAC_WriteReg functions
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_IT_DMAUDRIE1                (DAC_CR_DMAUDRIE1) /*!< DAC channel 1 interruption DMA u
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_IT_DMAUDRIE2                (DAC_CR_DMAUDRIE2) /*!< DAC channel 2 interruption DMA u
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* DAC_CHANNEL2_SUPPORT */
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_CHANNEL DAC channels
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_CHANNEL_1                   (DAC_REG_DOR1_REGOFFSET | DAC_REG_DHR12R1_REGOFFSET | DA
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_CHANNEL_2                   (DAC_REG_DOR2_REGOFFSET | DAC_REG_DHR12R2_REGOFFSET | DA
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif /* DAC_CHANNEL2_SUPPORT */
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_TRIGGER_SOURCE DAC trigger source
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_SOFTWARE               (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< 
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM6_TRGO          0x00000000U                                        /*!< 
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_0) /*!< 
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_1                 ) /*!< 
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM15_TRGO         (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< 
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) /*!< 
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM4_TRGO          (DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) /*!< 
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM8_TRGO          (LL_DAC_TRIG_EXT_TIM3_TRGO)                        /*!< 
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) /*!< 
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #elif defined(STM32F303x8) || defined(STM32F328xx)
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM6_TRGO          0x00000000U                                        /*!< 
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_0) /*!< 
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_1                 ) /*!< 
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM15_TRGO         (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< 
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) /*!< 
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) /*!< 
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #elif defined(STM32F302xE) || defined(STM32F302xC) || defined(STM32F302x8)
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM6_TRGO          0x00000000U                                        /*!< 
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_0) /*!< 
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM15_TRGO         (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< 
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) /*!< 
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM4_TRGO          (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0                 ) /*!< 
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) /*!< 
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #elif defined(STM32F301x8) || defined(STM32F318xx)
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM6_TRGO          0x00000000U                                        /*!< 
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) /*!< 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 416


 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM15_TRGO         (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< 
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) /*!< 
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #elif defined(STM32F373xC) || defined(STM32F378xx)
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM6_TRGO          0x00000000U                                        /*!< 
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_0) /*!< 
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_1                 ) /*!< 
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM5_TRGO          (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< 
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) /*!< 
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM4_TRGO          (DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) /*!< 
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM18_TRGO         (LL_DAC_TRIG_EXT_TIM5_TRGO)                        /*!< 
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) /*!< 
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #elif defined(STM32F334x8)
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM6_TRGO          0x00000000U                                        /*!< 
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_0) /*!< 
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_1                 ) /*!< 
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) /*!< 
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_TIM15_TRGO         (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< 
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIGGER_HRTIM1_DACTRG1      (LL_DAC_TRIG_EXT_TIM15_TRGO)                       /*!< 
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIGGER_HRTIM1_DACTRG2      (DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) /*!< 
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIGGER_HRTIM1_DACTRG3      (LL_DAC_TRIGGER_HRTIM1_DACTRG2)                    /*!< 
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) /*!< 
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_WAVE_AUTO_GENERATION_MODE DAC waveform automatic generation mode
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_WAVE_AUTO_GENERATION_NONE     0x00000000U             /*!< DAC channel wave auto gen
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_WAVE_AUTO_GENERATION_NOISE    (DAC_CR_WAVE1_0)        /*!< DAC channel wave auto gen
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE (DAC_CR_WAVE1_1)        /*!< DAC channel wave auto gen
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_WAVE_NOISE_LFSR_UNMASK_BITS DAC wave generation - Noise LFSR unmask bits
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BIT0      0x00000000U                                             
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0   (                                                   DAC_
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0   (                                  DAC_CR_MAMP1_1       
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0   (                                  DAC_CR_MAMP1_1 | DAC_
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0   (                 DAC_CR_MAMP1_2                        
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0   (                 DAC_CR_MAMP1_2                  | DAC_
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1       
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0   (DAC_CR_MAMP1_3                                         
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0   (DAC_CR_MAMP1_3                                   | DAC_
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1       
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 417


 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_WAVE_TRIANGLE_AMPLITUDE DAC wave generation - Triangle amplitude
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_1        0x00000000U                                             
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_3        (                                                   DAC_
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_7        (                                  DAC_CR_MAMP1_1       
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_15       (                                  DAC_CR_MAMP1_1 | DAC_
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_31       (                 DAC_CR_MAMP1_2                        
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_63       (                 DAC_CR_MAMP1_2                  | DAC_
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_127      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1       
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_255      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_511      (DAC_CR_MAMP1_3                                         
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_1023     (DAC_CR_MAMP1_3                                   | DAC_
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_2047     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1       
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_TRIANGLE_AMPLITUDE_4095     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_OUTPUT_BUFFER DAC channel output buffer
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_OUTPUT_BUFFER_ENABLE        0x00000000U             /*!< The selected DAC channel ou
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_OUTPUT_BUFFER_DISABLE       (DAC_CR_BOFF1)          /*!< The selected DAC channel ou
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CR_OUTEN1) || defined(DAC_CR_OUTEN2)
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_OUTPUT_SWITCH_DISABLE       (LL_DAC_OUTPUT_BUFFER_ENABLE)  /*!< Feature specific to 
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_OUTPUT_SWITCH_ENABLE        (LL_DAC_OUTPUT_BUFFER_DISABLE) /*!< Feature specific to 
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_RESOLUTION  DAC channel output resolution
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_RESOLUTION_12B              0x00000000U             /*!< DAC channel resolution 12 b
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_RESOLUTION_8B               0x00000002U             /*!< DAC channel resolution 8 bi
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_REGISTERS  DAC registers compliant with specific purpose
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* List of DAC registers intended to be used (most commonly) with             */
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* DMA transfer.                                                              */
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Refer to function @ref LL_DAC_DMA_GetRegAddr().                            */
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED  DAC_REG_DHR12RX_REGOFFSET_MASK /*!< DAC channel d
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED   DAC_REG_DHR12LX_REGOFFSET_MASK /*!< DAC channel d
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED   DAC_REG_DHR8RX_REGOFFSET_MASK  /*!< DAC channel d
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 418


 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EC_HW_DELAYS  Definitions of DAC hardware constraints delays
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   Only DAC IP HW delays are defined in DAC LL driver driver,
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         not timeout values.
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         For details on delays values, refer to descriptions in source code
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         above each literal definition.
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Delay for DAC channel voltage settling time from DAC channel startup       */
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* (transition from disable to enable).                                       */
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Note: DAC channel startup time depends on board application environment:   */
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*       impedance connected to DAC channel output.                           */
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*       The delay below is specified under conditions:                       */
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - voltage maximum transition (lowest to highest value)              */
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - until voltage reaches final value +-1LSB                          */
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - DAC channel output buffer enabled                                 */
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - load impedance of 5kOhm (min), 50pF (max)                         */
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Literal set to maximum value (refer to device datasheet,                   */
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* parameter "tWAKEUP").                                                      */
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Unit: us                                                                   */
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US             15U  /*!< Delay for DAC channel voltag
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Delay for DAC channel voltage settling time.                               */
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Note: DAC channel startup time depends on board application environment:   */
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*       impedance connected to DAC channel output.                           */
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*       The delay below is specified under conditions:                       */
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - voltage maximum transition (lowest to highest value)              */
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - until voltage reaches final value +-1LSB                          */
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - DAC channel output buffer enabled                                 */
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /*        - load impedance of 5kOhm min, 50pF max                             */
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Literal set to maximum value (refer to device datasheet,                   */
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* parameter "tSETTLING").                                                    */
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Unit: us                                                                   */
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_DELAY_VOLTAGE_SETTLING_US                    12U  /*!< Delay for DAC channel voltage
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Exported macro ------------------------------------------------------------*/
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_Exported_Macros DAC Exported Macros
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EM_WRITE_READ Common write and read registers macros
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Write a value in DAC register
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __INSTANCE__ DAC Instance
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __REG__ Register to be written
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __VALUE__ Value to be written in the register
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 419


 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Read a value in DAC register
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __INSTANCE__ DAC Instance
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __REG__ Register to be read
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Register value
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EM_HELPER_MACRO DAC helper macro
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Helper macro to get DAC channel number in decimal format
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         from literals LL_DAC_CHANNEL_x.
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         Example:
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *            __LL_DAC_CHANNEL_TO_DECIMAL_NB(LL_DAC_CHANNEL_1)
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *            will return decimal number "1".
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   The input can be a value from functions where a channel
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         number is returned.
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval 1...2 (value "2" depending on DAC channel 2 availability)
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                            \
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   ((__CHANNEL__) & DAC_SWTR_CHX_MASK)
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Helper macro to get DAC channel in literal format LL_DAC_CHANNEL_x
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         from number in decimal format.
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         Example:
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           __LL_DAC_DECIMAL_NB_TO_CHANNEL(1)
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           will return a data equivalent to "LL_DAC_CHANNEL_1".
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note  If the input parameter does not correspond to a DAC channel,
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *        this macro returns value '0'.
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __DECIMAL_NB__ 1...2 (value "2" depending on DAC channel 2 availability)
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Returned value can be one of the following values:
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #if defined(DAC_CHANNEL2_SUPPORT)
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   (((__DECIMAL_NB__) == 1U)                                                     \
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 420


 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****     ? (                                                                        \
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****        LL_DAC_CHANNEL_1                                                        \
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       )                                                                        \
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       :                                                                        \
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       (((__DECIMAL_NB__) == 2U)                                                 \
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****         ? (                                                                    \
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****            LL_DAC_CHANNEL_2                                                    \
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           )                                                                    \
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           :                                                                    \
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           (                                                                    \
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****            0                                                                   \
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           )                                                                    \
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       )                                                                        \
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   )
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #else
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   (((__DECIMAL_NB__) == 1U)                                                     \
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****     ? (                                                                        \
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****        LL_DAC_CHANNEL_1                                                        \
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       )                                                                        \
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       :                                                                        \
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       (                                                                        \
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****        0                                                                       \
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****       )                                                                        \
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   )
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #endif  /* DAC_CHANNEL2_SUPPORT */
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Helper macro to define the DAC conversion data full-scale digital
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         value corresponding to the selected DAC resolution.
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   DAC conversion data full-scale corresponds to voltage range
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         determined by analog voltage references Vref+ and Vref-
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (refer to reference manual).
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __DAC_RESOLUTION__ This parameter can be one of the following values:
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_RESOLUTION_12B
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_RESOLUTION_8B
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)                             \
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   ((0x00000FFFU) >> ((__DAC_RESOLUTION__) << 1U))
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Helper macro to calculate the DAC conversion data (unit: digital
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         value) corresponding to a voltage (unit: mVolt).
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   This helper macro is intended to provide input data in voltage
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         rather than digital value,
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         to be used with LL DAC functions such as
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @ref LL_DAC_ConvertData12RightAligned().
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   Analog reference voltage (Vref+) must be either known from
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         user board environment or can be calculated using ADC measurement
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __DAC_VOLTAGE__ Voltage to be generated by DAC channel
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *                         (unit: mVolt).
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  __DAC_RESOLUTION__ This parameter can be one of the following values:
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_RESOLUTION_12B
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_RESOLUTION_8B
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 421


 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval DAC conversion data (unit: digital value)
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** #define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__,\
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                       __DAC_VOLTAGE__,\
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                                       __DAC_RESOLUTION__)                      \
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   ((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)              \
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****    / (__VREFANALOG_VOLTAGE__)                                                  \
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   )
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /* Exported functions --------------------------------------------------------*/
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_Exported_Functions DAC Exported Functions
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EF_Configuration Configuration of DAC channels
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Set the conversion trigger source for the selected DAC channel.
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   For conversion trigger source to be effective, DAC trigger
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         must be enabled using function @ref LL_DAC_EnableTrigger().
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   To set conversion trigger source, DAC channel must be disabled.
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         Otherwise, the setting is discarded.
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   Availability of parameters of trigger sources from timer
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         depends on timers availability on the selected device.
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       TSEL1          LL_DAC_SetTriggerSource\n
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       TSEL2          LL_DAC_SetTriggerSource
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  TriggerSource This parameter can be one of the following values:
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_SOFTWARE
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM3_TRGO        (1)
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM4_TRGO        (1)
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM5_TRGO        (1)
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO        (1)
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM8_TRGO        (1)
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM15_TRGO       (1)
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM18_TRGO       (1)
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_HRTIM1_DACTRG1   (1)
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_HRTIM1_DACTRG2   (1)(2)
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_HRTIM1_DACTRG3   (1)   (3)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 422


 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On STM32F3, parameter not available on all devices
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (2) On STM32F3, parameter not available on all DAC instances: DAC1 (for DAC instances D
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (3) On STM32F3, parameter not available on all DAC instances: DAC2 (for DAC instances D
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_SetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Trig
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   MODIFY_REG(DACx->CR,
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              TriggerSource << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Get the conversion trigger source for the selected DAC channel.
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   For conversion trigger source to be effective, DAC trigger
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         must be enabled using function @ref LL_DAC_EnableTrigger().
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   Availability of parameters of trigger sources from timer
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         depends on timers availability on the selected device.
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       TSEL1          LL_DAC_GetTriggerSource\n
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       TSEL2          LL_DAC_GetTriggerSource
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Returned value can be one of the following values:
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_SOFTWARE
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM3_TRGO        (1)
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM4_TRGO        (1)
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM5_TRGO        (1)
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO        (1)
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM8_TRGO        (1)
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM15_TRGO       (1)
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_TIM18_TRGO       (1)
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_HRTIM1_DACTRG1   (1)
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_HRTIM1_DACTRG2   (1)(2)
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_HRTIM1_DACTRG3   (1)   (3)
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On STM32F3, parameter not available on all devices
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (2) On STM32F3, parameter not available on all DAC instances: DAC1 (for DAC instances D
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (3) On STM32F3, parameter not available on all DAC instances: DAC2 (for DAC instances D
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                     >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                    );
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 423


 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Set the waveform automatic generation mode
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         for the selected DAC channel.
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       WAVE1          LL_DAC_SetWaveAutoGeneration\n
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       WAVE2          LL_DAC_SetWaveAutoGeneration
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  WaveAutoGeneration This parameter can be one of the following values:
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_SetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   MODIFY_REG(DACx->CR,
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              WaveAutoGeneration << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Get the waveform automatic generation mode
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         for the selected DAC channel.
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       WAVE1          LL_DAC_GetWaveAutoGeneration\n
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       WAVE2          LL_DAC_GetWaveAutoGeneration
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Returned value can be one of the following values:
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                     >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                    );
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Set the noise waveform generation for the selected DAC channel:
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         Noise mode and parameters LFSR (linear feedback shift register).
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   For wave generation to be effective, DAC channel
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         wave generation mode must be enabled using
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         function @ref LL_DAC_SetWaveAutoGeneration().
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   This setting can be set when the selected DAC channel is disabled
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (otherwise, the setting operation is ignored).
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       MAMP1          LL_DAC_SetWaveNoiseLFSR\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 424


 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       MAMP2          LL_DAC_SetWaveNoiseLFSR
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  NoiseLFSRMask This parameter can be one of the following values:
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_SetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Nois
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   MODIFY_REG(DACx->CR,
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              NoiseLFSRMask << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Set the noise waveform generation for the selected DAC channel:
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         Noise mode and parameters LFSR (linear feedback shift register).
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       MAMP1          LL_DAC_GetWaveNoiseLFSR\n
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       MAMP2          LL_DAC_GetWaveNoiseLFSR
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Returned value can be one of the following values:
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 425


 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                     >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                    );
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Set the triangle waveform generation for the selected DAC channel:
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         triangle mode and amplitude.
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   For wave generation to be effective, DAC channel
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         wave generation mode must be enabled using
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         function @ref LL_DAC_SetWaveAutoGeneration().
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   This setting can be set when the selected DAC channel is disabled
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (otherwise, the setting operation is ignored).
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       MAMP1          LL_DAC_SetWaveTriangleAmplitude\n
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       MAMP2          LL_DAC_SetWaveTriangleAmplitude
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  TriangleAmplitude This parameter can be one of the following values:
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_SetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint3
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   MODIFY_REG(DACx->CR,
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              TriangleAmplitude << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Set the triangle waveform generation for the selected DAC channel:
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         triangle mode and amplitude.
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       MAMP1          LL_DAC_GetWaveTriangleAmplitude\n
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       MAMP2          LL_DAC_GetWaveTriangleAmplitude
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 426


 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Returned value can be one of the following values:
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                     >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                    );
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Set the output buffer for the selected DAC channel.
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       BOFF1          LL_DAC_SetOutputBuffer\n
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       BOFF2          LL_DAC_SetOutputBuffer
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  OutputBuffer This parameter can be one of the following values:
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_SWITCH_DISABLE (1)
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_SWITCH_ENABLE  (1)
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) Feature specific to STM32F303x6/8 and STM32F328:
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             On DAC1 channel 2, output buffer is replaced by a switch
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             to connect DAC channel output to pin PA5.
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             On DAC2 channel 1, output buffer is replaced by a switch
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             to connect DAC channel output to pin PA6.
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_SetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Outpu
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   MODIFY_REG(DACx->CR,
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              DAC_CR_BOFF1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****              OutputBuffer << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Get the output buffer state for the selected DAC channel.
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       BOFF1          LL_DAC_GetOutputBuffer\n
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       BOFF2          LL_DAC_GetOutputBuffer
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 427


 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval Returned value can be one of the following values:
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_SWITCH_DISABLE (1)
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_OUTPUT_SWITCH_ENABLE  (1)
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) Feature specific to STM32F303x6/8 and STM32F328:
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             On DAC1 channel 2, output buffer is replaced by a switch
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             to connect DAC channel output to pin PA5.
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             On DAC2 channel 1, output buffer is replaced by a switch
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             to connect DAC channel output to pin PA6.
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_BOFF1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                     >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                    );
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EF_DMA_Management DMA Management
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Enable DAC DMA transfer request of the selected channel.
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   To configure DMA source address (peripheral address),
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         use function @ref LL_DAC_DMA_GetRegAddr().
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       DMAEN1         LL_DAC_EnableDMAReq\n
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       DMAEN2         LL_DAC_EnableDMAReq
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_EnableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   SET_BIT(DACx->CR,
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Disable DAC DMA transfer request of the selected channel.
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   To configure DMA source address (peripheral address),
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 428


 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         use function @ref LL_DAC_DMA_GetRegAddr().
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       DMAEN1         LL_DAC_DisableDMAReq\n
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       DMAEN2         LL_DAC_DisableDMAReq
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_DisableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   CLEAR_BIT(DACx->CR,
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****             DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Get DAC DMA transfer request state of the selected channel.
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (0: DAC DMA transfer request is disabled, 1: DAC DMA transfer request is enabled)
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       DMAEN1         LL_DAC_IsDMAReqEnabled\n
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       DMAEN2         LL_DAC_IsDMAReqEnabled
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval State of bit (1 or 0).
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return (READ_BIT(DACx->CR,
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                    DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           == (DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)));
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Function to help to configure DMA transfer to DAC: retrieve the
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         DAC register address from DAC instance and a list of DAC registers
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         intended to be used (most commonly) with DMA transfer.
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   These DAC registers are data holding registers:
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         when DAC conversion is requested, DAC generates a DMA transfer
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         request to have data available in DAC data holding registers.
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         function "LL_DMA_ConfigAddresses()".
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         Example:
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           LL_DMA_ConfigAddresses(DMA1,
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *                                  LL_DMA_CHANNEL_1,
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *                                  (uint32_t)&< array or variable >,
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *                                  LL_DAC_DMA_GetRegAddr(DAC1, LL_DAC_CHANNEL_1, LL_DAC_DMA_REG_D
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *                                  LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll DHR12R1  DACC1DHR       LL_DAC_DMA_GetRegAddr\n
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         DHR12L1  DACC1DHR       LL_DAC_DMA_GetRegAddr\n
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         DHR8R1   DACC1DHR       LL_DAC_DMA_GetRegAddr\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 429


 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         DHR12R2  DACC2DHR       LL_DAC_DMA_GetRegAddr\n
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         DHR12L2  DACC2DHR       LL_DAC_DMA_GetRegAddr\n
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         DHR8R2   DACC2DHR       LL_DAC_DMA_GetRegAddr
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  Register This parameter can be one of the following values:
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval DAC register address
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Re
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   /* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on     */
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   /* DAC channel selected.                                                    */
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)->DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, Register))
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @}
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /** @defgroup DAC_LL_EF_Operation Operation on DAC channels
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @{
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Enable DAC selected channel.
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       EN1            LL_DAC_Enable\n
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       EN2            LL_DAC_Enable
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   After enable from off state, DAC channel requires a delay
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         for output voltage to reach accuracy +/- 1 LSB.
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         Refer to device datasheet, parameter "tWAKEUP".
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   SET_BIT(DACx->CR,
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Disable DAC selected channel.
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       EN1            LL_DAC_Disable\n
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       EN2            LL_DAC_Disable
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 430


1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_Disable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   CLEAR_BIT(DACx->CR,
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****             DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Get DAC enable state of the selected channel.
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (0: DAC channel is disabled, 1: DAC channel is enabled)
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       EN1            LL_DAC_IsEnabled\n
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       EN2            LL_DAC_IsEnabled
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval State of bit (1 or 0).
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE uint32_t LL_DAC_IsEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   return (READ_BIT(DACx->CR,
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****                    DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)));
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Enable DAC trigger of the selected channel.
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @note   - If DAC trigger is disabled, DAC conversion is performed
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           automatically once the data holding register is updated,
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           using functions "LL_DAC_ConvertData{8; 12}{Right; Left} Aligned()":
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           @ref LL_DAC_ConvertData12RightAligned(), ...
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         - If DAC trigger is enabled, DAC conversion is performed
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           only when a hardware of software trigger event is occurring.
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           Select trigger source using
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *           function @ref LL_DAC_SetTriggerSource().
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       TEN1           LL_DAC_EnableTrigger\n
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       TEN2           LL_DAC_EnableTrigger
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 431


 2079              		.loc 12 1105 22 view .LVU657
 2080              	.LBB1080:
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   SET_BIT(DACx->CR,
 2081              		.loc 12 1107 3 view .LVU658
 2082 03e2 3B68     		ldr	r3, [r7]
 2083              	.LBE1080:
 2084              	.LBE1079:
 555:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_2);
 2085              		.loc 5 555 3 is_stmt 0 view .LVU659
 2086 03e4 9349     		ldr	r1, .L38+4
 2087              	.LBB1082:
 2088              	.LBB1081:
 2089              		.loc 12 1107 3 view .LVU660
 2090 03e6 43F00403 		orr	r3, r3, #4
 2091 03ea 3B60     		str	r3, [r7]
 2092              	.LVL123:
 2093              		.loc 12 1107 3 view .LVU661
 2094              	.LBE1081:
 2095              	.LBE1082:
 554:Src/main.c    ****   LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &DAC_InitStruct);
 2096              		.loc 5 554 3 is_stmt 1 view .LVU662
 555:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_2);
 2097              		.loc 5 555 3 is_stmt 0 view .LVU663
 2098 03ec 26AA     		add	r2, sp, #152
 554:Src/main.c    ****   LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &DAC_InitStruct);
 2099              		.loc 5 554 31 view .LVU664
 2100 03ee 0223     		movs	r3, #2
 555:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_2);
 2101              		.loc 5 555 3 view .LVU665
 2102 03f0 3846     		mov	r0, r7
 554:Src/main.c    ****   LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &DAC_InitStruct);
 2103              		.loc 5 554 31 view .LVU666
 2104 03f2 2993     		str	r3, [sp, #164]
 555:Src/main.c    ****   LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_2);
 2105              		.loc 5 555 3 is_stmt 1 view .LVU667
 2106 03f4 FFF7FEFF 		bl	LL_DAC_Init
 2107              	.LVL124:
 556:Src/main.c    ****   /* USER CODE BEGIN DAC1_Init 2 */
 2108              		.loc 5 556 3 view .LVU668
 2109              	.LBB1083:
 2110              	.LBI1083:
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
 2111              		.loc 12 1105 22 view .LVU669
 2112              	.LBB1084:
 2113              		.loc 12 1107 3 view .LVU670
 2114 03f8 3B68     		ldr	r3, [r7]
 2115 03fa 43F48023 		orr	r3, r3, #262144
 2116 03fe 3B60     		str	r3, [r7]
 2117              	.LVL125:
 2118              		.loc 12 1107 3 is_stmt 0 view .LVU671
 2119              	.LBE1084:
 2120              	.LBE1083:
 2121              	.LBE1086:
 2122              	.LBE1165:
 104:Src/main.c    ****   MX_TIM2_Init();
 2123              		.loc 5 104 3 is_stmt 1 view .LVU672
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 432


 2124              	.LBB1166:
 2125              	.LBI1089:
 568:Src/main.c    **** {
 2126              		.loc 5 568 13 view .LVU673
 2127              	.LBB1110:
 575:Src/main.c    **** 
 2128              		.loc 5 575 3 view .LVU674
 575:Src/main.c    **** 
 2129              		.loc 5 575 22 is_stmt 0 view .LVU675
 2130 0400 CDE92644 		strd	r4, r4, [sp, #152]
 2131 0404 CDE92844 		strd	r4, r4, [sp, #160]
 577:Src/main.c    **** 
 2132              		.loc 5 577 3 is_stmt 1 view .LVU676
 577:Src/main.c    **** 
 2133              		.loc 5 577 23 is_stmt 0 view .LVU677
 2134 0408 CDE93044 		strd	r4, r4, [sp, #192]
 2135 040c CDE93244 		strd	r4, r4, [sp, #200]
 580:Src/main.c    **** 
 2136              		.loc 5 580 3 is_stmt 1 view .LVU678
 2137              	.LVL126:
 2138              	.LBB1094:
 2139              	.LBI1094:
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2140              		.loc 8 537 22 view .LVU679
 2141              	.LBB1095:
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 2142              		.loc 8 539 3 view .LVU680
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2143              		.loc 8 540 3 view .LVU681
 2144 0410 EB69     		ldr	r3, [r5, #28]
 2145              	.LBE1095:
 2146              	.LBE1094:
 2147              	.LBB1097:
 2148              	.LBB1098:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 2149              		.loc 4 1678 26 is_stmt 0 view .LVU682
 2150 0412 894F     		ldr	r7, .L38+8
 2151              	.LBE1098:
 2152              	.LBE1097:
 2153              	.LBB1100:
 2154              	.LBB1096:
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2155              		.loc 8 540 3 view .LVU683
 2156 0414 43F08063 		orr	r3, r3, #67108864
 2157 0418 EB61     		str	r3, [r5, #28]
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2158              		.loc 8 542 3 is_stmt 1 view .LVU684
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2159              		.loc 8 542 12 is_stmt 0 view .LVU685
 2160 041a EB69     		ldr	r3, [r5, #28]
 2161 041c 03F08063 		and	r3, r3, #67108864
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2162              		.loc 8 542 10 view .LVU686
 2163 0420 1093     		str	r3, [sp, #64]
 2164              		.loc 8 543 3 is_stmt 1 view .LVU687
 2165 0422 109B     		ldr	r3, [sp, #64]
 2166              	.LVL127:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 433


 2167              		.loc 8 543 3 is_stmt 0 view .LVU688
 2168              	.LBE1096:
 2169              	.LBE1100:
 582:Src/main.c    ****   /**DAC2 GPIO Configuration
 2170              		.loc 5 582 3 is_stmt 1 view .LVU689
 2171              	.LBB1101:
 2172              	.LBI1101:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2173              		.loc 8 287 22 view .LVU690
 2174              	.LBB1102:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 2175              		.loc 8 289 3 view .LVU691
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2176              		.loc 8 290 3 view .LVU692
 2177 0424 6B69     		ldr	r3, [r5, #20]
 2178 0426 43F40033 		orr	r3, r3, #131072
 2179 042a 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2180              		.loc 8 292 3 view .LVU693
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2181              		.loc 8 292 12 is_stmt 0 view .LVU694
 2182 042c 6B69     		ldr	r3, [r5, #20]
 2183 042e 03F40033 		and	r3, r3, #131072
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2184              		.loc 8 292 10 view .LVU695
 2185 0432 1193     		str	r3, [sp, #68]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2186              		.loc 8 293 3 is_stmt 1 view .LVU696
 2187 0434 119B     		ldr	r3, [sp, #68]
 2188              	.LVL128:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2189              		.loc 8 293 3 is_stmt 0 view .LVU697
 2190              	.LBE1102:
 2191              	.LBE1101:
 586:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2192              		.loc 5 586 3 is_stmt 1 view .LVU698
 587:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2193              		.loc 5 587 24 is_stmt 0 view .LVU699
 2194 0436 0322     		movs	r2, #3
 589:Src/main.c    **** 
 2195              		.loc 5 589 3 view .LVU700
 2196 0438 2EA9     		add	r1, sp, #184
 586:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2197              		.loc 5 586 23 view .LVU701
 2198 043a 4023     		movs	r3, #64
 589:Src/main.c    **** 
 2199              		.loc 5 589 3 view .LVU702
 2200 043c 4FF09040 		mov	r0, #1207959552
 587:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2201              		.loc 5 587 24 view .LVU703
 2202 0440 2F92     		str	r2, [sp, #188]
 586:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2203              		.loc 5 586 23 view .LVU704
 2204 0442 2E93     		str	r3, [sp, #184]
 587:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2205              		.loc 5 587 3 is_stmt 1 view .LVU705
 588:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 434


 2206              		.loc 5 588 3 view .LVU706
 589:Src/main.c    **** 
 2207              		.loc 5 589 3 view .LVU707
 2208 0444 FFF7FEFF 		bl	LL_GPIO_Init
 2209              	.LVL129:
 592:Src/main.c    ****   NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 2210              		.loc 5 592 3 view .LVU708
 2211              	.LBB1103:
 2212              	.LBI1097:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 2213              		.loc 4 1676 26 view .LVU709
 2214              	.LBB1099:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 2215              		.loc 4 1678 3 view .LVU710
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 2216              		.loc 4 1678 26 is_stmt 0 view .LVU711
 2217 0448 F868     		ldr	r0, [r7, #12]
 2218              	.LBE1099:
 2219              	.LBE1103:
 604:Src/main.c    ****   LL_DAC_DisableTrigger(DAC2, LL_DAC_CHANNEL_1);
 2220              		.loc 5 604 3 view .LVU712
 2221 044a 7C4F     		ldr	r7, .L38+12
 2222 044c 7849     		ldr	r1, .L38
 592:Src/main.c    ****   NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 2223              		.loc 5 592 3 view .LVU713
 2224 044e C0F30220 		ubfx	r0, r0, #8, #3
 2225 0452 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 2226              	.LVL130:
 2227              	.LBB1104:
 2228              	.LBI1091:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 2229              		.loc 4 1816 22 is_stmt 1 view .LVU714
 2230              	.LBB1093:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 2231              		.loc 4 1818 3 view .LVU715
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2232              		.loc 4 1820 5 view .LVU716
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2233              		.loc 4 1820 48 is_stmt 0 view .LVU717
 2234 0456 0001     		lsls	r0, r0, #4
 2235              	.LVL131:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2236              		.loc 4 1820 48 view .LVU718
 2237 0458 C3B2     		uxtb	r3, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2238              		.loc 4 1820 46 view .LVU719
 2239 045a 89F83733 		strb	r3, [r9, #823]
 2240              	.LVL132:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2241              		.loc 4 1820 46 view .LVU720
 2242              	.LBE1093:
 2243              	.LBE1104:
 593:Src/main.c    **** 
 2244              		.loc 5 593 3 is_stmt 1 view .LVU721
 2245              	.LBB1105:
 2246              	.LBI1105:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 435


 2247              		.loc 4 1688 22 view .LVU722
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 2248              		.loc 4 1690 3 view .LVU723
 2249              	.LBB1106:
 2250              	.LBI1106:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 2251              		.loc 4 1688 22 view .LVU724
 2252              	.LBB1107:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2253              		.loc 4 1692 5 view .LVU725
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2254              		.loc 4 1692 43 is_stmt 0 view .LVU726
 2255 045e 4FF40003 		mov	r3, #8388608
 2256 0462 C9F80430 		str	r3, [r9, #4]
 2257              	.LVL133:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2258              		.loc 4 1692 43 view .LVU727
 2259              	.LBE1107:
 2260              	.LBE1106:
 2261              	.LBE1105:
 601:Src/main.c    ****   DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 2262              		.loc 5 601 3 is_stmt 1 view .LVU728
 603:Src/main.c    ****   LL_DAC_Init(DAC2, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 2263              		.loc 5 603 31 is_stmt 0 view .LVU729
 2264 0466 0223     		movs	r3, #2
 2265 0468 2993     		str	r3, [sp, #164]
 604:Src/main.c    ****   LL_DAC_DisableTrigger(DAC2, LL_DAC_CHANNEL_1);
 2266              		.loc 5 604 3 view .LVU730
 2267 046a 26AA     		add	r2, sp, #152
 601:Src/main.c    ****   DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 2268              		.loc 5 601 32 view .LVU731
 2269 046c 3823     		movs	r3, #56
 604:Src/main.c    ****   LL_DAC_DisableTrigger(DAC2, LL_DAC_CHANNEL_1);
 2270              		.loc 5 604 3 view .LVU732
 2271 046e 3846     		mov	r0, r7
 601:Src/main.c    ****   DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 2272              		.loc 5 601 32 view .LVU733
 2273 0470 2693     		str	r3, [sp, #152]
 602:Src/main.c    ****   DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_SWITCH_ENABLE;
 2274              		.loc 5 602 3 is_stmt 1 view .LVU734
 603:Src/main.c    ****   LL_DAC_Init(DAC2, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 2275              		.loc 5 603 3 view .LVU735
 604:Src/main.c    ****   LL_DAC_DisableTrigger(DAC2, LL_DAC_CHANNEL_1);
 2276              		.loc 5 604 3 view .LVU736
 602:Src/main.c    ****   DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_SWITCH_ENABLE;
 2277              		.loc 5 602 37 is_stmt 0 view .LVU737
 2278 0472 2794     		str	r4, [sp, #156]
 604:Src/main.c    ****   LL_DAC_DisableTrigger(DAC2, LL_DAC_CHANNEL_1);
 2279              		.loc 5 604 3 view .LVU738
 2280 0474 FFF7FEFF 		bl	LL_DAC_Init
 2281              	.LVL134:
 605:Src/main.c    ****   /* USER CODE BEGIN DAC2_Init 2 */
 2282              		.loc 5 605 3 is_stmt 1 view .LVU739
 2283              	.LBB1108:
 2284              	.LBI1108:
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****           DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 436


1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** 
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** /**
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @brief  Disable DAC trigger of the selected channel.
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @rmtoll CR       TEN1           LL_DAC_DisableTrigger\n
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         CR       TEN2           LL_DAC_DisableTrigger
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DACx DAC instance
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @param  DAC_Channel This parameter can be one of the following values:
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_1
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         @arg @ref LL_DAC_CHANNEL_2 (1)
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *         (1) On this STM32 serie, parameter not available on all devices.
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   *             Refer to device datasheet for channels availability.
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   * @retval None
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   */
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** __STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
 2285              		.loc 12 1124 22 view .LVU740
 2286              	.LBB1109:
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h **** {
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dac.h ****   CLEAR_BIT(DACx->CR,
 2287              		.loc 12 1126 3 view .LVU741
 2288 0478 3B68     		ldr	r3, [r7]
 2289 047a 23F00403 		bic	r3, r3, #4
 2290 047e 3B60     		str	r3, [r7]
 2291              	.LVL135:
 2292              		.loc 12 1126 3 is_stmt 0 view .LVU742
 2293              	.LBE1109:
 2294              	.LBE1108:
 2295              	.LBE1110:
 2296              	.LBE1166:
 105:Src/main.c    ****   MX_COMP6_Init();
 2297              		.loc 5 105 3 is_stmt 1 view .LVU743
 2298              	.LBB1167:
 2299              	.LBI1167:
 695:Src/main.c    **** {
 2300              		.loc 5 695 13 view .LVU744
 2301              	.LBB1168:
 702:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 2302              		.loc 5 702 3 view .LVU745
 703:Src/main.c    **** 
 2303              		.loc 5 703 25 is_stmt 0 view .LVU746
 2304 0480 2023     		movs	r3, #32
 2305 0482 1A46     		mov	r2, r3
 2306 0484 2146     		mov	r1, r4
 2307 0486 2EA8     		add	r0, sp, #184
 702:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 2308              		.loc 5 702 22 view .LVU747
 2309 0488 CDE92044 		strd	r4, r4, [sp, #128]
 2310 048c CDE92244 		strd	r4, r4, [sp, #136]
 2311 0490 2494     		str	r4, [sp, #144]
 703:Src/main.c    **** 
 2312              		.loc 5 703 3 is_stmt 1 view .LVU748
 703:Src/main.c    **** 
 2313              		.loc 5 703 25 is_stmt 0 view .LVU749
 2314 0492 FFF7FEFF 		bl	memset
 2315              	.LVL136:
 705:Src/main.c    **** 
 2316              		.loc 5 705 3 is_stmt 1 view .LVU750
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 437


 705:Src/main.c    **** 
 2317              		.loc 5 705 23 is_stmt 0 view .LVU751
 2318 0496 CDE92644 		strd	r4, r4, [sp, #152]
 2319 049a CDE92844 		strd	r4, r4, [sp, #160]
 2320 049e CDE92A44 		strd	r4, r4, [sp, #168]
 708:Src/main.c    **** 
 2321              		.loc 5 708 3 is_stmt 1 view .LVU752
 2322              	.LVL137:
 2323              	.LBB1169:
 2324              	.LBI1169:
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2325              		.loc 8 537 22 view .LVU753
 2326              	.LBB1170:
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 2327              		.loc 8 539 3 view .LVU754
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2328              		.loc 8 540 3 view .LVU755
 2329 04a2 EA69     		ldr	r2, [r5, #28]
 2330 04a4 42F00102 		orr	r2, r2, #1
 2331 04a8 EA61     		str	r2, [r5, #28]
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2332              		.loc 8 542 3 view .LVU756
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2333              		.loc 8 542 12 is_stmt 0 view .LVU757
 2334 04aa EA69     		ldr	r2, [r5, #28]
 2335 04ac 02F00102 		and	r2, r2, #1
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2336              		.loc 8 542 10 view .LVU758
 2337 04b0 0D92     		str	r2, [sp, #52]
 2338              		.loc 8 543 3 is_stmt 1 view .LVU759
 2339              	.LBE1170:
 2340              	.LBE1169:
 2341              	.LBB1172:
 2342              	.LBB1173:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2343              		.loc 1 1609 3 is_stmt 0 view .LVU760
 2344 04b2 4FF08047 		mov	r7, #1073741824
 2345              	.LBE1173:
 2346              	.LBE1172:
 2347              	.LBB1175:
 2348              	.LBB1171:
 2349              		.loc 8 543 3 view .LVU761
 2350 04b6 0D9A     		ldr	r2, [sp, #52]
 2351              	.LVL138:
 2352              		.loc 8 543 3 view .LVU762
 2353              	.LBE1171:
 2354              	.LBE1175:
 713:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 2355              		.loc 5 713 3 is_stmt 1 view .LVU763
 713:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 2356              		.loc 5 713 28 is_stmt 0 view .LVU764
 2357 04b8 4FF4F062 		mov	r2, #1920
 717:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM2);
 2358              		.loc 5 717 3 view .LVU765
 2359 04bc 20A9     		add	r1, sp, #128
 713:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 2360              		.loc 5 713 28 view .LVU766
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 438


 2361 04be ADF88020 		strh	r2, [sp, #128]	@ movhi
 714:Src/main.c    ****   TIM_InitStruct.Autoreload = 255;
 2362              		.loc 5 714 3 is_stmt 1 view .LVU767
 715:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 2363              		.loc 5 715 3 view .LVU768
 717:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM2);
 2364              		.loc 5 717 3 is_stmt 0 view .LVU769
 2365 04c2 3846     		mov	r0, r7
 715:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 2366              		.loc 5 715 29 view .LVU770
 2367 04c4 FF22     		movs	r2, #255
 2368 04c6 2292     		str	r2, [sp, #136]
 716:Src/main.c    ****   LL_TIM_Init(TIM2, &TIM_InitStruct);
 2369              		.loc 5 716 3 is_stmt 1 view .LVU771
 717:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM2);
 2370              		.loc 5 717 3 view .LVU772
 2371 04c8 FFF7FEFF 		bl	LL_TIM_Init
 2372              	.LVL139:
 718:Src/main.c    ****   LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 2373              		.loc 5 718 3 view .LVU773
 2374              	.LBB1176:
 2375              	.LBI1172:
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 2376              		.loc 1 1607 22 view .LVU774
 2377              	.LBB1174:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2378              		.loc 1 1609 3 view .LVU775
 2379 04cc 3A68     		ldr	r2, [r7]
 2380 04ce 22F08002 		bic	r2, r2, #128
 2381 04d2 3A60     		str	r2, [r7]
 2382              	.LVL140:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2383              		.loc 1 1609 3 is_stmt 0 view .LVU776
 2384              	.LBE1174:
 2385              	.LBE1176:
 719:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 2386              		.loc 5 719 3 is_stmt 1 view .LVU777
 2387              	.LBB1177:
 2388              	.LBI1177:
2390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
2393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
2394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
2395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
2396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
2397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 439


2408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5FE and OC6FE are not available for all F3 devices
2416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
2420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
2424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
2429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
2430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
2431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
2432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
2433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5PE and OC6PE are not available for all F3 devices
2452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
2464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 440


2465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
2466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
2467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
2468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5PE and OC6PE are not available for all F3 devices
2487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
2499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
2500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
2501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
2502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
2503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if   STM32F334x8
2504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5PE and OC6PE are not available for all F3 devices
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 441


2522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
2526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
2530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
2535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
2539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
2540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
2541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
2542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5CE and OC6CE are not available for all F3 devices
2561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
2573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
2576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
2577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
2578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 442


2579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
2581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
2584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
2587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5CE and OC6CE are not available for all F3 devices
2598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
2610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
2615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
2616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
2617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
2618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 443


2636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5CE and OC6CE are not available for all F3 devices
2637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
2641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
2645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
2650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         the Ocx and OCxN signals).
2651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
2653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
2654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
2655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
2657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
2660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
2662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
2666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
2672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
2677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
2679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
2683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
2689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 444


2693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
2694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
2696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
2700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel is supported by a timer instance.
2705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
2706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
2711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
2713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
2717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
2723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
2728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
2730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
2733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 5 (TIMx_CCR5).
2735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 channel is not available for all F3 devices
2747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 445


2750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
2752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
2755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR6_CCR6)
2756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 6 (TIMx_CCR6).
2758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
2760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F344x8
2761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH6 channel is not available for all F3 devices
2770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
2773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR6, CompareValue);
2775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR6_CCR6 */
2778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
2780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
2786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
2790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
2796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
2802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
2806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 446


2807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
2812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
2817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
2818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
2822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
2828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
2834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
2838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
2843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
2845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 channel is not available for all F3 devices
2856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)
2859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5));
2861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 447


2864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR6_CCR6)
2865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
2867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
2869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH6 channel is not available for all F3 devices
2878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)
2881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR6));
2883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR6_CCR6 */
2886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
2887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Select on which reference signal the OC5REF is combined to.
2889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
2890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports the combined 3-phase PWM mode.
2891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  GroupCH5 This parameter can be a combination of the following values:
2906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_NONE
2907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
2908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
2909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
2910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 channel is not available for all F3 devices
2911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
2914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);
2916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
2919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 448


2921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
2924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
2925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure input channel.
2928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
2929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
2930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
2931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
2932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
2933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
2934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
2935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
2936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
2937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
2938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
2939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
2940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
2941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
2942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
2943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
2944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
2945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
2946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
2947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
2948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
2956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
2957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
2958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
2959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
2962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
2966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))       
2967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              << SHIFT_TAB_ICxx[iChannel]);
2968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
2970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the active input.
2974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
2975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
2976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
2977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 449


2978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
2985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
2991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
2995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current active input.
2999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
3000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
3001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
3002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
3003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
3011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
3012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
3013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
3015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
3018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
3023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
3024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
3025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
3026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
3027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
3034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 450


3035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
3041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
3045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
3049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
3050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
3051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
3052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
3053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
3061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
3066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
3069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
3070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the input filter duration.
3074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
3075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
3076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
3077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
3078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
3085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 451


3092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
3104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
3108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the input filter duration.
3112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
3113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
3114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
3115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
3116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
3141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
3144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the input channel polarity.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 452


3149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
3150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
3151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
3152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
3153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
3154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
3155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
3156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
3157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
3164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
3170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
3174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
3178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
3179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
3180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
3181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
3182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
3183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
3184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
3185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
3186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
3198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
3201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
3202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 453


3206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
3209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
3213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
3215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
3219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
3222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
3226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
3228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
3232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * a timer instance provides an XOR input.
3234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
3235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
3239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
3241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
3245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
3250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
3251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
3255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
3261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 454


3263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
3266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
3267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
3271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
3277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
3282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
3283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
3287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
3293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
3298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
3299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
3303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
3309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
3312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
3313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
3316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
3317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 455


3320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
3324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
3330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
3333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
3337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
3343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
3346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
3350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
3352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
3356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
3357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
3358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       function. This timer input must be configured by calling
3359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
3360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
3361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
3362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
3365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
3366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
3368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
3369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
3370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
3371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
 2389              		.loc 1 3373 22 view .LVU778
 2390              	.LBB1178:
3374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 456


3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 2391              		.loc 1 3375 3 view .LVU779
 2392 04d4 BA68     		ldr	r2, [r7, #8]
 2393 04d6 22F4A032 		bic	r2, r2, #81920
 2394 04da 22F00702 		bic	r2, r2, #7
 2395 04de BA60     		str	r2, [r7, #8]
 2396              	.LVL141:
 2397              		.loc 1 3375 3 is_stmt 0 view .LVU780
 2398              	.LBE1178:
 2399              	.LBE1177:
 720:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 2400              		.loc 5 720 3 is_stmt 1 view .LVU781
 2401              	.LBB1179:
 2402              	.LBI1179:
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 2403              		.loc 1 2455 22 view .LVU782
 2404              	.LBB1180:
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 2405              		.loc 1 2457 3 view .LVU783
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 2406              		.loc 1 2458 3 view .LVU784
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2407              		.loc 1 2459 3 view .LVU785
 2408 04e0 BA69     		ldr	r2, [r7, #24]
 2409 04e2 42F00802 		orr	r2, r2, #8
 2410              	.LBE1180:
 2411              	.LBE1179:
 721:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 2412              		.loc 5 721 28 is_stmt 0 view .LVU786
 2413 04e6 6023     		movs	r3, #96
 2414              	.LBB1182:
 2415              	.LBB1181:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2416              		.loc 1 2459 3 view .LVU787
 2417 04e8 BA61     		str	r2, [r7, #24]
 2418              	.LVL142:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2419              		.loc 1 2459 3 view .LVU788
 2420              	.LBE1181:
 2421              	.LBE1182:
 721:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 2422              		.loc 5 721 3 is_stmt 1 view .LVU789
 726:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 2423              		.loc 5 726 3 is_stmt 0 view .LVU790
 2424 04ea 0121     		movs	r1, #1
 2425 04ec 2EAA     		add	r2, sp, #184
 2426 04ee 3846     		mov	r0, r7
 721:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 2427              		.loc 5 721 28 view .LVU791
 2428 04f0 2E93     		str	r3, [sp, #184]
 722:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 2429              		.loc 5 722 3 is_stmt 1 view .LVU792
 723:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 0;
 2430              		.loc 5 723 3 view .LVU793
 724:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 2431              		.loc 5 724 3 view .LVU794
 725:Src/main.c    ****   LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 457


 2432              		.loc 5 725 3 view .LVU795
 726:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 2433              		.loc 5 726 3 view .LVU796
 723:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 0;
 2434              		.loc 5 723 30 is_stmt 0 view .LVU797
 2435 04f2 CDE92F44 		strd	r4, r4, [sp, #188]
 725:Src/main.c    ****   LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 2436              		.loc 5 725 32 view .LVU798
 2437 04f6 CDE93144 		strd	r4, r4, [sp, #196]
 726:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 2438              		.loc 5 726 3 view .LVU799
 2439 04fa FFF7FEFF 		bl	LL_TIM_OC_Init
 2440              	.LVL143:
 727:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 2441              		.loc 5 727 3 is_stmt 1 view .LVU800
 2442 04fe 3846     		mov	r0, r7
 2443 0500 0121     		movs	r1, #1
 2444 0502 FFF7FEFF 		bl	LL_TIM_OC_DisableFast
 2445              	.LVL144:
 728:Src/main.c    ****   LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 2446              		.loc 5 728 3 view .LVU801
 2447              	.LBB1183:
 2448              	.LBI1183:
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 2449              		.loc 1 2455 22 view .LVU802
 2450              	.LBB1184:
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 2451              		.loc 1 2457 3 view .LVU803
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 2452              		.loc 1 2458 3 view .LVU804
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2453              		.loc 1 2459 3 view .LVU805
 2454 0506 BA69     		ldr	r2, [r7, #24]
 2455 0508 42F40062 		orr	r2, r2, #2048
 2456 050c BA61     		str	r2, [r7, #24]
 2457              	.LVL145:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2458              		.loc 1 2459 3 is_stmt 0 view .LVU806
 2459              	.LBE1184:
 2460              	.LBE1183:
 729:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 2461              		.loc 5 729 3 is_stmt 1 view .LVU807
 2462 050e 1021     		movs	r1, #16
 2463 0510 2EAA     		add	r2, sp, #184
 2464 0512 3846     		mov	r0, r7
 2465 0514 FFF7FEFF 		bl	LL_TIM_OC_Init
 2466              	.LVL146:
 730:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 2467              		.loc 5 730 3 view .LVU808
 2468 0518 3846     		mov	r0, r7
 2469 051a 1021     		movs	r1, #16
 2470 051c FFF7FEFF 		bl	LL_TIM_OC_DisableFast
 2471              	.LVL147:
 731:Src/main.c    ****   LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 2472              		.loc 5 731 3 view .LVU809
 2473              	.LBB1185:
 2474              	.LBI1185:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 458


2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 2475              		.loc 1 2455 22 view .LVU810
 2476              	.LBB1186:
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 2477              		.loc 1 2457 3 view .LVU811
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 2478              		.loc 1 2458 3 view .LVU812
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2479              		.loc 1 2459 3 view .LVU813
 2480 0520 FA69     		ldr	r2, [r7, #28]
 2481 0522 42F00802 		orr	r2, r2, #8
 2482 0526 FA61     		str	r2, [r7, #28]
 2483              	.LVL148:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 2484              		.loc 1 2459 3 is_stmt 0 view .LVU814
 2485              	.LBE1186:
 2486              	.LBE1185:
 732:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 2487              		.loc 5 732 3 is_stmt 1 view .LVU815
 2488 0528 4FF48071 		mov	r1, #256
 2489 052c 2EAA     		add	r2, sp, #184
 2490 052e 3846     		mov	r0, r7
 2491 0530 FFF7FEFF 		bl	LL_TIM_OC_Init
 2492              	.LVL149:
 733:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 2493              		.loc 5 733 3 view .LVU816
 2494 0534 3846     		mov	r0, r7
 2495 0536 4FF48071 		mov	r1, #256
 2496 053a FFF7FEFF 		bl	LL_TIM_OC_DisableFast
 2497              	.LVL150:
 734:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM2);
 2498              		.loc 5 734 3 view .LVU817
 2499              	.LBB1187:
 2500              	.LBI1187:
3376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
3380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
3381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
3382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
3383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
3385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
3386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
3387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
3388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
3391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
3393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
3397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 459


3399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
3400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
3401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
3404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
3405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
3406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
3407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
3409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
3410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
3411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
3412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
3413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
3414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
3415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
3416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
3417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
 2501              		.loc 1 3419 22 view .LVU818
 2502              	.LBB1188:
3420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 2503              		.loc 1 3421 3 view .LVU819
 2504 053e 7A68     		ldr	r2, [r7, #4]
 2505 0540 22F07002 		bic	r2, r2, #112
 2506 0544 7A60     		str	r2, [r7, #4]
 2507              	.LVL151:
 2508              		.loc 1 3421 3 is_stmt 0 view .LVU820
 2509              	.LBE1188:
 2510              	.LBE1187:
 735:Src/main.c    ****   /* USER CODE BEGIN TIM2_Init 2 */
 2511              		.loc 5 735 3 is_stmt 1 view .LVU821
 2512              	.LBB1189:
 2513              	.LBI1189:
3422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if   defined(TIM_CR2_MMS2)
3425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
3427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
3428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance can be used for ADC synchronization.
3429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
3430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer Instance
3431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ADCSynchronization This parameter can be one of the following values:
3432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_RESET
3433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_ENABLE
3434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_UPDATE
3435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_CC1F
3436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC1
3437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC2
3438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC3
3439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4
3440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5
3441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 460


3442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
3443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
3444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
3445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
3446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
3447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
3448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5 and OC6 are not available for all F3 devices
3449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
3452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
3454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CR2_MMS2 */
3457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
3459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
3462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
3464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
3465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
3466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
3467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
3468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
3469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
3472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
3474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
3478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
3481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
3483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
3484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
3485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
3486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
3487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
3488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
3489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
3490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
3491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
3494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
3496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 461


3499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
3500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
3503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
3507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
3509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
3513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
3516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
 2514              		.loc 1 3519 22 view .LVU822
 2515              	.LBB1190:
3520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 2516              		.loc 1 3521 3 view .LVU823
 2517 0546 BA68     		ldr	r2, [r7, #8]
 2518 0548 22F08002 		bic	r2, r2, #128
 2519 054c BA60     		str	r2, [r7, #8]
 2520              	.LVL152:
 2521              		.loc 1 3521 3 is_stmt 0 view .LVU824
 2522              	.LBE1190:
 2523              	.LBE1189:
 739:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 2524              		.loc 5 739 3 is_stmt 1 view .LVU825
 2525              	.LBB1191:
 2526              	.LBI1191:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2527              		.loc 8 287 22 view .LVU826
 2528              	.LBB1192:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 2529              		.loc 8 289 3 view .LVU827
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2530              		.loc 8 290 3 view .LVU828
 2531 054e 6A69     		ldr	r2, [r5, #20]
 2532              	.LBE1192:
 2533              	.LBE1191:
 2534              	.LBE1168:
 2535              	.LBE1167:
 2536              	.LBB1202:
 2537              	.LBB1203:
 2538              	.LBB1204:
 2539              	.LBB1205:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 2540              		.loc 4 1678 26 is_stmt 0 view .LVU829
 2541 0550 394F     		ldr	r7, .L38+8
 2542              	.LBE1205:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 462


 2543              	.LBE1204:
 2544              	.LBE1203:
 2545              	.LBE1202:
 2546              	.LBB1232:
 2547              	.LBB1201:
 2548              	.LBB1194:
 2549              	.LBB1193:
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2550              		.loc 8 290 3 view .LVU830
 2551 0552 42F40032 		orr	r2, r2, #131072
 2552 0556 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2553              		.loc 8 292 3 is_stmt 1 view .LVU831
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2554              		.loc 8 292 12 is_stmt 0 view .LVU832
 2555 0558 6A69     		ldr	r2, [r5, #20]
 2556 055a 02F40032 		and	r2, r2, #131072
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2557              		.loc 8 292 10 view .LVU833
 2558 055e 0E92     		str	r2, [sp, #56]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2559              		.loc 8 293 3 is_stmt 1 view .LVU834
 2560 0560 0E9A     		ldr	r2, [sp, #56]
 2561              	.LVL153:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2562              		.loc 8 293 3 is_stmt 0 view .LVU835
 2563              	.LBE1193:
 2564              	.LBE1194:
 740:Src/main.c    ****   /**TIM2 GPIO Configuration
 2565              		.loc 5 740 3 is_stmt 1 view .LVU836
 2566              	.LBB1195:
 2567              	.LBI1195:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2568              		.loc 8 287 22 view .LVU837
 2569              	.LBB1196:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 2570              		.loc 8 289 3 view .LVU838
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2571              		.loc 8 290 3 view .LVU839
 2572 0562 6A69     		ldr	r2, [r5, #20]
 2573 0564 42F48022 		orr	r2, r2, #262144
 2574 0568 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2575              		.loc 8 292 3 view .LVU840
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2576              		.loc 8 292 12 is_stmt 0 view .LVU841
 2577 056a 6A69     		ldr	r2, [r5, #20]
 2578              	.LBE1196:
 2579              	.LBE1195:
 750:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 2580              		.loc 5 750 24 view .LVU842
 2581 056c 2A94     		str	r4, [sp, #168]
 2582              	.LBB1199:
 2583              	.LBB1197:
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2584              		.loc 8 292 12 view .LVU843
 2585 056e 02F48022 		and	r2, r2, #262144
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 463


 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2586              		.loc 8 292 10 view .LVU844
 2587 0572 0F92     		str	r2, [sp, #60]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2588              		.loc 8 293 3 is_stmt 1 view .LVU845
 2589              	.LBE1197:
 2590              	.LBE1199:
 751:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2591              		.loc 5 751 29 is_stmt 0 view .LVU846
 2592 0574 4FF0010A 		mov	r10, #1
 2593              	.LBB1200:
 2594              	.LBB1198:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2595              		.loc 8 293 3 view .LVU847
 2596 0578 0F9A     		ldr	r2, [sp, #60]
 2597              	.LVL154:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2598              		.loc 8 293 3 view .LVU848
 2599              	.LBE1198:
 2600              	.LBE1200:
 746:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 2601              		.loc 5 746 3 is_stmt 1 view .LVU849
 751:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2602              		.loc 5 751 29 is_stmt 0 view .LVU850
 2603 057a CDF8ACA0 		str	r10, [sp, #172]
 747:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2604              		.loc 5 747 24 view .LVU851
 2605 057e 0223     		movs	r3, #2
 752:Src/main.c    **** 
 2606              		.loc 5 752 3 view .LVU852
 2607 0580 26A9     		add	r1, sp, #152
 746:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 2608              		.loc 5 746 23 view .LVU853
 2609 0582 48F20202 		movw	r2, #32770
 752:Src/main.c    **** 
 2610              		.loc 5 752 3 view .LVU854
 2611 0586 4FF09040 		mov	r0, #1207959552
 747:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2612              		.loc 5 747 24 view .LVU855
 2613 058a 2793     		str	r3, [sp, #156]
 746:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 2614              		.loc 5 746 23 view .LVU856
 2615 058c 2692     		str	r2, [sp, #152]
 747:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2616              		.loc 5 747 3 is_stmt 1 view .LVU857
 748:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2617              		.loc 5 748 3 view .LVU858
 749:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2618              		.loc 5 749 3 view .LVU859
 750:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 2619              		.loc 5 750 3 view .LVU860
 751:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2620              		.loc 5 751 3 view .LVU861
 752:Src/main.c    **** 
 2621              		.loc 5 752 3 view .LVU862
 749:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2622              		.loc 5 749 30 is_stmt 0 view .LVU863
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 464


 2623 058e CDE92844 		strd	r4, r4, [sp, #160]
 752:Src/main.c    **** 
 2624              		.loc 5 752 3 view .LVU864
 2625 0592 FFF7FEFF 		bl	LL_GPIO_Init
 2626              	.LVL155:
 754:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 2627              		.loc 5 754 3 is_stmt 1 view .LVU865
 755:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2628              		.loc 5 755 24 is_stmt 0 view .LVU866
 2629 0596 0223     		movs	r3, #2
 760:Src/main.c    **** 
 2630              		.loc 5 760 3 view .LVU867
 2631 0598 26A9     		add	r1, sp, #152
 754:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 2632              		.loc 5 754 23 view .LVU868
 2633 059a 4FF48062 		mov	r2, #1024
 760:Src/main.c    **** 
 2634              		.loc 5 760 3 view .LVU869
 2635 059e 2848     		ldr	r0, .L38+16
 754:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 2636              		.loc 5 754 23 view .LVU870
 2637 05a0 2692     		str	r2, [sp, #152]
 755:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2638              		.loc 5 755 3 is_stmt 1 view .LVU871
 756:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2639              		.loc 5 756 3 view .LVU872
 757:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2640              		.loc 5 757 3 view .LVU873
 758:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 2641              		.loc 5 758 3 view .LVU874
 759:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2642              		.loc 5 759 3 view .LVU875
 760:Src/main.c    **** 
 2643              		.loc 5 760 3 view .LVU876
 756:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2644              		.loc 5 756 25 is_stmt 0 view .LVU877
 2645 05a2 CDE92734 		strd	r3, r4, [sp, #156]
 758:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 2646              		.loc 5 758 24 view .LVU878
 2647 05a6 CDE92944 		strd	r4, r4, [sp, #164]
 759:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2648              		.loc 5 759 29 view .LVU879
 2649 05aa CDF8ACA0 		str	r10, [sp, #172]
 760:Src/main.c    **** 
 2650              		.loc 5 760 3 view .LVU880
 2651 05ae FFF7FEFF 		bl	LL_GPIO_Init
 2652              	.LVL156:
 2653              	.LBE1201:
 2654              	.LBE1232:
 106:Src/main.c    ****   MX_ADC2_Init();
 2655              		.loc 5 106 3 is_stmt 1 view .LVU881
 2656              	.LBB1233:
 2657              	.LBI1202:
 436:Src/main.c    **** {
 2658              		.loc 5 436 13 view .LVU882
 2659              	.LBB1231:
 443:Src/main.c    **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 465


 2660              		.loc 5 443 3 view .LVU883
 443:Src/main.c    **** 
 2661              		.loc 5 443 23 is_stmt 0 view .LVU884
 2662 05b2 CDE92E44 		strd	r4, r4, [sp, #184]
 2663 05b6 CDE93044 		strd	r4, r4, [sp, #192]
 2664 05ba CDE93244 		strd	r4, r4, [sp, #200]
 445:Src/main.c    **** 
 2665              		.loc 5 445 23 view .LVU885
 2666 05be CDE92844 		strd	r4, r4, [sp, #160]
 2667 05c2 CDE92A44 		strd	r4, r4, [sp, #168]
 443:Src/main.c    **** 
 2668              		.loc 5 443 23 view .LVU886
 2669 05c6 3494     		str	r4, [sp, #208]
 445:Src/main.c    **** 
 2670              		.loc 5 445 3 is_stmt 1 view .LVU887
 447:Src/main.c    ****   /**COMP6 GPIO Configuration
 2671              		.loc 5 447 3 view .LVU888
 2672              	.LVL157:
 2673              	.LBB1207:
 2674              	.LBI1207:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2675              		.loc 8 287 22 view .LVU889
 2676              	.LBB1208:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 2677              		.loc 8 289 3 view .LVU890
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2678              		.loc 8 290 3 view .LVU891
 2679 05c8 6A69     		ldr	r2, [r5, #20]
 2680              	.LBE1208:
 2681              	.LBE1207:
 454:Src/main.c    **** 
 2682              		.loc 5 454 3 is_stmt 0 view .LVU892
 2683 05ca 1D48     		ldr	r0, .L38+16
 2684              	.LBB1213:
 2685              	.LBB1209:
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2686              		.loc 8 290 3 view .LVU893
 2687 05cc 42F48022 		orr	r2, r2, #262144
 2688 05d0 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2689              		.loc 8 292 3 is_stmt 1 view .LVU894
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2690              		.loc 8 292 12 is_stmt 0 view .LVU895
 2691 05d2 6A69     		ldr	r2, [r5, #20]
 2692              	.LBE1209:
 2693              	.LBE1213:
 452:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2694              		.loc 5 452 24 view .LVU896
 2695 05d4 0323     		movs	r3, #3
 2696              	.LBB1214:
 2697              	.LBB1210:
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2698              		.loc 8 292 12 view .LVU897
 2699 05d6 02F48022 		and	r2, r2, #262144
 2700              	.LBE1210:
 2701              	.LBE1214:
 452:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 466


 2702              		.loc 5 452 24 view .LVU898
 2703 05da 2793     		str	r3, [sp, #156]
 2704              	.LBB1215:
 2705              	.LBB1211:
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2706              		.loc 8 292 10 view .LVU899
 2707 05dc 0C92     		str	r2, [sp, #48]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2708              		.loc 8 293 3 is_stmt 1 view .LVU900
 2709              	.LBE1211:
 2710              	.LBE1215:
 454:Src/main.c    **** 
 2711              		.loc 5 454 3 is_stmt 0 view .LVU901
 2712 05de 26A9     		add	r1, sp, #152
 451:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2713              		.loc 5 451 23 view .LVU902
 2714 05e0 4FF40063 		mov	r3, #2048
 2715              	.LBB1216:
 2716              	.LBB1212:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2717              		.loc 8 293 3 view .LVU903
 2718 05e4 0C9A     		ldr	r2, [sp, #48]
 2719              	.LVL158:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2720              		.loc 8 293 3 view .LVU904
 2721              	.LBE1212:
 2722              	.LBE1216:
 451:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2723              		.loc 5 451 3 is_stmt 1 view .LVU905
 451:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2724              		.loc 5 451 23 is_stmt 0 view .LVU906
 2725 05e6 2693     		str	r3, [sp, #152]
 452:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2726              		.loc 5 452 3 is_stmt 1 view .LVU907
 453:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2727              		.loc 5 453 3 view .LVU908
 454:Src/main.c    **** 
 2728              		.loc 5 454 3 view .LVU909
 2729 05e8 FFF7FEFF 		bl	LL_GPIO_Init
 2730              	.LVL159:
 457:Src/main.c    ****   NVIC_EnableIRQ(COMP4_6_IRQn);
 2731              		.loc 5 457 3 view .LVU910
 2732              	.LBB1217:
 2733              	.LBI1204:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 2734              		.loc 4 1676 26 view .LVU911
 2735              	.LBB1206:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 2736              		.loc 4 1678 3 view .LVU912
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 2737              		.loc 4 1678 26 is_stmt 0 view .LVU913
 2738 05ec F868     		ldr	r0, [r7, #12]
 2739              	.LBE1206:
 2740              	.LBE1217:
 457:Src/main.c    ****   NVIC_EnableIRQ(COMP4_6_IRQn);
 2741              		.loc 5 457 3 view .LVU914
 2742 05ee C0F30220 		ubfx	r0, r0, #8, #3
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 467


 2743 05f2 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 2744              	.LVL160:
 2745              	.LBB1218:
 2746              	.LBI1218:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 2747              		.loc 4 1816 22 is_stmt 1 view .LVU915
 2748              	.LBB1219:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 2749              		.loc 4 1818 3 view .LVU916
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2750              		.loc 4 1820 5 view .LVU917
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2751              		.loc 4 1820 48 is_stmt 0 view .LVU918
 2752 05f6 0001     		lsls	r0, r0, #4
 2753              	.LVL161:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2754              		.loc 4 1820 48 view .LVU919
 2755 05f8 C2B2     		uxtb	r2, r0
 2756              	.LBE1219:
 2757              	.LBE1218:
 2758              	.LBB1221:
 2759              	.LBB1222:
 2760              	.LBB1223:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2761              		.loc 4 1692 43 view .LVU920
 2762 05fa 0223     		movs	r3, #2
 2763              	.LBE1223:
 2764              	.LBE1222:
 2765              	.LBE1221:
 2766              	.LBB1228:
 2767              	.LBB1220:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2768              		.loc 4 1820 46 view .LVU921
 2769 05fc 89F84123 		strb	r2, [r9, #833]
 2770              	.LVL162:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 2771              		.loc 4 1820 46 view .LVU922
 2772              	.LBE1220:
 2773              	.LBE1228:
 458:Src/main.c    **** 
 2774              		.loc 5 458 3 is_stmt 1 view .LVU923
 2775              	.LBB1229:
 2776              	.LBI1221:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 2777              		.loc 4 1688 22 view .LVU924
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 2778              		.loc 4 1690 3 view .LVU925
 2779              	.LBB1226:
 2780              	.LBI1222:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 2781              		.loc 4 1688 22 view .LVU926
 2782              	.LBB1224:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2783              		.loc 4 1692 5 view .LVU927
 2784              	.LBE1224:
 2785              	.LBE1226:
 2786              	.LBE1229:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 468


 468:Src/main.c    ****   /* USER CODE BEGIN COMP6_Init 2 */
 2787              		.loc 5 468 3 is_stmt 0 view .LVU928
 2788 0600 2EA9     		add	r1, sp, #184
 2789              	.LBB1230:
 2790              	.LBB1227:
 2791              	.LBB1225:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2792              		.loc 4 1692 43 view .LVU929
 2793 0602 C9F80830 		str	r3, [r9, #8]
 2794              	.LVL163:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2795              		.loc 4 1692 43 view .LVU930
 2796              	.LBE1225:
 2797              	.LBE1227:
 2798              	.LBE1230:
 463:Src/main.c    ****   COMP_InitStruct.InputMinus = LL_COMP_INPUT_MINUS_DAC2_CH1;
 2799              		.loc 5 463 3 is_stmt 1 view .LVU931
 464:Src/main.c    ****   COMP_InitStruct.OutputSelection = LL_COMP_OUTPUT_NONE;
 2800              		.loc 5 464 30 is_stmt 0 view .LVU932
 2801 0606 4FF48002 		mov	r2, #4194304
 468:Src/main.c    ****   /* USER CODE BEGIN COMP6_Init 2 */
 2802              		.loc 5 468 3 view .LVU933
 2803 060a 0E48     		ldr	r0, .L38+20
 464:Src/main.c    ****   COMP_InitStruct.OutputSelection = LL_COMP_OUTPUT_NONE;
 2804              		.loc 5 464 30 view .LVU934
 2805 060c 3092     		str	r2, [sp, #192]
 466:Src/main.c    ****   COMP_InitStruct.OutputBlankingSource = LL_COMP_BLANKINGSRC_NONE;
 2806              		.loc 5 466 34 view .LVU935
 2807 060e CDE93244 		strd	r4, r4, [sp, #200]
 463:Src/main.c    ****   COMP_InitStruct.InputMinus = LL_COMP_INPUT_MINUS_DAC2_CH1;
 2808              		.loc 5 463 29 view .LVU936
 2809 0612 2F94     		str	r4, [sp, #188]
 464:Src/main.c    ****   COMP_InitStruct.OutputSelection = LL_COMP_OUTPUT_NONE;
 2810              		.loc 5 464 3 is_stmt 1 view .LVU937
 465:Src/main.c    ****   COMP_InitStruct.OutputPolarity = LL_COMP_OUTPUTPOL_NONINVERTED;
 2811              		.loc 5 465 3 view .LVU938
 466:Src/main.c    ****   COMP_InitStruct.OutputBlankingSource = LL_COMP_BLANKINGSRC_NONE;
 2812              		.loc 5 466 3 view .LVU939
 467:Src/main.c    ****   LL_COMP_Init(COMP6, &COMP_InitStruct);
 2813              		.loc 5 467 3 view .LVU940
 468:Src/main.c    ****   /* USER CODE BEGIN COMP6_Init 2 */
 2814              		.loc 5 468 3 view .LVU941
 467:Src/main.c    ****   LL_COMP_Init(COMP6, &COMP_InitStruct);
 2815              		.loc 5 467 40 is_stmt 0 view .LVU942
 2816 0614 3494     		str	r4, [sp, #208]
 468:Src/main.c    ****   /* USER CODE BEGIN COMP6_Init 2 */
 2817              		.loc 5 468 3 view .LVU943
 2818 0616 FFF7FEFF 		bl	LL_COMP_Init
 2819              	.LVL164:
 2820              	.LBE1231:
 2821              	.LBE1233:
 107:Src/main.c    ****   MX_TIM1_Init();
 2822              		.loc 5 107 3 is_stmt 1 view .LVU944
 2823              	.LBB1234:
 2824              	.LBI1111:
 335:Src/main.c    **** {
 2825              		.loc 5 335 13 view .LVU945
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 469


 2826              	.LBB1162:
 342:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 2827              		.loc 5 342 3 view .LVU946
 342:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 2828              		.loc 5 342 22 is_stmt 0 view .LVU947
 2829 061a CDE92044 		strd	r4, r4, [sp, #128]
 343:Src/main.c    **** 
 2830              		.loc 5 343 26 view .LVU948
 2831 061e CDE92644 		strd	r4, r4, [sp, #152]
 2832 0622 CDE92844 		strd	r4, r4, [sp, #160]
 2833 0626 CDE92A44 		strd	r4, r4, [sp, #168]
 345:Src/main.c    **** 
 2834              		.loc 5 345 23 view .LVU949
 2835 062a CDE93044 		strd	r4, r4, [sp, #192]
 2836 062e 0BE0     		b	.L39
 2837              	.L40:
 2838              		.align	2
 2839              	.L38:
 2840 0630 01001002 		.word	34603009
 2841 0634 12004315 		.word	356712466
 2842 0638 00ED00E0 		.word	-536810240
 2843 063c 00980040 		.word	1073780736
 2844 0640 00040048 		.word	1207960576
 2845 0644 30000140 		.word	1073807408
 2846              	.L39:
 2847 0648 CDE93244 		strd	r4, r4, [sp, #200]
 342:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 2848              		.loc 5 342 22 view .LVU950
 2849 064c 2294     		str	r4, [sp, #136]
 343:Src/main.c    **** 
 2850              		.loc 5 343 3 is_stmt 1 view .LVU951
 345:Src/main.c    **** 
 2851              		.loc 5 345 3 view .LVU952
 348:Src/main.c    **** 
 2852              		.loc 5 348 3 view .LVU953
 2853              	.LVL165:
 2854              	.LBB1113:
 2855              	.LBI1113:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2856              		.loc 8 287 22 view .LVU954
 2857              	.LBB1114:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 2858              		.loc 8 289 3 view .LVU955
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2859              		.loc 8 290 3 view .LVU956
 2860 064e 6A69     		ldr	r2, [r5, #20]
 2861              	.LBE1114:
 2862              	.LBE1113:
 359:Src/main.c    **** 
 2863              		.loc 5 359 3 is_stmt 0 view .LVU957
 2864 0650 C848     		ldr	r0, .L41
 2865              	.LBB1116:
 2866              	.LBB1115:
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2867              		.loc 8 290 3 view .LVU958
 2868 0652 42F08052 		orr	r2, r2, #268435456
 2869 0656 6A61     		str	r2, [r5, #20]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 470


 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2870              		.loc 8 292 3 is_stmt 1 view .LVU959
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2871              		.loc 8 292 12 is_stmt 0 view .LVU960
 2872 0658 6A69     		ldr	r2, [r5, #20]
 2873 065a 02F08052 		and	r2, r2, #268435456
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2874              		.loc 8 292 10 view .LVU961
 2875 065e 0992     		str	r2, [sp, #36]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2876              		.loc 8 293 3 is_stmt 1 view .LVU962
 2877 0660 099A     		ldr	r2, [sp, #36]
 2878              	.LVL166:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2879              		.loc 8 293 3 is_stmt 0 view .LVU963
 2880              	.LBE1115:
 2881              	.LBE1116:
 350:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 2882              		.loc 5 350 3 is_stmt 1 view .LVU964
 2883              	.LBB1117:
 2884              	.LBI1117:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2885              		.loc 8 287 22 view .LVU965
 2886              	.LBB1118:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 2887              		.loc 8 289 3 view .LVU966
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2888              		.loc 8 290 3 view .LVU967
 2889 0662 6A69     		ldr	r2, [r5, #20]
 2890 0664 42F40022 		orr	r2, r2, #524288
 2891 0668 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2892              		.loc 8 292 3 view .LVU968
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2893              		.loc 8 292 12 is_stmt 0 view .LVU969
 2894 066a 6A69     		ldr	r2, [r5, #20]
 2895 066c 02F40022 		and	r2, r2, #524288
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2896              		.loc 8 292 10 view .LVU970
 2897 0670 0A92     		str	r2, [sp, #40]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2898              		.loc 8 293 3 is_stmt 1 view .LVU971
 2899 0672 0A9A     		ldr	r2, [sp, #40]
 2900              	.LVL167:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2901              		.loc 8 293 3 is_stmt 0 view .LVU972
 2902              	.LBE1118:
 2903              	.LBE1117:
 351:Src/main.c    ****   /**ADC2 GPIO Configuration
 2904              		.loc 5 351 3 is_stmt 1 view .LVU973
 2905              	.LBB1119:
 2906              	.LBI1119:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 2907              		.loc 8 287 22 view .LVU974
 2908              	.LBB1120:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 2909              		.loc 8 289 3 view .LVU975
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 471


 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2910              		.loc 8 290 3 view .LVU976
 2911 0674 6A69     		ldr	r2, [r5, #20]
 2912 0676 42F48022 		orr	r2, r2, #262144
 2913 067a 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2914              		.loc 8 292 3 view .LVU977
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2915              		.loc 8 292 12 is_stmt 0 view .LVU978
 2916 067c 6A69     		ldr	r2, [r5, #20]
 2917              	.LBE1120:
 2918              	.LBE1119:
 356:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2919              		.loc 5 356 23 view .LVU979
 2920 067e 2023     		movs	r3, #32
 2921              	.LBB1124:
 2922              	.LBB1121:
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2923              		.loc 8 292 12 view .LVU980
 2924 0680 02F48022 		and	r2, r2, #262144
 2925              	.LBE1121:
 2926              	.LBE1124:
 356:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2927              		.loc 5 356 23 view .LVU981
 2928 0684 2E93     		str	r3, [sp, #184]
 2929              	.LBB1125:
 2930              	.LBB1122:
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 2931              		.loc 8 292 10 view .LVU982
 2932 0686 0B92     		str	r2, [sp, #44]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2933              		.loc 8 293 3 is_stmt 1 view .LVU983
 2934              	.LBE1122:
 2935              	.LBE1125:
 357:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2936              		.loc 5 357 24 is_stmt 0 view .LVU984
 2937 0688 0323     		movs	r3, #3
 359:Src/main.c    **** 
 2938              		.loc 5 359 3 view .LVU985
 2939 068a 2EA9     		add	r1, sp, #184
 2940              	.LBB1126:
 2941              	.LBB1123:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2942              		.loc 8 293 3 view .LVU986
 2943 068c 0B9A     		ldr	r2, [sp, #44]
 2944              	.LVL168:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 2945              		.loc 8 293 3 view .LVU987
 2946              	.LBE1123:
 2947              	.LBE1126:
 356:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2948              		.loc 5 356 3 is_stmt 1 view .LVU988
 357:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2949              		.loc 5 357 3 view .LVU989
 357:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2950              		.loc 5 357 24 is_stmt 0 view .LVU990
 2951 068e 2F93     		str	r3, [sp, #188]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 472


 358:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2952              		.loc 5 358 3 is_stmt 1 view .LVU991
 359:Src/main.c    **** 
 2953              		.loc 5 359 3 view .LVU992
 2954 0690 FFF7FEFF 		bl	LL_GPIO_Init
 2955              	.LVL169:
 361:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2956              		.loc 5 361 3 view .LVU993
 362:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2957              		.loc 5 362 24 is_stmt 0 view .LVU994
 2958 0694 0323     		movs	r3, #3
 364:Src/main.c    **** 
 2959              		.loc 5 364 3 view .LVU995
 2960 0696 2EA9     		add	r1, sp, #184
 361:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2961              		.loc 5 361 23 view .LVU996
 2962 0698 0422     		movs	r2, #4
 364:Src/main.c    **** 
 2963              		.loc 5 364 3 view .LVU997
 2964 069a B748     		ldr	r0, .L41+4
 362:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2965              		.loc 5 362 24 view .LVU998
 2966 069c 2F93     		str	r3, [sp, #188]
 361:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2967              		.loc 5 361 23 view .LVU999
 2968 069e 2E92     		str	r2, [sp, #184]
 362:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2969              		.loc 5 362 3 is_stmt 1 view .LVU1000
 363:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2970              		.loc 5 363 3 view .LVU1001
 364:Src/main.c    **** 
 2971              		.loc 5 364 3 view .LVU1002
 363:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2972              		.loc 5 363 24 is_stmt 0 view .LVU1003
 2973 06a0 3294     		str	r4, [sp, #200]
 364:Src/main.c    **** 
 2974              		.loc 5 364 3 view .LVU1004
 2975 06a2 FFF7FEFF 		bl	LL_GPIO_Init
 2976              	.LVL170:
 369:Src/main.c    **** 
 2977              		.loc 5 369 3 is_stmt 1 view .LVU1005
 2978              	.LBB1127:
 2979              	.LBI1127:
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 2980              		.loc 10 589 22 view .LVU1006
 2981              	.LBB1128:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 2982              		.loc 10 591 3 view .LVU1007
 2983 06a6 F269     		ldr	r2, [r6, #28]
 2984 06a8 22F48042 		bic	r2, r2, #16384
 2985 06ac 22F01002 		bic	r2, r2, #16
 2986 06b0 F261     		str	r2, [r6, #28]
 2987              	.LVL171:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 2988              		.loc 10 591 3 is_stmt 0 view .LVU1008
 2989              	.LBE1128:
 2990              	.LBE1127:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 473


 371:Src/main.c    **** 
 2991              		.loc 5 371 3 is_stmt 1 view .LVU1009
 2992              	.LBB1129:
 2993              	.LBI1129:
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 2994              		.loc 10 869 22 view .LVU1010
 2995              	.LBB1130:
 2996              		.loc 10 871 3 view .LVU1011
 2997 06b2 F269     		ldr	r2, [r6, #28]
 2998 06b4 22F44052 		bic	r2, r2, #12288
 2999 06b8 F261     		str	r2, [r6, #28]
 3000              	.LVL172:
 3001              		.loc 10 871 3 is_stmt 0 view .LVU1012
 3002              	.LBE1130:
 3003              	.LBE1129:
 373:Src/main.c    **** 
 3004              		.loc 5 373 3 is_stmt 1 view .LVU1013
 3005              	.LBB1131:
 3006              	.LBI1131:
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3007              		.loc 10 638 22 view .LVU1014
 3008              	.LBB1132:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 3009              		.loc 10 640 3 view .LVU1015
 3010 06ba F269     		ldr	r2, [r6, #28]
 3011 06bc 22F02002 		bic	r2, r2, #32
 3012 06c0 F261     		str	r2, [r6, #28]
 3013              	.LVL173:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 3014              		.loc 10 640 3 is_stmt 0 view .LVU1016
 3015              	.LBE1132:
 3016              	.LBE1131:
 375:Src/main.c    **** 
 3017              		.loc 5 375 3 is_stmt 1 view .LVU1017
 3018              	.LBB1133:
 3019              	.LBI1133:
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3020              		.loc 10 683 22 view .LVU1018
 3021              	.LBB1134:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 3022              		.loc 10 685 3 view .LVU1019
 3023 06c2 F269     		ldr	r2, [r6, #28]
 3024 06c4 22F04002 		bic	r2, r2, #64
 3025 06c8 F261     		str	r2, [r6, #28]
 3026              	.LVL174:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 3027              		.loc 10 685 3 is_stmt 0 view .LVU1020
 3028              	.LBE1134:
 3029              	.LBE1133:
 377:Src/main.c    **** 
 3030              		.loc 5 377 3 is_stmt 1 view .LVU1021
 3031              	.LBB1135:
 3032              	.LBI1135:
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3033              		.loc 10 728 22 view .LVU1022
 3034              	.LBB1136:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 474


 3035              		.loc 10 730 3 view .LVU1023
 3036 06ca F269     		ldr	r2, [r6, #28]
 3037 06cc 42F08002 		orr	r2, r2, #128
 3038 06d0 F261     		str	r2, [r6, #28]
 3039              	.LVL175:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 3040              		.loc 10 730 3 is_stmt 0 view .LVU1024
 3041              	.LBE1136:
 3042              	.LBE1135:
 379:Src/main.c    **** 
 3043              		.loc 5 379 3 is_stmt 1 view .LVU1025
 3044              	.LBB1137:
 3045              	.LBI1137:
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3046              		.loc 10 774 22 view .LVU1026
 3047              	.LBB1138:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 3048              		.loc 10 776 3 view .LVU1027
 3049 06d2 F269     		ldr	r2, [r6, #28]
 3050 06d4 22F44072 		bic	r2, r2, #768
 3051 06d8 42F48072 		orr	r2, r2, #256
 3052 06dc F261     		str	r2, [r6, #28]
 3053              	.LVL176:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 3054              		.loc 10 776 3 is_stmt 0 view .LVU1028
 3055              	.LBE1138:
 3056              	.LBE1137:
 381:Src/main.c    **** 
 3057              		.loc 5 381 3 is_stmt 1 view .LVU1029
 3058              	.LBB1139:
 3059              	.LBI1139:
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3060              		.loc 10 821 22 view .LVU1030
 3061              	.LBB1140:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 3062              		.loc 10 823 3 view .LVU1031
 3063 06de F269     		ldr	r2, [r6, #28]
 3064 06e0 22F44062 		bic	r2, r2, #3072
 3065 06e4 42F48062 		orr	r2, r2, #1024
 3066 06e8 F261     		str	r2, [r6, #28]
 3067              	.LVL177:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 3068              		.loc 10 823 3 is_stmt 0 view .LVU1032
 3069              	.LBE1140:
 3070              	.LBE1139:
 384:Src/main.c    ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 3071              		.loc 5 384 3 is_stmt 1 view .LVU1033
 3072              	.LBB1141:
 3073              	.LBI1141:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 3074              		.loc 4 1676 26 view .LVU1034
 3075              	.LBB1142:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3076              		.loc 4 1678 3 view .LVU1035
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3077              		.loc 4 1678 26 is_stmt 0 view .LVU1036
 3078 06ea F868     		ldr	r0, [r7, #12]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 475


 3079              	.LBE1142:
 3080              	.LBE1141:
 384:Src/main.c    ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 3081              		.loc 5 384 3 view .LVU1037
 3082 06ec C0F30220 		ubfx	r0, r0, #8, #3
 3083 06f0 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 3084              	.LVL178:
 3085              	.LBB1143:
 3086              	.LBI1143:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 3087              		.loc 4 1816 22 is_stmt 1 view .LVU1038
 3088              	.LBB1144:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 3089              		.loc 4 1818 3 view .LVU1039
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3090              		.loc 4 1820 5 view .LVU1040
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3091              		.loc 4 1820 48 is_stmt 0 view .LVU1041
 3092 06f4 0001     		lsls	r0, r0, #4
 3093              	.LVL179:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3094              		.loc 4 1820 48 view .LVU1042
 3095 06f6 C2B2     		uxtb	r2, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3096              		.loc 4 1820 46 view .LVU1043
 3097 06f8 89F81223 		strb	r2, [r9, #786]
 3098              	.LVL180:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3099              		.loc 4 1820 46 view .LVU1044
 3100              	.LBE1144:
 3101              	.LBE1143:
 385:Src/main.c    **** 
 3102              		.loc 5 385 3 is_stmt 1 view .LVU1045
 3103              	.LBB1145:
 3104              	.LBI1145:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 3105              		.loc 4 1688 22 view .LVU1046
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 3106              		.loc 4 1690 3 view .LVU1047
 3107              	.LBB1146:
 3108              	.LBI1146:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 3109              		.loc 4 1688 22 view .LVU1048
 3110              	.LBB1147:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3111              		.loc 4 1692 5 view .LVU1049
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3112              		.loc 4 1692 43 is_stmt 0 view .LVU1050
 3113 06fc 4FF48022 		mov	r2, #262144
 3114 0700 C9F80020 		str	r2, [r9]
 3115              	.LVL181:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3116              		.loc 4 1692 43 view .LVU1051
 3117              	.LBE1147:
 3118              	.LBE1146:
 3119              	.LBE1145:
 393:Src/main.c    ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 476


 3120              		.loc 5 393 3 is_stmt 1 view .LVU1052
 396:Src/main.c    ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 3121              		.loc 5 396 3 is_stmt 0 view .LVU1053
 3122 0704 20A9     		add	r1, sp, #128
 3123 0706 4046     		mov	r0, r8
 394:Src/main.c    ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 3124              		.loc 5 394 32 view .LVU1054
 3125 0708 CDE92044 		strd	r4, r4, [sp, #128]
 395:Src/main.c    ****   LL_ADC_Init(ADC2, &ADC_InitStruct);
 3126              		.loc 5 395 3 is_stmt 1 view .LVU1055
 395:Src/main.c    ****   LL_ADC_Init(ADC2, &ADC_InitStruct);
 3127              		.loc 5 395 31 is_stmt 0 view .LVU1056
 3128 070c 2294     		str	r4, [sp, #136]
 396:Src/main.c    ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 3129              		.loc 5 396 3 is_stmt 1 view .LVU1057
 3130 070e FFF7FEFF 		bl	LL_ADC_Init
 3131              	.LVL182:
 397:Src/main.c    ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 3132              		.loc 5 397 3 view .LVU1058
 400:Src/main.c    ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 3133              		.loc 5 400 37 is_stmt 0 view .LVU1059
 3134 0712 4FF40052 		mov	r2, #8192
 3135 0716 2992     		str	r2, [sp, #164]
 403:Src/main.c    **** 
 3136              		.loc 5 403 3 view .LVU1060
 3137 0718 26A9     		add	r1, sp, #152
 402:Src/main.c    ****   LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 3138              		.loc 5 402 30 view .LVU1061
 3139 071a 4FF48052 		mov	r2, #4096
 403:Src/main.c    **** 
 3140              		.loc 5 403 3 view .LVU1062
 3141 071e 4046     		mov	r0, r8
 402:Src/main.c    ****   LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 3142              		.loc 5 402 30 view .LVU1063
 3143 0720 2B92     		str	r2, [sp, #172]
 398:Src/main.c    ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 3144              		.loc 5 398 38 view .LVU1064
 3145 0722 CDE92644 		strd	r4, r4, [sp, #152]
 399:Src/main.c    ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 3146              		.loc 5 399 3 is_stmt 1 view .LVU1065
 399:Src/main.c    ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 3147              		.loc 5 399 39 is_stmt 0 view .LVU1066
 3148 0726 2894     		str	r4, [sp, #160]
 400:Src/main.c    ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 3149              		.loc 5 400 3 is_stmt 1 view .LVU1067
 401:Src/main.c    ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 3150              		.loc 5 401 3 view .LVU1068
 402:Src/main.c    ****   LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 3151              		.loc 5 402 3 view .LVU1069
 403:Src/main.c    **** 
 3152              		.loc 5 403 3 view .LVU1070
 401:Src/main.c    ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 3153              		.loc 5 401 34 is_stmt 0 view .LVU1071
 3154 0728 CDF8A8A0 		str	r10, [sp, #168]
 403:Src/main.c    **** 
 3155              		.loc 5 403 3 view .LVU1072
 3156 072c FFF7FEFF 		bl	LL_ADC_REG_Init
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 477


 3157              	.LVL183:
 406:Src/main.c    ****   /* Delay for ADC internal voltage regulator stabilization. */
 3158              		.loc 5 406 3 is_stmt 1 view .LVU1073
 3159              	.LBB1148:
 3160              	.LBI1148:
4836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
4839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Unit: ADC clock cycles.
4840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
4841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
4842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
4843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
4844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
4845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
4846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
4847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
4848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime\n
4849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime\n
4850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime\n
4851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime\n
4852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime\n
4853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime\n
4854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime\n
4855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime\n
4856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime\n
4857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime\n
4858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime\n
4859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime\n
4860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime\n
4861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime\n
4862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime\n
4863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime\n
4864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime\n
4865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime\n
4866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
4867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 478


4888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (5)
4889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1      (1)
4892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2      (2)
4893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3      (3)
4894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4      (4)
4895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
4897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
4898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
4899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
4900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
4901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
4902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5
4904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5
4905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_4CYCLES_5
4906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5
4907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_19CYCLES_5
4908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_61CYCLES_5
4909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_181CYCLES_5
4910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_601CYCLES_5
4911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)
4913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMP
4915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
4916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
4917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                              ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET
4918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                     >> __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK)
4919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                    );
4920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
4924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC channel.
4925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
4926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on ADC group regular or injected.
4927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
4928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
4929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
4930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
4931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
4932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         available in differential mode.
4933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
4934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         not available in differential mode.
4935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
4936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
4937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On STM32F3, channels 16, 17, 18 of ADC1,
4938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         channels 17, 18 of ADC2, ADC3, ADC4 (if available)
4939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         are internally fixed to single-ended inputs configuration.
4940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
4941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
4942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
4943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 479


4945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be ADC disabled.
4946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   One or several values can be selected.
4947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
4948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSamplingTime
4949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
4950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16           (1)
4967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
4968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.
4969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
4970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
4971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
4972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
4973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
4975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
4976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
4977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
4978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
4980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
4981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SING
4982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
4983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
4984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
4985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
4986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC channel.
4987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
4988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
4989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
4990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
4991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
4992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
4993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
4994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         available in differential mode.
4995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
4996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         not available in differential mode.
4997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
4998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
4999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On STM32F3, channels 16, 17, 18 of ADC1,
5000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         channels 17, 18 of ADC2, ADC3, ADC4 (if available)
5001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         are internally fixed to single-ended inputs configuration.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 480


5002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
5003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
5004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSamplingTime
5006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
5007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16           (1)
5025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
5026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.
5027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
5028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel)
5030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
5032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
5036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
5039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
5040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
5044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
5045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
5046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
5047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is enabled.
5048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
5049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
5050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
5051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         instance:
5053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC resolution configured).
5058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 481


5059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             be selected. For example:
5063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             groups regular and injected).
5066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             the 2 LSB are ignored.
5072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
5074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
5076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
5077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
5078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
5079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels\n
5080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
5081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
5082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
5083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
5088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 482


5116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(5)
5150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(5)
5151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (5)
5152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(1)
5153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(1)
5154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (1)
5155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(1)
5156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(1)
5157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (1)
5158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
5159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
5160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
5161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
5162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
5163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
5164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_REG          (0)(3)
5165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_INJ          (0)(3)
5166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_REG_INJ         (3)
5167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(4)
5168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(4)
5169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (4)
5170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
5171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (0) On STM32F3, parameter available only on analog watchdog number: AWD1.\n
5172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On STM32F3, parameter available only on ADC instance: ADC1.\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 483


5173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) On STM32F3, parameter available only on ADC instance: ADC2.\n
5174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) On STM32F3, parameter available only on ADC instance: ADC3.\n
5175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (4) On STM32F3, parameter available only on ADC instances: ADC4.\n
5176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (5) On STM32F3, ADC channel available only on all ADC instances, but
5177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             only one ADC instance is allowed to be connected to VrefInt at the same time.
5178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
5179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
5183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
5184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
5185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, __ADC_MASK_SHIFT(AWDy, ADC_AWD_CRX_REGOFFS
5187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                              + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_M
5188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(*preg,
5190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
5191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              AWDChannelGroup & AWDy);
5192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
5196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           as parameter for another function.
5204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           process the returned value with the helper macro
5206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
5208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           one channel.
5209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         instance:
5211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC resolution configured).
5216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             be selected. For example:
5221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             groups regular and injected).
5224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             the 2 LSB are ignored.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 484


5230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
5232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
5234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
5235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
5236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
5237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels\n
5238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
5239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
5240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
5241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
5244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
5245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
5246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
5247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
5248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
5249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
5250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             by bitfield.
5251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 485


5287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
5314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (0) On STM32F3, parameter available only on analog watchdog number: AWD1.
5315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy)
5317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, __ADC_MASK_SHIFT(AWDy, ADC_AWD_CRX_REGOFFS
5319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                                              + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_M
5320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Variable "AWDy" used to retrieve appropriate bitfield corresponding to   */
5322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* ADC_AWD_CR1_CHANNEL_MASK or ADC_AWD_CR23_CHANNEL_MASK.                   */
5323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t AWD123ChannelGroup = READ_BIT(*preg, (AWDy | ADC_AWD_CR_ALL_CHANNEL_MASK));
5324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set variable of AWD1 monitored channel according to AWD1 features        */
5326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* and ADC channel definition:                                              */
5327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - channel ID with number                                                 */
5328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - channel ID with bitfield                                               */
5329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - AWD1 single or all channels                                            */
5330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - AWD1 enable or disable (also used to discard AWD1 bitfield in case of  */
5331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*   AWD2 or AWD3 selected).                                                */
5332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t AWD1ChannelSingle = ((AWD123ChannelGroup & ADC_CFGR_AWD1SGL) >> ADC_CFGR_AWD1SGL_BITOFFS
5333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t AWD1ChannelGroup = ( (  AWD123ChannelGroup
5335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                           | ((ADC_CHANNEL_0_BITFIELD << ((AWD123ChannelGroup & ADC_
5336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                           | (ADC_CHANNEL_ID_BITFIELD_MASK * (~AWD1ChannelSingle & (
5337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                          )
5338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                         * (((AWD123ChannelGroup & ADC_CFGR_JAWD1EN) >> ADC_CFGR_JAW
5339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                        );
5340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set variable of AWD2 and AWD3 monitored channel according to AWD2-3      */
5342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* features and ADC channel definition:                                     */
5343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - channel ID with number                                                 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 486


5344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - channel ID with bitfield                                               */
5345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - AWD2-3 single or all channels (shift value 32 (0x1 shift 5) used to    */
5346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*   shift AWD1 equivalent single-all channels out of register)             */
5347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* - AWD2-3 enable or disable                                               */
5348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Note: Use modulo 3 to avoid a shift value too long. On AWD2 and AWD3,    */
5349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*       channel can be read back if only 1 channel monitoring              */
5350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*       is activated, therefore the channel monitoring value channel "3"   */
5351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*       is not not supported by this function, there is no risk of         */
5352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*       conflict.                                                          */
5353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t AWD23Enabled = ((((uint32_t)0x00000001U) >> (AWD123ChannelGroup % 3U)) << 6U); /* Value 
5354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   uint32_t AWD23ChannelGroup = (((  AWD123ChannelGroup
5356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                            | ((uint32_t)POSITION_VAL(AWD123ChannelGroup) << ADC_CHA
5357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                            | ((ADC_CFGR_AWD1SGL) >> ((((uint32_t)0x00000001U) >> (A
5358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                            | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN)
5359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                           ) >> AWD23Enabled
5360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                                          ) >> (((AWDy & ADC_CFGR_AWD1SGL) >> ADC_CFGR_AWD1SGL_BITOF
5361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (AWD1ChannelGroup | AWD23ChannelGroup);
5363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
5367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         high and low.
5368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
5369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
5370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         instance:
5375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC resolution configured).
5380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             be selected. For example:
5385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             groups regular and injected).
5388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             the 2 LSB are ignored.
5394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
5396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
5398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
5399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
5400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 487


5401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
5402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
5403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
5404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
5405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
5410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
5411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
5412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
5416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
5417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* "AWDy".                                                                  */
5418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
5419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, __ADC_MASK_SHIFT(AWDy, ADC_AWD_TRX_REGOFFSE
5421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(*preg,
5423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_TR1_HT1 | ADC_TR1_LT1,
5424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
5425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
5429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         high or low.
5430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If values of both thresholds high or low must be set,
5431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
5432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         instance:
5437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             ADC resolution configured).
5442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             be selected. For example:
5447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             groups regular and injected).
5450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *             the 2 LSB are ignored.
5456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 488


5458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         on either groups regular or injected.
5460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
5461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
5462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
5463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
5464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
5465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
5466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
5467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
5473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
5475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
5476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
5478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
5480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
5481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
5482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
5483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, __ADC_MASK_SHIFT(AWDy, ADC_AWD_TRX_REGOFFSE
5485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(*preg,
5487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              AWDThresholdsHighLow,
5488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              AWDThresholdValue << POSITION_VAL(AWDThresholdsHighLow));
5489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
5493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
5494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         concatenated.
5495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If raw data with ADC thresholds high and low is retrieved,
5496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         the data of each threshold high or low can be isolated
5497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         using helper macro:
5498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
5499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
5502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
5503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
5504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
5505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
5506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
5507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
5508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
5509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 489


5515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
5517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
5518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** */
5519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AW
5520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, __ADC_MASK_SHIFT(AWDy, ADC_AWD_TRX_REGOFFSE
5522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
5523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                              (AWDThresholdsHighLow | ADC_TR1_LT1))
5525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                     >> POSITION_VAL(AWDThresholdsHighLow)
5526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****                    );
5527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
5531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multim
5534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
5535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
5538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
5540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
5541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
5542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         either master or slave depending on hardware.
5543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to reference manual.
5544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
5546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
5547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
5548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC instance or by using helper macro
5549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
5550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
5551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
5552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
5553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
5554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
5555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
5556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
5557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
5558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
5559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
5560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
5561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
5562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
5563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
5565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
5567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
5571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 490


5572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
5573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         either master or slave depending on hardware.
5574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to reference manual.
5575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
5576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
5577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
5578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
5580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
5581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
5582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
5583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
5584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
5585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
5586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
5587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
5589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
5591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
5595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or transfer by DMA.
5596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
5597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
5598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         DMA transfer settings.
5599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
5600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
5601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Specifies the DMA requests mode:
5602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
5603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           when number of DMA data transfers (number of
5604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions) is reached.
5605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
5606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
5607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
5608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions).
5609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
5610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
5611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         mode non-circular:
5612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
5613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
5614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
5615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
5616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
5617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
5618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
5619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
5620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         A macro is available to get the conversion data of
5621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
5622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
5623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
5625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
5626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
5627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
5628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_SetMultiDMATransfer
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 491


5629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
5630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
5631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
5632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
5633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
5634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
5635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
5636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
5637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
5638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
5640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, MultiDMATransfer);
5642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
5646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         or transfer by DMA.
5647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
5648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
5649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         DMA transfer settings.
5650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
5651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
5652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Specifies the DMA requests mode:
5653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
5654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           when number of DMA data transfers (number of
5655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions) is reached.
5656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
5657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
5658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
5659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           ADC conversions).
5660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
5661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
5662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         mode non-circular:
5663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
5664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
5665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
5666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
5667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
5668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
5669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
5670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
5671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         A macro is available to get the conversion data of
5672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
5673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
5674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
5675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_GetMultiDMATransfer
5676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
5677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
5678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
5680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
5681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
5682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
5683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
5684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 492


5686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
5688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
5692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
5693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
5694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
5695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
5696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
5697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
5699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
5700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
5701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
5702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
5703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
5704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
5705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
5706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
5707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
5708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
5709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
5710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
5711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
5712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
5713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
5714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
5715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
5716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
5717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
5718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
5719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
5720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
5721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
5722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
5723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
5724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
5726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
5728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
5732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
5733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
5734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
5735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
5737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
5738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
5739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
5740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
5741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
5742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 493


5743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
5744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
5745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
5746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
5747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
5748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         
5749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
5750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
5751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
5752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON)
5754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
5756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
5757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
5758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @}
5761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
5763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @{
5764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** 
5766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** /**
5767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
5768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, after ADC internal voltage regulator enable,
5769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
5770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
5771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
5772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
5773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC state:
5775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   *         ADC must be ADC disabled.
5776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
5777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @param  ADCx ADC instance
5778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   * @retval None
5779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   */
5780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
 3161              		.loc 2 5780 22 view .LVU1074
 3162              	.LBB1149:
5781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
5782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* 1. Set the intermediate state before moving the ADC voltage regulator    */
5783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*    to state enable.                                                      */
5784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 3163              		.loc 2 5784 3 view .LVU1075
 3164 0730 D8F80820 		ldr	r2, [r8, #8]
 3165 0734 22F04052 		bic	r2, r2, #805306368
 3166 0738 C8F80820 		str	r2, [r8, #8]
5785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* 2. Set the final state of ADC voltage regulator enable                   */
5786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*    (ADVREGEN bits set to 0x01).                                          */
5787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
5788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
5789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
5790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 3167              		.loc 2 5790 3 view .LVU1076
 3168 073c D8F80820 		ldr	r2, [r8, #8]
 3169 0740 22F01042 		bic	r2, r2, #-1879048192
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 494


 3170 0744 22F03F02 		bic	r2, r2, #63
 3171 0748 42F08052 		orr	r2, r2, #268435456
 3172 074c C8F80820 		str	r2, [r8, #8]
 3173              	.LVL184:
 3174              		.loc 2 5790 3 is_stmt 0 view .LVU1077
 3175              	.LBE1149:
 3176              	.LBE1148:
 413:Src/main.c    ****   wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10)
 3177              		.loc 5 413 3 is_stmt 1 view .LVU1078
 414:Src/main.c    ****   while(wait_loop_index != 0)
 3178              		.loc 5 414 3 view .LVU1079
 415:Src/main.c    ****   {
 3179              		.loc 5 415 3 view .LVU1080
 415:Src/main.c    ****   {
 3180              		.loc 5 415 25 view .LVU1081
 422:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 3181              		.loc 5 422 3 view .LVU1082
 3182              	.LBB1150:
 3183              	.LBI1150:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 3184              		.loc 2 3620 22 view .LVU1083
 3185              	.LBB1151:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 3186              		.loc 2 3626 3 view .LVU1084
 3187              	.LBB1152:
 3188              	.LBI1152:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3189              		.loc 3 981 31 view .LVU1085
 3190              	.LBB1153:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3191              		.loc 3 983 3 view .LVU1086
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3192              		.loc 3 988 4 view .LVU1087
 3193 0750 4FF4407B 		mov	fp, #768
 3194              		.syntax unified
 3195              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3196 0754 9BFAABF2 		rbit r2, fp
 3197              	@ 0 "" 2
 3198              	.LVL185:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3199              		.loc 3 1001 3 view .LVU1088
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3200              		.loc 3 1001 3 is_stmt 0 view .LVU1089
 3201              		.thumb
 3202              		.syntax unified
 3203              	.LBE1153:
 3204              	.LBE1152:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 3205              		.loc 2 3628 3 is_stmt 1 view .LVU1090
 3206 0758 4FF0A047 		mov	r7, #1342177280
 3207              	.LBE1151:
 3208              	.LBE1150:
 423:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_11, LL_ADC_DIFFERENTIAL_ENDED);
 3209              		.loc 5 423 3 is_stmt 0 view .LVU1091
 3210 075c 4046     		mov	r0, r8
 3211              	.LBB1156:
 3212              	.LBB1154:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 495


3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 3213              		.loc 2 3628 3 view .LVU1092
 3214 075e D7F83021 		ldr	r2, [r7, #304]
 3215              	.LBE1154:
 3216              	.LBE1156:
 423:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_11, LL_ADC_DIFFERENTIAL_ENDED);
 3217              		.loc 5 423 3 view .LVU1093
 3218 0762 8649     		ldr	r1, .L41+8
 3219              	.LBB1157:
 3220              	.LBB1155:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 3221              		.loc 2 3628 3 view .LVU1094
 3222 0764 22F4F862 		bic	r2, r2, #1984
 3223 0768 42F43072 		orr	r2, r2, #704
 3224 076c C7F83021 		str	r2, [r7, #304]
 3225              	.LVL186:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 3226              		.loc 2 3628 3 view .LVU1095
 3227              	.LBE1155:
 3228              	.LBE1157:
 423:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_11, LL_ADC_DIFFERENTIAL_ENDED);
 3229              		.loc 5 423 3 is_stmt 1 view .LVU1096
 3230 0770 0522     		movs	r2, #5
 3231 0772 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 3232              	.LVL187:
 424:Src/main.c    ****   /* USER CODE BEGIN ADC2_Init 2 */
 3233              		.loc 5 424 3 view .LVU1097
 3234              	.LBB1158:
 3235              	.LBI1158:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 3236              		.loc 2 4974 22 view .LVU1098
 3237              	.LBB1159:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 3238              		.loc 2 4979 3 view .LVU1099
 3239 0776 D8F8B020 		ldr	r2, [r8, #176]
 3240              	.LBE1159:
 3241              	.LBE1158:
 3242              	.LBE1162:
 3243              	.LBE1234:
 3244              	.LBB1235:
 3245              	.LBB1236:
 625:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 3246              		.loc 5 625 25 is_stmt 0 view .LVU1100
 3247 077a 2023     		movs	r3, #32
 3248              	.LBE1236:
 3249              	.LBE1235:
 3250              	.LBB1272:
 3251              	.LBB1163:
 3252              	.LBB1161:
 3253              	.LBB1160:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 3254              		.loc 2 4979 3 view .LVU1101
 3255 077c 42F40062 		orr	r2, r2, #2048
 3256 0780 C8F8B020 		str	r2, [r8, #176]
 3257              	.LVL188:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 3258              		.loc 2 4979 3 view .LVU1102
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 496


 3259              	.LBE1160:
 3260              	.LBE1161:
 3261              	.LBE1163:
 3262              	.LBE1272:
 108:Src/main.c    ****   MX_ADC1_Init();
 3263              		.loc 5 108 3 is_stmt 1 view .LVU1103
 3264              	.LBB1273:
 3265              	.LBI1235:
 617:Src/main.c    **** {
 3266              		.loc 5 617 13 view .LVU1104
 3267              	.LBB1270:
 624:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 3268              		.loc 5 624 3 view .LVU1105
 625:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 3269              		.loc 5 625 25 is_stmt 0 view .LVU1106
 3270 0784 2146     		mov	r1, r4
 3271 0786 1A46     		mov	r2, r3
 3272 0788 26A8     		add	r0, sp, #152
 624:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 3273              		.loc 5 624 22 view .LVU1107
 3274 078a ADF86E40 		strh	r4, [sp, #110]	@ movhi
 625:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 3275              		.loc 5 625 3 is_stmt 1 view .LVU1108
 625:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 3276              		.loc 5 625 25 is_stmt 0 view .LVU1109
 3277 078e FFF7FEFF 		bl	memset
 3278              	.LVL189:
 626:Src/main.c    **** 
 3279              		.loc 5 626 3 is_stmt 1 view .LVU1110
 626:Src/main.c    **** 
 3280              		.loc 5 626 27 is_stmt 0 view .LVU1111
 3281 0792 2146     		mov	r1, r4
 3282 0794 2822     		movs	r2, #40
 3283 0796 2EA8     		add	r0, sp, #184
 3284 0798 FFF7FEFF 		bl	memset
 3285              	.LVL190:
 628:Src/main.c    **** 
 3286              		.loc 5 628 3 is_stmt 1 view .LVU1112
 628:Src/main.c    **** 
 3287              		.loc 5 628 23 is_stmt 0 view .LVU1113
 3288 079c CDE92044 		strd	r4, r4, [sp, #128]
 3289 07a0 CDE92244 		strd	r4, r4, [sp, #136]
 3290 07a4 CDE92444 		strd	r4, r4, [sp, #144]
 631:Src/main.c    **** 
 3291              		.loc 5 631 3 is_stmt 1 view .LVU1114
 3292              	.LVL191:
 3293              	.LBB1237:
 3294              	.LBI1237:
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 497


 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_IsEnabledClock\n
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_IsEnabledClock\n
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_IsEnabledClock\n
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_IsEnabledClock\n
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_IsEnabledClock\n
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_IsEnabledClock\n
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_IsEnabledClock\n
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_IsEnabledClock
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 498


 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_DisableClock\n
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_DisableClock\n
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_DisableClock\n
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_DisableClock\n
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_DisableClock\n
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_DisableClock\n
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_DisableClock\n
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_DisableClock\n
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_DisableClock\n
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_DisableClock\n
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_DisableClock\n
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_DisableClock\n
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_DisableClock\n
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_DisableClock\n
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_DisableClock\n
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_DisableClock\n
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_DisableClock\n
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_DisableClock\n
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_DisableClock\n
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_DisableClock\n
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_DisableClock\n
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_DisableClock\n
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_DisableClock\n
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_DisableClock\n
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_DisableClock\n
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_DisableClock
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 499


 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ForceReset\n
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ForceReset\n
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ForceReset\n
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ForceReset\n
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ForceReset\n
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ForceReset\n
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ForceReset\n
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ForceReset\n
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ForceReset\n
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ForceReset\n
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ForceReset\n
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ForceReset\n
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ForceReset\n
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ForceReset\n
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ForceReset\n
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ForceReset\n
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ForceReset\n
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ForceReset\n
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ForceReset\n
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ForceReset\n
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ForceReset\n
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ForceReset\n
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ForceReset\n
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ForceReset\n
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ForceReset\n
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ForceReset
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 500


 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ReleaseReset\n
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ReleaseReset\n
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ReleaseReset\n
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ReleaseReset\n
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ReleaseReset\n
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ReleaseReset\n
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ReleaseReset\n
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ReleaseReset\n
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ReleaseReset\n
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ReleaseReset\n
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ReleaseReset\n
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ReleaseReset\n
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ReleaseReset\n
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ReleaseReset\n
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ReleaseReset\n
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ReleaseReset
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 501


 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      ADC1EN        LL_APB2_GRP1_EnableClock\n
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM19EN       LL_APB2_GRP1_EnableClock\n
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock\n
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC1EN      LL_APB2_GRP1_EnableClock\n
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC2EN      LL_APB2_GRP1_EnableClock\n
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC3EN      LL_APB2_GRP1_EnableClock
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1 (*)
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1 (*)
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1 (*)
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 502


 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM19 (*)
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC1 (*)
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC2 (*)
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC3 (*)
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 3295              		.loc 8 851 22 view .LVU1115
 3296              	.LBB1238:
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 3297              		.loc 8 853 3 view .LVU1116
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 3298              		.loc 8 854 3 view .LVU1117
 3299 07a8 AA69     		ldr	r2, [r5, #24]
 3300              	.LBE1238:
 3301              	.LBE1237:
 3302              	.LBB1240:
 3303              	.LBB1241:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3304              		.loc 4 1678 26 is_stmt 0 view .LVU1118
 3305 07aa 754B     		ldr	r3, .L41+12
 3306              	.LBE1241:
 3307              	.LBE1240:
 645:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM1);
 3308              		.loc 5 645 3 view .LVU1119
 3309 07ac DFF8D881 		ldr	r8, .L41+20
 3310              	.LBB1243:
 3311              	.LBB1239:
 3312              		.loc 8 854 3 view .LVU1120
 3313 07b0 42F40062 		orr	r2, r2, #2048
 3314 07b4 AA61     		str	r2, [r5, #24]
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 3315              		.loc 8 856 3 is_stmt 1 view .LVU1121
 3316              		.loc 8 856 12 is_stmt 0 view .LVU1122
 3317 07b6 AA69     		ldr	r2, [r5, #24]
 3318 07b8 02F40062 		and	r2, r2, #2048
 3319              		.loc 8 856 10 view .LVU1123
 3320 07bc 0792     		str	r2, [sp, #28]
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3321              		.loc 8 857 3 is_stmt 1 view .LVU1124
 3322 07be 079A     		ldr	r2, [sp, #28]
 3323              	.LVL192:
 3324              		.loc 8 857 3 is_stmt 0 view .LVU1125
 3325              	.LBE1239:
 3326              	.LBE1243:
 634:Src/main.c    ****   NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 3327              		.loc 5 634 3 is_stmt 1 view .LVU1126
 3328              	.LBB1244:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 503


 3329              	.LBI1240:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 3330              		.loc 4 1676 26 view .LVU1127
 3331              	.LBB1242:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3332              		.loc 4 1678 3 view .LVU1128
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3333              		.loc 4 1678 26 is_stmt 0 view .LVU1129
 3334 07c0 D868     		ldr	r0, [r3, #12]
 3335              	.LBE1242:
 3336              	.LBE1244:
 634:Src/main.c    ****   NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 3337              		.loc 5 634 3 view .LVU1130
 3338 07c2 C0F30220 		ubfx	r0, r0, #8, #3
 3339 07c6 FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 3340              	.LVL193:
 3341              	.LBB1245:
 3342              	.LBI1245:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 3343              		.loc 4 1816 22 is_stmt 1 view .LVU1131
 3344              	.LBB1246:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 3345              		.loc 4 1818 3 view .LVU1132
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3346              		.loc 4 1820 5 view .LVU1133
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3347              		.loc 4 1820 48 is_stmt 0 view .LVU1134
 3348 07ca 0001     		lsls	r0, r0, #4
 3349              	.LVL194:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3350              		.loc 4 1820 48 view .LVU1135
 3351 07cc C2B2     		uxtb	r2, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3352              		.loc 4 1820 46 view .LVU1136
 3353 07ce 89F81823 		strb	r2, [r9, #792]
 3354              	.LVL195:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3355              		.loc 4 1820 46 view .LVU1137
 3356              	.LBE1246:
 3357              	.LBE1245:
 635:Src/main.c    **** 
 3358              		.loc 5 635 3 is_stmt 1 view .LVU1138
 3359              	.LBB1247:
 3360              	.LBI1247:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 3361              		.loc 4 1688 22 view .LVU1139
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 3362              		.loc 4 1690 3 view .LVU1140
 3363              	.LBB1248:
 3364              	.LBI1248:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 3365              		.loc 4 1688 22 view .LVU1141
 3366              	.LBB1249:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3367              		.loc 4 1692 5 view .LVU1142
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3368              		.loc 4 1692 43 is_stmt 0 view .LVU1143
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 504


 3369 07d2 4FF08072 		mov	r2, #16777216
 3370 07d6 C9F80020 		str	r2, [r9]
 3371              	.LVL196:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3372              		.loc 4 1692 43 view .LVU1144
 3373              	.LBE1249:
 3374              	.LBE1248:
 3375              	.LBE1247:
 640:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 3376              		.loc 5 640 3 is_stmt 1 view .LVU1145
 640:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 3377              		.loc 5 640 28 is_stmt 0 view .LVU1146
 3378 07da 1F22     		movs	r2, #31
 645:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM1);
 3379              		.loc 5 645 3 view .LVU1147
 3380 07dc 1BA9     		add	r1, sp, #108
 640:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 3381              		.loc 5 640 28 view .LVU1148
 3382 07de ADF86C20 		strh	r2, [sp, #108]	@ movhi
 641:Src/main.c    ****   TIM_InitStruct.Autoreload = 4095;
 3383              		.loc 5 641 3 is_stmt 1 view .LVU1149
 642:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 3384              		.loc 5 642 3 view .LVU1150
 645:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM1);
 3385              		.loc 5 645 3 is_stmt 0 view .LVU1151
 3386 07e2 4046     		mov	r0, r8
 642:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 3387              		.loc 5 642 29 view .LVU1152
 3388 07e4 40F6FF72 		movw	r2, #4095
 3389 07e8 1D92     		str	r2, [sp, #116]
 643:Src/main.c    ****   TIM_InitStruct.RepetitionCounter = 0;
 3390              		.loc 5 643 3 is_stmt 1 view .LVU1153
 644:Src/main.c    ****   LL_TIM_Init(TIM1, &TIM_InitStruct);
 3391              		.loc 5 644 3 view .LVU1154
 645:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM1);
 3392              		.loc 5 645 3 view .LVU1155
 644:Src/main.c    ****   LL_TIM_Init(TIM1, &TIM_InitStruct);
 3393              		.loc 5 644 36 is_stmt 0 view .LVU1156
 3394 07ea CDE91E44 		strd	r4, r4, [sp, #120]
 641:Src/main.c    ****   TIM_InitStruct.Autoreload = 4095;
 3395              		.loc 5 641 30 view .LVU1157
 3396 07ee 1C94     		str	r4, [sp, #112]
 645:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM1);
 3397              		.loc 5 645 3 view .LVU1158
 3398 07f0 FFF7FEFF 		bl	LL_TIM_Init
 3399              	.LVL197:
 646:Src/main.c    ****   LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 3400              		.loc 5 646 3 is_stmt 1 view .LVU1159
 3401              	.LBB1250:
 3402              	.LBI1250:
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 3403              		.loc 1 1596 22 view .LVU1160
 3404              	.LBB1251:
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3405              		.loc 1 1598 3 view .LVU1161
 3406 07f4 D8F80020 		ldr	r2, [r8]
 3407              	.LBE1251:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 505


 3408              	.LBE1250:
 3409              	.LBB1253:
 3410              	.LBB1254:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3411              		.loc 1 2459 3 is_stmt 0 view .LVU1162
 3412 07f8 6248     		ldr	r0, .L41+16
 3413              	.LBE1254:
 3414              	.LBE1253:
 3415              	.LBB1256:
 3416              	.LBB1252:
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3417              		.loc 1 1598 3 view .LVU1163
 3418 07fa 42F08002 		orr	r2, r2, #128
 3419 07fe C8F80020 		str	r2, [r8]
 3420              	.LVL198:
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3421              		.loc 1 1598 3 view .LVU1164
 3422              	.LBE1252:
 3423              	.LBE1256:
 647:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH4);
 3424              		.loc 5 647 3 is_stmt 1 view .LVU1165
 3425              	.LBB1257:
 3426              	.LBI1257:
3373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 3427              		.loc 1 3373 22 view .LVU1166
 3428              	.LBB1258:
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3429              		.loc 1 3375 3 view .LVU1167
 3430 0802 D8F80820 		ldr	r2, [r8, #8]
 3431 0806 22F4A032 		bic	r2, r2, #81920
 3432 080a 22F00702 		bic	r2, r2, #7
 3433 080e C8F80820 		str	r2, [r8, #8]
 3434              	.LVL199:
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3435              		.loc 1 3375 3 is_stmt 0 view .LVU1168
 3436              	.LBE1258:
 3437              	.LBE1257:
 648:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 3438              		.loc 5 648 3 is_stmt 1 view .LVU1169
 3439              	.LBB1259:
 3440              	.LBI1253:
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 3441              		.loc 1 2455 22 view .LVU1170
 3442              	.LBB1255:
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 3443              		.loc 1 2457 3 view .LVU1171
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 3444              		.loc 1 2458 3 view .LVU1172
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3445              		.loc 1 2459 3 view .LVU1173
 3446 0812 D0F81C1C 		ldr	r1, [r0, #3100]
 3447 0816 41F40061 		orr	r1, r1, #2048
 3448 081a C0F81C1C 		str	r1, [r0, #3100]
 3449              	.LVL200:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3450              		.loc 1 2459 3 is_stmt 0 view .LVU1174
 3451              	.LBE1255:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 506


 3452              	.LBE1259:
 649:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 3453              		.loc 5 649 3 is_stmt 1 view .LVU1175
 649:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 3454              		.loc 5 649 28 is_stmt 0 view .LVU1176
 3455 081e 6021     		movs	r1, #96
 656:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 3456              		.loc 5 656 3 view .LVU1177
 3457 0820 26AA     		add	r2, sp, #152
 650:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 3458              		.loc 5 650 29 view .LVU1178
 3459 0822 CDE92614 		strd	r1, r4, [sp, #152]
 651:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 0;
 3460              		.loc 5 651 3 is_stmt 1 view .LVU1179
 656:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 3461              		.loc 5 656 3 is_stmt 0 view .LVU1180
 3462 0826 4046     		mov	r0, r8
 3463 0828 4FF48051 		mov	r1, #4096
 652:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 3464              		.loc 5 652 34 view .LVU1181
 3465 082c CDE92844 		strd	r4, r4, [sp, #160]
 653:Src/main.c    ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 3466              		.loc 5 653 3 is_stmt 1 view .LVU1182
 655:Src/main.c    ****   LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 3467              		.loc 5 655 34 is_stmt 0 view .LVU1183
 3468 0830 CDE92C44 		strd	r4, r4, [sp, #176]
 653:Src/main.c    ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 3469              		.loc 5 653 32 view .LVU1184
 3470 0834 2A94     		str	r4, [sp, #168]
 654:Src/main.c    ****   TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 3471              		.loc 5 654 3 is_stmt 1 view .LVU1185
 656:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 3472              		.loc 5 656 3 view .LVU1186
 3473 0836 FFF7FEFF 		bl	LL_TIM_OC_Init
 3474              	.LVL201:
 657:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 3475              		.loc 5 657 3 view .LVU1187
 3476 083a 4046     		mov	r0, r8
 3477 083c 4FF48051 		mov	r1, #4096
 3478 0840 FFF7FEFF 		bl	LL_TIM_OC_DisableFast
 3479              	.LVL202:
 658:Src/main.c    ****   LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 3480              		.loc 5 658 3 view .LVU1188
 3481              	.LBB1260:
 3482              	.LBI1260:
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 3483              		.loc 1 3419 22 view .LVU1189
 3484              	.LBB1261:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3485              		.loc 1 3421 3 view .LVU1190
 3486 0844 D8F80420 		ldr	r2, [r8, #4]
 3487 0848 22F07002 		bic	r2, r2, #112
 3488 084c C8F80420 		str	r2, [r8, #4]
 3489              	.LVL203:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3490              		.loc 1 3421 3 is_stmt 0 view .LVU1191
 3491              	.LBE1261:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 507


 3492              	.LBE1260:
 659:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM1);
 3493              		.loc 5 659 3 is_stmt 1 view .LVU1192
 3494              	.LBB1262:
 3495              	.LBI1262:
3451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 3496              		.loc 1 3451 22 view .LVU1193
 3497              	.LBB1263:
3453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3498              		.loc 1 3453 3 view .LVU1194
 3499 0850 D8F80420 		ldr	r2, [r8, #4]
 3500 0854 22F47002 		bic	r2, r2, #15728640
 3501 0858 C8F80420 		str	r2, [r8, #4]
 3502              	.LVL204:
3453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 3503              		.loc 1 3453 3 is_stmt 0 view .LVU1195
 3504              	.LBE1263:
 3505              	.LBE1262:
 660:Src/main.c    ****   TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 3506              		.loc 5 660 3 is_stmt 1 view .LVU1196
 3507              	.LBB1264:
 3508              	.LBI1264:
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 3509              		.loc 1 3519 22 view .LVU1197
 3510              	.LBB1265:
 3511              		.loc 1 3521 3 view .LVU1198
 3512 085c D8F80820 		ldr	r2, [r8, #8]
 3513 0860 22F08002 		bic	r2, r2, #128
 3514 0864 C8F80820 		str	r2, [r8, #8]
 3515              	.LVL205:
 3516              		.loc 1 3521 3 is_stmt 0 view .LVU1199
 3517              	.LBE1265:
 3518              	.LBE1264:
 661:Src/main.c    ****   TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 3519              		.loc 5 661 3 is_stmt 1 view .LVU1200
 666:Src/main.c    ****   TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 3520              		.loc 5 666 36 is_stmt 0 view .LVU1201
 3521 0868 4FF40052 		mov	r2, #8192
 667:Src/main.c    ****   TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 3522              		.loc 5 667 34 view .LVU1202
 3523 086c CDE93224 		strd	r2, r4, [sp, #200]
 672:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 2 */
 3524              		.loc 5 672 3 view .LVU1203
 3525 0870 2EA9     		add	r1, sp, #184
 669:Src/main.c    ****   TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 3526              		.loc 5 669 37 view .LVU1204
 3527 0872 4FF00072 		mov	r2, #33554432
 672:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 2 */
 3528              		.loc 5 672 3 view .LVU1205
 3529 0876 4046     		mov	r0, r8
 669:Src/main.c    ****   TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 3530              		.loc 5 669 37 view .LVU1206
 3531 0878 3592     		str	r2, [sp, #212]
 662:Src/main.c    ****   TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 3532              		.loc 5 662 32 view .LVU1207
 3533 087a CDE92E44 		strd	r4, r4, [sp, #184]
 663:Src/main.c    ****   TIM_BDTRInitStruct.DeadTime = 0;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 508


 3534              		.loc 5 663 3 is_stmt 1 view .LVU1208
 671:Src/main.c    ****   LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 3535              		.loc 5 671 38 is_stmt 0 view .LVU1209
 3536 087e CDE93644 		strd	r4, r4, [sp, #216]
 663:Src/main.c    ****   TIM_BDTRInitStruct.DeadTime = 0;
 3537              		.loc 5 663 32 view .LVU1210
 3538 0882 3094     		str	r4, [sp, #192]
 664:Src/main.c    ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 3539              		.loc 5 664 3 is_stmt 1 view .LVU1211
 664:Src/main.c    ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 3540              		.loc 5 664 31 is_stmt 0 view .LVU1212
 3541 0884 8DF8C440 		strb	r4, [sp, #196]
 665:Src/main.c    ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 3542              		.loc 5 665 3 is_stmt 1 view .LVU1213
 665:Src/main.c    ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 3543              		.loc 5 665 33 is_stmt 0 view .LVU1214
 3544 0888 ADF8C640 		strh	r4, [sp, #198]	@ movhi
 666:Src/main.c    ****   TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 3545              		.loc 5 666 3 is_stmt 1 view .LVU1215
 668:Src/main.c    ****   TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 3546              		.loc 5 668 3 view .LVU1216
 668:Src/main.c    ****   TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 3547              		.loc 5 668 34 is_stmt 0 view .LVU1217
 3548 088c 3494     		str	r4, [sp, #208]
 669:Src/main.c    ****   TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 3549              		.loc 5 669 3 is_stmt 1 view .LVU1218
 670:Src/main.c    ****   TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 3550              		.loc 5 670 3 view .LVU1219
 671:Src/main.c    ****   LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 3551              		.loc 5 671 3 view .LVU1220
 672:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 2 */
 3552              		.loc 5 672 3 view .LVU1221
 3553 088e FFF7FEFF 		bl	LL_TIM_BDTR_Init
 3554              	.LVL206:
 676:Src/main.c    ****   /**TIM1 GPIO Configuration
 3555              		.loc 5 676 3 view .LVU1222
 3556              	.LBB1266:
 3557              	.LBI1266:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 3558              		.loc 8 287 22 view .LVU1223
 3559              	.LBB1267:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 3560              		.loc 8 289 3 view .LVU1224
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 3561              		.loc 8 290 3 view .LVU1225
 3562 0892 6A69     		ldr	r2, [r5, #20]
 3563              	.LBE1267:
 3564              	.LBE1266:
 3565              	.LBE1270:
 3566              	.LBE1273:
 3567              	.LBB1274:
 3568              	.LBB1275:
 259:Src/main.c    **** 
 3569              		.loc 5 259 3 is_stmt 0 view .LVU1226
 3570 0894 DFF8F480 		ldr	r8, .L41+24
 3571              	.LBE1275:
 3572              	.LBE1274:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 509


 3573              	.LBB1379:
 3574              	.LBB1271:
 3575              	.LBB1269:
 3576              	.LBB1268:
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 3577              		.loc 8 290 3 view .LVU1227
 3578 0898 42F40032 		orr	r2, r2, #131072
 3579 089c 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3580              		.loc 8 292 3 is_stmt 1 view .LVU1228
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3581              		.loc 8 292 12 is_stmt 0 view .LVU1229
 3582 089e 6A69     		ldr	r2, [r5, #20]
 3583 08a0 02F40032 		and	r2, r2, #131072
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3584              		.loc 8 292 10 view .LVU1230
 3585 08a4 0892     		str	r2, [sp, #32]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3586              		.loc 8 293 3 is_stmt 1 view .LVU1231
 3587 08a6 089A     		ldr	r2, [sp, #32]
 3588              	.LVL207:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3589              		.loc 8 293 3 is_stmt 0 view .LVU1232
 3590              	.LBE1268:
 3591              	.LBE1269:
 680:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 3592              		.loc 5 680 3 is_stmt 1 view .LVU1233
 681:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 3593              		.loc 5 681 3 view .LVU1234
 680:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 3594              		.loc 5 680 23 is_stmt 0 view .LVU1235
 3595 08a8 4FF40061 		mov	r1, #2048
 681:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 3596              		.loc 5 681 24 view .LVU1236
 3597 08ac 0222     		movs	r2, #2
 682:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 3598              		.loc 5 682 25 view .LVU1237
 3599 08ae CDE92124 		strd	r2, r4, [sp, #132]
 683:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 3600              		.loc 5 683 3 is_stmt 1 view .LVU1238
 680:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 3601              		.loc 5 680 23 is_stmt 0 view .LVU1239
 3602 08b2 2091     		str	r1, [sp, #128]
 685:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 3603              		.loc 5 685 29 view .LVU1240
 3604 08b4 0B22     		movs	r2, #11
 686:Src/main.c    **** 
 3605              		.loc 5 686 3 view .LVU1241
 3606 08b6 20A9     		add	r1, sp, #128
 3607 08b8 4FF09040 		mov	r0, #1207959552
 685:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 3608              		.loc 5 685 29 view .LVU1242
 3609 08bc 2592     		str	r2, [sp, #148]
 684:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 3610              		.loc 5 684 24 view .LVU1243
 3611 08be CDE92344 		strd	r4, r4, [sp, #140]
 685:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 510


 3612              		.loc 5 685 3 is_stmt 1 view .LVU1244
 686:Src/main.c    **** 
 3613              		.loc 5 686 3 view .LVU1245
 3614 08c2 FFF7FEFF 		bl	LL_GPIO_Init
 3615              	.LVL208:
 3616              	.LBE1271:
 3617              	.LBE1379:
 109:Src/main.c    ****   MX_TIM3_Init();
 3618              		.loc 5 109 3 view .LVU1246
 3619              	.LBB1380:
 3620              	.LBI1274:
 182:Src/main.c    **** {
 3621              		.loc 5 182 13 view .LVU1247
 3622              	.LBB1377:
 189:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 3623              		.loc 5 189 3 view .LVU1248
 189:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 3624              		.loc 5 189 22 is_stmt 0 view .LVU1249
 3625 08c6 CDE91B44 		strd	r4, r4, [sp, #108]
 190:Src/main.c    ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 3626              		.loc 5 190 26 view .LVU1250
 3627 08ca CDE92644 		strd	r4, r4, [sp, #152]
 3628 08ce CDE92844 		strd	r4, r4, [sp, #160]
 3629 08d2 CDE92A44 		strd	r4, r4, [sp, #168]
 191:Src/main.c    **** 
 3630              		.loc 5 191 28 view .LVU1251
 3631 08d6 CDE92044 		strd	r4, r4, [sp, #128]
 3632 08da CDE92244 		strd	r4, r4, [sp, #136]
 193:Src/main.c    **** 
 3633              		.loc 5 193 23 view .LVU1252
 3634 08de CDE93044 		strd	r4, r4, [sp, #192]
 3635 08e2 CDE93244 		strd	r4, r4, [sp, #200]
 189:Src/main.c    ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 3636              		.loc 5 189 22 view .LVU1253
 3637 08e6 1D94     		str	r4, [sp, #116]
 190:Src/main.c    ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 3638              		.loc 5 190 3 is_stmt 1 view .LVU1254
 191:Src/main.c    **** 
 3639              		.loc 5 191 3 view .LVU1255
 193:Src/main.c    **** 
 3640              		.loc 5 193 3 view .LVU1256
 196:Src/main.c    **** 
 3641              		.loc 5 196 3 view .LVU1257
 3642              	.LVL209:
 3643              	.LBB1276:
 3644              	.LBI1276:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 3645              		.loc 8 287 22 view .LVU1258
 3646              	.LBB1277:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 3647              		.loc 8 289 3 view .LVU1259
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 3648              		.loc 8 290 3 view .LVU1260
 3649 08e8 6A69     		ldr	r2, [r5, #20]
 3650 08ea 42F08052 		orr	r2, r2, #268435456
 3651 08ee 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 511


 3652              		.loc 8 292 3 view .LVU1261
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3653              		.loc 8 292 12 is_stmt 0 view .LVU1262
 3654 08f0 6A69     		ldr	r2, [r5, #20]
 3655 08f2 02F08052 		and	r2, r2, #268435456
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3656              		.loc 8 292 10 view .LVU1263
 3657 08f6 0492     		str	r2, [sp, #16]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3658              		.loc 8 293 3 is_stmt 1 view .LVU1264
 3659 08f8 049A     		ldr	r2, [sp, #16]
 3660              	.LVL210:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3661              		.loc 8 293 3 is_stmt 0 view .LVU1265
 3662              	.LBE1277:
 3663              	.LBE1276:
 198:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 3664              		.loc 5 198 3 is_stmt 1 view .LVU1266
 3665              	.LBB1278:
 3666              	.LBI1278:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 3667              		.loc 8 287 22 view .LVU1267
 3668              	.LBB1279:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 3669              		.loc 8 289 3 view .LVU1268
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 3670              		.loc 8 290 3 view .LVU1269
 3671 08fa 6A69     		ldr	r2, [r5, #20]
 3672 08fc 42F40022 		orr	r2, r2, #524288
 3673 0900 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3674              		.loc 8 292 3 view .LVU1270
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3675              		.loc 8 292 12 is_stmt 0 view .LVU1271
 3676 0902 6A69     		ldr	r2, [r5, #20]
 3677 0904 02F40022 		and	r2, r2, #524288
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3678              		.loc 8 292 10 view .LVU1272
 3679 0908 0592     		str	r2, [sp, #20]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3680              		.loc 8 293 3 is_stmt 1 view .LVU1273
 3681 090a 059A     		ldr	r2, [sp, #20]
 3682              	.LVL211:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3683              		.loc 8 293 3 is_stmt 0 view .LVU1274
 3684              	.LBE1279:
 3685              	.LBE1278:
 199:Src/main.c    ****   /**ADC1 GPIO Configuration
 3686              		.loc 5 199 3 is_stmt 1 view .LVU1275
 3687              	.LBB1280:
 3688              	.LBI1280:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 3689              		.loc 8 287 22 view .LVU1276
 3690              	.LBB1281:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 3691              		.loc 8 289 3 view .LVU1277
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 512


 3692              		.loc 8 290 3 view .LVU1278
 3693 090c 6A69     		ldr	r2, [r5, #20]
 3694 090e 42F48022 		orr	r2, r2, #262144
 3695 0912 6A61     		str	r2, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3696              		.loc 8 292 3 view .LVU1279
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3697              		.loc 8 292 12 is_stmt 0 view .LVU1280
 3698 0914 6A69     		ldr	r2, [r5, #20]
 3699 0916 02F48022 		and	r2, r2, #262144
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 3700              		.loc 8 292 10 view .LVU1281
 3701 091a 0692     		str	r2, [sp, #24]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3702              		.loc 8 293 3 is_stmt 1 view .LVU1282
 3703 091c 069A     		ldr	r2, [sp, #24]
 3704              	.LVL212:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 3705              		.loc 8 293 3 is_stmt 0 view .LVU1283
 3706              	.LBE1281:
 3707              	.LBE1280:
 209:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 3708              		.loc 5 209 3 is_stmt 1 view .LVU1284
 210:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 3709              		.loc 5 210 24 is_stmt 0 view .LVU1285
 3710 091e 0F20     		movs	r0, #15
 3711 0920 0322     		movs	r2, #3
 3712 0922 CDE92E02 		strd	r0, r2, [sp, #184]
 211:Src/main.c    ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 3713              		.loc 5 211 3 is_stmt 1 view .LVU1286
 212:Src/main.c    **** 
 3714              		.loc 5 212 3 view .LVU1287
 3715 0926 2EA9     		add	r1, sp, #184
 3716 0928 1248     		ldr	r0, .L41
 3717 092a FFF7FEFF 		bl	LL_GPIO_Init
 3718              	.LVL213:
 214:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 3719              		.loc 5 214 3 view .LVU1288
 215:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 3720              		.loc 5 215 24 is_stmt 0 view .LVU1289
 3721 092e 0322     		movs	r2, #3
 3722 0930 2F92     		str	r2, [sp, #188]
 217:Src/main.c    **** 
 3723              		.loc 5 217 3 view .LVU1290
 3724 0932 2EA9     		add	r1, sp, #184
 214:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 3725              		.loc 5 214 23 view .LVU1291
 3726 0934 42F20302 		movw	r2, #8195
 217:Src/main.c    **** 
 3727              		.loc 5 217 3 view .LVU1292
 3728 0938 0F48     		ldr	r0, .L41+4
 214:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 3729              		.loc 5 214 23 view .LVU1293
 3730 093a 2E92     		str	r2, [sp, #184]
 215:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 3731              		.loc 5 215 3 is_stmt 1 view .LVU1294
 216:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 513


 3732              		.loc 5 216 3 view .LVU1295
 217:Src/main.c    **** 
 3733              		.loc 5 217 3 view .LVU1296
 216:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 3734              		.loc 5 216 24 is_stmt 0 view .LVU1297
 3735 093c 3294     		str	r4, [sp, #200]
 217:Src/main.c    **** 
 3736              		.loc 5 217 3 view .LVU1298
 3737 093e FFF7FEFF 		bl	LL_GPIO_Init
 3738              	.LVL214:
 222:Src/main.c    **** 
 3739              		.loc 5 222 3 is_stmt 1 view .LVU1299
 3740              	.LBB1282:
 3741              	.LBI1282:
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3742              		.loc 10 589 22 view .LVU1300
 3743              	.LBB1283:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 3744              		.loc 10 591 3 view .LVU1301
 3745 0942 B268     		ldr	r2, [r6, #8]
 3746              	.LBE1283:
 3747              	.LBE1282:
 3748              	.LBB1285:
 3749              	.LBB1286:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3750              		.loc 4 1678 26 is_stmt 0 view .LVU1302
 3751 0944 0E4B     		ldr	r3, .L41+12
 3752              	.LBE1286:
 3753              	.LBE1285:
 3754              	.LBB1288:
 3755              	.LBB1284:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 3756              		.loc 10 591 3 view .LVU1303
 3757 0946 22F48042 		bic	r2, r2, #16384
 3758 094a 22F01002 		bic	r2, r2, #16
 3759 094e B260     		str	r2, [r6, #8]
 3760              	.LVL215:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 3761              		.loc 10 591 3 view .LVU1304
 3762              	.LBE1284:
 3763              	.LBE1288:
 224:Src/main.c    **** 
 3764              		.loc 5 224 3 is_stmt 1 view .LVU1305
 3765              	.LBB1289:
 3766              	.LBI1289:
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3767              		.loc 10 869 22 view .LVU1306
 3768              	.LBB1290:
 3769              		.loc 10 871 3 view .LVU1307
 3770 0950 B268     		ldr	r2, [r6, #8]
 3771 0952 22F44052 		bic	r2, r2, #12288
 3772 0956 B260     		str	r2, [r6, #8]
 3773              	.LVL216:
 3774              		.loc 10 871 3 is_stmt 0 view .LVU1308
 3775              	.LBE1290:
 3776              	.LBE1289:
 226:Src/main.c    **** 
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 514


 3777              		.loc 5 226 3 is_stmt 1 view .LVU1309
 3778              	.LBB1291:
 3779              	.LBI1291:
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3780              		.loc 10 638 22 view .LVU1310
 3781              	.LBB1292:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 3782              		.loc 10 640 3 view .LVU1311
 3783 0958 B268     		ldr	r2, [r6, #8]
 3784 095a 42F02002 		orr	r2, r2, #32
 3785 095e B260     		str	r2, [r6, #8]
 3786              	.LVL217:
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              Mode);
 3787              		.loc 10 640 3 is_stmt 0 view .LVU1312
 3788              	.LBE1292:
 3789              	.LBE1291:
 228:Src/main.c    **** 
 3790              		.loc 5 228 3 is_stmt 1 view .LVU1313
 3791              	.LBB1293:
 3792              	.LBI1293:
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3793              		.loc 10 683 22 view .LVU1314
 3794              	.LBB1294:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 3795              		.loc 10 685 3 view .LVU1315
 3796 0960 B268     		ldr	r2, [r6, #8]
 3797 0962 22F04002 		bic	r2, r2, #64
 3798 0966 B260     		str	r2, [r6, #8]
 3799              	.LVL218:
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 3800              		.loc 10 685 3 is_stmt 0 view .LVU1316
 3801              	.LBE1294:
 3802              	.LBE1293:
 230:Src/main.c    **** 
 3803              		.loc 5 230 3 is_stmt 1 view .LVU1317
 3804              	.LBB1295:
 3805              	.LBI1295:
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3806              		.loc 10 728 22 view .LVU1318
 3807              	.LBB1296:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 3808              		.loc 10 730 3 view .LVU1319
 3809 0968 B268     		ldr	r2, [r6, #8]
 3810 096a 42F08002 		orr	r2, r2, #128
 3811 096e B260     		str	r2, [r6, #8]
 3812 0970 0EE0     		b	.L42
 3813              	.L43:
 3814 0972 00BF     		.align	2
 3815              	.L41:
 3816 0974 00080048 		.word	1207961600
 3817 0978 00040048 		.word	1207960576
 3818 097c 0008302E 		.word	774899712
 3819 0980 00ED00E0 		.word	-536810240
 3820 0984 00200140 		.word	1073815552
 3821 0988 002C0140 		.word	1073818624
 3822 098c 00030050 		.word	1342178048
 3823              	.L42:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 515


 3824              	.LVL219:
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 3825              		.loc 10 730 3 is_stmt 0 view .LVU1320
 3826              	.LBE1296:
 3827              	.LBE1295:
 232:Src/main.c    **** 
 3828              		.loc 5 232 3 is_stmt 1 view .LVU1321
 3829              	.LBB1297:
 3830              	.LBI1297:
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3831              		.loc 10 774 22 view .LVU1322
 3832              	.LBB1298:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 3833              		.loc 10 776 3 view .LVU1323
 3834 0990 B268     		ldr	r2, [r6, #8]
 3835 0992 22F44072 		bic	r2, r2, #768
 3836 0996 42F48072 		orr	r2, r2, #256
 3837 099a B260     		str	r2, [r6, #8]
 3838              	.LVL220:
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 3839              		.loc 10 776 3 is_stmt 0 view .LVU1324
 3840              	.LBE1298:
 3841              	.LBE1297:
 234:Src/main.c    **** 
 3842              		.loc 5 234 3 is_stmt 1 view .LVU1325
 3843              	.LBB1299:
 3844              	.LBI1299:
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h **** {
 3845              		.loc 10 821 22 view .LVU1326
 3846              	.LBB1300:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 3847              		.loc 10 823 3 view .LVU1327
 3848 099c B268     		ldr	r2, [r6, #8]
 3849 099e 22F44062 		bic	r2, r2, #3072
 3850 09a2 42F48062 		orr	r2, r2, #1024
 3851 09a6 B260     		str	r2, [r6, #8]
 3852              	.LVL221:
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 3853              		.loc 10 823 3 is_stmt 0 view .LVU1328
 3854              	.LBE1300:
 3855              	.LBE1299:
 237:Src/main.c    ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 3856              		.loc 5 237 3 is_stmt 1 view .LVU1329
 3857              	.LBB1301:
 3858              	.LBI1285:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 3859              		.loc 4 1676 26 view .LVU1330
 3860              	.LBB1287:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3861              		.loc 4 1678 3 view .LVU1331
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 3862              		.loc 4 1678 26 is_stmt 0 view .LVU1332
 3863 09a8 D868     		ldr	r0, [r3, #12]
 3864              	.LBE1287:
 3865              	.LBE1301:
 237:Src/main.c    ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 3866              		.loc 5 237 3 view .LVU1333
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 516


 3867 09aa C0F30220 		ubfx	r0, r0, #8, #3
 3868 09ae FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 3869              	.LVL222:
 3870              	.LBB1302:
 3871              	.LBI1302:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 3872              		.loc 4 1816 22 is_stmt 1 view .LVU1334
 3873              	.LBB1303:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 3874              		.loc 4 1818 3 view .LVU1335
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3875              		.loc 4 1820 5 view .LVU1336
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3876              		.loc 4 1820 48 is_stmt 0 view .LVU1337
 3877 09b2 0001     		lsls	r0, r0, #4
 3878              	.LVL223:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3879              		.loc 4 1820 48 view .LVU1338
 3880 09b4 C2B2     		uxtb	r2, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3881              		.loc 4 1820 46 view .LVU1339
 3882 09b6 89F81223 		strb	r2, [r9, #786]
 3883              	.LVL224:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 3884              		.loc 4 1820 46 view .LVU1340
 3885              	.LBE1303:
 3886              	.LBE1302:
 238:Src/main.c    **** 
 3887              		.loc 5 238 3 is_stmt 1 view .LVU1341
 3888              	.LBB1304:
 3889              	.LBI1304:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 3890              		.loc 4 1688 22 view .LVU1342
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 3891              		.loc 4 1690 3 view .LVU1343
 3892              	.LBB1305:
 3893              	.LBI1305:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 3894              		.loc 4 1688 22 view .LVU1344
 3895              	.LBB1306:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3896              		.loc 4 1692 5 view .LVU1345
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3897              		.loc 4 1692 43 is_stmt 0 view .LVU1346
 3898 09ba 4FF48022 		mov	r2, #262144
 3899 09be C9F80020 		str	r2, [r9]
 3900              	.LVL225:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 3901              		.loc 4 1692 43 view .LVU1347
 3902              	.LBE1306:
 3903              	.LBE1305:
 3904              	.LBE1304:
 246:Src/main.c    ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 3905              		.loc 5 246 3 is_stmt 1 view .LVU1348
 249:Src/main.c    ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 3906              		.loc 5 249 3 is_stmt 0 view .LVU1349
 3907 09c2 1BA9     		add	r1, sp, #108
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 517


 3908 09c4 3846     		mov	r0, r7
 247:Src/main.c    ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 3909              		.loc 5 247 32 view .LVU1350
 3910 09c6 CDE91B44 		strd	r4, r4, [sp, #108]
 248:Src/main.c    ****   LL_ADC_Init(ADC1, &ADC_InitStruct);
 3911              		.loc 5 248 3 is_stmt 1 view .LVU1351
 248:Src/main.c    ****   LL_ADC_Init(ADC1, &ADC_InitStruct);
 3912              		.loc 5 248 31 is_stmt 0 view .LVU1352
 3913 09ca 1D94     		str	r4, [sp, #116]
 249:Src/main.c    ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 3914              		.loc 5 249 3 is_stmt 1 view .LVU1353
 3915 09cc FFF7FEFF 		bl	LL_ADC_Init
 3916              	.LVL226:
 250:Src/main.c    ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 3917              		.loc 5 250 3 view .LVU1354
 255:Src/main.c    ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 3918              		.loc 5 255 30 is_stmt 0 view .LVU1355
 3919 09d0 4FF48052 		mov	r2, #4096
 3920 09d4 2B92     		str	r2, [sp, #172]
 253:Src/main.c    ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 3921              		.loc 5 253 37 view .LVU1356
 3922 09d6 4FF40052 		mov	r2, #8192
 254:Src/main.c    ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 3923              		.loc 5 254 34 view .LVU1357
 3924 09da CDE9292A 		strd	r2, r10, [sp, #164]
 256:Src/main.c    ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 3925              		.loc 5 256 3 view .LVU1358
 3926 09de 26A9     		add	r1, sp, #152
 251:Src/main.c    ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 3927              		.loc 5 251 38 view .LVU1359
 3928 09e0 0722     		movs	r2, #7
 256:Src/main.c    ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 3929              		.loc 5 256 3 view .LVU1360
 3930 09e2 3846     		mov	r0, r7
 251:Src/main.c    ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 3931              		.loc 5 251 38 view .LVU1361
 3932 09e4 2792     		str	r2, [sp, #156]
 250:Src/main.c    ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 3933              		.loc 5 250 36 view .LVU1362
 3934 09e6 2694     		str	r4, [sp, #152]
 251:Src/main.c    ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 3935              		.loc 5 251 3 is_stmt 1 view .LVU1363
 252:Src/main.c    ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 3936              		.loc 5 252 3 view .LVU1364
 253:Src/main.c    ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 3937              		.loc 5 253 3 view .LVU1365
 254:Src/main.c    ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 3938              		.loc 5 254 3 view .LVU1366
 255:Src/main.c    ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 3939              		.loc 5 255 3 view .LVU1367
 256:Src/main.c    ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 3940              		.loc 5 256 3 view .LVU1368
 252:Src/main.c    ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 3941              		.loc 5 252 39 is_stmt 0 view .LVU1369
 3942 09e8 2894     		str	r4, [sp, #160]
 256:Src/main.c    ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 3943              		.loc 5 256 3 view .LVU1370
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 518


 3944 09ea FFF7FEFF 		bl	LL_ADC_REG_Init
 3945              	.LVL227:
 257:Src/main.c    ****   ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 3946              		.loc 5 257 3 is_stmt 1 view .LVU1371
 259:Src/main.c    **** 
 3947              		.loc 5 259 3 is_stmt 0 view .LVU1372
 3948 09ee 20A9     		add	r1, sp, #128
 3949 09f0 4046     		mov	r0, r8
 258:Src/main.c    ****   LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 3950              		.loc 5 258 34 view .LVU1373
 3951 09f2 CDE92044 		strd	r4, r4, [sp, #128]
 259:Src/main.c    **** 
 3952              		.loc 5 259 3 is_stmt 1 view .LVU1374
 3953 09f6 FFF7FEFF 		bl	LL_ADC_CommonInit
 3954              	.LVL228:
 262:Src/main.c    ****   /* Delay for ADC internal voltage regulator stabilization. */
 3955              		.loc 5 262 3 view .LVU1375
 3956              	.LBB1307:
 3957              	.LBI1307:
5780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 3958              		.loc 2 5780 22 view .LVU1376
 3959              	.LBB1308:
5784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   /* 2. Set the final state of ADC voltage regulator enable                   */
 3960              		.loc 2 5784 3 view .LVU1377
 3961 09fa BA68     		ldr	r2, [r7, #8]
 3962 09fc 22F04052 		bic	r2, r2, #805306368
 3963 0a00 BA60     		str	r2, [r7, #8]
 3964              		.loc 2 5790 3 view .LVU1378
 3965 0a02 BA68     		ldr	r2, [r7, #8]
 3966 0a04 22F01042 		bic	r2, r2, #-1879048192
 3967 0a08 22F03F02 		bic	r2, r2, #63
 3968 0a0c 42F08052 		orr	r2, r2, #268435456
 3969 0a10 BA60     		str	r2, [r7, #8]
 3970              	.LVL229:
 3971              		.loc 2 5790 3 is_stmt 0 view .LVU1379
 3972              	.LBE1308:
 3973              	.LBE1307:
 269:Src/main.c    ****   wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10)
 3974              		.loc 5 269 3 is_stmt 1 view .LVU1380
 270:Src/main.c    ****   while(wait_loop_index != 0)
 3975              		.loc 5 270 3 view .LVU1381
 271:Src/main.c    ****   {
 3976              		.loc 5 271 3 view .LVU1382
 271:Src/main.c    ****   {
 3977              		.loc 5 271 25 view .LVU1383
 278:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 3978              		.loc 5 278 3 view .LVU1384
 3979              	.LBB1309:
 3980              	.LBI1309:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 3981              		.loc 2 3620 22 view .LVU1385
 3982              	.LBB1310:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 3983              		.loc 2 3626 3 view .LVU1386
 3984              	.LBB1311:
 3985              	.LBI1311:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 519


 3986              		.loc 3 981 31 view .LVU1387
 3987              	.LBB1312:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3988              		.loc 3 983 3 view .LVU1388
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3989              		.loc 3 988 4 view .LVU1389
 3990              		.syntax unified
 3991              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3992 0a12 9BFAABF2 		rbit r2, fp
 3993              	@ 0 "" 2
 3994              	.LVL230:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3995              		.loc 3 1001 3 view .LVU1390
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3996              		.loc 3 1001 3 is_stmt 0 view .LVU1391
 3997              		.thumb
 3998              		.syntax unified
 3999              	.LBE1312:
 4000              	.LBE1311:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4001              		.loc 2 3628 3 is_stmt 1 view .LVU1392
 4002 0a16 3A6B     		ldr	r2, [r7, #48]
 4003              	.LBE1310:
 4004              	.LBE1309:
 279:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SINGLE_ENDED);
 4005              		.loc 5 279 3 is_stmt 0 view .LVU1393
 4006 0a18 CE49     		ldr	r1, .L44
 4007              	.LBB1314:
 4008              	.LBB1313:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4009              		.loc 2 3628 3 view .LVU1394
 4010 0a1a 22F4F862 		bic	r2, r2, #1984
 4011 0a1e 42F4C072 		orr	r2, r2, #384
 4012 0a22 3A63     		str	r2, [r7, #48]
 4013              	.LVL231:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4014              		.loc 2 3628 3 view .LVU1395
 4015              	.LBE1313:
 4016              	.LBE1314:
 279:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SINGLE_ENDED);
 4017              		.loc 5 279 3 is_stmt 1 view .LVU1396
 4018 0a24 3846     		mov	r0, r7
 4019 0a26 0522     		movs	r2, #5
 4020 0a28 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4021              	.LVL232:
 280:Src/main.c    **** 
 4022              		.loc 5 280 3 view .LVU1397
 4023              	.LBB1315:
 4024              	.LBI1315:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4025              		.loc 2 4974 22 view .LVU1398
 4026              	.LBB1316:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4027              		.loc 2 4979 3 view .LVU1399
 4028 0a2c D7F8B020 		ldr	r2, [r7, #176]
 4029 0a30 22F04002 		bic	r2, r2, #64
 4030 0a34 C7F8B020 		str	r2, [r7, #176]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 520


 4031              	.LVL233:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4032              		.loc 2 4979 3 is_stmt 0 view .LVU1400
 4033              	.LBE1316:
 4034              	.LBE1315:
 284:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 4035              		.loc 5 284 3 is_stmt 1 view .LVU1401
 4036              	.LBB1317:
 4037              	.LBI1317:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4038              		.loc 2 3620 22 view .LVU1402
 4039              	.LBB1318:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4040              		.loc 2 3626 3 view .LVU1403
 4041              	.LBB1319:
 4042              	.LBI1319:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4043              		.loc 3 981 31 view .LVU1404
 4044              	.LBB1320:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4045              		.loc 3 983 3 view .LVU1405
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4046              		.loc 3 988 4 view .LVU1406
 4047              		.syntax unified
 4048              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4049 0a38 9BFAABF2 		rbit r2, fp
 4050              	@ 0 "" 2
 4051              	.LVL234:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4052              		.loc 3 1001 3 view .LVU1407
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4053              		.loc 3 1001 3 is_stmt 0 view .LVU1408
 4054              		.thumb
 4055              		.syntax unified
 4056              	.LBE1320:
 4057              	.LBE1319:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4058              		.loc 2 3628 3 is_stmt 1 view .LVU1409
 4059 0a3c 3A6B     		ldr	r2, [r7, #48]
 4060              	.LBE1318:
 4061              	.LBE1317:
 285:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SINGLE_ENDED);
 4062              		.loc 5 285 3 is_stmt 0 view .LVU1410
 4063 0a3e C649     		ldr	r1, .L44+4
 4064              	.LBB1322:
 4065              	.LBB1321:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4066              		.loc 2 3628 3 view .LVU1411
 4067 0a40 22F4F832 		bic	r2, r2, #126976
 4068 0a44 42F4E042 		orr	r2, r2, #28672
 4069 0a48 3A63     		str	r2, [r7, #48]
 4070              	.LVL235:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4071              		.loc 2 3628 3 view .LVU1412
 4072              	.LBE1321:
 4073              	.LBE1322:
 285:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SINGLE_ENDED);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 521


 4074              		.loc 5 285 3 is_stmt 1 view .LVU1413
 4075 0a4a 3846     		mov	r0, r7
 4076 0a4c 0522     		movs	r2, #5
 4077 0a4e FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4078              	.LVL236:
 286:Src/main.c    **** 
 4079              		.loc 5 286 3 view .LVU1414
 4080              	.LBB1323:
 4081              	.LBI1323:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4082              		.loc 2 4974 22 view .LVU1415
 4083              	.LBB1324:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4084              		.loc 2 4979 3 view .LVU1416
 4085 0a52 D7F8B020 		ldr	r2, [r7, #176]
 4086 0a56 22F08002 		bic	r2, r2, #128
 4087 0a5a C7F8B020 		str	r2, [r7, #176]
 4088              	.LVL237:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4089              		.loc 2 4979 3 is_stmt 0 view .LVU1417
 4090              	.LBE1324:
 4091              	.LBE1323:
 290:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 4092              		.loc 5 290 3 is_stmt 1 view .LVU1418
 4093              	.LBB1325:
 4094              	.LBI1325:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4095              		.loc 2 3620 22 view .LVU1419
 4096              	.LBB1326:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4097              		.loc 2 3626 3 view .LVU1420
 4098              	.LBB1327:
 4099              	.LBI1327:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4100              		.loc 3 981 31 view .LVU1421
 4101              	.LBB1328:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4102              		.loc 3 983 3 view .LVU1422
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4103              		.loc 3 988 4 view .LVU1423
 4104              		.syntax unified
 4105              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4106 0a5e 9BFAABF2 		rbit r2, fp
 4107              	@ 0 "" 2
 4108              	.LVL238:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4109              		.loc 3 1001 3 view .LVU1424
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4110              		.loc 3 1001 3 is_stmt 0 view .LVU1425
 4111              		.thumb
 4112              		.syntax unified
 4113              	.LBE1328:
 4114              	.LBE1327:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4115              		.loc 2 3628 3 is_stmt 1 view .LVU1426
 4116 0a62 3A6B     		ldr	r2, [r7, #48]
 4117              	.LBE1326:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 522


 4118              	.LBE1325:
 291:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SINGLE_ENDED);
 4119              		.loc 5 291 3 is_stmt 0 view .LVU1427
 4120 0a64 BD49     		ldr	r1, .L44+8
 4121              	.LBB1330:
 4122              	.LBB1329:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4123              		.loc 2 3628 3 view .LVU1428
 4124 0a66 22F4F802 		bic	r2, r2, #8126464
 4125 0a6a 42F40012 		orr	r2, r2, #2097152
 4126 0a6e 3A63     		str	r2, [r7, #48]
 4127              	.LVL239:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4128              		.loc 2 3628 3 view .LVU1429
 4129              	.LBE1329:
 4130              	.LBE1330:
 291:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SINGLE_ENDED);
 4131              		.loc 5 291 3 is_stmt 1 view .LVU1430
 4132 0a70 3846     		mov	r0, r7
 4133 0a72 0522     		movs	r2, #5
 4134 0a74 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4135              	.LVL240:
 292:Src/main.c    **** 
 4136              		.loc 5 292 3 view .LVU1431
 4137              	.LBB1331:
 4138              	.LBI1331:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4139              		.loc 2 4974 22 view .LVU1432
 4140              	.LBB1332:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4141              		.loc 2 4979 3 view .LVU1433
 4142 0a78 D7F8B020 		ldr	r2, [r7, #176]
 4143 0a7c 22F48072 		bic	r2, r2, #256
 4144 0a80 C7F8B020 		str	r2, [r7, #176]
 4145              	.LVL241:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4146              		.loc 2 4979 3 is_stmt 0 view .LVU1434
 4147              	.LBE1332:
 4148              	.LBE1331:
 296:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 4149              		.loc 5 296 3 is_stmt 1 view .LVU1435
 4150              	.LBB1333:
 4151              	.LBI1333:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4152              		.loc 2 3620 22 view .LVU1436
 4153              	.LBB1334:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4154              		.loc 2 3626 3 view .LVU1437
 4155              	.LBB1335:
 4156              	.LBI1335:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4157              		.loc 3 981 31 view .LVU1438
 4158              	.LBB1336:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4159              		.loc 3 983 3 view .LVU1439
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4160              		.loc 3 988 4 view .LVU1440
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 523


 4161              		.syntax unified
 4162              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4163 0a84 9BFAABF2 		rbit r2, fp
 4164              	@ 0 "" 2
 4165              	.LVL242:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4166              		.loc 3 1001 3 view .LVU1441
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4167              		.loc 3 1001 3 is_stmt 0 view .LVU1442
 4168              		.thumb
 4169              		.syntax unified
 4170              	.LBE1336:
 4171              	.LBE1335:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4172              		.loc 2 3628 3 is_stmt 1 view .LVU1443
 4173 0a88 3A6B     		ldr	r2, [r7, #48]
 4174              	.LBE1334:
 4175              	.LBE1333:
 297:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SINGLE_ENDED);
 4176              		.loc 5 297 3 is_stmt 0 view .LVU1444
 4177 0a8a B549     		ldr	r1, .L44+12
 4178              	.LBB1338:
 4179              	.LBB1337:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4180              		.loc 2 3628 3 view .LVU1445
 4181 0a8c 22F0F852 		bic	r2, r2, #520093696
 4182 0a90 42F01062 		orr	r2, r2, #150994944
 4183 0a94 3A63     		str	r2, [r7, #48]
 4184              	.LVL243:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4185              		.loc 2 3628 3 view .LVU1446
 4186              	.LBE1337:
 4187              	.LBE1338:
 297:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SINGLE_ENDED);
 4188              		.loc 5 297 3 is_stmt 1 view .LVU1447
 4189 0a96 3846     		mov	r0, r7
 4190 0a98 0522     		movs	r2, #5
 4191 0a9a FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4192              	.LVL244:
 298:Src/main.c    **** 
 4193              		.loc 5 298 3 view .LVU1448
 4194              	.LBB1339:
 4195              	.LBI1339:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4196              		.loc 2 4974 22 view .LVU1449
 4197              	.LBB1340:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4198              		.loc 2 4979 3 view .LVU1450
 4199 0a9e D7F8B020 		ldr	r2, [r7, #176]
 4200 0aa2 22F40072 		bic	r2, r2, #512
 4201 0aa6 C7F8B020 		str	r2, [r7, #176]
 4202              	.LVL245:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4203              		.loc 2 4979 3 is_stmt 0 view .LVU1451
 4204              	.LBE1340:
 4205              	.LBE1339:
 302:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_61CYCLES_5);
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 524


 4206              		.loc 5 302 3 is_stmt 1 view .LVU1452
 4207              	.LBB1341:
 4208              	.LBI1341:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4209              		.loc 2 3620 22 view .LVU1453
 4210              	.LBB1342:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4211              		.loc 2 3626 3 view .LVU1454
 4212              	.LBB1343:
 4213              	.LBI1343:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4214              		.loc 3 981 31 view .LVU1455
 4215              	.LBB1344:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4216              		.loc 3 983 3 view .LVU1456
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4217              		.loc 3 988 4 view .LVU1457
 4218              		.syntax unified
 4219              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4220 0aaa 9BFAABF2 		rbit r2, fp
 4221              	@ 0 "" 2
 4222              	.LVL246:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4223              		.loc 3 1001 3 view .LVU1458
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4224              		.loc 3 1001 3 is_stmt 0 view .LVU1459
 4225              		.thumb
 4226              		.syntax unified
 4227              	.LBE1344:
 4228              	.LBE1343:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4229              		.loc 2 3626 25 view .LVU1460
 4230 0aae 4FF48076 		mov	r6, #256
 4231 0ab2 B2FA82F2 		clz	r2, r2
 4232 0ab6 26FA02F2 		lsr	r2, r6, r2
 4233 0aba 9200     		lsls	r2, r2, #2
 4234 0abc 3A44     		add	r2, r2, r7
 4235              	.LVL247:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4236              		.loc 2 3628 3 is_stmt 1 view .LVU1461
 4237              	.LBE1342:
 4238              	.LBE1341:
 303:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SINGLE_ENDED);
 4239              		.loc 5 303 3 is_stmt 0 view .LVU1462
 4240 0abe A949     		ldr	r1, .L44+16
 4241              	.LBB1346:
 4242              	.LBB1345:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4243              		.loc 2 3628 3 view .LVU1463
 4244 0ac0 106B     		ldr	r0, [r2, #48]
 4245 0ac2 20F01F00 		bic	r0, r0, #31
 4246 0ac6 40F00B00 		orr	r0, r0, #11
 4247 0aca 1063     		str	r0, [r2, #48]
 4248              	.LVL248:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4249              		.loc 2 3628 3 view .LVU1464
 4250              	.LBE1345:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 525


 4251              	.LBE1346:
 303:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SINGLE_ENDED);
 4252              		.loc 5 303 3 is_stmt 1 view .LVU1465
 4253 0acc 0522     		movs	r2, #5
 4254 0ace 3846     		mov	r0, r7
 4255 0ad0 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4256              	.LVL249:
 304:Src/main.c    **** 
 4257              		.loc 5 304 3 view .LVU1466
 4258              	.LBB1347:
 4259              	.LBI1347:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4260              		.loc 2 4974 22 view .LVU1467
 4261              	.LBB1348:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4262              		.loc 2 4979 3 view .LVU1468
 4263 0ad4 D7F8B020 		ldr	r2, [r7, #176]
 4264 0ad8 22F40062 		bic	r2, r2, #2048
 4265 0adc C7F8B020 		str	r2, [r7, #176]
 4266              	.LVL250:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4267              		.loc 2 4979 3 is_stmt 0 view .LVU1469
 4268              	.LBE1348:
 4269              	.LBE1347:
 308:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 4270              		.loc 5 308 3 is_stmt 1 view .LVU1470
 4271              	.LBB1349:
 4272              	.LBI1349:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4273              		.loc 2 3620 22 view .LVU1471
 4274              	.LBB1350:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4275              		.loc 2 3626 3 view .LVU1472
 4276              	.LBB1351:
 4277              	.LBI1351:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4278              		.loc 3 981 31 view .LVU1473
 4279              	.LBB1352:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4280              		.loc 3 983 3 view .LVU1474
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4281              		.loc 3 988 4 view .LVU1475
 4282              		.syntax unified
 4283              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4284 0ae0 9BFAABF2 		rbit r2, fp
 4285              	@ 0 "" 2
 4286              	.LVL251:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4287              		.loc 3 1001 3 view .LVU1476
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4288              		.loc 3 1001 3 is_stmt 0 view .LVU1477
 4289              		.thumb
 4290              		.syntax unified
 4291              	.LBE1352:
 4292              	.LBE1351:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4293              		.loc 2 3626 25 view .LVU1478
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 526


 4294 0ae4 B2FA82F2 		clz	r2, r2
 4295 0ae8 26FA02F2 		lsr	r2, r6, r2
 4296 0aec 9200     		lsls	r2, r2, #2
 4297 0aee 3A44     		add	r2, r2, r7
 4298              	.LVL252:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4299              		.loc 2 3628 3 is_stmt 1 view .LVU1479
 4300              	.LBE1350:
 4301              	.LBE1349:
 309:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SINGLE_ENDED);
 4302              		.loc 5 309 3 is_stmt 0 view .LVU1480
 4303 0af0 9D49     		ldr	r1, .L44+20
 4304              	.LBB1354:
 4305              	.LBB1353:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4306              		.loc 2 3628 3 view .LVU1481
 4307 0af2 106B     		ldr	r0, [r2, #48]
 4308 0af4 20F4F860 		bic	r0, r0, #1984
 4309 0af8 40EA0B00 		orr	r0, r0, fp
 4310 0afc 1063     		str	r0, [r2, #48]
 4311              	.LVL253:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4312              		.loc 2 3628 3 view .LVU1482
 4313              	.LBE1353:
 4314              	.LBE1354:
 309:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SINGLE_ENDED);
 4315              		.loc 5 309 3 is_stmt 1 view .LVU1483
 4316 0afe 0522     		movs	r2, #5
 4317 0b00 3846     		mov	r0, r7
 4318 0b02 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4319              	.LVL254:
 310:Src/main.c    **** 
 4320              		.loc 5 310 3 view .LVU1484
 4321              	.LBB1355:
 4322              	.LBI1355:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4323              		.loc 2 4974 22 view .LVU1485
 4324              	.LBB1356:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4325              		.loc 2 4979 3 view .LVU1486
 4326 0b06 D7F8B020 		ldr	r2, [r7, #176]
 4327 0b0a 22F48052 		bic	r2, r2, #4096
 4328 0b0e C7F8B020 		str	r2, [r7, #176]
 4329              	.LVL255:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4330              		.loc 2 4979 3 is_stmt 0 view .LVU1487
 4331              	.LBE1356:
 4332              	.LBE1355:
 314:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_61CYCLES_5);
 4333              		.loc 5 314 3 is_stmt 1 view .LVU1488
 4334              	.LBB1357:
 4335              	.LBI1357:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4336              		.loc 2 3620 22 view .LVU1489
 4337              	.LBB1358:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4338              		.loc 2 3626 3 view .LVU1490
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 527


 4339              	.LBB1359:
 4340              	.LBI1359:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4341              		.loc 3 981 31 view .LVU1491
 4342              	.LBB1360:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4343              		.loc 3 983 3 view .LVU1492
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4344              		.loc 3 988 4 view .LVU1493
 4345              		.syntax unified
 4346              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4347 0b12 9BFAABF2 		rbit r2, fp
 4348              	@ 0 "" 2
 4349              	.LVL256:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4350              		.loc 3 1001 3 view .LVU1494
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4351              		.loc 3 1001 3 is_stmt 0 view .LVU1495
 4352              		.thumb
 4353              		.syntax unified
 4354              	.LBE1360:
 4355              	.LBE1359:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4356              		.loc 2 3626 25 view .LVU1496
 4357 0b16 B2FA82F2 		clz	r2, r2
 4358 0b1a 26FA02F2 		lsr	r2, r6, r2
 4359 0b1e 9200     		lsls	r2, r2, #2
 4360 0b20 3A44     		add	r2, r2, r7
 4361              	.LVL257:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4362              		.loc 2 3628 3 is_stmt 1 view .LVU1497
 4363              	.LBE1358:
 4364              	.LBE1357:
 315:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SINGLE_ENDED);
 4365              		.loc 5 315 3 is_stmt 0 view .LVU1498
 4366 0b22 9249     		ldr	r1, .L44+24
 4367              	.LBB1362:
 4368              	.LBB1361:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4369              		.loc 2 3628 3 view .LVU1499
 4370 0b24 106B     		ldr	r0, [r2, #48]
 4371 0b26 20F4F830 		bic	r0, r0, #126976
 4372 0b2a 40F45040 		orr	r0, r0, #53248
 4373 0b2e 1063     		str	r0, [r2, #48]
 4374              	.LVL258:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4375              		.loc 2 3628 3 view .LVU1500
 4376              	.LBE1361:
 4377              	.LBE1362:
 315:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SINGLE_ENDED);
 4378              		.loc 5 315 3 is_stmt 1 view .LVU1501
 4379 0b30 0522     		movs	r2, #5
 4380 0b32 3846     		mov	r0, r7
 4381 0b34 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4382              	.LVL259:
 316:Src/main.c    **** 
 4383              		.loc 5 316 3 view .LVU1502
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 528


 4384              	.LBB1363:
 4385              	.LBI1363:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4386              		.loc 2 4974 22 view .LVU1503
 4387              	.LBB1364:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4388              		.loc 2 4979 3 view .LVU1504
 4389 0b38 D7F8B020 		ldr	r2, [r7, #176]
 4390 0b3c 22F40052 		bic	r2, r2, #8192
 4391 0b40 C7F8B020 		str	r2, [r7, #176]
 4392              	.LVL260:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4393              		.loc 2 4979 3 is_stmt 0 view .LVU1505
 4394              	.LBE1364:
 4395              	.LBE1363:
 320:Src/main.c    ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_TEMPSENSOR, LL_ADC_SAMPLINGTIME_7CYCLES_5);
 4396              		.loc 5 320 3 is_stmt 1 view .LVU1506
 4397              	.LBB1365:
 4398              	.LBI1365:
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4399              		.loc 2 3620 22 view .LVU1507
 4400              	.LBB1366:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4401              		.loc 2 3626 3 view .LVU1508
 4402              	.LBB1367:
 4403              	.LBI1367:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4404              		.loc 3 981 31 view .LVU1509
 4405              	.LBB1368:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4406              		.loc 3 983 3 view .LVU1510
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4407              		.loc 3 988 4 view .LVU1511
 4408              		.syntax unified
 4409              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4410 0b44 9BFAABF2 		rbit r2, fp
 4411              	@ 0 "" 2
 4412              	.LVL261:
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4413              		.loc 3 1001 3 view .LVU1512
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4414              		.loc 3 1001 3 is_stmt 0 view .LVU1513
 4415              		.thumb
 4416              		.syntax unified
 4417              	.LBE1368:
 4418              	.LBE1367:
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****   
 4419              		.loc 2 3626 25 view .LVU1514
 4420 0b48 B2FA82F2 		clz	r2, r2
 4421 0b4c 26FA02F1 		lsr	r1, r6, r2
 4422 0b50 8900     		lsls	r1, r1, #2
 4423 0b52 3944     		add	r1, r1, r7
 4424              	.LVL262:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4425              		.loc 2 3628 3 is_stmt 1 view .LVU1515
 4426              	.LBE1366:
 4427              	.LBE1365:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 529


 321:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_TEMPSENSOR, LL_ADC_SINGLE_ENDED);
 4428              		.loc 5 321 3 is_stmt 0 view .LVU1516
 4429 0b54 0322     		movs	r2, #3
 4430              	.LBB1371:
 4431              	.LBB1369:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4432              		.loc 2 3628 3 view .LVU1517
 4433 0b56 086B     		ldr	r0, [r1, #48]
 4434              	.LBE1369:
 4435              	.LBE1371:
 4436              	.LBE1377:
 4437              	.LBE1380:
 4438              	.LBB1381:
 4439              	.LBB1382:
 788:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM3);
 4440              		.loc 5 788 3 view .LVU1518
 4441 0b58 854E     		ldr	r6, .L44+28
 4442              	.LBE1382:
 4443              	.LBE1381:
 4444              	.LBB1406:
 4445              	.LBB1378:
 4446              	.LBB1372:
 4447              	.LBB1370:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4448              		.loc 2 3628 3 view .LVU1519
 4449 0b5a 20F4F800 		bic	r0, r0, #8126464
 4450 0b5e 40F48000 		orr	r0, r0, #4194304
 4451 0b62 0863     		str	r0, [r1, #48]
 4452              	.LVL263:
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 4453              		.loc 2 3628 3 view .LVU1520
 4454              	.LBE1370:
 4455              	.LBE1372:
 321:Src/main.c    ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_TEMPSENSOR, LL_ADC_SINGLE_ENDED);
 4456              		.loc 5 321 3 is_stmt 1 view .LVU1521
 4457 0b64 3846     		mov	r0, r7
 4458 0b66 8349     		ldr	r1, .L44+32
 4459 0b68 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 4460              	.LVL264:
 322:Src/main.c    ****   LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_TEMPSENSOR);
 4461              		.loc 5 322 3 view .LVU1522
 4462              	.LBB1373:
 4463              	.LBI1373:
4974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4464              		.loc 2 4974 22 view .LVU1523
 4465              	.LBB1374:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4466              		.loc 2 4979 3 view .LVU1524
 4467 0b6c D7F8B020 		ldr	r2, [r7, #176]
 4468 0b70 22F48032 		bic	r2, r2, #65536
 4469 0b74 C7F8B020 		str	r2, [r7, #176]
 4470              	.LVL265:
4979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 4471              		.loc 2 4979 3 is_stmt 0 view .LVU1525
 4472              	.LBE1374:
 4473              	.LBE1373:
 323:Src/main.c    ****   /* USER CODE BEGIN ADC1_Init 2 */
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 530


 4474              		.loc 5 323 3 is_stmt 1 view .LVU1526
 4475              	.LBB1375:
 4476              	.LBI1375:
2609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** {
 4477              		.loc 2 2609 22 view .LVU1527
 4478              	.LBB1376:
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
 4479              		.loc 2 2611 3 view .LVU1528
 4480 0b78 D8F80820 		ldr	r2, [r8, #8]
 4481 0b7c 22F0E072 		bic	r2, r2, #29360128
 4482 0b80 42F40002 		orr	r2, r2, #8388608
 4483 0b84 C8F80820 		str	r2, [r8, #8]
 4484              	.LVL266:
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_adc.h **** }
 4485              		.loc 2 2611 3 is_stmt 0 view .LVU1529
 4486              	.LBE1376:
 4487              	.LBE1375:
 4488              	.LBE1378:
 4489              	.LBE1406:
 110:Src/main.c    ****   MX_TIM17_Init();
 4490              		.loc 5 110 3 is_stmt 1 view .LVU1530
 4491              	.LBB1407:
 4492              	.LBI1381:
 769:Src/main.c    **** {
 4493              		.loc 5 769 13 view .LVU1531
 4494              	.LBB1403:
 776:Src/main.c    **** 
 4495              		.loc 5 776 3 view .LVU1532
 776:Src/main.c    **** 
 4496              		.loc 5 776 22 is_stmt 0 view .LVU1533
 4497 0b88 CDE92E44 		strd	r4, r4, [sp, #184]
 4498 0b8c CDE93144 		strd	r4, r4, [sp, #196]
 779:Src/main.c    **** 
 4499              		.loc 5 779 3 is_stmt 1 view .LVU1534
 4500              	.LVL267:
 4501              	.LBB1383:
 4502              	.LBI1383:
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 4503              		.loc 8 537 22 view .LVU1535
 4504              	.LBB1384:
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 4505              		.loc 8 539 3 view .LVU1536
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4506              		.loc 8 540 3 view .LVU1537
 4507              	.LBE1384:
 4508              	.LBE1383:
 776:Src/main.c    **** 
 4509              		.loc 5 776 22 is_stmt 0 view .LVU1538
 4510 0b90 3094     		str	r4, [sp, #192]
 4511              	.LBB1389:
 4512              	.LBB1385:
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4513              		.loc 8 540 3 view .LVU1539
 4514 0b92 EA69     		ldr	r2, [r5, #28]
 4515              	.LBE1385:
 4516              	.LBE1389:
 4517              	.LBE1403:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 531


 4518              	.LBE1407:
 4519              	.LBB1408:
 4520              	.LBB1409:
 919:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM17);
 4521              		.loc 5 919 3 view .LVU1540
 4522 0b94 DFF8E881 		ldr	r8, .L44+44
 4523              	.LBE1409:
 4524              	.LBE1408:
 4525              	.LBB1430:
 4526              	.LBB1404:
 4527              	.LBB1390:
 4528              	.LBB1386:
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4529              		.loc 8 540 3 view .LVU1541
 4530 0b98 42F00202 		orr	r2, r2, #2
 4531 0b9c EA61     		str	r2, [r5, #28]
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4532              		.loc 8 542 3 is_stmt 1 view .LVU1542
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4533              		.loc 8 542 12 is_stmt 0 view .LVU1543
 4534 0b9e EA69     		ldr	r2, [r5, #28]
 4535 0ba0 02F00202 		and	r2, r2, #2
 4536              	.LBE1386:
 4537              	.LBE1390:
 786:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 4538              		.loc 5 786 29 view .LVU1544
 4539 0ba4 4FF6FF77 		movw	r7, #65535
 4540              	.LBB1391:
 4541              	.LBB1387:
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4542              		.loc 8 542 10 view .LVU1545
 4543 0ba8 0392     		str	r2, [sp, #12]
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4544              		.loc 8 543 3 is_stmt 1 view .LVU1546
 4545              	.LBE1387:
 4546              	.LBE1391:
 788:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM3);
 4547              		.loc 5 788 3 is_stmt 0 view .LVU1547
 4548 0baa 2EA9     		add	r1, sp, #184
 4549 0bac 3046     		mov	r0, r6
 4550              	.LBB1392:
 4551              	.LBB1388:
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4552              		.loc 8 543 3 view .LVU1548
 4553 0bae 039A     		ldr	r2, [sp, #12]
 4554              	.LVL268:
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4555              		.loc 8 543 3 view .LVU1549
 4556              	.LBE1388:
 4557              	.LBE1392:
 784:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 4558              		.loc 5 784 3 is_stmt 1 view .LVU1550
 785:Src/main.c    ****   TIM_InitStruct.Autoreload = 65535;
 4559              		.loc 5 785 3 view .LVU1551
 786:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 4560              		.loc 5 786 3 view .LVU1552
 786:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 532


 4561              		.loc 5 786 29 is_stmt 0 view .LVU1553
 4562 0bb0 3097     		str	r7, [sp, #192]
 787:Src/main.c    ****   LL_TIM_Init(TIM3, &TIM_InitStruct);
 4563              		.loc 5 787 3 is_stmt 1 view .LVU1554
 788:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM3);
 4564              		.loc 5 788 3 view .LVU1555
 4565 0bb2 FFF7FEFF 		bl	LL_TIM_Init
 4566              	.LVL269:
 789:Src/main.c    ****   LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 4567              		.loc 5 789 3 view .LVU1556
 4568              	.LBB1393:
 4569              	.LBI1393:
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 4570              		.loc 1 1607 22 view .LVU1557
 4571              	.LBB1394:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4572              		.loc 1 1609 3 view .LVU1558
 4573              	.LBE1394:
 4574              	.LBE1393:
 4575              	.LBE1404:
 4576              	.LBE1430:
 4577              	.LBB1431:
 4578              	.LBB1428:
 903:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 4579              		.loc 5 903 25 is_stmt 0 view .LVU1559
 4580 0bb6 2023     		movs	r3, #32
 4581 0bb8 1A46     		mov	r2, r3
 4582              	.LBE1428:
 4583              	.LBE1431:
 4584              	.LBB1432:
 4585              	.LBB1405:
 4586              	.LBB1396:
 4587              	.LBB1395:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4588              		.loc 1 1609 3 view .LVU1560
 4589 0bba 3368     		ldr	r3, [r6]
 4590 0bbc 23F08003 		bic	r3, r3, #128
 4591 0bc0 3360     		str	r3, [r6]
 4592              	.LVL270:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4593              		.loc 1 1609 3 view .LVU1561
 4594              	.LBE1395:
 4595              	.LBE1396:
 790:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 4596              		.loc 5 790 3 is_stmt 1 view .LVU1562
 4597              	.LBB1397:
 4598              	.LBI1397:
3373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 4599              		.loc 1 3373 22 view .LVU1563
 4600              	.LBB1398:
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4601              		.loc 1 3375 3 view .LVU1564
 4602 0bc2 B368     		ldr	r3, [r6, #8]
 4603 0bc4 23F4A033 		bic	r3, r3, #81920
 4604 0bc8 23F00703 		bic	r3, r3, #7
 4605 0bcc B360     		str	r3, [r6, #8]
 4606              	.LVL271:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 533


3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4607              		.loc 1 3375 3 is_stmt 0 view .LVU1565
 4608              	.LBE1398:
 4609              	.LBE1397:
 791:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM3);
 4610              		.loc 5 791 3 is_stmt 1 view .LVU1566
 4611              	.LBB1399:
 4612              	.LBI1399:
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 4613              		.loc 1 3419 22 view .LVU1567
 4614              	.LBB1400:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4615              		.loc 1 3421 3 view .LVU1568
 4616 0bce 7368     		ldr	r3, [r6, #4]
 4617 0bd0 23F07003 		bic	r3, r3, #112
 4618 0bd4 7360     		str	r3, [r6, #4]
 4619              	.LVL272:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4620              		.loc 1 3421 3 is_stmt 0 view .LVU1569
 4621              	.LBE1400:
 4622              	.LBE1399:
 792:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 2 */
 4623              		.loc 5 792 3 is_stmt 1 view .LVU1570
 4624              	.LBB1401:
 4625              	.LBI1401:
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 4626              		.loc 1 3519 22 view .LVU1571
 4627              	.LBB1402:
 4628              		.loc 1 3521 3 view .LVU1572
 4629 0bd6 B368     		ldr	r3, [r6, #8]
 4630 0bd8 23F08003 		bic	r3, r3, #128
 4631 0bdc B360     		str	r3, [r6, #8]
 4632              	.LVL273:
 4633              		.loc 1 3521 3 is_stmt 0 view .LVU1573
 4634              	.LBE1402:
 4635              	.LBE1401:
 4636              	.LBE1405:
 4637              	.LBE1432:
 111:Src/main.c    ****   MX_TIM15_Init();
 4638              		.loc 5 111 3 is_stmt 1 view .LVU1574
 4639              	.LBB1433:
 4640              	.LBI1408:
 895:Src/main.c    **** {
 4641              		.loc 5 895 13 view .LVU1575
 4642              	.LBB1429:
 902:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 4643              		.loc 5 902 3 view .LVU1576
 903:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 4644              		.loc 5 903 25 is_stmt 0 view .LVU1577
 4645 0bde 2146     		mov	r1, r4
 4646 0be0 26A8     		add	r0, sp, #152
 902:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 4647              		.loc 5 902 22 view .LVU1578
 4648 0be2 CDE91B44 		strd	r4, r4, [sp, #108]
 4649 0be6 CDE91D44 		strd	r4, r4, [sp, #116]
 4650 0bea 1F94     		str	r4, [sp, #124]
 903:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 534


 4651              		.loc 5 903 3 is_stmt 1 view .LVU1579
 903:Src/main.c    ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 4652              		.loc 5 903 25 is_stmt 0 view .LVU1580
 4653 0bec FFF7FEFF 		bl	memset
 4654              	.LVL274:
 904:Src/main.c    **** 
 4655              		.loc 5 904 3 is_stmt 1 view .LVU1581
 904:Src/main.c    **** 
 4656              		.loc 5 904 27 is_stmt 0 view .LVU1582
 4657 0bf0 2822     		movs	r2, #40
 4658 0bf2 2146     		mov	r1, r4
 4659 0bf4 2EA8     		add	r0, sp, #184
 4660 0bf6 FFF7FEFF 		bl	memset
 4661              	.LVL275:
 906:Src/main.c    **** 
 4662              		.loc 5 906 3 is_stmt 1 view .LVU1583
 906:Src/main.c    **** 
 4663              		.loc 5 906 23 is_stmt 0 view .LVU1584
 4664 0bfa CDE92044 		strd	r4, r4, [sp, #128]
 4665 0bfe CDE92244 		strd	r4, r4, [sp, #136]
 4666 0c02 CDE92444 		strd	r4, r4, [sp, #144]
 909:Src/main.c    **** 
 4667              		.loc 5 909 3 is_stmt 1 view .LVU1585
 4668              	.LVL276:
 4669              	.LBB1410:
 4670              	.LBI1410:
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 4671              		.loc 8 851 22 view .LVU1586
 4672              	.LBB1411:
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 4673              		.loc 8 853 3 view .LVU1587
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4674              		.loc 8 854 3 view .LVU1588
 4675 0c06 AB69     		ldr	r3, [r5, #24]
 4676 0c08 43F48023 		orr	r3, r3, #262144
 4677 0c0c AB61     		str	r3, [r5, #24]
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4678              		.loc 8 856 3 view .LVU1589
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4679              		.loc 8 856 12 is_stmt 0 view .LVU1590
 4680 0c0e AB69     		ldr	r3, [r5, #24]
 4681              	.LBE1411:
 4682              	.LBE1410:
 916:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 4683              		.loc 5 916 29 view .LVU1591
 4684 0c10 1D97     		str	r7, [sp, #116]
 4685              	.LBB1413:
 4686              	.LBB1412:
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4687              		.loc 8 856 12 view .LVU1592
 4688 0c12 03F48023 		and	r3, r3, #262144
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4689              		.loc 8 856 10 view .LVU1593
 4690 0c16 0193     		str	r3, [sp, #4]
 4691              		.loc 8 857 3 is_stmt 1 view .LVU1594
 4692 0c18 019B     		ldr	r3, [sp, #4]
 4693              	.LVL277:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 535


 4694              		.loc 8 857 3 is_stmt 0 view .LVU1595
 4695              	.LBE1412:
 4696              	.LBE1413:
 914:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 4697              		.loc 5 914 3 is_stmt 1 view .LVU1596
 919:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM17);
 4698              		.loc 5 919 3 is_stmt 0 view .LVU1597
 4699 0c1a 1BA9     		add	r1, sp, #108
 914:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 4700              		.loc 5 914 28 view .LVU1598
 4701 0c1c 4FF47473 		mov	r3, #976
 919:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM17);
 4702              		.loc 5 919 3 view .LVU1599
 4703 0c20 4046     		mov	r0, r8
 914:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 4704              		.loc 5 914 28 view .LVU1600
 4705 0c22 ADF86C30 		strh	r3, [sp, #108]	@ movhi
 915:Src/main.c    ****   TIM_InitStruct.Autoreload = 65535;
 4706              		.loc 5 915 3 is_stmt 1 view .LVU1601
 916:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 4707              		.loc 5 916 3 view .LVU1602
 917:Src/main.c    ****   TIM_InitStruct.RepetitionCounter = 0;
 4708              		.loc 5 917 3 view .LVU1603
 918:Src/main.c    ****   LL_TIM_Init(TIM17, &TIM_InitStruct);
 4709              		.loc 5 918 3 view .LVU1604
 919:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM17);
 4710              		.loc 5 919 3 view .LVU1605
 4711 0c26 FFF7FEFF 		bl	LL_TIM_Init
 4712              	.LVL278:
 920:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM17, LL_TIM_CHANNEL_CH1);
 4713              		.loc 5 920 3 view .LVU1606
 4714              	.LBB1414:
 4715              	.LBI1414:
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 4716              		.loc 1 1607 22 view .LVU1607
 4717              	.LBB1415:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4718              		.loc 1 1609 3 view .LVU1608
 4719 0c2a D8F80030 		ldr	r3, [r8]
 4720              	.LBE1415:
 4721              	.LBE1414:
 4722              	.LBB1417:
 4723              	.LBB1418:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4724              		.loc 1 2459 3 is_stmt 0 view .LVU1609
 4725 0c2e 06F59E36 		add	r6, r6, #80896
 4726              	.LBE1418:
 4727              	.LBE1417:
 4728              	.LBB1421:
 4729              	.LBB1416:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4730              		.loc 1 1609 3 view .LVU1610
 4731 0c32 23F08003 		bic	r3, r3, #128
 4732 0c36 C8F80030 		str	r3, [r8]
 4733              	.LVL279:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4734              		.loc 1 1609 3 view .LVU1611
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 536


 4735              	.LBE1416:
 4736              	.LBE1421:
 921:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 4737              		.loc 5 921 3 is_stmt 1 view .LVU1612
 4738              	.LBB1422:
 4739              	.LBI1417:
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 4740              		.loc 1 2455 22 view .LVU1613
 4741              	.LBB1419:
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 4742              		.loc 1 2457 3 view .LVU1614
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 4743              		.loc 1 2458 3 view .LVU1615
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4744              		.loc 1 2459 3 view .LVU1616
 4745 0c3a D6F81838 		ldr	r3, [r6, #2072]
 4746              	.LBE1419:
 4747              	.LBE1422:
 922:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 4748              		.loc 5 922 28 is_stmt 0 view .LVU1617
 4749 0c3e 6021     		movs	r1, #96
 4750              	.LBB1423:
 4751              	.LBB1420:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4752              		.loc 1 2459 3 view .LVU1618
 4753 0c40 43F00803 		orr	r3, r3, #8
 4754 0c44 C6F81838 		str	r3, [r6, #2072]
 4755              	.LVL280:
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 4756              		.loc 1 2459 3 view .LVU1619
 4757              	.LBE1420:
 4758              	.LBE1423:
 922:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 4759              		.loc 5 922 3 is_stmt 1 view .LVU1620
 930:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM17, LL_TIM_CHANNEL_CH1);
 4760              		.loc 5 930 3 is_stmt 0 view .LVU1621
 4761 0c48 26AA     		add	r2, sp, #152
 925:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 4762              		.loc 5 925 34 view .LVU1622
 4763 0c4a 42F21073 		movw	r3, #10000
 923:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 4764              		.loc 5 923 29 view .LVU1623
 4765 0c4e CDE92614 		strd	r1, r4, [sp, #152]
 924:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 10000;
 4766              		.loc 5 924 3 is_stmt 1 view .LVU1624
 930:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM17, LL_TIM_CHANNEL_CH1);
 4767              		.loc 5 930 3 is_stmt 0 view .LVU1625
 4768 0c52 4046     		mov	r0, r8
 4769 0c54 5146     		mov	r1, r10
 925:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 4770              		.loc 5 925 34 view .LVU1626
 4771 0c56 2993     		str	r3, [sp, #164]
 927:Src/main.c    ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 4772              		.loc 5 927 33 view .LVU1627
 4773 0c58 CDE92A44 		strd	r4, r4, [sp, #168]
 929:Src/main.c    ****   LL_TIM_OC_Init(TIM17, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 4774              		.loc 5 929 34 view .LVU1628
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 537


 4775 0c5c CDE92C44 		strd	r4, r4, [sp, #176]
 924:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 10000;
 4776              		.loc 5 924 30 view .LVU1629
 4777 0c60 2894     		str	r4, [sp, #160]
 925:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 4778              		.loc 5 925 3 is_stmt 1 view .LVU1630
 926:Src/main.c    ****   TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 4779              		.loc 5 926 3 view .LVU1631
 927:Src/main.c    ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 4780              		.loc 5 927 3 view .LVU1632
 928:Src/main.c    ****   TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 4781              		.loc 5 928 3 view .LVU1633
 929:Src/main.c    ****   LL_TIM_OC_Init(TIM17, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 4782              		.loc 5 929 3 view .LVU1634
 930:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM17, LL_TIM_CHANNEL_CH1);
 4783              		.loc 5 930 3 view .LVU1635
 4784 0c62 FFF7FEFF 		bl	LL_TIM_OC_Init
 4785              	.LVL281:
 931:Src/main.c    ****   TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 4786              		.loc 5 931 3 view .LVU1636
 4787 0c66 5146     		mov	r1, r10
 4788 0c68 4046     		mov	r0, r8
 4789 0c6a FFF7FEFF 		bl	LL_TIM_OC_DisableFast
 4790              	.LVL282:
 932:Src/main.c    ****   TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 4791              		.loc 5 932 3 view .LVU1637
 937:Src/main.c    ****   TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 4792              		.loc 5 937 36 is_stmt 0 view .LVU1638
 4793 0c6e 4FF40052 		mov	r2, #8192
 940:Src/main.c    ****   /* USER CODE BEGIN TIM17_Init 2 */
 4794              		.loc 5 940 3 view .LVU1639
 4795 0c72 2EA9     		add	r1, sp, #184
 4796 0c74 4046     		mov	r0, r8
 933:Src/main.c    ****   TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 4797              		.loc 5 933 32 view .LVU1640
 4798 0c76 CDE92E44 		strd	r4, r4, [sp, #184]
 934:Src/main.c    ****   TIM_BDTRInitStruct.DeadTime = 0;
 4799              		.loc 5 934 3 is_stmt 1 view .LVU1641
 937:Src/main.c    ****   TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 4800              		.loc 5 937 36 is_stmt 0 view .LVU1642
 4801 0c7a 3292     		str	r2, [sp, #200]
 934:Src/main.c    ****   TIM_BDTRInitStruct.DeadTime = 0;
 4802              		.loc 5 934 32 view .LVU1643
 4803 0c7c 3094     		str	r4, [sp, #192]
 935:Src/main.c    ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 4804              		.loc 5 935 3 is_stmt 1 view .LVU1644
 935:Src/main.c    ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 4805              		.loc 5 935 31 is_stmt 0 view .LVU1645
 4806 0c7e 8DF8C440 		strb	r4, [sp, #196]
 936:Src/main.c    ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 4807              		.loc 5 936 3 is_stmt 1 view .LVU1646
 936:Src/main.c    ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 4808              		.loc 5 936 33 is_stmt 0 view .LVU1647
 4809 0c82 ADF8C640 		strh	r4, [sp, #198]	@ movhi
 937:Src/main.c    ****   TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 4810              		.loc 5 937 3 is_stmt 1 view .LVU1648
 938:Src/main.c    ****   TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 538


 4811              		.loc 5 938 3 view .LVU1649
 938:Src/main.c    ****   TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 4812              		.loc 5 938 34 is_stmt 0 view .LVU1650
 4813 0c86 3394     		str	r4, [sp, #204]
 939:Src/main.c    ****   LL_TIM_BDTR_Init(TIM17, &TIM_BDTRInitStruct);
 4814              		.loc 5 939 3 is_stmt 1 view .LVU1651
 939:Src/main.c    ****   LL_TIM_BDTR_Init(TIM17, &TIM_BDTRInitStruct);
 4815              		.loc 5 939 38 is_stmt 0 view .LVU1652
 4816 0c88 3794     		str	r4, [sp, #220]
 940:Src/main.c    ****   /* USER CODE BEGIN TIM17_Init 2 */
 4817              		.loc 5 940 3 is_stmt 1 view .LVU1653
 4818 0c8a FFF7FEFF 		bl	LL_TIM_BDTR_Init
 4819              	.LVL283:
 944:Src/main.c    ****   /**TIM17 GPIO Configuration
 4820              		.loc 5 944 3 view .LVU1654
 4821              	.LBB1424:
 4822              	.LBI1424:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 4823              		.loc 8 287 22 view .LVU1655
 4824              	.LBB1425:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 4825              		.loc 8 289 3 view .LVU1656
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4826              		.loc 8 290 3 view .LVU1657
 4827 0c8e 6B69     		ldr	r3, [r5, #20]
 4828 0c90 43F40033 		orr	r3, r3, #131072
 4829 0c94 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4830              		.loc 8 292 3 view .LVU1658
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4831              		.loc 8 292 12 is_stmt 0 view .LVU1659
 4832 0c96 6B69     		ldr	r3, [r5, #20]
 4833 0c98 03F40033 		and	r3, r3, #131072
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4834              		.loc 8 292 10 view .LVU1660
 4835 0c9c 0293     		str	r3, [sp, #8]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4836              		.loc 8 293 3 is_stmt 1 view .LVU1661
 4837              	.LBE1425:
 4838              	.LBE1424:
 949:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 4839              		.loc 5 949 24 is_stmt 0 view .LVU1662
 4840 0c9e 0222     		movs	r2, #2
 4841              	.LBB1427:
 4842              	.LBB1426:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4843              		.loc 8 293 3 view .LVU1663
 4844 0ca0 029B     		ldr	r3, [sp, #8]
 4845              	.LVL284:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4846              		.loc 8 293 3 view .LVU1664
 4847              	.LBE1426:
 4848              	.LBE1427:
 948:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 4849              		.loc 5 948 3 is_stmt 1 view .LVU1665
 949:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 4850              		.loc 5 949 24 is_stmt 0 view .LVU1666
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 539


 4851 0ca2 2192     		str	r2, [sp, #132]
 948:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 4852              		.loc 5 948 23 view .LVU1667
 4853 0ca4 8023     		movs	r3, #128
 954:Src/main.c    **** 
 4854              		.loc 5 954 3 view .LVU1668
 4855 0ca6 20A9     		add	r1, sp, #128
 4856 0ca8 4FF09040 		mov	r0, #1207959552
 951:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 4857              		.loc 5 951 30 view .LVU1669
 4858 0cac CDE92244 		strd	r4, r4, [sp, #136]
 953:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 4859              		.loc 5 953 29 view .LVU1670
 4860 0cb0 CDE9244A 		strd	r4, r10, [sp, #144]
 948:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 4861              		.loc 5 948 23 view .LVU1671
 4862 0cb4 2093     		str	r3, [sp, #128]
 949:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 4863              		.loc 5 949 3 is_stmt 1 view .LVU1672
 950:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 4864              		.loc 5 950 3 view .LVU1673
 951:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 4865              		.loc 5 951 3 view .LVU1674
 952:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 4866              		.loc 5 952 3 view .LVU1675
 953:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 4867              		.loc 5 953 3 view .LVU1676
 954:Src/main.c    **** 
 4868              		.loc 5 954 3 view .LVU1677
 4869 0cb6 FFF7FEFF 		bl	LL_GPIO_Init
 4870              	.LVL285:
 4871              	.LBE1429:
 4872              	.LBE1433:
 112:Src/main.c    ****   MX_TIM6_Init();
 4873              		.loc 5 112 3 view .LVU1678
 4874              	.LBB1434:
 4875              	.LBI1434:
 837:Src/main.c    **** {
 4876              		.loc 5 837 13 view .LVU1679
 4877              	.LBB1435:
 844:Src/main.c    **** 
 4878              		.loc 5 844 3 view .LVU1680
 844:Src/main.c    **** 
 4879              		.loc 5 844 22 is_stmt 0 view .LVU1681
 4880 0cba CDE92644 		strd	r4, r4, [sp, #152]
 4881 0cbe CDE92844 		strd	r4, r4, [sp, #160]
 846:Src/main.c    **** 
 4882              		.loc 5 846 23 view .LVU1682
 4883 0cc2 3194     		str	r4, [sp, #196]
 844:Src/main.c    **** 
 4884              		.loc 5 844 22 view .LVU1683
 4885 0cc4 2A94     		str	r4, [sp, #168]
 846:Src/main.c    **** 
 4886              		.loc 5 846 3 is_stmt 1 view .LVU1684
 849:Src/main.c    **** 
 4887              		.loc 5 849 3 view .LVU1685
 4888              	.LVL286:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 540


 4889              	.LBB1436:
 4890              	.LBI1436:
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 4891              		.loc 8 851 22 view .LVU1686
 4892              	.LBB1437:
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 4893              		.loc 8 853 3 view .LVU1687
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4894              		.loc 8 854 3 view .LVU1688
 4895              	.LBE1437:
 4896              	.LBE1436:
 846:Src/main.c    **** 
 4897              		.loc 5 846 23 is_stmt 0 view .LVU1689
 4898 0cc6 3094     		str	r4, [sp, #192]
 4899              	.LBB1440:
 4900              	.LBB1438:
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4901              		.loc 8 854 3 view .LVU1690
 4902 0cc8 AB69     		ldr	r3, [r5, #24]
 4903              	.LBE1438:
 4904              	.LBE1440:
 861:Src/main.c    **** 
 4905              		.loc 5 861 3 view .LVU1691
 4906 0cca 2B48     		ldr	r0, .L44+36
 4907              	.LBB1441:
 4908              	.LBB1439:
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4909              		.loc 8 854 3 view .LVU1692
 4910 0ccc 43F48033 		orr	r3, r3, #65536
 4911 0cd0 AB61     		str	r3, [r5, #24]
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4912              		.loc 8 856 3 is_stmt 1 view .LVU1693
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4913              		.loc 8 856 12 is_stmt 0 view .LVU1694
 4914 0cd2 AB69     		ldr	r3, [r5, #24]
 4915 0cd4 03F48033 		and	r3, r3, #65536
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4916              		.loc 8 856 10 view .LVU1695
 4917 0cd8 1B93     		str	r3, [sp, #108]
 4918              		.loc 8 857 3 is_stmt 1 view .LVU1696
 4919 0cda 1B9B     		ldr	r3, [sp, #108]
 4920              	.LVL287:
 4921              		.loc 8 857 3 is_stmt 0 view .LVU1697
 4922              	.LBE1439:
 4923              	.LBE1441:
 851:Src/main.c    ****   /**TIM15 GPIO Configuration
 4924              		.loc 5 851 3 is_stmt 1 view .LVU1698
 4925              	.LBB1442:
 4926              	.LBI1442:
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 4927              		.loc 8 287 22 view .LVU1699
 4928              	.LBB1443:
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 4929              		.loc 8 289 3 view .LVU1700
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 4930              		.loc 8 290 3 view .LVU1701
 4931 0cdc 6B69     		ldr	r3, [r5, #20]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 541


 4932 0cde 43F48023 		orr	r3, r3, #262144
 4933 0ce2 6B61     		str	r3, [r5, #20]
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4934              		.loc 8 292 3 view .LVU1702
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4935              		.loc 8 292 12 is_stmt 0 view .LVU1703
 4936 0ce4 6B69     		ldr	r3, [r5, #20]
 4937 0ce6 03F48023 		and	r3, r3, #262144
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 4938              		.loc 8 292 10 view .LVU1704
 4939 0cea 2093     		str	r3, [sp, #128]
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4940              		.loc 8 293 3 is_stmt 1 view .LVU1705
 4941              	.LBE1443:
 4942              	.LBE1442:
 856:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 4943              		.loc 5 856 24 is_stmt 0 view .LVU1706
 4944 0cec 0222     		movs	r2, #2
 4945              	.LBB1445:
 4946              	.LBB1444:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4947              		.loc 8 293 3 view .LVU1707
 4948 0cee 209B     		ldr	r3, [sp, #128]
 4949              	.LVL288:
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 4950              		.loc 8 293 3 view .LVU1708
 4951              	.LBE1444:
 4952              	.LBE1445:
 855:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 4953              		.loc 5 855 3 is_stmt 1 view .LVU1709
 856:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 4954              		.loc 5 856 24 is_stmt 0 view .LVU1710
 4955 0cf0 2F92     		str	r2, [sp, #188]
 855:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 4956              		.loc 5 855 23 view .LVU1711
 4957 0cf2 4FF48043 		mov	r3, #16384
 861:Src/main.c    **** 
 4958              		.loc 5 861 3 view .LVU1712
 4959 0cf6 2EA9     		add	r1, sp, #184
 855:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 4960              		.loc 5 855 23 view .LVU1713
 4961 0cf8 2E93     		str	r3, [sp, #184]
 856:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 4962              		.loc 5 856 3 is_stmt 1 view .LVU1714
 857:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 4963              		.loc 5 857 3 view .LVU1715
 858:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 4964              		.loc 5 858 3 view .LVU1716
 859:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 4965              		.loc 5 859 3 view .LVU1717
 860:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 4966              		.loc 5 860 3 view .LVU1718
 861:Src/main.c    **** 
 4967              		.loc 5 861 3 view .LVU1719
 860:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 4968              		.loc 5 860 29 is_stmt 0 view .LVU1720
 4969 0cfa CDE932AA 		strd	r10, r10, [sp, #200]
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 542


 861:Src/main.c    **** 
 4970              		.loc 5 861 3 view .LVU1721
 4971 0cfe FFF7FEFF 		bl	LL_GPIO_Init
 4972              	.LVL289:
 864:Src/main.c    ****   NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 4973              		.loc 5 864 3 is_stmt 1 view .LVU1722
 4974              	.LBB1446:
 4975              	.LBI1446:
1676:Drivers/CMSIS/Include/core_cm4.h **** {
 4976              		.loc 4 1676 26 view .LVU1723
 4977              	.LBB1447:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 4978              		.loc 4 1678 3 view .LVU1724
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 4979              		.loc 4 1678 26 is_stmt 0 view .LVU1725
 4980 0d02 1E4B     		ldr	r3, .L44+40
 4981 0d04 D868     		ldr	r0, [r3, #12]
 4982              	.LBE1447:
 4983              	.LBE1446:
 864:Src/main.c    ****   NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 4984              		.loc 5 864 3 view .LVU1726
 4985 0d06 C0F30220 		ubfx	r0, r0, #8, #3
 4986 0d0a FFF7FEFF 		bl	NVIC_EncodePriority.constprop.0
 4987              	.LVL290:
 4988              	.LBB1448:
 4989              	.LBI1448:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 4990              		.loc 4 1816 22 is_stmt 1 view .LVU1727
 4991              	.LBB1449:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 4992              		.loc 4 1818 3 view .LVU1728
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 4993              		.loc 4 1820 5 view .LVU1729
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 4994              		.loc 4 1820 48 is_stmt 0 view .LVU1730
 4995 0d0e 0001     		lsls	r0, r0, #4
 4996              	.LVL291:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 4997              		.loc 4 1820 48 view .LVU1731
 4998 0d10 C3B2     		uxtb	r3, r0
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 4999              		.loc 4 1820 46 view .LVU1732
 5000 0d12 89F81833 		strb	r3, [r9, #792]
 5001              	.LVL292:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 5002              		.loc 4 1820 46 view .LVU1733
 5003              	.LBE1449:
 5004              	.LBE1448:
 865:Src/main.c    **** 
 5005              		.loc 5 865 3 is_stmt 1 view .LVU1734
 5006              	.LBB1450:
 5007              	.LBI1450:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 5008              		.loc 4 1688 22 view .LVU1735
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 5009              		.loc 4 1690 3 view .LVU1736
 5010              	.LBB1451:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 543


 5011              	.LBI1451:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 5012              		.loc 4 1688 22 view .LVU1737
 5013              	.LBB1452:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 5014              		.loc 4 1692 5 view .LVU1738
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 5015              		.loc 4 1692 43 is_stmt 0 view .LVU1739
 5016 0d16 4FF08073 		mov	r3, #16777216
 5017 0d1a C9F80030 		str	r3, [r9]
 5018              	.LVL293:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 5019              		.loc 4 1692 43 view .LVU1740
 5020              	.LBE1452:
 5021              	.LBE1451:
 5022              	.LBE1450:
 870:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 5023              		.loc 5 870 3 is_stmt 1 view .LVU1741
 875:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM15);
 5024              		.loc 5 875 3 is_stmt 0 view .LVU1742
 5025 0d1e 26A9     		add	r1, sp, #152
 870:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 5026              		.loc 5 870 28 view .LVU1743
 5027 0d20 F423     		movs	r3, #244
 875:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM15);
 5028              		.loc 5 875 3 view .LVU1744
 5029 0d22 3046     		mov	r0, r6
 871:Src/main.c    ****   TIM_InitStruct.Autoreload = 65535;
 5030              		.loc 5 871 30 view .LVU1745
 5031 0d24 CDE92747 		strd	r4, r7, [sp, #156]
 874:Src/main.c    ****   LL_TIM_Init(TIM15, &TIM_InitStruct);
 5032              		.loc 5 874 36 view .LVU1746
 5033 0d28 CDE92944 		strd	r4, r4, [sp, #164]
 870:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 5034              		.loc 5 870 28 view .LVU1747
 5035 0d2c ADF89830 		strh	r3, [sp, #152]	@ movhi
 871:Src/main.c    ****   TIM_InitStruct.Autoreload = 65535;
 5036              		.loc 5 871 3 is_stmt 1 view .LVU1748
 872:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 5037              		.loc 5 872 3 view .LVU1749
 873:Src/main.c    ****   TIM_InitStruct.RepetitionCounter = 0;
 5038              		.loc 5 873 3 view .LVU1750
 874:Src/main.c    ****   LL_TIM_Init(TIM15, &TIM_InitStruct);
 5039              		.loc 5 874 3 view .LVU1751
 875:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM15);
 5040              		.loc 5 875 3 view .LVU1752
 5041 0d30 FFF7FEFF 		bl	LL_TIM_Init
 5042              	.LVL294:
 876:Src/main.c    ****   LL_TIM_SetClockSource(TIM15, LL_TIM_CLOCKSOURCE_INTERNAL);
 5043              		.loc 5 876 3 view .LVU1753
 5044              	.LBB1453:
 5045              	.LBI1453:
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5046              		.loc 1 1607 22 view .LVU1754
 5047              	.LBB1454:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5048              		.loc 1 1609 3 view .LVU1755
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 544


 5049 0d34 3368     		ldr	r3, [r6]
 5050 0d36 23F08003 		bic	r3, r3, #128
 5051 0d3a 3360     		str	r3, [r6]
 5052              	.LVL295:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5053              		.loc 1 1609 3 is_stmt 0 view .LVU1756
 5054              	.LBE1454:
 5055              	.LBE1453:
 877:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM15, LL_TIM_TRGO_RESET);
 5056              		.loc 5 877 3 is_stmt 1 view .LVU1757
 5057              	.LBB1455:
 5058              	.LBI1455:
3373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5059              		.loc 1 3373 22 view .LVU1758
 5060              	.LBB1456:
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5061              		.loc 1 3375 3 view .LVU1759
 5062 0d3c B368     		ldr	r3, [r6, #8]
 5063 0d3e 23F4A033 		bic	r3, r3, #81920
 5064 0d42 23F00703 		bic	r3, r3, #7
 5065 0d46 B360     		str	r3, [r6, #8]
 5066              	.LVL296:
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5067              		.loc 1 3375 3 is_stmt 0 view .LVU1760
 5068              	.LBE1456:
 5069              	.LBE1455:
 878:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM15);
 5070              		.loc 5 878 3 is_stmt 1 view .LVU1761
 5071              	.LBB1457:
 5072              	.LBI1457:
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5073              		.loc 1 3419 22 view .LVU1762
 5074              	.LBB1458:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5075              		.loc 1 3421 3 view .LVU1763
 5076 0d48 7368     		ldr	r3, [r6, #4]
 5077 0d4a 23F07003 		bic	r3, r3, #112
 5078 0d4e 7360     		str	r3, [r6, #4]
 5079              	.LVL297:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5080              		.loc 1 3421 3 is_stmt 0 view .LVU1764
 5081              	.LBE1458:
 5082              	.LBE1457:
 879:Src/main.c    ****   LL_TIM_IC_SetActiveInput(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 5083              		.loc 5 879 3 is_stmt 1 view .LVU1765
 5084              	.LBB1459:
 5085              	.LBI1459:
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5086              		.loc 1 3519 22 view .LVU1766
 5087              	.LBB1460:
 5088              		.loc 1 3521 3 view .LVU1767
 5089 0d50 B368     		ldr	r3, [r6, #8]
 5090 0d52 17E0     		b	.L45
 5091              	.L46:
 5092              		.align	2
 5093              	.L44:
 5094 0d54 40002019 		.word	421527616
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 545


 5095 0d58 8000501D 		.word	491782272
 5096 0d5c 00018021 		.word	562036992
 5097 0d60 0002B025 		.word	632291840
 5098 0d64 0008302E 		.word	774899712
 5099 0d68 00106032 		.word	845156352
 5100 0d6c 00209036 		.word	915415040
 5101 0d70 00040040 		.word	1073742848
 5102 0d74 000021C3 		.word	-1021247488
 5103 0d78 00040048 		.word	1207960576
 5104 0d7c 00ED00E0 		.word	-536810240
 5105 0d80 00480140 		.word	1073825792
 5106              	.L45:
 5107 0d84 23F08003 		bic	r3, r3, #128
 5108 0d88 B360     		str	r3, [r6, #8]
 5109              	.LVL298:
 5110              		.loc 1 3521 3 is_stmt 0 view .LVU1768
 5111              	.LBE1460:
 5112              	.LBE1459:
 880:Src/main.c    ****   LL_TIM_IC_SetPrescaler(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 5113              		.loc 5 880 3 is_stmt 1 view .LVU1769
 5114              	.LBB1461:
 5115              	.LBI1461:
2990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5116              		.loc 1 2990 22 view .LVU1770
 5117              	.LBB1462:
2992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 5118              		.loc 1 2992 3 view .LVU1771
2993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
 5119              		.loc 1 2993 3 view .LVU1772
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5120              		.loc 1 2994 3 view .LVU1773
 5121 0d8a B369     		ldr	r3, [r6, #24]
 5122 0d8c 23F00303 		bic	r3, r3, #3
 5123 0d90 43EA0A03 		orr	r3, r3, r10
 5124 0d94 B361     		str	r3, [r6, #24]
 5125              	.LVL299:
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5126              		.loc 1 2994 3 is_stmt 0 view .LVU1774
 5127              	.LBE1462:
 5128              	.LBE1461:
 881:Src/main.c    ****   LL_TIM_IC_SetFilter(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV32_N8);
 5129              		.loc 5 881 3 is_stmt 1 view .LVU1775
 5130              	.LBB1463:
 5131              	.LBI1463:
3040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5132              		.loc 1 3040 22 view .LVU1776
 5133              	.LBB1464:
3042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 5134              		.loc 1 3042 3 view .LVU1777
3043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
 5135              		.loc 1 3043 3 view .LVU1778
3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5136              		.loc 1 3044 3 view .LVU1779
 5137 0d96 B369     		ldr	r3, [r6, #24]
 5138 0d98 23F00C03 		bic	r3, r3, #12
 5139 0d9c B361     		str	r3, [r6, #24]
 5140              	.LVL300:
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 546


3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5141              		.loc 1 3044 3 is_stmt 0 view .LVU1780
 5142              	.LBE1464:
 5143              	.LBE1463:
 882:Src/main.c    ****   LL_TIM_IC_SetPolarity(TIM15, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 5144              		.loc 5 882 3 is_stmt 1 view .LVU1781
 5145              	.LBB1465:
 5146              	.LBI1465:
3103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5147              		.loc 1 3103 22 view .LVU1782
 5148              	.LBB1466:
3105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 5149              		.loc 1 3105 3 view .LVU1783
3106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
 5150              		.loc 1 3106 3 view .LVU1784
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5151              		.loc 1 3107 3 view .LVU1785
 5152 0d9e B369     		ldr	r3, [r6, #24]
 5153 0da0 43F0F003 		orr	r3, r3, #240
 5154 0da4 B361     		str	r3, [r6, #24]
 5155              	.LVL301:
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5156              		.loc 1 3107 3 is_stmt 0 view .LVU1786
 5157              	.LBE1466:
 5158              	.LBE1465:
 883:Src/main.c    ****   /* USER CODE BEGIN TIM15_Init 2 */
 5159              		.loc 5 883 3 is_stmt 1 view .LVU1787
 5160              	.LBB1467:
 5161              	.LBI1467:
3169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5162              		.loc 1 3169 22 view .LVU1788
 5163              	.LBB1468:
3171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 5164              		.loc 1 3171 3 view .LVU1789
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
 5165              		.loc 1 3172 3 view .LVU1790
 5166 0da6 336A     		ldr	r3, [r6, #32]
 5167 0da8 23F00A03 		bic	r3, r3, #10
 5168 0dac 3362     		str	r3, [r6, #32]
 5169              	.LVL302:
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
 5170              		.loc 1 3172 3 is_stmt 0 view .LVU1791
 5171              	.LBE1468:
 5172              	.LBE1467:
 5173              	.LBE1435:
 5174              	.LBE1434:
 113:Src/main.c    ****   /* USER CODE BEGIN 2 */
 5175              		.loc 5 113 3 is_stmt 1 view .LVU1792
 5176              	.LBB1469:
 5177              	.LBI1469:
 804:Src/main.c    **** {
 5178              		.loc 5 804 13 view .LVU1793
 5179              	.LBB1470:
 811:Src/main.c    **** 
 5180              		.loc 5 811 3 view .LVU1794
 811:Src/main.c    **** 
 5181              		.loc 5 811 22 is_stmt 0 view .LVU1795
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 547


 5182 0dae CDE92E44 		strd	r4, r4, [sp, #184]
 5183 0db2 CDE93144 		strd	r4, r4, [sp, #196]
 814:Src/main.c    **** 
 5184              		.loc 5 814 3 is_stmt 1 view .LVU1796
 5185              	.LVL303:
 5186              	.LBB1471:
 5187              	.LBI1471:
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 5188              		.loc 8 537 22 view .LVU1797
 5189              	.LBB1472:
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 5190              		.loc 8 539 3 view .LVU1798
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 5191              		.loc 8 540 3 view .LVU1799
 5192              	.LBE1472:
 5193              	.LBE1471:
 811:Src/main.c    **** 
 5194              		.loc 5 811 22 is_stmt 0 view .LVU1800
 5195 0db6 3094     		str	r4, [sp, #192]
 5196              	.LBB1477:
 5197              	.LBB1473:
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 5198              		.loc 8 540 3 view .LVU1801
 5199 0db8 EB69     		ldr	r3, [r5, #28]
 5200              	.LBE1473:
 5201              	.LBE1477:
 822:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM6);
 5202              		.loc 5 822 3 view .LVU1802
 5203 0dba 104C     		ldr	r4, .L47
 5204              	.LBB1478:
 5205              	.LBB1474:
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 5206              		.loc 8 540 3 view .LVU1803
 5207 0dbc 43F01003 		orr	r3, r3, #16
 5208 0dc0 EB61     		str	r3, [r5, #28]
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 5209              		.loc 8 542 3 is_stmt 1 view .LVU1804
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 5210              		.loc 8 542 12 is_stmt 0 view .LVU1805
 5211 0dc2 EB69     		ldr	r3, [r5, #28]
 5212 0dc4 03F01003 		and	r3, r3, #16
 5213              	.LBE1474:
 5214              	.LBE1478:
 821:Src/main.c    ****   LL_TIM_Init(TIM6, &TIM_InitStruct);
 5215              		.loc 5 821 29 view .LVU1806
 5216 0dc8 3122     		movs	r2, #49
 5217              	.LBB1479:
 5218              	.LBB1475:
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 5219              		.loc 8 542 10 view .LVU1807
 5220 0dca 2693     		str	r3, [sp, #152]
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 5221              		.loc 8 543 3 is_stmt 1 view .LVU1808
 5222              	.LBE1475:
 5223              	.LBE1479:
 822:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM6);
 5224              		.loc 5 822 3 is_stmt 0 view .LVU1809
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 548


 5225 0dcc 2EA9     		add	r1, sp, #184
 5226 0dce 2046     		mov	r0, r4
 5227              	.LBB1480:
 5228              	.LBB1476:
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 5229              		.loc 8 543 3 view .LVU1810
 5230 0dd0 269B     		ldr	r3, [sp, #152]
 5231              	.LVL304:
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 5232              		.loc 8 543 3 view .LVU1811
 5233              	.LBE1476:
 5234              	.LBE1480:
 819:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 5235              		.loc 5 819 3 is_stmt 1 view .LVU1812
 820:Src/main.c    ****   TIM_InitStruct.Autoreload = 49;
 5236              		.loc 5 820 3 view .LVU1813
 821:Src/main.c    ****   LL_TIM_Init(TIM6, &TIM_InitStruct);
 5237              		.loc 5 821 3 view .LVU1814
 821:Src/main.c    ****   LL_TIM_Init(TIM6, &TIM_InitStruct);
 5238              		.loc 5 821 29 is_stmt 0 view .LVU1815
 5239 0dd2 3092     		str	r2, [sp, #192]
 822:Src/main.c    ****   LL_TIM_DisableARRPreload(TIM6);
 5240              		.loc 5 822 3 is_stmt 1 view .LVU1816
 5241 0dd4 FFF7FEFF 		bl	LL_TIM_Init
 5242              	.LVL305:
 823:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_UPDATE);
 5243              		.loc 5 823 3 view .LVU1817
 5244              	.LBB1481:
 5245              	.LBI1481:
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5246              		.loc 1 1607 22 view .LVU1818
 5247              	.LBB1482:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5248              		.loc 1 1609 3 view .LVU1819
 5249 0dd8 2368     		ldr	r3, [r4]
 5250 0dda 23F08003 		bic	r3, r3, #128
 5251 0dde 2360     		str	r3, [r4]
 5252              	.LVL306:
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5253              		.loc 1 1609 3 is_stmt 0 view .LVU1820
 5254              	.LBE1482:
 5255              	.LBE1481:
 824:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM6);
 5256              		.loc 5 824 3 is_stmt 1 view .LVU1821
 5257              	.LBB1483:
 5258              	.LBI1483:
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5259              		.loc 1 3419 22 view .LVU1822
 5260              	.LBB1484:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 5261              		.loc 1 3421 3 view .LVU1823
 5262 0de0 6368     		ldr	r3, [r4, #4]
 5263 0de2 23F07003 		bic	r3, r3, #112
 5264 0de6 43F02003 		orr	r3, r3, #32
 5265 0dea 6360     		str	r3, [r4, #4]
 5266              	.LVL307:
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 549


 5267              		.loc 1 3421 3 is_stmt 0 view .LVU1824
 5268              	.LBE1484:
 5269              	.LBE1483:
 825:Src/main.c    ****   /* USER CODE BEGIN TIM6_Init 2 */
 5270              		.loc 5 825 3 is_stmt 1 view .LVU1825
 5271              	.LBB1485:
 5272              	.LBI1485:
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 5273              		.loc 1 3519 22 view .LVU1826
 5274              	.LBB1486:
 5275              		.loc 1 3521 3 view .LVU1827
 5276 0dec A368     		ldr	r3, [r4, #8]
 5277 0dee 23F08003 		bic	r3, r3, #128
 5278 0df2 A360     		str	r3, [r4, #8]
 5279              	.LVL308:
 5280              		.loc 1 3521 3 is_stmt 0 view .LVU1828
 5281              	.LBE1486:
 5282              	.LBE1485:
 5283              	.LBE1470:
 5284              	.LBE1469:
 116:Src/main.c    ****   /* USER CODE END 2 */
 5285              		.loc 5 116 3 is_stmt 1 view .LVU1829
 5286 0df4 FFF7FEFF 		bl	edcmain
 5287              	.LVL309:
 5288              	.L32:
 121:Src/main.c    ****   {
 5289              		.loc 5 121 3 discriminator 1 view .LVU1830
 126:Src/main.c    ****   /* USER CODE END 3 */
 5290              		.loc 5 126 3 discriminator 1 view .LVU1831
 121:Src/main.c    ****   {
 5291              		.loc 5 121 9 discriminator 1 view .LVU1832
 121:Src/main.c    ****   {
 5292              		.loc 5 121 3 discriminator 1 view .LVU1833
 126:Src/main.c    ****   /* USER CODE END 3 */
 5293              		.loc 5 126 3 discriminator 1 view .LVU1834
 121:Src/main.c    ****   {
 5294              		.loc 5 121 9 discriminator 1 view .LVU1835
 5295 0df8 FEE7     		b	.L32
 5296              	.L48:
 5297 0dfa 00BF     		.align	2
 5298              	.L47:
 5299 0dfc 00100040 		.word	1073745920
 5300              		.cfi_endproc
 5301              	.LFE1124:
 5303              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 5304              		.align	1
 5305              		.p2align 2,,3
 5306              		.global	HAL_TIM_PeriodElapsedCallback
 5307              		.syntax unified
 5308              		.thumb
 5309              		.thumb_func
 5311              	HAL_TIM_PeriodElapsedCallback:
 5312              	.LVL310:
 5313              	.LFB1140:
1143:Src/main.c    ****   /* USER CODE BEGIN Callback 0 */
 5314              		.loc 5 1143 1 view -0
 5315              		.cfi_startproc
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 550


 5316              		@ args = 0, pretend = 0, frame = 0
 5317              		@ frame_needed = 0, uses_anonymous_args = 0
 5318              		@ link register save eliminated.
1147:Src/main.c    ****     HAL_IncTick();
 5319              		.loc 5 1147 3 view .LVU1837
1147:Src/main.c    ****     HAL_IncTick();
 5320              		.loc 5 1147 6 is_stmt 0 view .LVU1838
 5321 0000 034B     		ldr	r3, .L52
 5322 0002 0268     		ldr	r2, [r0]
 5323 0004 9A42     		cmp	r2, r3
 5324 0006 00D0     		beq	.L51
1153:Src/main.c    **** 
 5325              		.loc 5 1153 1 view .LVU1839
 5326 0008 7047     		bx	lr
 5327              	.L51:
1148:Src/main.c    ****   }
 5328              		.loc 5 1148 5 is_stmt 1 view .LVU1840
 5329 000a FFF7FEBF 		b	HAL_IncTick
 5330              	.LVL311:
 5331              	.L53:
1148:Src/main.c    ****   }
 5332              		.loc 5 1148 5 is_stmt 0 view .LVU1841
 5333 000e 00BF     		.align	2
 5334              	.L52:
 5335 0010 00140040 		.word	1073746944
 5336              		.cfi_endproc
 5337              	.LFE1140:
 5339              		.section	.text.Error_Handler,"ax",%progbits
 5340              		.align	1
 5341              		.p2align 2,,3
 5342              		.global	Error_Handler
 5343              		.syntax unified
 5344              		.thumb
 5345              		.thumb_func
 5347              	Error_Handler:
 5348              	.LFB1141:
1160:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 5349              		.loc 5 1160 1 is_stmt 1 view -0
 5350              		.cfi_startproc
 5351              		@ Volatile: function does not return.
 5352              		@ args = 0, pretend = 0, frame = 0
 5353              		@ frame_needed = 0, uses_anonymous_args = 0
 5354              		@ link register save eliminated.
1163:Src/main.c    ****   while (1)
 5355              		.loc 5 1163 3 view .LVU1843
 5356              	.LBB1487:
 5357              	.LBI1487:
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5358              		.loc 3 140 27 view .LVU1844
 5359              	.LBB1488:
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5360              		.loc 3 142 3 view .LVU1845
 5361              		.syntax unified
 5362              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5363 0000 72B6     		cpsid i
 5364              	@ 0 "" 2
 5365              		.thumb
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 551


 5366              		.syntax unified
 5367              	.L55:
 5368              	.LBE1488:
 5369              	.LBE1487:
1164:Src/main.c    ****   {
 5370              		.loc 5 1164 3 discriminator 1 view .LVU1846
 5371              		.loc 5 1166 3 discriminator 1 view .LVU1847
1164:Src/main.c    ****   {
 5372              		.loc 5 1164 9 discriminator 1 view .LVU1848
1164:Src/main.c    ****   {
 5373              		.loc 5 1164 3 discriminator 1 view .LVU1849
 5374              		.loc 5 1166 3 discriminator 1 view .LVU1850
1164:Src/main.c    ****   {
 5375              		.loc 5 1164 9 discriminator 1 view .LVU1851
 5376 0002 FEE7     		b	.L55
 5377              		.cfi_endproc
 5378              	.LFE1141:
 5380              		.section	.rodata.OFFSET_TAB_CCMRx,"a"
 5381              		.align	2
 5382              		.set	.LANCHOR0,. + 0
 5385              	OFFSET_TAB_CCMRx:
 5386 0000 00000000 		.ascii	"\000\000\000\000\004\004\004<<"
 5386      0404043C 
 5386      3C
 5387              		.section	.rodata.SHIFT_TAB_OCxx,"a"
 5388              		.align	2
 5389              		.set	.LANCHOR1,. + 0
 5392              	SHIFT_TAB_OCxx:
 5393 0000 00000800 		.ascii	"\000\000\010\000\000\000\010\000\010"
 5393      00000800 
 5393      08
 5394              		.text
 5395              	.Letext0:
 5396              		.file 13 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f334x8.h"
 5397              		.file 14 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_def
 5398              		.file 15 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.
 5399              		.file 16 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 5400              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 5401              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 5402              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 5403              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_comp.h"
 5404              		.file 21 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h"
 5405              		.file 22 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 5406              		.file 23 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 5407              		.file 24 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_utils.h"
 5408              		.file 25 "Src/edc/edcmain.h"
 5409              		.file 26 "<built-in>"
ARM GAS  /var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s 			page 552


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:20     .text.LL_TIM_OC_DisableFast:0000000000000000 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:26     .text.LL_TIM_OC_DisableFast:0000000000000000 LL_TIM_OC_DisableFast
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:90     .text.LL_TIM_OC_DisableFast:0000000000000048 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:96     .text.LL_ADC_SetChannelSamplingTime:0000000000000000 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:102    .text.LL_ADC_SetChannelSamplingTime:0000000000000000 LL_ADC_SetChannelSamplingTime
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:213    .text.NVIC_EncodePriority.constprop.0:0000000000000000 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:219    .text.NVIC_EncodePriority.constprop.0:0000000000000000 NVIC_EncodePriority.constprop.0
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:243    .text.SystemClock_Config:0000000000000000 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:250    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:555    .text.SystemClock_Config:00000000000000b8 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:562    .text.startup.main:0000000000000000 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:569    .text.startup.main:0000000000000000 main
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:1836   .text.startup.main:000000000000030c $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:1850   .text.startup.main:0000000000000334 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:2840   .text.startup.main:0000000000000630 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:2847   .text.startup.main:0000000000000648 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:3816   .text.startup.main:0000000000000974 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:3834   .text.startup.main:0000000000000990 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5094   .text.startup.main:0000000000000d54 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5107   .text.startup.main:0000000000000d84 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5299   .text.startup.main:0000000000000dfc $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5304   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5311   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5335   .text.HAL_TIM_PeriodElapsedCallback:0000000000000010 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5340   .text.Error_Handler:0000000000000000 $t
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5347   .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5381   .rodata.OFFSET_TAB_CCMRx:0000000000000000 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5385   .rodata.OFFSET_TAB_CCMRx:0000000000000000 OFFSET_TAB_CCMRx
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5388   .rodata.SHIFT_TAB_OCxx:0000000000000000 $d
/var/folders/b1/22c950295gx2kqj80tvj8wqc0000gn/T//ccIi5LTk.s:5392   .rodata.SHIFT_TAB_OCxx:0000000000000000 SHIFT_TAB_OCxx

UNDEFINED SYMBOLS
LL_SetSystemCoreClock
HAL_InitTick
HAL_Init
LL_EXTI_Init
LL_GPIO_Init
LL_USART_Init
LL_DAC_Init
memset
LL_TIM_Init
LL_TIM_OC_Init
LL_COMP_Init
LL_ADC_Init
LL_ADC_REG_Init
LL_TIM_BDTR_Init
LL_ADC_CommonInit
edcmain
HAL_IncTick
