// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Reorder_fft_HH_
#define _Reorder_fft_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Reorder_fft_fadd_dEe.h"
#include "Reorder_fft_lut_rbkb.h"
#include "Reorder_fft_lut_rcud.h"
#include "Reorder_fft_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct Reorder_fft : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > Real_r_Addr_A;
    sc_out< sc_logic > Real_r_EN_A;
    sc_out< sc_lv<4> > Real_r_WEN_A;
    sc_out< sc_lv<32> > Real_r_Din_A;
    sc_in< sc_lv<32> > Real_r_Dout_A;
    sc_out< sc_logic > Real_r_Clk_A;
    sc_out< sc_logic > Real_r_Rst_A;
    sc_out< sc_lv<32> > Imag_Addr_A;
    sc_out< sc_logic > Imag_EN_A;
    sc_out< sc_lv<4> > Imag_WEN_A;
    sc_out< sc_lv<32> > Imag_Din_A;
    sc_in< sc_lv<32> > Imag_Dout_A;
    sc_out< sc_logic > Imag_Clk_A;
    sc_out< sc_logic > Imag_Rst_A;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Reorder_fft(sc_module_name name);
    SC_HAS_PROCESS(Reorder_fft);

    ~Reorder_fft();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Reorder_fft_lut_rbkb* lut_reorder_I_U;
    Reorder_fft_lut_rcud* lut_reorder_J_U;
    Reorder_fft_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* Reorder_fft_AXILiteS_s_axi_U;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U1;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U2;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<9> > lut_reorder_I_address0;
    sc_signal< sc_logic > lut_reorder_I_ce0;
    sc_signal< sc_lv<10> > lut_reorder_I_q0;
    sc_signal< sc_lv<9> > lut_reorder_J_address0;
    sc_signal< sc_logic > lut_reorder_J_ce0;
    sc_signal< sc_lv<10> > lut_reorder_J_q0;
    sc_signal< sc_lv<11> > c_0_reg_202;
    sc_signal< sc_lv<9> > i_0_reg_214;
    sc_signal< sc_lv<32> > reg_233;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > tmp_6_reg_479;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_state32_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln94_reg_655;
    sc_signal< sc_lv<32> > reg_240;
    sc_signal< sc_lv<32> > reg_246;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > grp_fu_225_p2;
    sc_signal< sc_lv<32> > reg_251;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > tmp_6_reg_479_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state28_pp0_stage6_iter2;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > reg_259;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_229_p2;
    sc_signal< sc_lv<32> > reg_265;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<32> > reg_272;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_6_fu_277_p3;
    sc_signal< sc_lv<1> > tmp_6_reg_479_pp0_iter2_reg;
    sc_signal< sc_lv<10> > trunc_ln44_fu_285_p1;
    sc_signal< sc_lv<10> > trunc_ln44_reg_483;
    sc_signal< sc_lv<10> > Real_addr_reg_489;
    sc_signal< sc_lv<10> > Real_addr_reg_489_pp0_iter1_reg;
    sc_signal< sc_lv<10> > Real_addr_2_reg_494;
    sc_signal< sc_lv<10> > Real_addr_2_reg_494_pp0_iter1_reg;
    sc_signal< sc_lv<10> > Imag_addr_reg_499;
    sc_signal< sc_lv<10> > Imag_addr_reg_499_pp0_iter1_reg;
    sc_signal< sc_lv<10> > Imag_addr_2_reg_504;
    sc_signal< sc_lv<10> > Imag_addr_2_reg_504_pp0_iter1_reg;
    sc_signal< sc_lv<10> > Real_addr_1_reg_509;
    sc_signal< sc_lv<10> > Real_addr_1_reg_509_pp0_iter1_reg;
    sc_signal< sc_lv<10> > Real_addr_3_reg_514;
    sc_signal< sc_lv<10> > Real_addr_3_reg_514_pp0_iter1_reg;
    sc_signal< sc_lv<10> > Imag_addr_1_reg_519;
    sc_signal< sc_lv<10> > Imag_addr_1_reg_519_pp0_iter1_reg;
    sc_signal< sc_lv<10> > Imag_addr_1_reg_519_pp0_iter2_reg;
    sc_signal< sc_lv<10> > Imag_addr_3_reg_524;
    sc_signal< sc_lv<10> > Imag_addr_3_reg_524_pp0_iter1_reg;
    sc_signal< sc_lv<32> > RE_vec_128_b_reg_529;
    sc_signal< sc_lv<32> > Real_load_reg_535;
    sc_signal< sc_lv<32> > IM_vec_128_a_reg_540;
    sc_signal< sc_lv<32> > bitcast_ln77_1_fu_338_p1;
    sc_signal< sc_lv<32> > Real_load_1_reg_551;
    sc_signal< sc_lv<32> > bitcast_ln78_1_fu_353_p1;
    sc_signal< sc_lv<32> > Imag_load_4_reg_561;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state27_pp0_stage5_iter2;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > Real_load_2_reg_566;
    sc_signal< sc_lv<32> > Imag_load_5_reg_571;
    sc_signal< sc_lv<32> > Real_load_3_reg_576;
    sc_signal< sc_lv<32> > bitcast_ln83_1_fu_368_p1;
    sc_signal< sc_lv<32> > tmp_1_1_reg_586;
    sc_signal< sc_lv<32> > bitcast_ln84_1_fu_382_p1;
    sc_signal< sc_lv<32> > tmp_3_reg_597;
    sc_signal< sc_lv<32> > bitcast_ln79_3_fu_397_p1;
    sc_signal< sc_lv<11> > c_fu_402_p2;
    sc_signal< sc_lv<11> > c_reg_608;
    sc_signal< sc_lv<32> > tmp_7_1_reg_613;
    sc_signal< sc_lv<32> > bitcast_ln79_1_fu_417_p1;
    sc_signal< sc_lv<32> > tmp_9_reg_623;
    sc_signal< sc_lv<32> > tmp_9_1_reg_629;
    sc_signal< sc_lv<32> > bitcast_ln85_1_fu_431_p1;
    sc_signal< sc_lv<32> > tmp_5_3_reg_640;
    sc_signal< sc_lv<32> > tmp_5_2_reg_645;
    sc_signal< sc_lv<32> > bitcast_ln85_3_fu_445_p1;
    sc_signal< sc_lv<1> > icmp_ln94_fu_450_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > i_fu_456_p2;
    sc_signal< sc_lv<9> > i_reg_659;
    sc_signal< sc_lv<10> > indexJ_reg_674;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state31_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<10> > Real_addr_4_reg_679;
    sc_signal< sc_lv<10> > Imag_addr_4_reg_684;
    sc_signal< sc_lv<10> > Real_addr_5_reg_689;
    sc_signal< sc_lv<10> > Imag_addr_5_reg_694;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state33_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< sc_lv<11> > ap_phi_mux_c_0_phi_fu_206_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_i_0_phi_fu_218_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln52_fu_295_p1;
    sc_signal< sc_lv<64> > zext_ln54_fu_301_p1;
    sc_signal< sc_lv<64> > zext_ln53_fu_317_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln56_fu_323_p1;
    sc_signal< sc_lv<64> > zext_ln98_fu_462_p1;
    sc_signal< sc_lv<64> > zext_ln101_fu_468_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<64> > zext_ln103_fu_474_p1;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_lv<32> > Real_r_Addr_A_orig;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_lv<32> > Imag_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_225_p0;
    sc_signal< sc_lv<32> > grp_fu_225_p1;
    sc_signal< sc_lv<32> > grp_fu_229_p0;
    sc_signal< sc_lv<32> > grp_fu_229_p1;
    sc_signal< sc_lv<10> > ind1_fu_289_p2;
    sc_signal< sc_lv<10> > ind2_fu_307_p2;
    sc_signal< sc_lv<10> > ind3_fu_312_p2;
    sc_signal< sc_lv<32> > bitcast_ln77_fu_329_p1;
    sc_signal< sc_lv<32> > xor_ln77_fu_332_p2;
    sc_signal< sc_lv<32> > bitcast_ln78_fu_343_p1;
    sc_signal< sc_lv<32> > xor_ln78_fu_347_p2;
    sc_signal< sc_lv<32> > bitcast_ln83_fu_358_p1;
    sc_signal< sc_lv<32> > xor_ln83_fu_362_p2;
    sc_signal< sc_lv<32> > bitcast_ln84_fu_373_p1;
    sc_signal< sc_lv<32> > xor_ln84_fu_376_p2;
    sc_signal< sc_lv<32> > bitcast_ln79_2_fu_387_p1;
    sc_signal< sc_lv<32> > xor_ln79_1_fu_391_p2;
    sc_signal< sc_lv<32> > bitcast_ln79_fu_408_p1;
    sc_signal< sc_lv<32> > xor_ln79_fu_411_p2;
    sc_signal< sc_lv<32> > bitcast_ln85_fu_422_p1;
    sc_signal< sc_lv<32> > xor_ln85_fu_425_p2;
    sc_signal< sc_lv<32> > bitcast_ln85_2_fu_436_p1;
    sc_signal< sc_lv<32> > xor_ln85_1_fu_439_p2;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_pp0_stage1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage2;
    static const sc_lv<17> ap_ST_fsm_pp0_stage3;
    static const sc_lv<17> ap_ST_fsm_pp0_stage4;
    static const sc_lv<17> ap_ST_fsm_pp0_stage5;
    static const sc_lv<17> ap_ST_fsm_pp0_stage6;
    static const sc_lv<17> ap_ST_fsm_pp0_stage7;
    static const sc_lv<17> ap_ST_fsm_pp0_stage8;
    static const sc_lv<17> ap_ST_fsm_pp0_stage9;
    static const sc_lv<17> ap_ST_fsm_state29;
    static const sc_lv<17> ap_ST_fsm_pp1_stage0;
    static const sc_lv<17> ap_ST_fsm_pp1_stage1;
    static const sc_lv<17> ap_ST_fsm_pp1_stage2;
    static const sc_lv<17> ap_ST_fsm_pp1_stage3;
    static const sc_lv<17> ap_ST_fsm_state35;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Imag_Addr_A();
    void thread_Imag_Addr_A_orig();
    void thread_Imag_Clk_A();
    void thread_Imag_Din_A();
    void thread_Imag_EN_A();
    void thread_Imag_Rst_A();
    void thread_Imag_WEN_A();
    void thread_Real_r_Addr_A();
    void thread_Real_r_Addr_A_orig();
    void thread_Real_r_Clk_A();
    void thread_Real_r_Din_A();
    void thread_Real_r_EN_A();
    void thread_Real_r_Rst_A();
    void thread_Real_r_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state35();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state13_pp0_stage1_iter1();
    void thread_ap_block_state14_pp0_stage2_iter1();
    void thread_ap_block_state15_pp0_stage3_iter1();
    void thread_ap_block_state16_pp0_stage4_iter1();
    void thread_ap_block_state17_pp0_stage5_iter1();
    void thread_ap_block_state18_pp0_stage6_iter1();
    void thread_ap_block_state19_pp0_stage7_iter1();
    void thread_ap_block_state20_pp0_stage8_iter1();
    void thread_ap_block_state21_pp0_stage9_iter1();
    void thread_ap_block_state22_pp0_stage0_iter2();
    void thread_ap_block_state23_pp0_stage1_iter2();
    void thread_ap_block_state24_pp0_stage2_iter2();
    void thread_ap_block_state25_pp0_stage3_iter2();
    void thread_ap_block_state26_pp0_stage4_iter2();
    void thread_ap_block_state27_pp0_stage5_iter2();
    void thread_ap_block_state28_pp0_stage6_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp1_stage0_iter0();
    void thread_ap_block_state31_pp1_stage1_iter0();
    void thread_ap_block_state32_pp1_stage2_iter0();
    void thread_ap_block_state33_pp1_stage3_iter0();
    void thread_ap_block_state34_pp1_stage0_iter1();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state30();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_c_0_phi_fu_206_p4();
    void thread_ap_phi_mux_i_0_phi_fu_218_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln77_1_fu_338_p1();
    void thread_bitcast_ln77_fu_329_p1();
    void thread_bitcast_ln78_1_fu_353_p1();
    void thread_bitcast_ln78_fu_343_p1();
    void thread_bitcast_ln79_1_fu_417_p1();
    void thread_bitcast_ln79_2_fu_387_p1();
    void thread_bitcast_ln79_3_fu_397_p1();
    void thread_bitcast_ln79_fu_408_p1();
    void thread_bitcast_ln83_1_fu_368_p1();
    void thread_bitcast_ln83_fu_358_p1();
    void thread_bitcast_ln84_1_fu_382_p1();
    void thread_bitcast_ln84_fu_373_p1();
    void thread_bitcast_ln85_1_fu_431_p1();
    void thread_bitcast_ln85_2_fu_436_p1();
    void thread_bitcast_ln85_3_fu_445_p1();
    void thread_bitcast_ln85_fu_422_p1();
    void thread_c_fu_402_p2();
    void thread_grp_fu_225_p0();
    void thread_grp_fu_225_p1();
    void thread_grp_fu_229_p0();
    void thread_grp_fu_229_p1();
    void thread_i_fu_456_p2();
    void thread_icmp_ln94_fu_450_p2();
    void thread_ind1_fu_289_p2();
    void thread_ind2_fu_307_p2();
    void thread_ind3_fu_312_p2();
    void thread_lut_reorder_I_address0();
    void thread_lut_reorder_I_ce0();
    void thread_lut_reorder_J_address0();
    void thread_lut_reorder_J_ce0();
    void thread_tmp_6_fu_277_p3();
    void thread_trunc_ln44_fu_285_p1();
    void thread_xor_ln77_fu_332_p2();
    void thread_xor_ln78_fu_347_p2();
    void thread_xor_ln79_1_fu_391_p2();
    void thread_xor_ln79_fu_411_p2();
    void thread_xor_ln83_fu_362_p2();
    void thread_xor_ln84_fu_376_p2();
    void thread_xor_ln85_1_fu_439_p2();
    void thread_xor_ln85_fu_425_p2();
    void thread_zext_ln101_fu_468_p1();
    void thread_zext_ln103_fu_474_p1();
    void thread_zext_ln52_fu_295_p1();
    void thread_zext_ln53_fu_317_p1();
    void thread_zext_ln54_fu_301_p1();
    void thread_zext_ln56_fu_323_p1();
    void thread_zext_ln98_fu_462_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
