Version 4
SHEET 1 1292 680
WIRE -1680 -464 -1792 -464
WIRE -1520 -464 -1632 -464
WIRE -1792 -432 -1792 -464
WIRE -1312 -368 -1312 -432
WIRE -1792 -336 -1792 -352
WIRE -1680 -304 -1792 -304
WIRE -1520 -304 -1632 -304
WIRE -1360 -304 -1424 -304
WIRE -1200 -304 -1264 -304
WIRE -1136 -304 -1200 -304
WIRE -1792 -272 -1792 -304
WIRE -1312 -272 -1312 -304
WIRE -1136 -272 -1136 -304
WIRE -1136 -192 -1136 -208
WIRE -1792 -176 -1792 -192
WIRE -1712 -144 -1792 -144
WIRE -1792 -128 -1792 -144
WIRE -1792 -32 -1792 -48
FLAG -1136 -192 0
FLAG -1792 -32 0
FLAG -1792 -176 0
FLAG -1792 -336 0
FLAG -1424 -304 A
FLAG -1520 -464 S
FLAG -1200 -304 Y
FLAG -1712 -144 $G_VDD
FLAG -1520 -304 A
FLAG -1312 -432 S
FLAG -1312 -272 0
SYMBOL cap -1152 -272 R0
WINDOW 3 28 48 Left 0
SYMATTR Value 50fF
SYMATTR InstName C1
SYMBOL voltage -1792 -288 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 44 70 Left 0
WINDOW 0 18 8 Left 0
SYMATTR Value PWL(0 3.3 40n 3.3 41n 0 70n 0 71n 3.3)
SYMATTR InstName VA
SYMBOL voltage -1792 -144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 -12 57 Left 0
SYMATTR Value 3.3V
SYMATTR InstName VDD
SYMBOL voltage -1792 -448 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 38 62 Left 0
WINDOW 0 21 9 Left 0
SYMATTR Value PULSE(0 3.3 5n 1n 1n 10n 20n)
SYMATTR InstName VS
SYMBOL inverter -1664 -464 R0
SYMATTR InstName X2
SYMBOL inverter -1664 -304 R0
SYMATTR InstName X8
SYMBOL nmos -1264 -352 R90
WINDOW 0 -52 117 VRight 0
WINDOW 3 -32 117 VRight 0
SYMATTR InstName M1
SYMATTR Value NMOS
SYMATTR Value2 l=0.6u w=1.5u
SYMATTR SpiceModel ""
TEXT -1520 -56 Left 0 !.tran 100n
TEXT -1520 -88 Left 0 !.lib mhp_ns5.md
TEXT -1592 -528 Left 0 ;NMOS Pass-Transistor Test-Bench
TEXT -1280 -368 Left 0 ;5
