OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/20-fill.def
[INFO ODB-0128] Design: user_project_wrapper
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0094] 		Created 500000 Insts
[INFO ODB-0094] 		Created 600000 Insts
[INFO ODB-0094] 		Created 700000 Insts
[INFO ODB-0094] 		Created 800000 Insts
[INFO ODB-0130]     Created 645 pins.
[INFO ODB-0131]     Created 898267 components and 3343830 component-terminals.
[INFO ODB-0132]     Created 8 special nets and 3338210 connections.
[INFO ODB-0133]     Created 2926 nets and 5457 connections.
[INFO ODB-0134] Finished DEF file: /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/20-fill.def
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       6
Number of components:     898267
Number of terminals:      645
Number of snets:          8
Number of nets:           2926

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
  Complete 800000 instances.
[INFO DRT-0164] Number of unique instances = 73.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0019]   Complete 800000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4670045.
[INFO DRT-0033] mcon shape region query size = 14286002.
[INFO DRT-0033] met1 shape region query size = 1817945.
[INFO DRT-0033] via shape region query size = 175248.
[INFO DRT-0033] met2 shape region query size = 58950.
[INFO DRT-0033] via2 shape region query size = 136304.
[INFO DRT-0033] met3 shape region query size = 58847.
[INFO DRT-0033] via3 shape region query size = 136304.
[INFO DRT-0033] met4 shape region query size = 23878.
[INFO DRT-0033] via4 shape region query size = 11420.
[INFO DRT-0033] met5 shape region query size = 3224.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 635 pins.
[INFO DRT-0081]   Complete 63 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2567 groups.
#scanned instances     = 898267
#unique  instances     = 73
#stdCellGenAp          = 1056
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 814
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4965
#instTermValidViaApCnt = 0
#macroGenAp            = 1106
#macroValidPlanarAp    = 1106
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3027.58 (MB), peak = 3454.89 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     13843

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 423 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 510 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4719.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4859.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2868.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 482.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 301.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7888 vertical wires in 9 frboxes and 5341 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 591 vertical wires in 9 frboxes and 1646 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:00:16, memory = 3294.34 (MB), peak = 5583.80 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3294.34 (MB), peak = 5583.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:15, memory = 12542.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:36, memory = 21556.96 (MB).
    Completing 30% with 1719 violations.
    elapsed time = 00:01:18, memory = 12824.82 (MB).
    Completing 40% with 1719 violations.
    elapsed time = 00:01:28, memory = 17972.29 (MB).
    Completing 50% with 3224 violations.
    elapsed time = 00:01:55, memory = 15305.05 (MB).
    Completing 60% with 3224 violations.
    elapsed time = 00:02:06, memory = 15649.83 (MB).
    Completing 70% with 3224 violations.
    elapsed time = 00:02:14, memory = 21465.31 (MB).
    Completing 80% with 4711 violations.
    elapsed time = 00:02:35, memory = 15553.89 (MB).
    Completing 90% with 4711 violations.
    elapsed time = 00:02:44, memory = 18909.38 (MB).
    Completing 100% with 5847 violations.
    elapsed time = 00:03:05, memory = 15815.65 (MB).
[INFO DRT-0199]   Number of violations = 6184.
[INFO DRT-0267] cpu time = 00:13:24, elapsed time = 00:03:06, memory = 15815.65 (MB), peak = 25480.80 (MB)
Total wire length = 452883 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 239501 um.
Total wire length on LAYER met2 = 181209 um.
Total wire length on LAYER met3 = 23576 um.
Total wire length on LAYER met4 = 8596 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14861.
Up-via summary (total 14861):.

------------------------
 FR_MASTERSLICE        0
            li1     4967
           met1     7873
           met2     1471
           met3      550
           met4        0
------------------------
                   14861


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6184 violations.
    elapsed time = 00:00:09, memory = 16389.77 (MB).
    Completing 20% with 6184 violations.
    elapsed time = 00:00:17, memory = 22319.98 (MB).
    Completing 30% with 4456 violations.
    elapsed time = 00:00:35, memory = 16141.03 (MB).
    Completing 40% with 4456 violations.
    elapsed time = 00:00:44, memory = 19154.81 (MB).
    Completing 50% with 3044 violations.
    elapsed time = 00:01:02, memory = 16141.39 (MB).
    Completing 60% with 3044 violations.
    elapsed time = 00:01:11, memory = 16755.76 (MB).
    Completing 70% with 3044 violations.
    elapsed time = 00:01:19, memory = 22248.30 (MB).
    Completing 80% with 1736 violations.
    elapsed time = 00:01:38, memory = 16141.24 (MB).
    Completing 90% with 1736 violations.
    elapsed time = 00:01:45, memory = 19547.22 (MB).
    Completing 100% with 862 violations.
    elapsed time = 00:02:04, memory = 16141.09 (MB).
[INFO DRT-0199]   Number of violations = 862.
[INFO DRT-0267] cpu time = 00:10:49, elapsed time = 00:02:04, memory = 16141.09 (MB), peak = 25494.97 (MB)
Total wire length = 453085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237310 um.
Total wire length on LAYER met2 = 181889 um.
Total wire length on LAYER met3 = 25404 um.
Total wire length on LAYER met4 = 8481 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15591.
Up-via summary (total 15591):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8420
           met2     1617
           met3      589
           met4        0
------------------------
                   15591


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 862 violations.
    elapsed time = 00:00:01, memory = 16141.09 (MB).
    Completing 20% with 862 violations.
    elapsed time = 00:00:01, memory = 16141.12 (MB).
    Completing 30% with 771 violations.
    elapsed time = 00:00:03, memory = 16141.12 (MB).
    Completing 40% with 771 violations.
    elapsed time = 00:00:05, memory = 16141.20 (MB).
    Completing 50% with 671 violations.
    elapsed time = 00:00:06, memory = 16141.31 (MB).
    Completing 60% with 671 violations.
    elapsed time = 00:00:07, memory = 16141.49 (MB).
    Completing 70% with 671 violations.
    elapsed time = 00:00:07, memory = 16141.75 (MB).
    Completing 80% with 617 violations.
    elapsed time = 00:00:08, memory = 16141.86 (MB).
    Completing 90% with 617 violations.
    elapsed time = 00:00:10, memory = 16141.86 (MB).
    Completing 100% with 626 violations.
    elapsed time = 00:00:12, memory = 16141.86 (MB).
[INFO DRT-0199]   Number of violations = 626.
[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:12, memory = 16141.86 (MB), peak = 25494.97 (MB)
Total wire length = 453386 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237100 um.
Total wire length on LAYER met2 = 182329 um.
Total wire length on LAYER met3 = 25621 um.
Total wire length on LAYER met4 = 8335 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 15751.
Up-via summary (total 15751):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8545
           met2     1662
           met3      579
           met4        0
------------------------
                   15751


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 626 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 20% with 626 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 30% with 416 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 40% with 416 violations.
    elapsed time = 00:00:01, memory = 16141.86 (MB).
    Completing 50% with 308 violations.
    elapsed time = 00:00:01, memory = 16141.86 (MB).
    Completing 60% with 308 violations.
    elapsed time = 00:00:02, memory = 16141.86 (MB).
    Completing 70% with 308 violations.
    elapsed time = 00:00:02, memory = 16141.86 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:02, memory = 16141.86 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:03, memory = 16141.86 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:03, memory = 16141.86 (MB).
[INFO DRT-0199]   Number of violations = 11.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:03, memory = 16141.86 (MB), peak = 25494.97 (MB)
Total wire length = 453460 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234541 um.
Total wire length on LAYER met2 = 182408 um.
Total wire length on LAYER met3 = 28164 um.
Total wire length on LAYER met4 = 8345 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 16009.
Up-via summary (total 16009):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8635
           met2     1819
           met3      590
           met4        0
------------------------
                   16009


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 16141.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16142.05 (MB), peak = 25494.97 (MB)
Total wire length = 453452 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234518 um.
Total wire length on LAYER met2 = 182399 um.
Total wire length on LAYER met3 = 28188 um.
Total wire length on LAYER met4 = 8345 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 16009.
Up-via summary (total 16009):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8631
           met2     1823
           met3      590
           met4        0
------------------------
                   16009


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16142.05 (MB), peak = 25494.97 (MB)
Total wire length = 453452 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234518 um.
Total wire length on LAYER met2 = 182399 um.
Total wire length on LAYER met3 = 28188 um.
Total wire length on LAYER met4 = 8345 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 16009.
Up-via summary (total 16009):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8631
           met2     1823
           met3      590
           met4        0
------------------------
                   16009


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16142.05 (MB), peak = 25494.97 (MB)
Total wire length = 453452 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234518 um.
Total wire length on LAYER met2 = 182399 um.
Total wire length on LAYER met3 = 28188 um.
Total wire length on LAYER met4 = 8345 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 16009.
Up-via summary (total 16009):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8631
           met2     1823
           met3      590
           met4        0
------------------------
                   16009


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16142.05 (MB), peak = 25494.97 (MB)
Total wire length = 453452 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234518 um.
Total wire length on LAYER met2 = 182399 um.
Total wire length on LAYER met3 = 28188 um.
Total wire length on LAYER met4 = 8345 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 16009.
Up-via summary (total 16009):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8631
           met2     1823
           met3      590
           met4        0
------------------------
                   16009


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 16142.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16142.05 (MB), peak = 25494.97 (MB)
Total wire length = 453452 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234518 um.
Total wire length on LAYER met2 = 182399 um.
Total wire length on LAYER met3 = 28188 um.
Total wire length on LAYER met4 = 8345 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 16009.
Up-via summary (total 16009):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8631
           met2     1823
           met3      590
           met4        0
------------------------
                   16009


[INFO DRT-0198] Complete detail routing.
Total wire length = 453452 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234518 um.
Total wire length on LAYER met2 = 182399 um.
Total wire length on LAYER met3 = 28188 um.
Total wire length on LAYER met4 = 8345 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 16009.
Up-via summary (total 16009):.

------------------------
 FR_MASTERSLICE        0
            li1     4965
           met1     8631
           met2     1823
           met3      590
           met4        0
------------------------
                   16009


[INFO DRT-0267] cpu time = 00:25:44, elapsed time = 00:05:26, memory = 16142.05 (MB), peak = 25494.97 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def
