// Seed: 3492082360
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = 1 ^ id_0;
  reg id_3;
  type_6(
      1, id_1
  );
  initial begin
    if (id_2) begin
      if (1 - id_2 & 'b0) id_3 <= 1;
    end
  end
endmodule
