

================================================================
== Vivado HLS Report for 'subconv_3x3_16_strid'
================================================================
* Date:           Sun Dec 16 18:16:21 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  197473|  197473|  197473|  197473|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  197472|  197472|      4114|          -|          -|    48|    no    |
        | + Loop 1.1              |    4112|    4112|       514|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     512|     512|        64|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     703|    488|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     229|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1082|    661|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U136  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_4_fu_707_p2              |     *    |      0|   0|  62|           8|           8|
    |co_5_fu_336_p2                  |     +    |      0|  23|  11|           6|           1|
    |h_5_fu_514_p2                   |     +    |      0|  17|   9|           4|           1|
    |m_5_fu_526_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_5_fu_624_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_40_fu_937_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_43_fu_733_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_45_fu_767_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_951_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_140_fu_397_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_144_fu_441_p2               |     +    |      0|  29|  13|           8|           8|
    |tmp_145_fu_465_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_148_fu_494_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_149_fu_607_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_150_fu_536_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_153_fu_572_p2               |     +    |      0|  29|  13|           8|           8|
    |tmp_155_fu_597_p2               |     +    |      0|  41|  17|          12|          12|
    |tmp_156_fu_634_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_157_fu_663_p2               |     +    |      0|  41|  17|          12|          12|
    |tmp_86_fu_563_p2                |     +    |      0|  20|  10|           5|           5|
    |tmp_89_fu_654_p2                |     +    |      0|  20|  10|           5|           5|
    |w_5_fu_612_p2                   |     +    |      0|  17|   9|           4|           1|
    |tmp_137_fu_363_p2               |     -    |      0|  32|  14|           9|           9|
    |tmp_152_fu_547_p2               |     -    |      0|  35|  15|          10|          10|
    |brmerge40_demorgan_i_fu_872_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_787_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_866_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_845_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_833_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_7_fu_970_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_889_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_810_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_815_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_500_p2             |   icmp   |      0|   0|   2|           4|           4|
    |exitcond2_fu_520_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond8_fu_330_p2             |   icmp   |      0|   0|   3|           6|           6|
    |exitcond9_fu_447_p2             |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_618_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_984_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i5_fu_856_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_894_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_877_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_900_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_904_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_838_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_820_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_40_mux_fu_909_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_55_fu_915_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_996_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_989_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_921_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_975_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_979_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_850_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_553_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_644_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_883_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_83_fu_965_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_94_fu_781_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_95_fu_827_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_97_fu_861_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 703| 488|         259|         296|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |co_reg_249         |   9|          2|    6|         12|
    |h_reg_260          |   9|          2|    4|          8|
    |m_reg_296          |   9|          2|    2|          4|
    |n_reg_319          |   9|          2|    2|          4|
    |p_Val2_42_reg_307  |   9|          2|    8|         16|
    |p_Val2_s_reg_284   |   9|          2|    8|         16|
    |w_reg_272          |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         28|   35|         82|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |bias_V_addr_reg_1044           |   6|   0|    6|          0|
    |brmerge40_demorgan_i_reg_1223  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1233         |   1|   0|    1|          0|
    |carry_reg_1200                 |   1|   0|    1|          0|
    |co_5_reg_1019                  |   6|   0|    6|          0|
    |co_reg_249                     |   6|   0|    6|          0|
    |h_reg_260                      |   4|   0|    4|          0|
    |isneg_reg_1243                 |   1|   0|    1|          0|
    |m_5_reg_1078                   |   2|   0|    2|          0|
    |m_reg_296                      |   2|   0|    2|          0|
    |n_5_reg_1106                   |   2|   0|    2|          0|
    |n_reg_319                      |   2|   0|    2|          0|
    |newsignbit_7_reg_1256          |   1|   0|    1|          0|
    |newsignbit_reg_1194            |   1|   0|    1|          0|
    |p_38_i_i_reg_1213              |   1|   0|    1|          0|
    |p_Val2_42_reg_307              |   8|   0|    8|          0|
    |p_Val2_43_reg_1176             |  16|   0|   16|          0|
    |p_Val2_45_reg_1188             |   8|   0|    8|          0|
    |p_Val2_4_reg_1166              |  16|   0|   16|          0|
    |p_Val2_s_reg_284               |   8|   0|    8|          0|
    |result_V_reg_1250              |   8|   0|    8|          0|
    |signbit_reg_1181               |   1|   0|    1|          0|
    |tmp_140_reg_1029               |   9|   0|   10|          1|
    |tmp_141_reg_1034               |   3|   0|    3|          0|
    |tmp_144_reg_1039               |   7|   0|    8|          1|
    |tmp_148_reg_1057               |  13|   0|   14|          1|
    |tmp_149_reg_1093               |  14|   0|   14|          0|
    |tmp_152_cast_reg_1024          |  10|   0|   10|          0|
    |tmp_152_reg_1083               |  10|   0|   10|          0|
    |tmp_155_reg_1088               |  11|   0|   12|          1|
    |tmp_159_reg_1171               |   1|   0|    1|          0|
    |tmp_78_reg_1161                |   8|   0|    8|          0|
    |tmp_80_reg_1065                |   4|   0|    5|          1|
    |tmp_96_reg_1207                |   2|   0|    2|          0|
    |tmp_97_reg_1218                |   1|   0|    1|          0|
    |tmp_s_reg_1052                 |   4|   0|    5|          1|
    |underflow_reg_1228             |   1|   0|    1|          0|
    |w_5_reg_1098                   |   4|   0|    4|          0|
    |w_reg_272                      |   4|   0|    4|          0|
    |weight_V_load_reg_1156         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 229|   0|  235|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid  | return value |
|weight_V_address0                | out |    9|  ap_memory |        weight_V        |     array    |
|weight_V_ce0                     | out |    1|  ap_memory |        weight_V        |     array    |
|weight_V_q0                      |  in |    8|  ap_memory |        weight_V        |     array    |
|bias_V_address0                  | out |    6|  ap_memory |         bias_V         |     array    |
|bias_V_ce0                       | out |    1|  ap_memory |         bias_V         |     array    |
|bias_V_q0                        |  in |    8|  ap_memory |         bias_V         |     array    |
|output_V_address0                | out |   13|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|ShuffleConvs_1_Downs_7_address0  | out |   11|  ap_memory | ShuffleConvs_1_Downs_7 |     array    |
|ShuffleConvs_1_Downs_7_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_7 |     array    |
|ShuffleConvs_1_Downs_7_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_7 |     array    |
|ShuffleConvs_1_Downs_6_address0  | out |   11|  ap_memory | ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_6_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_6_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_5_address0  | out |   11|  ap_memory | ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_5_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_5_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_4_address0  | out |   11|  ap_memory | ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_4_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_4_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_3_address0  | out |   11|  ap_memory | ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_3_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_3_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_2_address0  | out |   11|  ap_memory | ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_2_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_2_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_1_address0  | out |   11|  ap_memory | ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_1_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_1_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_address0    | out |   11|  ap_memory |  ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_ce0         | out |    1|  ap_memory |  ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_q0          |  in |    8|  ap_memory |  ShuffleConvs_1_Downs  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

