// Seed: 90711031
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  always_latch $display(1, 1, 1, id_2);
  wand id_3;
  assign id_2 = 1;
  supply1 id_4;
  wire id_5;
  always @(posedge id_5);
  assign id_1 = id_4;
  assign id_3 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output wand id_2,
    input supply0 id_3
    , id_5
);
  assign id_2 = 1;
  assign id_0 = id_5;
  integer id_6 ({1 == 1'b0});
  assign id_0 = 1;
  if (id_6) wire id_7;
  wire id_8;
  wire id_9;
  module_0(
      id_8
  );
endmodule
