// Seed: 1552943257
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always force id_1 = id_4;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  ); id_3(
      .id_0(id_2), .id_1(1), .id_2(1 == 1), .id_3(1'b0)
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3 = id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4
  );
  wire id_5;
  always @(posedge 1) begin
    id_2 <= 1;
  end
endmodule
