#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 20 13:01:30 2020
# Process ID: 3725
# Current directory: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc
# Command line: vivado
# Log file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/vivado.log
# Journal file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe' provided. It will be converted relative to IP Instance files '../../../../test.coe'
set_property -dict [list CONFIG.Coe_File {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe' provided. It will be converted relative to IP Instance files '../../../../../Mini-Risc-V-Uart-Srcs/gcc/test.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe' provided. It will be converted relative to IP Instance files '../../../../div_test.coe'
set_property -dict [list CONFIG.Coe_File {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe' provided. It will be converted relative to IP Instance files '../../../../../Mini-Risc-V-Uart-Srcs/gcc/div_test.coe'
generate_target all [get_files  /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = 4abb2ff706540f56; cache size = 197.804 MB.
export_ip_user_files -of_objects [get_files /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Nov 20 13:03:20 2020] Launched synth_1...
Run output will be captured here: /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/synth_1/runme.log
[Fri Nov 20 13:03:20 2020] Launched impl_1...
Run output will be captured here: /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe' provided. It will be converted relative to IP Instance files '../../../../test.coe'
set_property -dict [list CONFIG.Coe_File {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe' provided. It will be converted relative to IP Instance files '../../../../../Mini-Risc-V-Uart-Srcs/gcc/test.coe'
generate_target all [get_files  /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = f7a200e7e0d7e08d; cache size = 197.804 MB.
export_ip_user_files -of_objects [get_files /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
export_ip_user_files -of_objects  [get_files /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/kernel.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jting/Downloads/laa_test.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/uartTest.coe] -no_script -reset -force -quiet
remove_files  {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/kernel.coe /home/jting/Downloads/laa_test.coe /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/test.coe /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/uartTest.coe}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe' provided. It will be converted relative to IP Instance files '../../../../div_test.coe'
set_property -dict [list CONFIG.Coe_File {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/gcc/div_test.coe' provided. It will be converted relative to IP Instance files '../../../../../Mini-Risc-V-Uart-Srcs/gcc/div_test.coe'
generate_target all [get_files  /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = 4abb2ff706540f56; cache size = 197.804 MB.
export_ip_user_files -of_objects [get_files /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Fri Nov 20 13:06:24 2020] Launched synth_1...
Run output will be captured here: /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/synth_1/runme.log
[Fri Nov 20 13:06:24 2020] Launched impl_1...
Run output will be captured here: /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD32BFA
set_property PROGRAM.FILE {/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/impl_1/rv_uart_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/impl_1/rv_uart_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 14:48:12 2020...
