INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/design_source/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Synchronizers.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/design_source/compute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/control_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sim_1/imports/sim_sources/testbench_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
