# 32bitARM_like_CPU_design

## CPUs Instruction set 
Our designed CPU can handle the following commands. 

Data Processing: ADD SUB AND ORR 

Memory Operation: STR and LDR 

Branch: B 

Also, cover all the conditional mnemonics from ARM LRM, as shown in the snapshot below. 

![WhatsApp Image 2024-10-21 at 8 50 46 PM](https://github.com/user-attachments/assets/5dfd10a9-aad9-4771-a08e-51e941b20dde)
ref: Digital Design and Computer Architecture ARM edition by Harris


## Micro Architecture top view (rough) : 
![image](https://github.com/user-attachments/assets/f37b1b66-d345-4d15-9b75-08f2a79659e7)


## Micro Architecture in details : 

![image](https://github.com/user-attachments/assets/0cbcf160-2750-4286-9c24-b48418b063c9)

## More into the controller 

![image](https://github.com/user-attachments/assets/d0f56724-bb97-469b-aa8c-ea7331d043e2)


 























