$date
	Sat Nov  9 00:30:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst_n $end
$scope module dff $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! q_bar $end
$var wire 1 % rst_n $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1#
#10
0#
1%
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
1$
#45
0!
1"
1#
#50
0#
#55
1#
#60
1!
0"
0#
0%
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
