
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016e0 <.init>:
  4016e0:	stp	x29, x30, [sp, #-16]!
  4016e4:	mov	x29, sp
  4016e8:	bl	401c00 <wcrtomb@plt+0x60>
  4016ec:	ldp	x29, x30, [sp], #16
  4016f0:	ret

Disassembly of section .plt:

0000000000401700 <mbrtowc@plt-0x20>:
  401700:	stp	x16, x30, [sp, #-16]!
  401704:	adrp	x16, 434000 <error@@Base+0x321b8>
  401708:	ldr	x17, [x16, #4088]
  40170c:	add	x16, x16, #0xff8
  401710:	br	x17
  401714:	nop
  401718:	nop
  40171c:	nop

0000000000401720 <mbrtowc@plt>:
  401720:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401724:	ldr	x17, [x16]
  401728:	add	x16, x16, #0x0
  40172c:	br	x17

0000000000401730 <memcpy@plt>:
  401730:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401734:	ldr	x17, [x16, #8]
  401738:	add	x16, x16, #0x8
  40173c:	br	x17

0000000000401740 <memmove@plt>:
  401740:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401744:	ldr	x17, [x16, #16]
  401748:	add	x16, x16, #0x10
  40174c:	br	x17

0000000000401750 <strtoul@plt>:
  401750:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401754:	ldr	x17, [x16, #24]
  401758:	add	x16, x16, #0x18
  40175c:	br	x17

0000000000401760 <strlen@plt>:
  401760:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401764:	ldr	x17, [x16, #32]
  401768:	add	x16, x16, #0x20
  40176c:	br	x17

0000000000401770 <fputs@plt>:
  401770:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401774:	ldr	x17, [x16, #40]
  401778:	add	x16, x16, #0x28
  40177c:	br	x17

0000000000401780 <exit@plt>:
  401780:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401784:	ldr	x17, [x16, #48]
  401788:	add	x16, x16, #0x30
  40178c:	br	x17

0000000000401790 <perror@plt>:
  401790:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401794:	ldr	x17, [x16, #56]
  401798:	add	x16, x16, #0x38
  40179c:	br	x17

00000000004017a0 <wctype@plt>:
  4017a0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #64]
  4017a8:	add	x16, x16, #0x40
  4017ac:	br	x17

00000000004017b0 <remove@plt>:
  4017b0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #72]
  4017b8:	add	x16, x16, #0x48
  4017bc:	br	x17

00000000004017c0 <sprintf@plt>:
  4017c0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #80]
  4017c8:	add	x16, x16, #0x50
  4017cc:	br	x17

00000000004017d0 <putc@plt>:
  4017d0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #88]
  4017d8:	add	x16, x16, #0x58
  4017dc:	br	x17

00000000004017e0 <iswcntrl@plt>:
  4017e0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #96]
  4017e8:	add	x16, x16, #0x60
  4017ec:	br	x17

00000000004017f0 <qsort@plt>:
  4017f0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #104]
  4017f8:	add	x16, x16, #0x68
  4017fc:	br	x17

0000000000401800 <snprintf@plt>:
  401800:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401804:	ldr	x17, [x16, #112]
  401808:	add	x16, x16, #0x70
  40180c:	br	x17

0000000000401810 <fclose@plt>:
  401810:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401814:	ldr	x17, [x16, #120]
  401818:	add	x16, x16, #0x78
  40181c:	br	x17

0000000000401820 <nl_langinfo@plt>:
  401820:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401824:	ldr	x17, [x16, #128]
  401828:	add	x16, x16, #0x80
  40182c:	br	x17

0000000000401830 <fopen@plt>:
  401830:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16, #136]
  401838:	add	x16, x16, #0x88
  40183c:	br	x17

0000000000401840 <iswctype@plt>:
  401840:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #144]
  401848:	add	x16, x16, #0x90
  40184c:	br	x17

0000000000401850 <malloc@plt>:
  401850:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #152]
  401858:	add	x16, x16, #0x98
  40185c:	br	x17

0000000000401860 <toupper@plt>:
  401860:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #160]
  401868:	add	x16, x16, #0xa0
  40186c:	br	x17

0000000000401870 <wcwidth@plt>:
  401870:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #168]
  401878:	add	x16, x16, #0xa8
  40187c:	br	x17

0000000000401880 <open@plt>:
  401880:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #176]
  401888:	add	x16, x16, #0xb0
  40188c:	br	x17

0000000000401890 <popen@plt>:
  401890:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #184]
  401898:	add	x16, x16, #0xb8
  40189c:	br	x17

00000000004018a0 <strncmp@plt>:
  4018a0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #192]
  4018a8:	add	x16, x16, #0xc0
  4018ac:	br	x17

00000000004018b0 <bindtextdomain@plt>:
  4018b0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #200]
  4018b8:	add	x16, x16, #0xc8
  4018bc:	br	x17

00000000004018c0 <__libc_start_main@plt>:
  4018c0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #208]
  4018c8:	add	x16, x16, #0xd0
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #216]
  4018d8:	add	x16, x16, #0xd8
  4018dc:	br	x17

00000000004018e0 <calloc@plt>:
  4018e0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #224]
  4018e8:	add	x16, x16, #0xe0
  4018ec:	br	x17

00000000004018f0 <realloc@plt>:
  4018f0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #232]
  4018f8:	add	x16, x16, #0xe8
  4018fc:	br	x17

0000000000401900 <argz_add@plt>:
  401900:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #240]
  401908:	add	x16, x16, #0xf0
  40190c:	br	x17

0000000000401910 <strdup@plt>:
  401910:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #248]
  401918:	add	x16, x16, #0xf8
  40191c:	br	x17

0000000000401920 <strerror@plt>:
  401920:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #256]
  401928:	add	x16, x16, #0x100
  40192c:	br	x17

0000000000401930 <close@plt>:
  401930:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #264]
  401938:	add	x16, x16, #0x108
  40193c:	br	x17

0000000000401940 <strrchr@plt>:
  401940:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #272]
  401948:	add	x16, x16, #0x110
  40194c:	br	x17

0000000000401950 <__gmon_start__@plt>:
  401950:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #280]
  401958:	add	x16, x16, #0x118
  40195c:	br	x17

0000000000401960 <btowc@plt>:
  401960:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #288]
  401968:	add	x16, x16, #0x120
  40196c:	br	x17

0000000000401970 <fseek@plt>:
  401970:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #296]
  401978:	add	x16, x16, #0x128
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #304]
  401988:	add	x16, x16, #0x130
  40198c:	br	x17

0000000000401990 <mbsinit@plt>:
  401990:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #312]
  401998:	add	x16, x16, #0x138
  40199c:	br	x17

00000000004019a0 <argz_next@plt>:
  4019a0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #320]
  4019a8:	add	x16, x16, #0x140
  4019ac:	br	x17

00000000004019b0 <feof@plt>:
  4019b0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #328]
  4019b8:	add	x16, x16, #0x148
  4019bc:	br	x17

00000000004019c0 <puts@plt>:
  4019c0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #336]
  4019c8:	add	x16, x16, #0x150
  4019cc:	br	x17

00000000004019d0 <memcmp@plt>:
  4019d0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #344]
  4019d8:	add	x16, x16, #0x158
  4019dc:	br	x17

00000000004019e0 <textdomain@plt>:
  4019e0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #352]
  4019e8:	add	x16, x16, #0x160
  4019ec:	br	x17

00000000004019f0 <getopt_long@plt>:
  4019f0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #360]
  4019f8:	add	x16, x16, #0x168
  4019fc:	br	x17

0000000000401a00 <argz_count@plt>:
  401a00:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #368]
  401a08:	add	x16, x16, #0x170
  401a0c:	br	x17

0000000000401a10 <strcmp@plt>:
  401a10:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #376]
  401a18:	add	x16, x16, #0x178
  401a1c:	br	x17

0000000000401a20 <__ctype_b_loc@plt>:
  401a20:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #384]
  401a28:	add	x16, x16, #0x180
  401a2c:	br	x17

0000000000401a30 <fread@plt>:
  401a30:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #392]
  401a38:	add	x16, x16, #0x188
  401a3c:	br	x17

0000000000401a40 <free@plt>:
  401a40:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #400]
  401a48:	add	x16, x16, #0x190
  401a4c:	br	x17

0000000000401a50 <__ctype_get_mb_cur_max@plt>:
  401a50:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #408]
  401a58:	add	x16, x16, #0x198
  401a5c:	br	x17

0000000000401a60 <freopen@plt>:
  401a60:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #416]
  401a68:	add	x16, x16, #0x1a0
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #424]
  401a78:	add	x16, x16, #0x1a8
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #432]
  401a88:	add	x16, x16, #0x1b0
  401a8c:	br	x17

0000000000401a90 <strcpy@plt>:
  401a90:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #440]
  401a98:	add	x16, x16, #0x1b8
  401a9c:	br	x17

0000000000401aa0 <strncat@plt>:
  401aa0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #448]
  401aa8:	add	x16, x16, #0x1c0
  401aac:	br	x17

0000000000401ab0 <memchr@plt>:
  401ab0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #456]
  401ab8:	add	x16, x16, #0x1c8
  401abc:	br	x17

0000000000401ac0 <iswalnum@plt>:
  401ac0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #464]
  401ac8:	add	x16, x16, #0x1d0
  401acc:	br	x17

0000000000401ad0 <strstr@plt>:
  401ad0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #472]
  401ad8:	add	x16, x16, #0x1d8
  401adc:	br	x17

0000000000401ae0 <pclose@plt>:
  401ae0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #480]
  401ae8:	add	x16, x16, #0x1e0
  401aec:	br	x17

0000000000401af0 <towupper@plt>:
  401af0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #488]
  401af8:	add	x16, x16, #0x1e8
  401afc:	br	x17

0000000000401b00 <vfprintf@plt>:
  401b00:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #496]
  401b08:	add	x16, x16, #0x1f0
  401b0c:	br	x17

0000000000401b10 <printf@plt>:
  401b10:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #504]
  401b18:	add	x16, x16, #0x1f8
  401b1c:	br	x17

0000000000401b20 <__assert_fail@plt>:
  401b20:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #512]
  401b28:	add	x16, x16, #0x200
  401b2c:	br	x17

0000000000401b30 <__errno_location@plt>:
  401b30:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #520]
  401b38:	add	x16, x16, #0x208
  401b3c:	br	x17

0000000000401b40 <tolower@plt>:
  401b40:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #528]
  401b48:	add	x16, x16, #0x210
  401b4c:	br	x17

0000000000401b50 <getenv@plt>:
  401b50:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #536]
  401b58:	add	x16, x16, #0x218
  401b5c:	br	x17

0000000000401b60 <gettext@plt>:
  401b60:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #544]
  401b68:	add	x16, x16, #0x220
  401b6c:	br	x17

0000000000401b70 <towlower@plt>:
  401b70:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #552]
  401b78:	add	x16, x16, #0x228
  401b7c:	br	x17

0000000000401b80 <fprintf@plt>:
  401b80:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #560]
  401b88:	add	x16, x16, #0x230
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #568]
  401b98:	add	x16, x16, #0x238
  401b9c:	br	x17

0000000000401ba0 <wcrtomb@plt>:
  401ba0:	adrp	x16, 435000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #576]
  401ba8:	add	x16, x16, #0x240
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <error@@Base-0x298>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x5c68
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x42, lsl #16
  401be4:	movk	x3, #0x958
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x42, lsl #16
  401bf4:	movk	x4, #0x9d8
  401bf8:	bl	4018c0 <__libc_start_main@plt>
  401bfc:	bl	401980 <abort@plt>
  401c00:	adrp	x0, 434000 <error@@Base+0x321b8>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <wcrtomb@plt+0x70>
  401c0c:	b	401950 <__gmon_start__@plt>
  401c10:	ret
  401c14:	stp	x29, x30, [sp, #-32]!
  401c18:	mov	x29, sp
  401c1c:	adrp	x0, 435000 <error@@Base+0x331b8>
  401c20:	add	x0, x0, #0x6a8
  401c24:	str	x0, [sp, #24]
  401c28:	ldr	x0, [sp, #24]
  401c2c:	str	x0, [sp, #24]
  401c30:	ldr	x1, [sp, #24]
  401c34:	adrp	x0, 435000 <error@@Base+0x331b8>
  401c38:	add	x0, x0, #0x6a8
  401c3c:	cmp	x1, x0
  401c40:	b.eq	401c7c <wcrtomb@plt+0xdc>  // b.none
  401c44:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  401c48:	add	x0, x0, #0x9f8
  401c4c:	ldr	x0, [x0]
  401c50:	str	x0, [sp, #16]
  401c54:	ldr	x0, [sp, #16]
  401c58:	str	x0, [sp, #16]
  401c5c:	ldr	x0, [sp, #16]
  401c60:	cmp	x0, #0x0
  401c64:	b.eq	401c80 <wcrtomb@plt+0xe0>  // b.none
  401c68:	ldr	x1, [sp, #16]
  401c6c:	adrp	x0, 435000 <error@@Base+0x331b8>
  401c70:	add	x0, x0, #0x6a8
  401c74:	blr	x1
  401c78:	b	401c80 <wcrtomb@plt+0xe0>
  401c7c:	nop
  401c80:	ldp	x29, x30, [sp], #32
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-48]!
  401c8c:	mov	x29, sp
  401c90:	adrp	x0, 435000 <error@@Base+0x331b8>
  401c94:	add	x0, x0, #0x6a8
  401c98:	str	x0, [sp, #40]
  401c9c:	ldr	x0, [sp, #40]
  401ca0:	str	x0, [sp, #40]
  401ca4:	ldr	x1, [sp, #40]
  401ca8:	adrp	x0, 435000 <error@@Base+0x331b8>
  401cac:	add	x0, x0, #0x6a8
  401cb0:	sub	x0, x1, x0
  401cb4:	asr	x0, x0, #3
  401cb8:	lsr	x1, x0, #63
  401cbc:	add	x0, x1, x0
  401cc0:	asr	x0, x0, #1
  401cc4:	str	x0, [sp, #32]
  401cc8:	ldr	x0, [sp, #32]
  401ccc:	cmp	x0, #0x0
  401cd0:	b.eq	401d10 <wcrtomb@plt+0x170>  // b.none
  401cd4:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  401cd8:	add	x0, x0, #0xa00
  401cdc:	ldr	x0, [x0]
  401ce0:	str	x0, [sp, #24]
  401ce4:	ldr	x0, [sp, #24]
  401ce8:	str	x0, [sp, #24]
  401cec:	ldr	x0, [sp, #24]
  401cf0:	cmp	x0, #0x0
  401cf4:	b.eq	401d14 <wcrtomb@plt+0x174>  // b.none
  401cf8:	ldr	x2, [sp, #24]
  401cfc:	ldr	x1, [sp, #32]
  401d00:	adrp	x0, 435000 <error@@Base+0x331b8>
  401d04:	add	x0, x0, #0x6a8
  401d08:	blr	x2
  401d0c:	b	401d14 <wcrtomb@plt+0x174>
  401d10:	nop
  401d14:	ldp	x29, x30, [sp], #48
  401d18:	ret
  401d1c:	stp	x29, x30, [sp, #-16]!
  401d20:	mov	x29, sp
  401d24:	adrp	x0, 435000 <error@@Base+0x331b8>
  401d28:	add	x0, x0, #0x6c8
  401d2c:	ldrb	w0, [x0]
  401d30:	and	x0, x0, #0xff
  401d34:	cmp	x0, #0x0
  401d38:	b.ne	401d54 <wcrtomb@plt+0x1b4>  // b.any
  401d3c:	bl	401c14 <wcrtomb@plt+0x74>
  401d40:	adrp	x0, 435000 <error@@Base+0x331b8>
  401d44:	add	x0, x0, #0x6c8
  401d48:	mov	w1, #0x1                   	// #1
  401d4c:	strb	w1, [x0]
  401d50:	b	401d58 <wcrtomb@plt+0x1b8>
  401d54:	nop
  401d58:	ldp	x29, x30, [sp], #16
  401d5c:	ret
  401d60:	stp	x29, x30, [sp, #-16]!
  401d64:	mov	x29, sp
  401d68:	bl	401c88 <wcrtomb@plt+0xe8>
  401d6c:	nop
  401d70:	ldp	x29, x30, [sp], #16
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-80]!
  401d7c:	mov	x29, sp
  401d80:	str	x19, [sp, #16]
  401d84:	str	x0, [sp, #72]
  401d88:	str	x1, [sp, #64]
  401d8c:	mov	x19, x2
  401d90:	adrp	x0, 435000 <error@@Base+0x331b8>
  401d94:	add	x0, x0, #0x6a8
  401d98:	ldr	x3, [x0]
  401d9c:	adrp	x0, 435000 <error@@Base+0x331b8>
  401da0:	add	x0, x0, #0x258
  401da4:	ldr	x0, [x0]
  401da8:	mov	x2, x0
  401dac:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  401db0:	add	x1, x0, #0xb88
  401db4:	mov	x0, x3
  401db8:	bl	401b80 <fprintf@plt>
  401dbc:	ldr	x0, [sp, #64]
  401dc0:	cmp	x0, #0x0
  401dc4:	b.eq	401de8 <wcrtomb@plt+0x248>  // b.none
  401dc8:	adrp	x0, 435000 <error@@Base+0x331b8>
  401dcc:	add	x0, x0, #0x6a8
  401dd0:	ldr	x3, [x0]
  401dd4:	ldr	x2, [sp, #64]
  401dd8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  401ddc:	add	x1, x0, #0xb88
  401de0:	mov	x0, x3
  401de4:	bl	401b80 <fprintf@plt>
  401de8:	adrp	x0, 435000 <error@@Base+0x331b8>
  401dec:	add	x0, x0, #0x6a8
  401df0:	ldr	x4, [x0]
  401df4:	add	x2, sp, #0x20
  401df8:	mov	x3, x19
  401dfc:	ldp	x0, x1, [x3]
  401e00:	stp	x0, x1, [x2]
  401e04:	ldp	x0, x1, [x3, #16]
  401e08:	stp	x0, x1, [x2, #16]
  401e0c:	add	x0, sp, #0x20
  401e10:	mov	x2, x0
  401e14:	ldr	x1, [sp, #72]
  401e18:	mov	x0, x4
  401e1c:	bl	401b00 <vfprintf@plt>
  401e20:	adrp	x0, 435000 <error@@Base+0x331b8>
  401e24:	add	x0, x0, #0x6a8
  401e28:	ldr	x0, [x0]
  401e2c:	mov	x1, x0
  401e30:	mov	w0, #0xa                   	// #10
  401e34:	bl	4017d0 <putc@plt>
  401e38:	nop
  401e3c:	ldr	x19, [sp, #16]
  401e40:	ldp	x29, x30, [sp], #80
  401e44:	ret

0000000000401e48 <error@@Base>:
  401e48:	stp	x29, x30, [sp, #-288]!
  401e4c:	mov	x29, sp
  401e50:	str	x0, [sp, #56]
  401e54:	str	x1, [sp, #232]
  401e58:	str	x2, [sp, #240]
  401e5c:	str	x3, [sp, #248]
  401e60:	str	x4, [sp, #256]
  401e64:	str	x5, [sp, #264]
  401e68:	str	x6, [sp, #272]
  401e6c:	str	x7, [sp, #280]
  401e70:	str	q0, [sp, #96]
  401e74:	str	q1, [sp, #112]
  401e78:	str	q2, [sp, #128]
  401e7c:	str	q3, [sp, #144]
  401e80:	str	q4, [sp, #160]
  401e84:	str	q5, [sp, #176]
  401e88:	str	q6, [sp, #192]
  401e8c:	str	q7, [sp, #208]
  401e90:	add	x0, sp, #0x120
  401e94:	str	x0, [sp, #64]
  401e98:	add	x0, sp, #0x120
  401e9c:	str	x0, [sp, #72]
  401ea0:	add	x0, sp, #0xe0
  401ea4:	str	x0, [sp, #80]
  401ea8:	mov	w0, #0xffffffc8            	// #-56
  401eac:	str	w0, [sp, #88]
  401eb0:	mov	w0, #0xffffff80            	// #-128
  401eb4:	str	w0, [sp, #92]
  401eb8:	add	x2, sp, #0x10
  401ebc:	add	x3, sp, #0x40
  401ec0:	ldp	x0, x1, [x3]
  401ec4:	stp	x0, x1, [x2]
  401ec8:	ldp	x0, x1, [x3, #16]
  401ecc:	stp	x0, x1, [x2, #16]
  401ed0:	add	x0, sp, #0x10
  401ed4:	mov	x2, x0
  401ed8:	mov	x1, #0x0                   	// #0
  401edc:	ldr	x0, [sp, #56]
  401ee0:	bl	401d78 <wcrtomb@plt+0x1d8>
  401ee4:	nop
  401ee8:	ldp	x29, x30, [sp], #288
  401eec:	ret
  401ef0:	stp	x29, x30, [sp, #-288]!
  401ef4:	mov	x29, sp
  401ef8:	str	x0, [sp, #56]
  401efc:	str	x1, [sp, #232]
  401f00:	str	x2, [sp, #240]
  401f04:	str	x3, [sp, #248]
  401f08:	str	x4, [sp, #256]
  401f0c:	str	x5, [sp, #264]
  401f10:	str	x6, [sp, #272]
  401f14:	str	x7, [sp, #280]
  401f18:	str	q0, [sp, #96]
  401f1c:	str	q1, [sp, #112]
  401f20:	str	q2, [sp, #128]
  401f24:	str	q3, [sp, #144]
  401f28:	str	q4, [sp, #160]
  401f2c:	str	q5, [sp, #176]
  401f30:	str	q6, [sp, #192]
  401f34:	str	q7, [sp, #208]
  401f38:	add	x0, sp, #0x120
  401f3c:	str	x0, [sp, #64]
  401f40:	add	x0, sp, #0x120
  401f44:	str	x0, [sp, #72]
  401f48:	add	x0, sp, #0xe0
  401f4c:	str	x0, [sp, #80]
  401f50:	mov	w0, #0xffffffc8            	// #-56
  401f54:	str	w0, [sp, #88]
  401f58:	mov	w0, #0xffffff80            	// #-128
  401f5c:	str	w0, [sp, #92]
  401f60:	add	x2, sp, #0x10
  401f64:	add	x3, sp, #0x40
  401f68:	ldp	x0, x1, [x3]
  401f6c:	stp	x0, x1, [x2]
  401f70:	ldp	x0, x1, [x3, #16]
  401f74:	stp	x0, x1, [x2, #16]
  401f78:	add	x0, sp, #0x10
  401f7c:	mov	x2, x0
  401f80:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  401f84:	add	x1, x0, #0xb90
  401f88:	ldr	x0, [sp, #56]
  401f8c:	bl	401d78 <wcrtomb@plt+0x1d8>
  401f90:	nop
  401f94:	ldp	x29, x30, [sp], #288
  401f98:	ret
  401f9c:	stp	x29, x30, [sp, #-288]!
  401fa0:	mov	x29, sp
  401fa4:	str	x0, [sp, #56]
  401fa8:	str	x1, [sp, #232]
  401fac:	str	x2, [sp, #240]
  401fb0:	str	x3, [sp, #248]
  401fb4:	str	x4, [sp, #256]
  401fb8:	str	x5, [sp, #264]
  401fbc:	str	x6, [sp, #272]
  401fc0:	str	x7, [sp, #280]
  401fc4:	str	q0, [sp, #96]
  401fc8:	str	q1, [sp, #112]
  401fcc:	str	q2, [sp, #128]
  401fd0:	str	q3, [sp, #144]
  401fd4:	str	q4, [sp, #160]
  401fd8:	str	q5, [sp, #176]
  401fdc:	str	q6, [sp, #192]
  401fe0:	str	q7, [sp, #208]
  401fe4:	add	x0, sp, #0x120
  401fe8:	str	x0, [sp, #64]
  401fec:	add	x0, sp, #0x120
  401ff0:	str	x0, [sp, #72]
  401ff4:	add	x0, sp, #0xe0
  401ff8:	str	x0, [sp, #80]
  401ffc:	mov	w0, #0xffffffc8            	// #-56
  402000:	str	w0, [sp, #88]
  402004:	mov	w0, #0xffffff80            	// #-128
  402008:	str	w0, [sp, #92]
  40200c:	add	x2, sp, #0x10
  402010:	add	x3, sp, #0x40
  402014:	ldp	x0, x1, [x3]
  402018:	stp	x0, x1, [x2]
  40201c:	ldp	x0, x1, [x3, #16]
  402020:	stp	x0, x1, [x2, #16]
  402024:	add	x0, sp, #0x10
  402028:	mov	x2, x0
  40202c:	mov	x1, #0x0                   	// #0
  402030:	ldr	x0, [sp, #56]
  402034:	bl	401d78 <wcrtomb@plt+0x1d8>
  402038:	mov	w0, #0x1                   	// #1
  40203c:	bl	401780 <exit@plt>
  402040:	stp	x29, x30, [sp, #-80]!
  402044:	mov	x29, sp
  402048:	str	x0, [sp, #40]
  40204c:	str	x1, [sp, #32]
  402050:	str	x2, [sp, #24]
  402054:	ldr	x0, [sp, #40]
  402058:	bl	401760 <strlen@plt>
  40205c:	str	w0, [sp, #76]
  402060:	ldr	x0, [sp, #32]
  402064:	bl	401760 <strlen@plt>
  402068:	str	w0, [sp, #72]
  40206c:	ldr	x0, [sp, #24]
  402070:	bl	401760 <strlen@plt>
  402074:	str	w0, [sp, #68]
  402078:	ldr	w1, [sp, #76]
  40207c:	ldr	w0, [sp, #72]
  402080:	add	w1, w1, w0
  402084:	ldr	w0, [sp, #68]
  402088:	add	w0, w1, w0
  40208c:	add	w0, w0, #0x1
  402090:	sxtw	x0, w0
  402094:	bl	408bf8 <error@@Base+0x6db0>
  402098:	str	x0, [sp, #56]
  40209c:	ldr	x1, [sp, #40]
  4020a0:	ldr	x0, [sp, #56]
  4020a4:	bl	401a90 <strcpy@plt>
  4020a8:	ldrsw	x0, [sp, #76]
  4020ac:	ldr	x1, [sp, #56]
  4020b0:	add	x0, x1, x0
  4020b4:	ldr	x1, [sp, #32]
  4020b8:	bl	401a90 <strcpy@plt>
  4020bc:	ldrsw	x1, [sp, #76]
  4020c0:	ldrsw	x0, [sp, #72]
  4020c4:	add	x0, x1, x0
  4020c8:	ldr	x1, [sp, #56]
  4020cc:	add	x0, x1, x0
  4020d0:	ldr	x1, [sp, #24]
  4020d4:	bl	401a90 <strcpy@plt>
  4020d8:	ldrsw	x1, [sp, #76]
  4020dc:	ldrsw	x0, [sp, #72]
  4020e0:	add	x1, x1, x0
  4020e4:	ldrsw	x0, [sp, #68]
  4020e8:	add	x0, x1, x0
  4020ec:	ldr	x1, [sp, #56]
  4020f0:	add	x0, x1, x0
  4020f4:	strb	wzr, [x0]
  4020f8:	ldr	x0, [sp, #56]
  4020fc:	ldp	x29, x30, [sp], #80
  402100:	ret
  402104:	stp	x29, x30, [sp, #-48]!
  402108:	mov	x29, sp
  40210c:	str	x0, [sp, #24]
  402110:	str	w1, [sp, #20]
  402114:	ldr	w0, [sp, #20]
  402118:	add	w0, w0, #0x1
  40211c:	sxtw	x0, w0
  402120:	bl	408bf8 <error@@Base+0x6db0>
  402124:	str	x0, [sp, #32]
  402128:	str	wzr, [sp, #44]
  40212c:	b	40215c <error@@Base+0x314>
  402130:	ldrsw	x0, [sp, #44]
  402134:	ldr	x1, [sp, #24]
  402138:	add	x1, x1, x0
  40213c:	ldrsw	x0, [sp, #44]
  402140:	ldr	x2, [sp, #32]
  402144:	add	x0, x2, x0
  402148:	ldrb	w1, [x1]
  40214c:	strb	w1, [x0]
  402150:	ldr	w0, [sp, #44]
  402154:	add	w0, w0, #0x1
  402158:	str	w0, [sp, #44]
  40215c:	ldr	w1, [sp, #44]
  402160:	ldr	w0, [sp, #20]
  402164:	cmp	w1, w0
  402168:	b.lt	402130 <error@@Base+0x2e8>  // b.tstop
  40216c:	ldrsw	x0, [sp, #20]
  402170:	ldr	x1, [sp, #32]
  402174:	add	x0, x1, x0
  402178:	strb	wzr, [x0]
  40217c:	ldr	x0, [sp, #32]
  402180:	ldp	x29, x30, [sp], #48
  402184:	ret
  402188:	stp	x29, x30, [sp, #-48]!
  40218c:	mov	x29, sp
  402190:	str	x19, [sp, #16]
  402194:	str	x0, [sp, #40]
  402198:	bl	401b30 <__errno_location@plt>
  40219c:	ldr	w0, [x0]
  4021a0:	cmp	w0, #0x0
  4021a4:	b.ne	4021bc <error@@Base+0x374>  // b.any
  4021a8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4021ac:	add	x0, x0, #0xb98
  4021b0:	bl	401b60 <gettext@plt>
  4021b4:	ldr	x1, [sp, #40]
  4021b8:	bl	401f9c <error@@Base+0x154>
  4021bc:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4021c0:	add	x0, x0, #0xba8
  4021c4:	bl	401b60 <gettext@plt>
  4021c8:	mov	x19, x0
  4021cc:	bl	401b30 <__errno_location@plt>
  4021d0:	ldr	w0, [x0]
  4021d4:	bl	401920 <strerror@plt>
  4021d8:	ldr	x2, [sp, #40]
  4021dc:	mov	x1, x0
  4021e0:	mov	x0, x19
  4021e4:	bl	401f9c <error@@Base+0x154>
  4021e8:	nop
  4021ec:	ldr	x19, [sp, #16]
  4021f0:	ldp	x29, x30, [sp], #48
  4021f4:	ret
  4021f8:	sub	sp, sp, #0x30
  4021fc:	str	x0, [sp, #24]
  402200:	str	w1, [sp, #20]
  402204:	str	x2, [sp, #8]
  402208:	str	w3, [sp, #16]
  40220c:	ldr	w0, [sp, #20]
  402210:	ldr	w2, [sp, #16]
  402214:	ldr	w1, [sp, #16]
  402218:	cmp	w2, w0
  40221c:	csel	w0, w1, w0, le
  402220:	str	w0, [sp, #40]
  402224:	str	wzr, [sp, #44]
  402228:	b	402308 <error@@Base+0x4c0>
  40222c:	ldrsw	x0, [sp, #44]
  402230:	ldr	x1, [sp, #24]
  402234:	add	x0, x1, x0
  402238:	ldrb	w0, [x0]
  40223c:	cmp	w0, #0x3a
  402240:	b.ne	402264 <error@@Base+0x41c>  // b.any
  402244:	ldrsw	x0, [sp, #44]
  402248:	ldr	x1, [sp, #8]
  40224c:	add	x0, x1, x0
  402250:	ldrb	w0, [x0]
  402254:	cmp	w0, #0x3a
  402258:	b.eq	402264 <error@@Base+0x41c>  // b.none
  40225c:	mov	w0, #0x1                   	// #1
  402260:	b	40231c <error@@Base+0x4d4>
  402264:	ldrsw	x0, [sp, #44]
  402268:	ldr	x1, [sp, #8]
  40226c:	add	x0, x1, x0
  402270:	ldrb	w0, [x0]
  402274:	cmp	w0, #0x3a
  402278:	b.ne	40229c <error@@Base+0x454>  // b.any
  40227c:	ldrsw	x0, [sp, #44]
  402280:	ldr	x1, [sp, #24]
  402284:	add	x0, x1, x0
  402288:	ldrb	w0, [x0]
  40228c:	cmp	w0, #0x3a
  402290:	b.eq	40229c <error@@Base+0x454>  // b.none
  402294:	mov	w0, #0x0                   	// #0
  402298:	b	40231c <error@@Base+0x4d4>
  40229c:	ldrsw	x0, [sp, #44]
  4022a0:	ldr	x1, [sp, #24]
  4022a4:	add	x0, x1, x0
  4022a8:	ldrb	w1, [x0]
  4022ac:	ldrsw	x0, [sp, #44]
  4022b0:	ldr	x2, [sp, #8]
  4022b4:	add	x0, x2, x0
  4022b8:	ldrb	w0, [x0]
  4022bc:	cmp	w1, w0
  4022c0:	b.cs	4022cc <error@@Base+0x484>  // b.hs, b.nlast
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	b	40231c <error@@Base+0x4d4>
  4022cc:	ldrsw	x0, [sp, #44]
  4022d0:	ldr	x1, [sp, #24]
  4022d4:	add	x0, x1, x0
  4022d8:	ldrb	w1, [x0]
  4022dc:	ldrsw	x0, [sp, #44]
  4022e0:	ldr	x2, [sp, #8]
  4022e4:	add	x0, x2, x0
  4022e8:	ldrb	w0, [x0]
  4022ec:	cmp	w1, w0
  4022f0:	b.ls	4022fc <error@@Base+0x4b4>  // b.plast
  4022f4:	mov	w0, #0x0                   	// #0
  4022f8:	b	40231c <error@@Base+0x4d4>
  4022fc:	ldr	w0, [sp, #44]
  402300:	add	w0, w0, #0x1
  402304:	str	w0, [sp, #44]
  402308:	ldr	w1, [sp, #44]
  40230c:	ldr	w0, [sp, #40]
  402310:	cmp	w1, w0
  402314:	b.lt	40222c <error@@Base+0x3e4>  // b.tstop
  402318:	mov	w0, #0x0                   	// #0
  40231c:	add	sp, sp, #0x30
  402320:	ret
  402324:	sub	sp, sp, #0x30
  402328:	str	x0, [sp, #24]
  40232c:	str	w1, [sp, #20]
  402330:	str	x2, [sp, #8]
  402334:	str	w3, [sp, #16]
  402338:	ldr	w0, [sp, #20]
  40233c:	ldr	w2, [sp, #16]
  402340:	ldr	w1, [sp, #16]
  402344:	cmp	w2, w0
  402348:	csel	w0, w1, w0, le
  40234c:	str	w0, [sp, #40]
  402350:	str	wzr, [sp, #44]
  402354:	b	4023cc <error@@Base+0x584>
  402358:	ldrsw	x0, [sp, #44]
  40235c:	ldr	x1, [sp, #24]
  402360:	add	x0, x1, x0
  402364:	ldrb	w0, [x0]
  402368:	cmp	w0, #0x3a
  40236c:	b.ne	402390 <error@@Base+0x548>  // b.any
  402370:	ldrsw	x0, [sp, #44]
  402374:	ldr	x1, [sp, #8]
  402378:	add	x0, x1, x0
  40237c:	ldrb	w0, [x0]
  402380:	cmp	w0, #0x3a
  402384:	b.ne	402390 <error@@Base+0x548>  // b.any
  402388:	mov	w0, #0x1                   	// #1
  40238c:	b	4023e0 <error@@Base+0x598>
  402390:	ldrsw	x0, [sp, #44]
  402394:	ldr	x1, [sp, #24]
  402398:	add	x0, x1, x0
  40239c:	ldrb	w1, [x0]
  4023a0:	ldrsw	x0, [sp, #44]
  4023a4:	ldr	x2, [sp, #8]
  4023a8:	add	x0, x2, x0
  4023ac:	ldrb	w0, [x0]
  4023b0:	cmp	w1, w0
  4023b4:	b.eq	4023c0 <error@@Base+0x578>  // b.none
  4023b8:	mov	w0, #0x0                   	// #0
  4023bc:	b	4023e0 <error@@Base+0x598>
  4023c0:	ldr	w0, [sp, #44]
  4023c4:	add	w0, w0, #0x1
  4023c8:	str	w0, [sp, #44]
  4023cc:	ldr	w1, [sp, #44]
  4023d0:	ldr	w0, [sp, #40]
  4023d4:	cmp	w1, w0
  4023d8:	b.lt	402358 <error@@Base+0x510>  // b.tstop
  4023dc:	mov	w0, #0x1                   	// #1
  4023e0:	add	sp, sp, #0x30
  4023e4:	ret
  4023e8:	stp	x29, x30, [sp, #-48]!
  4023ec:	mov	x29, sp
  4023f0:	str	x0, [sp, #24]
  4023f4:	ldr	x0, [sp, #24]
  4023f8:	ldrb	w0, [x0]
  4023fc:	cmp	w0, #0x2a
  402400:	b.ne	402420 <error@@Base+0x5d8>  // b.any
  402404:	ldr	x0, [sp, #24]
  402408:	add	x0, x0, #0x1
  40240c:	str	x0, [sp, #24]
  402410:	b	402420 <error@@Base+0x5d8>
  402414:	ldr	x0, [sp, #24]
  402418:	add	x0, x0, #0x1
  40241c:	str	x0, [sp, #24]
  402420:	ldr	x0, [sp, #24]
  402424:	ldrb	w0, [x0]
  402428:	cmp	w0, #0x20
  40242c:	b.eq	402414 <error@@Base+0x5cc>  // b.none
  402430:	ldr	x0, [sp, #24]
  402434:	str	x0, [sp, #40]
  402438:	b	402448 <error@@Base+0x600>
  40243c:	ldr	x0, [sp, #40]
  402440:	add	x0, x0, #0x1
  402444:	str	x0, [sp, #40]
  402448:	ldr	x0, [sp, #40]
  40244c:	ldrb	w0, [x0]
  402450:	cmp	w0, #0x0
  402454:	b.eq	402468 <error@@Base+0x620>  // b.none
  402458:	ldr	x0, [sp, #40]
  40245c:	ldrb	w0, [x0]
  402460:	cmp	w0, #0x3a
  402464:	b.ne	40243c <error@@Base+0x5f4>  // b.any
  402468:	ldr	x1, [sp, #40]
  40246c:	ldr	x0, [sp, #24]
  402470:	sub	x0, x1, x0
  402474:	mov	w1, w0
  402478:	ldr	x0, [sp, #24]
  40247c:	bl	402104 <error@@Base+0x2bc>
  402480:	ldp	x29, x30, [sp], #48
  402484:	ret
  402488:	stp	x29, x30, [sp, #-48]!
  40248c:	mov	x29, sp
  402490:	str	x0, [sp, #24]
  402494:	ldr	x0, [sp, #24]
  402498:	str	x0, [sp, #40]
  40249c:	ldr	x0, [sp, #40]
  4024a0:	ldrb	w0, [x0]
  4024a4:	cmp	w0, #0x2a
  4024a8:	b.ne	4024c8 <error@@Base+0x680>  // b.any
  4024ac:	ldr	x0, [sp, #40]
  4024b0:	add	x0, x0, #0x1
  4024b4:	str	x0, [sp, #40]
  4024b8:	b	4024c8 <error@@Base+0x680>
  4024bc:	ldr	x0, [sp, #40]
  4024c0:	add	x0, x0, #0x1
  4024c4:	str	x0, [sp, #40]
  4024c8:	ldr	x0, [sp, #40]
  4024cc:	ldrb	w0, [x0]
  4024d0:	cmp	w0, #0x20
  4024d4:	b.eq	4024bc <error@@Base+0x674>  // b.none
  4024d8:	b	4024e8 <error@@Base+0x6a0>
  4024dc:	ldr	x0, [sp, #40]
  4024e0:	add	x0, x0, #0x1
  4024e4:	str	x0, [sp, #40]
  4024e8:	ldr	x0, [sp, #40]
  4024ec:	ldrb	w0, [x0]
  4024f0:	cmp	w0, #0x0
  4024f4:	b.eq	402518 <error@@Base+0x6d0>  // b.none
  4024f8:	ldr	x0, [sp, #40]
  4024fc:	ldrb	w0, [x0]
  402500:	cmp	w0, #0xa
  402504:	b.eq	402518 <error@@Base+0x6d0>  // b.none
  402508:	ldr	x0, [sp, #40]
  40250c:	ldrb	w0, [x0]
  402510:	cmp	w0, #0x3a
  402514:	b.ne	4024dc <error@@Base+0x694>  // b.any
  402518:	ldr	x0, [sp, #40]
  40251c:	ldrb	w0, [x0]
  402520:	cmp	w0, #0x3a
  402524:	b.ne	402534 <error@@Base+0x6ec>  // b.any
  402528:	ldr	x0, [sp, #40]
  40252c:	add	x0, x0, #0x1
  402530:	str	x0, [sp, #40]
  402534:	ldr	x0, [sp, #40]
  402538:	ldrb	w0, [x0]
  40253c:	cmp	w0, #0x28
  402540:	b.eq	402580 <error@@Base+0x738>  // b.none
  402544:	ldr	x0, [sp, #40]
  402548:	ldrb	w0, [x0]
  40254c:	cmp	w0, #0x20
  402550:	b.eq	402564 <error@@Base+0x71c>  // b.none
  402554:	ldr	x0, [sp, #40]
  402558:	ldrb	w0, [x0]
  40255c:	cmp	w0, #0x9
  402560:	b.ne	402574 <error@@Base+0x72c>  // b.any
  402564:	ldr	x0, [sp, #40]
  402568:	add	x0, x0, #0x1
  40256c:	str	x0, [sp, #40]
  402570:	b	402534 <error@@Base+0x6ec>
  402574:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402578:	add	x0, x0, #0xbb8
  40257c:	b	40260c <error@@Base+0x7c4>
  402580:	nop
  402584:	ldr	x0, [sp, #40]
  402588:	add	x0, x0, #0x1
  40258c:	str	x0, [sp, #40]
  402590:	ldr	x0, [sp, #40]
  402594:	str	x0, [sp, #24]
  402598:	b	4025a8 <error@@Base+0x760>
  40259c:	ldr	x0, [sp, #40]
  4025a0:	add	x0, x0, #0x1
  4025a4:	str	x0, [sp, #40]
  4025a8:	ldr	x0, [sp, #40]
  4025ac:	ldrb	w0, [x0]
  4025b0:	cmp	w0, #0x0
  4025b4:	b.eq	4025d8 <error@@Base+0x790>  // b.none
  4025b8:	ldr	x0, [sp, #40]
  4025bc:	ldrb	w0, [x0]
  4025c0:	cmp	w0, #0xa
  4025c4:	b.eq	4025d8 <error@@Base+0x790>  // b.none
  4025c8:	ldr	x0, [sp, #40]
  4025cc:	ldrb	w0, [x0]
  4025d0:	cmp	w0, #0x29
  4025d4:	b.ne	40259c <error@@Base+0x754>  // b.any
  4025d8:	ldr	x0, [sp, #40]
  4025dc:	ldrb	w0, [x0]
  4025e0:	cmp	w0, #0x29
  4025e4:	b.eq	4025f4 <error@@Base+0x7ac>  // b.none
  4025e8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4025ec:	add	x0, x0, #0xbb8
  4025f0:	b	40260c <error@@Base+0x7c4>
  4025f4:	ldr	x1, [sp, #40]
  4025f8:	ldr	x0, [sp, #24]
  4025fc:	sub	x0, x1, x0
  402600:	mov	w1, w0
  402604:	ldr	x0, [sp, #24]
  402608:	bl	402104 <error@@Base+0x2bc>
  40260c:	ldp	x29, x30, [sp], #48
  402610:	ret
  402614:	stp	x29, x30, [sp, #-48]!
  402618:	mov	x29, sp
  40261c:	str	x0, [sp, #24]
  402620:	ldr	x0, [sp, #24]
  402624:	bl	408dac <error@@Base+0x6f64>
  402628:	str	x0, [sp, #32]
  40262c:	ldr	x0, [sp, #32]
  402630:	bl	401760 <strlen@plt>
  402634:	str	w0, [sp, #44]
  402638:	ldr	w0, [sp, #44]
  40263c:	cmp	w0, #0x3
  402640:	b.ls	40268c <error@@Base+0x844>  // b.plast
  402644:	ldr	w0, [sp, #44]
  402648:	sub	x0, x0, #0x3
  40264c:	ldr	x1, [sp, #32]
  402650:	add	x2, x1, x0
  402654:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402658:	add	x1, x0, #0xbc0
  40265c:	mov	x0, x2
  402660:	bl	401a10 <strcmp@plt>
  402664:	cmp	w0, #0x0
  402668:	b.ne	40268c <error@@Base+0x844>  // b.any
  40266c:	ldr	w0, [sp, #44]
  402670:	sub	w0, w0, #0x3
  402674:	str	w0, [sp, #44]
  402678:	ldr	w0, [sp, #44]
  40267c:	ldr	x1, [sp, #32]
  402680:	add	x0, x1, x0
  402684:	strb	wzr, [x0]
  402688:	b	4027d8 <error@@Base+0x990>
  40268c:	ldr	w0, [sp, #44]
  402690:	cmp	w0, #0x3
  402694:	b.ls	4026e0 <error@@Base+0x898>  // b.plast
  402698:	ldr	w0, [sp, #44]
  40269c:	sub	x0, x0, #0x3
  4026a0:	ldr	x1, [sp, #32]
  4026a4:	add	x2, x1, x0
  4026a8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4026ac:	add	x1, x0, #0xbc8
  4026b0:	mov	x0, x2
  4026b4:	bl	401a10 <strcmp@plt>
  4026b8:	cmp	w0, #0x0
  4026bc:	b.ne	4026e0 <error@@Base+0x898>  // b.any
  4026c0:	ldr	w0, [sp, #44]
  4026c4:	sub	w0, w0, #0x3
  4026c8:	str	w0, [sp, #44]
  4026cc:	ldr	w0, [sp, #44]
  4026d0:	ldr	x1, [sp, #32]
  4026d4:	add	x0, x1, x0
  4026d8:	strb	wzr, [x0]
  4026dc:	b	4027d8 <error@@Base+0x990>
  4026e0:	ldr	w0, [sp, #44]
  4026e4:	cmp	w0, #0x4
  4026e8:	b.ls	402734 <error@@Base+0x8ec>  // b.plast
  4026ec:	ldr	w0, [sp, #44]
  4026f0:	sub	x0, x0, #0x4
  4026f4:	ldr	x1, [sp, #32]
  4026f8:	add	x2, x1, x0
  4026fc:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402700:	add	x1, x0, #0xbd0
  402704:	mov	x0, x2
  402708:	bl	401a10 <strcmp@plt>
  40270c:	cmp	w0, #0x0
  402710:	b.ne	402734 <error@@Base+0x8ec>  // b.any
  402714:	ldr	w0, [sp, #44]
  402718:	sub	w0, w0, #0x4
  40271c:	str	w0, [sp, #44]
  402720:	ldr	w0, [sp, #44]
  402724:	ldr	x1, [sp, #32]
  402728:	add	x0, x1, x0
  40272c:	strb	wzr, [x0]
  402730:	b	4027d8 <error@@Base+0x990>
  402734:	ldr	w0, [sp, #44]
  402738:	cmp	w0, #0x3
  40273c:	b.ls	402788 <error@@Base+0x940>  // b.plast
  402740:	ldr	w0, [sp, #44]
  402744:	sub	x0, x0, #0x3
  402748:	ldr	x1, [sp, #32]
  40274c:	add	x2, x1, x0
  402750:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402754:	add	x1, x0, #0xbd8
  402758:	mov	x0, x2
  40275c:	bl	401a10 <strcmp@plt>
  402760:	cmp	w0, #0x0
  402764:	b.ne	402788 <error@@Base+0x940>  // b.any
  402768:	ldr	w0, [sp, #44]
  40276c:	sub	w0, w0, #0x3
  402770:	str	w0, [sp, #44]
  402774:	ldr	w0, [sp, #44]
  402778:	ldr	x1, [sp, #32]
  40277c:	add	x0, x1, x0
  402780:	strb	wzr, [x0]
  402784:	b	4027d8 <error@@Base+0x990>
  402788:	ldr	w0, [sp, #44]
  40278c:	cmp	w0, #0x5
  402790:	b.ls	4027d8 <error@@Base+0x990>  // b.plast
  402794:	ldr	w0, [sp, #44]
  402798:	sub	x0, x0, #0x5
  40279c:	ldr	x1, [sp, #32]
  4027a0:	add	x2, x1, x0
  4027a4:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4027a8:	add	x1, x0, #0xbe0
  4027ac:	mov	x0, x2
  4027b0:	bl	401a10 <strcmp@plt>
  4027b4:	cmp	w0, #0x0
  4027b8:	b.ne	4027d8 <error@@Base+0x990>  // b.any
  4027bc:	ldr	w0, [sp, #44]
  4027c0:	sub	w0, w0, #0x5
  4027c4:	str	w0, [sp, #44]
  4027c8:	ldr	w0, [sp, #44]
  4027cc:	ldr	x1, [sp, #32]
  4027d0:	add	x0, x1, x0
  4027d4:	strb	wzr, [x0]
  4027d8:	ldr	w0, [sp, #44]
  4027dc:	cmp	w0, #0x5
  4027e0:	b.ls	40282c <error@@Base+0x9e4>  // b.plast
  4027e4:	ldr	w0, [sp, #44]
  4027e8:	sub	x0, x0, #0x5
  4027ec:	ldr	x1, [sp, #32]
  4027f0:	add	x2, x1, x0
  4027f4:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4027f8:	add	x1, x0, #0xbe8
  4027fc:	mov	x0, x2
  402800:	bl	401a10 <strcmp@plt>
  402804:	cmp	w0, #0x0
  402808:	b.ne	40282c <error@@Base+0x9e4>  // b.any
  40280c:	ldr	w0, [sp, #44]
  402810:	sub	w0, w0, #0x5
  402814:	str	w0, [sp, #44]
  402818:	ldr	w0, [sp, #44]
  40281c:	ldr	x1, [sp, #32]
  402820:	add	x0, x1, x0
  402824:	strb	wzr, [x0]
  402828:	b	40287c <error@@Base+0xa34>
  40282c:	ldr	w0, [sp, #44]
  402830:	cmp	w0, #0x4
  402834:	b.ls	40287c <error@@Base+0xa34>  // b.plast
  402838:	ldr	w0, [sp, #44]
  40283c:	sub	x0, x0, #0x4
  402840:	ldr	x1, [sp, #32]
  402844:	add	x2, x1, x0
  402848:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  40284c:	add	x1, x0, #0xbf0
  402850:	mov	x0, x2
  402854:	bl	401a10 <strcmp@plt>
  402858:	cmp	w0, #0x0
  40285c:	b.ne	40287c <error@@Base+0xa34>  // b.any
  402860:	ldr	w0, [sp, #44]
  402864:	sub	w0, w0, #0x4
  402868:	str	w0, [sp, #44]
  40286c:	ldr	w0, [sp, #44]
  402870:	ldr	x1, [sp, #32]
  402874:	add	x0, x1, x0
  402878:	strb	wzr, [x0]
  40287c:	ldr	x0, [sp, #32]
  402880:	ldp	x29, x30, [sp], #48
  402884:	ret
  402888:	stp	x29, x30, [sp, #-96]!
  40288c:	mov	x29, sp
  402890:	str	x0, [sp, #40]
  402894:	strb	w1, [sp, #39]
  402898:	str	x2, [sp, #24]
  40289c:	ldr	x0, [sp, #40]
  4028a0:	str	x0, [sp, #80]
  4028a4:	ldr	x0, [sp, #24]
  4028a8:	bl	401760 <strlen@plt>
  4028ac:	str	w0, [sp, #72]
  4028b0:	adrp	x0, 435000 <error@@Base+0x331b8>
  4028b4:	add	x0, x0, #0x6d8
  4028b8:	ldr	w0, [x0]
  4028bc:	cmp	w0, #0x0
  4028c0:	b.ne	402944 <error@@Base+0xafc>  // b.any
  4028c4:	b	4028d4 <error@@Base+0xa8c>
  4028c8:	ldr	x0, [sp, #80]
  4028cc:	add	x0, x0, #0x1
  4028d0:	str	x0, [sp, #80]
  4028d4:	ldr	x0, [sp, #80]
  4028d8:	ldrb	w0, [x0]
  4028dc:	cmp	w0, #0x0
  4028e0:	b.eq	402908 <error@@Base+0xac0>  // b.none
  4028e4:	ldr	x0, [sp, #80]
  4028e8:	ldrb	w0, [x0]
  4028ec:	cmp	w0, #0x2f
  4028f0:	b.eq	402908 <error@@Base+0xac0>  // b.none
  4028f4:	ldr	x0, [sp, #80]
  4028f8:	ldrb	w0, [x0]
  4028fc:	ldrb	w1, [sp, #39]
  402900:	cmp	w1, w0
  402904:	b.ne	4028c8 <error@@Base+0xa80>  // b.any
  402908:	ldr	x0, [sp, #80]
  40290c:	ldrb	w0, [x0]
  402910:	cmp	w0, #0x0
  402914:	b.eq	40292c <error@@Base+0xae4>  // b.none
  402918:	ldr	x0, [sp, #80]
  40291c:	ldrb	w0, [x0]
  402920:	ldrb	w1, [sp, #39]
  402924:	cmp	w1, w0
  402928:	b.ne	402938 <error@@Base+0xaf0>  // b.any
  40292c:	ldr	x0, [sp, #40]
  402930:	str	x0, [sp, #80]
  402934:	b	402944 <error@@Base+0xafc>
  402938:	ldr	x0, [sp, #80]
  40293c:	add	x0, x0, #0x1
  402940:	str	x0, [sp, #80]
  402944:	ldr	w0, [sp, #72]
  402948:	mov	x2, x0
  40294c:	ldr	x1, [sp, #24]
  402950:	ldr	x0, [sp, #80]
  402954:	bl	408288 <error@@Base+0x6440>
  402958:	cmp	w0, #0x0
  40295c:	cset	w0, eq  // eq = none
  402960:	and	w0, w0, #0xff
  402964:	str	w0, [sp, #92]
  402968:	ldr	w0, [sp, #92]
  40296c:	cmp	w0, #0x0
  402970:	b.eq	402a2c <error@@Base+0xbe4>  // b.none
  402974:	str	wzr, [sp, #92]
  402978:	str	wzr, [sp, #76]
  40297c:	b	402a08 <error@@Base+0xbc0>
  402980:	adrp	x0, 435000 <error@@Base+0x331b8>
  402984:	add	x0, x0, #0x670
  402988:	ldr	w1, [sp, #76]
  40298c:	ldr	x0, [x0, x1, lsl #3]
  402990:	str	x0, [sp, #64]
  402994:	ldr	x0, [sp, #64]
  402998:	bl	401760 <strlen@plt>
  40299c:	str	w0, [sp, #60]
  4029a0:	ldr	w0, [sp, #72]
  4029a4:	ldr	x1, [sp, #80]
  4029a8:	add	x0, x1, x0
  4029ac:	ldr	w1, [sp, #60]
  4029b0:	mov	x2, x1
  4029b4:	ldr	x1, [sp, #64]
  4029b8:	bl	408288 <error@@Base+0x6440>
  4029bc:	cmp	w0, #0x0
  4029c0:	b.ne	4029f4 <error@@Base+0xbac>  // b.any
  4029c4:	ldr	w1, [sp, #72]
  4029c8:	ldr	w0, [sp, #60]
  4029cc:	add	w0, w1, w0
  4029d0:	mov	w0, w0
  4029d4:	ldr	x1, [sp, #80]
  4029d8:	add	x0, x1, x0
  4029dc:	ldrb	w0, [x0]
  4029e0:	ldrb	w1, [sp, #39]
  4029e4:	cmp	w1, w0
  4029e8:	b.ne	4029f4 <error@@Base+0xbac>  // b.any
  4029ec:	mov	w0, #0x1                   	// #1
  4029f0:	b	4029f8 <error@@Base+0xbb0>
  4029f4:	mov	w0, #0x0                   	// #0
  4029f8:	str	w0, [sp, #92]
  4029fc:	ldr	w0, [sp, #76]
  402a00:	add	w0, w0, #0x1
  402a04:	str	w0, [sp, #76]
  402a08:	ldr	w0, [sp, #92]
  402a0c:	cmp	w0, #0x0
  402a10:	b.ne	402a2c <error@@Base+0xbe4>  // b.any
  402a14:	adrp	x0, 435000 <error@@Base+0x331b8>
  402a18:	add	x0, x0, #0x670
  402a1c:	ldr	w1, [sp, #76]
  402a20:	ldr	x0, [x0, x1, lsl #3]
  402a24:	cmp	x0, #0x0
  402a28:	b.ne	402980 <error@@Base+0xb38>  // b.any
  402a2c:	ldr	w0, [sp, #92]
  402a30:	ldp	x29, x30, [sp], #96
  402a34:	ret
  402a38:	stp	x29, x30, [sp, #-32]!
  402a3c:	mov	x29, sp
  402a40:	str	x19, [sp, #16]
  402a44:	adrp	x0, 435000 <error@@Base+0x331b8>
  402a48:	add	x0, x0, #0x6a8
  402a4c:	ldr	x19, [x0]
  402a50:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402a54:	add	x0, x0, #0xbf8
  402a58:	bl	401b60 <gettext@plt>
  402a5c:	mov	x1, x0
  402a60:	adrp	x0, 435000 <error@@Base+0x331b8>
  402a64:	add	x0, x0, #0x258
  402a68:	ldr	x0, [x0]
  402a6c:	mov	x2, x0
  402a70:	mov	x0, x19
  402a74:	bl	401b80 <fprintf@plt>
  402a78:	mov	w0, #0x1                   	// #1
  402a7c:	bl	401780 <exit@plt>
  402a80:	stp	x29, x30, [sp, #-16]!
  402a84:	mov	x29, sp
  402a88:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402a8c:	add	x0, x0, #0xc30
  402a90:	bl	401b60 <gettext@plt>
  402a94:	mov	x2, x0
  402a98:	adrp	x0, 435000 <error@@Base+0x331b8>
  402a9c:	add	x0, x0, #0x258
  402aa0:	ldr	x0, [x0]
  402aa4:	mov	x1, x0
  402aa8:	mov	x0, x2
  402aac:	bl	401b10 <printf@plt>
  402ab0:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402ab4:	add	x0, x0, #0xc60
  402ab8:	bl	4019c0 <puts@plt>
  402abc:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402ac0:	add	x0, x0, #0xc68
  402ac4:	bl	401b60 <gettext@plt>
  402ac8:	bl	4019c0 <puts@plt>
  402acc:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402ad0:	add	x0, x0, #0xcb0
  402ad4:	bl	401b60 <gettext@plt>
  402ad8:	bl	4019c0 <puts@plt>
  402adc:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402ae0:	add	x0, x0, #0xc60
  402ae4:	bl	4019c0 <puts@plt>
  402ae8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402aec:	add	x0, x0, #0xd30
  402af0:	bl	401b60 <gettext@plt>
  402af4:	bl	4019c0 <puts@plt>
  402af8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402afc:	add	x0, x0, #0xe38
  402b00:	bl	401b60 <gettext@plt>
  402b04:	bl	4019c0 <puts@plt>
  402b08:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402b0c:	add	x0, x0, #0xd0
  402b10:	bl	401b60 <gettext@plt>
  402b14:	bl	4019c0 <puts@plt>
  402b18:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402b1c:	add	x0, x0, #0x2c8
  402b20:	bl	401b60 <gettext@plt>
  402b24:	bl	4019c0 <puts@plt>
  402b28:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402b2c:	add	x0, x0, #0x428
  402b30:	bl	401b60 <gettext@plt>
  402b34:	bl	4019c0 <puts@plt>
  402b38:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402b3c:	add	x0, x0, #0x588
  402b40:	bl	401b60 <gettext@plt>
  402b44:	bl	4019c0 <puts@plt>
  402b48:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402b4c:	add	x0, x0, #0x928
  402b50:	bl	401b60 <gettext@plt>
  402b54:	bl	4019c0 <puts@plt>
  402b58:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402b5c:	add	x0, x0, #0xc60
  402b60:	bl	4019c0 <puts@plt>
  402b64:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402b68:	add	x0, x0, #0x9c0
  402b6c:	bl	401b60 <gettext@plt>
  402b70:	bl	4019c0 <puts@plt>
  402b74:	nop
  402b78:	ldp	x29, x30, [sp], #16
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-80]!
  402b84:	mov	x29, sp
  402b88:	str	x19, [sp, #16]
  402b8c:	str	x0, [sp, #40]
  402b90:	adrp	x0, 435000 <error@@Base+0x331b8>
  402b94:	add	x0, x0, #0x6e0
  402b98:	ldr	w0, [x0]
  402b9c:	cmp	w0, #0x0
  402ba0:	b.ne	402c88 <error@@Base+0xe40>  // b.any
  402ba4:	mov	w1, #0x0                   	// #0
  402ba8:	ldr	x0, [sp, #40]
  402bac:	bl	401880 <open@plt>
  402bb0:	str	w0, [sp, #76]
  402bb4:	ldr	w0, [sp, #76]
  402bb8:	cmp	w0, #0x0
  402bbc:	b.ge	402c7c <error@@Base+0xe34>  // b.tcont
  402bc0:	bl	401b30 <__errno_location@plt>
  402bc4:	ldr	w0, [x0]
  402bc8:	cmp	w0, #0x2
  402bcc:	b.ne	402c7c <error@@Base+0xe34>  // b.any
  402bd0:	bl	401b30 <__errno_location@plt>
  402bd4:	ldr	w0, [x0]
  402bd8:	bl	401920 <strerror@plt>
  402bdc:	str	x0, [sp, #64]
  402be0:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402be4:	add	x1, x0, #0xa60
  402be8:	ldr	x0, [sp, #40]
  402bec:	bl	401830 <fopen@plt>
  402bf0:	str	x0, [sp, #56]
  402bf4:	ldr	x0, [sp, #56]
  402bf8:	cmp	x0, #0x0
  402bfc:	b.eq	402c48 <error@@Base+0xe00>  // b.none
  402c00:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402c04:	add	x0, x0, #0xa68
  402c08:	bl	401b60 <gettext@plt>
  402c0c:	mov	x1, x0
  402c10:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402c14:	add	x4, x0, #0xc70
  402c18:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402c1c:	add	x3, x0, #0xc78
  402c20:	mov	w2, #0x1f                  	// #31
  402c24:	ldr	x0, [sp, #56]
  402c28:	bl	401b80 <fprintf@plt>
  402c2c:	ldr	x0, [sp, #56]
  402c30:	bl	401810 <fclose@plt>
  402c34:	cmp	w0, #0x0
  402c38:	b.ge	402c90 <error@@Base+0xe48>  // b.tcont
  402c3c:	ldr	x0, [sp, #40]
  402c40:	bl	402188 <error@@Base+0x340>
  402c44:	b	402c90 <error@@Base+0xe48>
  402c48:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402c4c:	add	x0, x0, #0xc90
  402c50:	bl	401b60 <gettext@plt>
  402c54:	mov	x19, x0
  402c58:	bl	401b30 <__errno_location@plt>
  402c5c:	ldr	w0, [x0]
  402c60:	bl	401920 <strerror@plt>
  402c64:	mov	x3, x0
  402c68:	ldr	x2, [sp, #64]
  402c6c:	ldr	x1, [sp, #40]
  402c70:	mov	x0, x19
  402c74:	bl	401f9c <error@@Base+0x154>
  402c78:	b	402c90 <error@@Base+0xe48>
  402c7c:	ldr	w0, [sp, #76]
  402c80:	bl	401930 <close@plt>
  402c84:	b	402c94 <error@@Base+0xe4c>
  402c88:	nop
  402c8c:	b	402c94 <error@@Base+0xe4c>
  402c90:	nop
  402c94:	ldr	x19, [sp, #16]
  402c98:	ldp	x29, x30, [sp], #80
  402c9c:	ret
  402ca0:	stp	x29, x30, [sp, #-112]!
  402ca4:	mov	x29, sp
  402ca8:	str	x0, [sp, #40]
  402cac:	str	x1, [sp, #32]
  402cb0:	str	x2, [sp, #24]
  402cb4:	str	x3, [sp, #16]
  402cb8:	ldr	x0, [sp, #24]
  402cbc:	cmp	x0, #0x0
  402cc0:	b.ne	402ccc <error@@Base+0xe84>  // b.any
  402cc4:	add	x0, sp, #0x50
  402cc8:	str	x0, [sp, #24]
  402ccc:	ldr	x0, [sp, #24]
  402cd0:	ldr	x1, [sp, #40]
  402cd4:	str	x1, [x0]
  402cd8:	ldr	x0, [sp, #24]
  402cdc:	ldr	x2, [x0]
  402ce0:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402ce4:	add	x1, x0, #0xcc8
  402ce8:	mov	x0, x2
  402cec:	bl	401830 <fopen@plt>
  402cf0:	str	x0, [sp, #104]
  402cf4:	ldr	x0, [sp, #104]
  402cf8:	cmp	x0, #0x0
  402cfc:	b.ne	402d40 <error@@Base+0xef8>  // b.any
  402d00:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402d04:	add	x2, x0, #0xc60
  402d08:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402d0c:	add	x1, x0, #0xbc0
  402d10:	ldr	x0, [sp, #40]
  402d14:	bl	402040 <error@@Base+0x1f8>
  402d18:	mov	x1, x0
  402d1c:	ldr	x0, [sp, #24]
  402d20:	str	x1, [x0]
  402d24:	ldr	x0, [sp, #24]
  402d28:	ldr	x2, [x0]
  402d2c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402d30:	add	x1, x0, #0xcc8
  402d34:	mov	x0, x2
  402d38:	bl	401830 <fopen@plt>
  402d3c:	str	x0, [sp, #104]
  402d40:	ldr	x0, [sp, #104]
  402d44:	cmp	x0, #0x0
  402d48:	b.ne	402d98 <error@@Base+0xf50>  // b.any
  402d4c:	ldr	x0, [sp, #24]
  402d50:	ldr	x0, [x0]
  402d54:	bl	401a40 <free@plt>
  402d58:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402d5c:	add	x2, x0, #0xc60
  402d60:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402d64:	add	x1, x0, #0xbc8
  402d68:	ldr	x0, [sp, #40]
  402d6c:	bl	402040 <error@@Base+0x1f8>
  402d70:	mov	x1, x0
  402d74:	ldr	x0, [sp, #24]
  402d78:	str	x1, [x0]
  402d7c:	ldr	x0, [sp, #24]
  402d80:	ldr	x2, [x0]
  402d84:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402d88:	add	x1, x0, #0xcc8
  402d8c:	mov	x0, x2
  402d90:	bl	401830 <fopen@plt>
  402d94:	str	x0, [sp, #104]
  402d98:	ldr	x0, [sp, #104]
  402d9c:	cmp	x0, #0x0
  402da0:	b.ne	402df0 <error@@Base+0xfa8>  // b.any
  402da4:	ldr	x0, [sp, #24]
  402da8:	ldr	x0, [x0]
  402dac:	bl	401a40 <free@plt>
  402db0:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402db4:	add	x2, x0, #0xc60
  402db8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402dbc:	add	x1, x0, #0xbd0
  402dc0:	ldr	x0, [sp, #40]
  402dc4:	bl	402040 <error@@Base+0x1f8>
  402dc8:	mov	x1, x0
  402dcc:	ldr	x0, [sp, #24]
  402dd0:	str	x1, [x0]
  402dd4:	ldr	x0, [sp, #24]
  402dd8:	ldr	x2, [x0]
  402ddc:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402de0:	add	x1, x0, #0xcc8
  402de4:	mov	x0, x2
  402de8:	bl	401830 <fopen@plt>
  402dec:	str	x0, [sp, #104]
  402df0:	ldr	x0, [sp, #104]
  402df4:	cmp	x0, #0x0
  402df8:	b.ne	402e48 <error@@Base+0x1000>  // b.any
  402dfc:	ldr	x0, [sp, #24]
  402e00:	ldr	x0, [x0]
  402e04:	bl	401a40 <free@plt>
  402e08:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402e0c:	add	x2, x0, #0xc60
  402e10:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402e14:	add	x1, x0, #0xbd8
  402e18:	ldr	x0, [sp, #40]
  402e1c:	bl	402040 <error@@Base+0x1f8>
  402e20:	mov	x1, x0
  402e24:	ldr	x0, [sp, #24]
  402e28:	str	x1, [x0]
  402e2c:	ldr	x0, [sp, #24]
  402e30:	ldr	x2, [x0]
  402e34:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402e38:	add	x1, x0, #0xcc8
  402e3c:	mov	x0, x2
  402e40:	bl	401830 <fopen@plt>
  402e44:	str	x0, [sp, #104]
  402e48:	ldr	x0, [sp, #104]
  402e4c:	cmp	x0, #0x0
  402e50:	b.ne	402ea0 <error@@Base+0x1058>  // b.any
  402e54:	ldr	x0, [sp, #24]
  402e58:	ldr	x0, [x0]
  402e5c:	bl	401a40 <free@plt>
  402e60:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402e64:	add	x2, x0, #0xc60
  402e68:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  402e6c:	add	x1, x0, #0xbe0
  402e70:	ldr	x0, [sp, #40]
  402e74:	bl	402040 <error@@Base+0x1f8>
  402e78:	mov	x1, x0
  402e7c:	ldr	x0, [sp, #24]
  402e80:	str	x1, [x0]
  402e84:	ldr	x0, [sp, #24]
  402e88:	ldr	x2, [x0]
  402e8c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402e90:	add	x1, x0, #0xcc8
  402e94:	mov	x0, x2
  402e98:	bl	401830 <fopen@plt>
  402e9c:	str	x0, [sp, #104]
  402ea0:	ldr	x0, [sp, #104]
  402ea4:	cmp	x0, #0x0
  402ea8:	b.ne	402f14 <error@@Base+0x10cc>  // b.any
  402eac:	ldr	x0, [sp, #24]
  402eb0:	ldr	x0, [x0]
  402eb4:	bl	401a40 <free@plt>
  402eb8:	ldr	x0, [sp, #24]
  402ebc:	ldr	x1, [sp, #40]
  402ec0:	str	x1, [x0]
  402ec4:	ldr	x0, [sp, #32]
  402ec8:	cmp	x0, #0x0
  402ecc:	b.eq	402f0c <error@@Base+0x10c4>  // b.none
  402ed0:	ldr	x1, [sp, #32]
  402ed4:	ldr	x0, [sp, #40]
  402ed8:	blr	x1
  402edc:	ldr	x0, [sp, #24]
  402ee0:	ldr	x2, [x0]
  402ee4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402ee8:	add	x1, x0, #0xcc8
  402eec:	mov	x0, x2
  402ef0:	bl	401830 <fopen@plt>
  402ef4:	str	x0, [sp, #104]
  402ef8:	ldr	x0, [sp, #104]
  402efc:	cmp	x0, #0x0
  402f00:	b.ne	402f14 <error@@Base+0x10cc>  // b.any
  402f04:	mov	x0, #0x0                   	// #0
  402f08:	b	403348 <error@@Base+0x1500>
  402f0c:	mov	x0, #0x0                   	// #0
  402f10:	b	403348 <error@@Base+0x1500>
  402f14:	add	x0, sp, #0x38
  402f18:	ldr	x3, [sp, #104]
  402f1c:	mov	x2, #0x1                   	// #1
  402f20:	mov	x1, #0xd                   	// #13
  402f24:	bl	401a30 <fread@plt>
  402f28:	str	w0, [sp, #100]
  402f2c:	ldr	w0, [sp, #100]
  402f30:	cmp	w0, #0x1
  402f34:	b.eq	403008 <error@@Base+0x11c0>  // b.none
  402f38:	ldr	w0, [sp, #100]
  402f3c:	cmp	w0, #0x0
  402f40:	b.ne	402ff8 <error@@Base+0x11b0>  // b.any
  402f44:	ldr	x0, [sp, #104]
  402f48:	bl	4019b0 <feof@plt>
  402f4c:	cmp	w0, #0x0
  402f50:	b.eq	402ff8 <error@@Base+0x11b0>  // b.none
  402f54:	ldr	x0, [sp, #32]
  402f58:	cmp	x0, #0x0
  402f5c:	b.eq	402ff8 <error@@Base+0x11b0>  // b.none
  402f60:	ldr	x0, [sp, #104]
  402f64:	bl	401810 <fclose@plt>
  402f68:	cmp	w0, #0x0
  402f6c:	b.eq	402f78 <error@@Base+0x1130>  // b.none
  402f70:	mov	x0, #0x0                   	// #0
  402f74:	b	403348 <error@@Base+0x1500>
  402f78:	ldr	x0, [sp, #40]
  402f7c:	bl	4017b0 <remove@plt>
  402f80:	cmp	w0, #0x0
  402f84:	b.eq	402f90 <error@@Base+0x1148>  // b.none
  402f88:	mov	x0, #0x0                   	// #0
  402f8c:	b	403348 <error@@Base+0x1500>
  402f90:	ldr	x1, [sp, #32]
  402f94:	ldr	x0, [sp, #40]
  402f98:	blr	x1
  402f9c:	ldr	x0, [sp, #24]
  402fa0:	ldr	x2, [x0]
  402fa4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  402fa8:	add	x1, x0, #0xcc8
  402fac:	mov	x0, x2
  402fb0:	bl	401830 <fopen@plt>
  402fb4:	str	x0, [sp, #104]
  402fb8:	ldr	x0, [sp, #104]
  402fbc:	cmp	x0, #0x0
  402fc0:	b.ne	402fcc <error@@Base+0x1184>  // b.any
  402fc4:	mov	x0, #0x0                   	// #0
  402fc8:	b	403348 <error@@Base+0x1500>
  402fcc:	add	x0, sp, #0x38
  402fd0:	ldr	x3, [sp, #104]
  402fd4:	mov	x2, #0x1                   	// #1
  402fd8:	mov	x1, #0xd                   	// #13
  402fdc:	bl	401a30 <fread@plt>
  402fe0:	str	w0, [sp, #100]
  402fe4:	ldr	w0, [sp, #100]
  402fe8:	cmp	w0, #0x0
  402fec:	b.ne	403010 <error@@Base+0x11c8>  // b.any
  402ff0:	mov	x0, #0x0                   	// #0
  402ff4:	b	403348 <error@@Base+0x1500>
  402ff8:	bl	401b30 <__errno_location@plt>
  402ffc:	str	wzr, [x0]
  403000:	mov	x0, #0x0                   	// #0
  403004:	b	403348 <error@@Base+0x1500>
  403008:	nop
  40300c:	b	403014 <error@@Base+0x11cc>
  403010:	nop
  403014:	ldr	x0, [sp, #16]
  403018:	cmp	x0, #0x0
  40301c:	b.ne	403028 <error@@Base+0x11e0>  // b.any
  403020:	add	x0, sp, #0x48
  403024:	str	x0, [sp, #16]
  403028:	ldrb	w0, [sp, #56]
  40302c:	cmp	w0, #0x1f
  403030:	b.ne	403054 <error@@Base+0x120c>  // b.any
  403034:	ldrb	w0, [sp, #57]
  403038:	cmp	w0, #0x8b
  40303c:	b.ne	403054 <error@@Base+0x120c>  // b.any
  403040:	ldr	x0, [sp, #16]
  403044:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  403048:	add	x1, x1, #0xcd0
  40304c:	str	x1, [x0]
  403050:	b	403264 <error@@Base+0x141c>
  403054:	ldrb	w0, [sp, #56]
  403058:	cmp	w0, #0xfd
  40305c:	b.ne	4030b0 <error@@Base+0x1268>  // b.any
  403060:	ldrb	w0, [sp, #57]
  403064:	cmp	w0, #0x37
  403068:	b.ne	4030b0 <error@@Base+0x1268>  // b.any
  40306c:	ldrb	w0, [sp, #58]
  403070:	cmp	w0, #0x7a
  403074:	b.ne	4030b0 <error@@Base+0x1268>  // b.any
  403078:	ldrb	w0, [sp, #59]
  40307c:	cmp	w0, #0x58
  403080:	b.ne	4030b0 <error@@Base+0x1268>  // b.any
  403084:	ldrb	w0, [sp, #60]
  403088:	cmp	w0, #0x5a
  40308c:	b.ne	4030b0 <error@@Base+0x1268>  // b.any
  403090:	ldrb	w0, [sp, #61]
  403094:	cmp	w0, #0x0
  403098:	b.ne	4030b0 <error@@Base+0x1268>  // b.any
  40309c:	ldr	x0, [sp, #16]
  4030a0:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  4030a4:	add	x1, x1, #0xcd8
  4030a8:	str	x1, [x0]
  4030ac:	b	403264 <error@@Base+0x141c>
  4030b0:	ldrb	w0, [sp, #56]
  4030b4:	cmp	w0, #0x42
  4030b8:	b.ne	4030e8 <error@@Base+0x12a0>  // b.any
  4030bc:	ldrb	w0, [sp, #57]
  4030c0:	cmp	w0, #0x5a
  4030c4:	b.ne	4030e8 <error@@Base+0x12a0>  // b.any
  4030c8:	ldrb	w0, [sp, #58]
  4030cc:	cmp	w0, #0x68
  4030d0:	b.ne	4030e8 <error@@Base+0x12a0>  // b.any
  4030d4:	ldr	x0, [sp, #16]
  4030d8:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  4030dc:	add	x1, x1, #0xce0
  4030e0:	str	x1, [x0]
  4030e4:	b	403264 <error@@Base+0x141c>
  4030e8:	ldrb	w0, [sp, #56]
  4030ec:	cmp	w0, #0x42
  4030f0:	b.ne	403120 <error@@Base+0x12d8>  // b.any
  4030f4:	ldrb	w0, [sp, #57]
  4030f8:	cmp	w0, #0x5a
  4030fc:	b.ne	403120 <error@@Base+0x12d8>  // b.any
  403100:	ldrb	w0, [sp, #58]
  403104:	cmp	w0, #0x30
  403108:	b.ne	403120 <error@@Base+0x12d8>  // b.any
  40310c:	ldr	x0, [sp, #16]
  403110:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  403114:	add	x1, x1, #0xce8
  403118:	str	x1, [x0]
  40311c:	b	403264 <error@@Base+0x141c>
  403120:	ldrb	w0, [sp, #56]
  403124:	cmp	w0, #0x4c
  403128:	b.ne	403170 <error@@Base+0x1328>  // b.any
  40312c:	ldrb	w0, [sp, #57]
  403130:	cmp	w0, #0x5a
  403134:	b.ne	403170 <error@@Base+0x1328>  // b.any
  403138:	ldrb	w0, [sp, #58]
  40313c:	cmp	w0, #0x49
  403140:	b.ne	403170 <error@@Base+0x1328>  // b.any
  403144:	ldrb	w0, [sp, #59]
  403148:	cmp	w0, #0x50
  40314c:	b.ne	403170 <error@@Base+0x1328>  // b.any
  403150:	ldrb	w0, [sp, #60]
  403154:	cmp	w0, #0x1
  403158:	b.ne	403170 <error@@Base+0x1328>  // b.any
  40315c:	ldr	x0, [sp, #16]
  403160:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  403164:	add	x1, x1, #0xcf0
  403168:	str	x1, [x0]
  40316c:	b	403264 <error@@Base+0x141c>
  403170:	ldrb	w0, [sp, #65]
  403174:	cmp	w0, #0x0
  403178:	b.ne	4031a0 <error@@Base+0x1358>  // b.any
  40317c:	ldrb	w0, [sp, #66]
  403180:	cmp	w0, #0x0
  403184:	b.ne	4031a0 <error@@Base+0x1358>  // b.any
  403188:	ldrb	w0, [sp, #67]
  40318c:	cmp	w0, #0x0
  403190:	b.ne	4031a0 <error@@Base+0x1358>  // b.any
  403194:	ldrb	w0, [sp, #68]
  403198:	cmp	w0, #0x0
  40319c:	b.eq	403248 <error@@Base+0x1400>  // b.none
  4031a0:	ldrb	w0, [sp, #61]
  4031a4:	cmp	w0, #0xff
  4031a8:	b.ne	403200 <error@@Base+0x13b8>  // b.any
  4031ac:	ldrb	w0, [sp, #62]
  4031b0:	cmp	w0, #0xff
  4031b4:	b.ne	403200 <error@@Base+0x13b8>  // b.any
  4031b8:	ldrb	w0, [sp, #63]
  4031bc:	cmp	w0, #0xff
  4031c0:	b.ne	403200 <error@@Base+0x13b8>  // b.any
  4031c4:	ldrb	w0, [sp, #64]
  4031c8:	cmp	w0, #0xff
  4031cc:	b.ne	403200 <error@@Base+0x13b8>  // b.any
  4031d0:	ldrb	w0, [sp, #65]
  4031d4:	cmp	w0, #0xff
  4031d8:	b.ne	403200 <error@@Base+0x13b8>  // b.any
  4031dc:	ldrb	w0, [sp, #66]
  4031e0:	cmp	w0, #0xff
  4031e4:	b.ne	403200 <error@@Base+0x13b8>  // b.any
  4031e8:	ldrb	w0, [sp, #67]
  4031ec:	cmp	w0, #0xff
  4031f0:	b.ne	403200 <error@@Base+0x13b8>  // b.any
  4031f4:	ldrb	w0, [sp, #68]
  4031f8:	cmp	w0, #0xff
  4031fc:	b.eq	403248 <error@@Base+0x1400>  // b.none
  403200:	ldrb	w0, [sp, #56]
  403204:	cmp	w0, #0xff
  403208:	b.ne	40325c <error@@Base+0x1414>  // b.any
  40320c:	ldrb	w0, [sp, #57]
  403210:	cmp	w0, #0x4c
  403214:	b.ne	40325c <error@@Base+0x1414>  // b.any
  403218:	ldrb	w0, [sp, #58]
  40321c:	cmp	w0, #0x5a
  403220:	b.ne	40325c <error@@Base+0x1414>  // b.any
  403224:	ldrb	w0, [sp, #59]
  403228:	cmp	w0, #0x4d
  40322c:	b.ne	40325c <error@@Base+0x1414>  // b.any
  403230:	ldrb	w0, [sp, #60]
  403234:	cmp	w0, #0x41
  403238:	b.ne	40325c <error@@Base+0x1414>  // b.any
  40323c:	ldrb	w0, [sp, #61]
  403240:	cmp	w0, #0x0
  403244:	b.ne	40325c <error@@Base+0x1414>  // b.any
  403248:	ldr	x0, [sp, #16]
  40324c:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  403250:	add	x1, x1, #0xcf8
  403254:	str	x1, [x0]
  403258:	b	403264 <error@@Base+0x141c>
  40325c:	ldr	x0, [sp, #16]
  403260:	str	xzr, [x0]
  403264:	mov	w2, #0x0                   	// #0
  403268:	mov	x1, #0x0                   	// #0
  40326c:	ldr	x0, [sp, #104]
  403270:	bl	401970 <fseek@plt>
  403274:	cmp	w0, #0x0
  403278:	b.ge	403284 <error@@Base+0x143c>  // b.tcont
  40327c:	mov	x0, #0x0                   	// #0
  403280:	b	403348 <error@@Base+0x1500>
  403284:	ldr	x0, [sp, #16]
  403288:	ldr	x0, [x0]
  40328c:	cmp	x0, #0x0
  403290:	b.eq	403344 <error@@Base+0x14fc>  // b.none
  403294:	ldr	x0, [sp, #16]
  403298:	ldr	x3, [x0]
  40329c:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4032a0:	add	x2, x0, #0xc60
  4032a4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4032a8:	add	x1, x0, #0xd00
  4032ac:	mov	x0, x3
  4032b0:	bl	402040 <error@@Base+0x1f8>
  4032b4:	str	x0, [sp, #88]
  4032b8:	ldr	x0, [sp, #104]
  4032bc:	bl	401810 <fclose@plt>
  4032c0:	cmp	w0, #0x0
  4032c4:	b.ge	4032d0 <error@@Base+0x1488>  // b.tcont
  4032c8:	mov	x0, #0x0                   	// #0
  4032cc:	b	403348 <error@@Base+0x1500>
  4032d0:	ldr	x0, [sp, #24]
  4032d4:	ldr	x3, [x0]
  4032d8:	adrp	x0, 435000 <error@@Base+0x331b8>
  4032dc:	add	x0, x0, #0x6c0
  4032e0:	ldr	x0, [x0]
  4032e4:	mov	x2, x0
  4032e8:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4032ec:	add	x1, x0, #0xcc8
  4032f0:	mov	x0, x3
  4032f4:	bl	401a60 <freopen@plt>
  4032f8:	str	x0, [sp, #104]
  4032fc:	ldr	x0, [sp, #104]
  403300:	cmp	x0, #0x0
  403304:	b.ne	403310 <error@@Base+0x14c8>  // b.any
  403308:	mov	x0, #0x0                   	// #0
  40330c:	b	403348 <error@@Base+0x1500>
  403310:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  403314:	add	x1, x0, #0xcc8
  403318:	ldr	x0, [sp, #88]
  40331c:	bl	401890 <popen@plt>
  403320:	str	x0, [sp, #104]
  403324:	ldr	x0, [sp, #104]
  403328:	cmp	x0, #0x0
  40332c:	b.ne	403344 <error@@Base+0x14fc>  // b.any
  403330:	ldr	x0, [sp, #24]
  403334:	ldr	x1, [sp, #88]
  403338:	str	x1, [x0]
  40333c:	mov	x0, #0x0                   	// #0
  403340:	b	403348 <error@@Base+0x1500>
  403344:	ldr	x0, [sp, #104]
  403348:	ldp	x29, x30, [sp], #112
  40334c:	ret
  403350:	stp	x29, x30, [sp, #-96]!
  403354:	mov	x29, sp
  403358:	str	x0, [sp, #56]
  40335c:	str	x1, [sp, #48]
  403360:	str	x2, [sp, #40]
  403364:	str	x3, [sp, #32]
  403368:	str	x4, [sp, #24]
  40336c:	str	wzr, [sp, #92]
  403370:	mov	w0, #0x2000                	// #8192
  403374:	str	w0, [sp, #88]
  403378:	ldrsw	x0, [sp, #88]
  40337c:	bl	408bf8 <error@@Base+0x6db0>
  403380:	str	x0, [sp, #80]
  403384:	ldr	x3, [sp, #24]
  403388:	ldr	x2, [sp, #32]
  40338c:	ldr	x1, [sp, #40]
  403390:	ldr	x0, [sp, #56]
  403394:	bl	402ca0 <error@@Base+0xe58>
  403398:	str	x0, [sp, #72]
  40339c:	ldr	x0, [sp, #72]
  4033a0:	cmp	x0, #0x0
  4033a4:	b.ne	4033b0 <error@@Base+0x1568>  // b.any
  4033a8:	mov	x0, #0x0                   	// #0
  4033ac:	b	40347c <error@@Base+0x1634>
  4033b0:	ldrsw	x0, [sp, #92]
  4033b4:	ldr	x1, [sp, #80]
  4033b8:	add	x4, x1, x0
  4033bc:	ldr	w1, [sp, #88]
  4033c0:	ldr	w0, [sp, #92]
  4033c4:	sub	w0, w1, w0
  4033c8:	sxtw	x0, w0
  4033cc:	ldr	x3, [sp, #72]
  4033d0:	mov	x2, x0
  4033d4:	mov	x1, #0x1                   	// #1
  4033d8:	mov	x0, x4
  4033dc:	bl	401a30 <fread@plt>
  4033e0:	str	w0, [sp, #68]
  4033e4:	ldr	w0, [sp, #68]
  4033e8:	cmp	w0, #0x0
  4033ec:	b.ge	4033f8 <error@@Base+0x15b0>  // b.tcont
  4033f0:	mov	x0, #0x0                   	// #0
  4033f4:	b	40347c <error@@Base+0x1634>
  4033f8:	ldr	w0, [sp, #68]
  4033fc:	cmp	w0, #0x0
  403400:	b.eq	403448 <error@@Base+0x1600>  // b.none
  403404:	ldr	w1, [sp, #92]
  403408:	ldr	w0, [sp, #68]
  40340c:	add	w0, w1, w0
  403410:	str	w0, [sp, #92]
  403414:	ldr	w1, [sp, #92]
  403418:	ldr	w0, [sp, #88]
  40341c:	cmp	w1, w0
  403420:	b.ne	4033b0 <error@@Base+0x1568>  // b.any
  403424:	ldr	w0, [sp, #88]
  403428:	add	w0, w0, #0x10, lsl #12
  40342c:	str	w0, [sp, #88]
  403430:	ldrsw	x0, [sp, #88]
  403434:	mov	x1, x0
  403438:	ldr	x0, [sp, #80]
  40343c:	bl	408c38 <error@@Base+0x6df0>
  403440:	str	x0, [sp, #80]
  403444:	b	4033b0 <error@@Base+0x1568>
  403448:	nop
  40344c:	adrp	x0, 435000 <error@@Base+0x331b8>
  403450:	add	x0, x0, #0x6c0
  403454:	ldr	x0, [x0]
  403458:	ldr	x1, [sp, #72]
  40345c:	cmp	x1, x0
  403460:	b.eq	40346c <error@@Base+0x1624>  // b.none
  403464:	ldr	x0, [sp, #72]
  403468:	bl	401ae0 <pclose@plt>
  40346c:	ldr	x0, [sp, #48]
  403470:	ldr	w1, [sp, #92]
  403474:	str	w1, [x0]
  403478:	ldr	x0, [sp, #80]
  40347c:	ldp	x29, x30, [sp], #96
  403480:	ret
  403484:	stp	x29, x30, [sp, #-144]!
  403488:	mov	x29, sp
  40348c:	str	x0, [sp, #56]
  403490:	str	w1, [sp, #52]
  403494:	str	x2, [sp, #40]
  403498:	str	w3, [sp, #48]
  40349c:	str	x4, [sp, #32]
  4034a0:	str	x5, [sp, #24]
  4034a4:	str	x6, [sp, #16]
  4034a8:	str	wzr, [sp, #140]
  4034ac:	ldr	x0, [sp, #16]
  4034b0:	cmp	x0, #0x0
  4034b4:	b.eq	4034e8 <error@@Base+0x16a0>  // b.none
  4034b8:	ldr	x2, [sp, #56]
  4034bc:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4034c0:	add	x1, x0, #0xd08
  4034c4:	ldr	x0, [sp, #16]
  4034c8:	bl	402040 <error@@Base+0x1f8>
  4034cc:	str	x0, [sp, #88]
  4034d0:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4034d4:	add	x1, x0, #0xa60
  4034d8:	ldr	x0, [sp, #88]
  4034dc:	bl	401890 <popen@plt>
  4034e0:	str	x0, [sp, #128]
  4034e4:	b	4034fc <error@@Base+0x16b4>
  4034e8:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4034ec:	add	x1, x0, #0xa60
  4034f0:	ldr	x0, [sp, #56]
  4034f4:	bl	401830 <fopen@plt>
  4034f8:	str	x0, [sp, #128]
  4034fc:	ldr	x0, [sp, #128]
  403500:	cmp	x0, #0x0
  403504:	b.ne	403518 <error@@Base+0x16d0>  // b.any
  403508:	ldr	x0, [sp, #56]
  40350c:	bl	401790 <perror@plt>
  403510:	mov	w0, #0x1                   	// #1
  403514:	bl	401780 <exit@plt>
  403518:	str	wzr, [sp, #136]
  40351c:	b	4039ac <error@@Base+0x1b64>
  403520:	ldrsw	x1, [sp, #136]
  403524:	mov	x0, x1
  403528:	lsl	x0, x0, #2
  40352c:	add	x0, x0, x1
  403530:	lsl	x0, x0, #3
  403534:	mov	x1, x0
  403538:	ldr	x0, [sp, #40]
  40353c:	add	x0, x0, x1
  403540:	ldr	x0, [x0, #16]
  403544:	cmp	x0, #0x0
  403548:	b.eq	403600 <error@@Base+0x17b8>  // b.none
  40354c:	str	wzr, [sp, #124]
  403550:	b	4035e0 <error@@Base+0x1798>
  403554:	ldrsw	x1, [sp, #136]
  403558:	mov	x0, x1
  40355c:	lsl	x0, x0, #2
  403560:	add	x0, x0, x1
  403564:	lsl	x0, x0, #3
  403568:	mov	x1, x0
  40356c:	ldr	x0, [sp, #40]
  403570:	add	x0, x0, x1
  403574:	ldr	x1, [x0, #16]
  403578:	ldrsw	x0, [sp, #124]
  40357c:	lsl	x0, x0, #3
  403580:	add	x0, x1, x0
  403584:	ldr	x0, [x0]
  403588:	str	x0, [sp, #80]
  40358c:	ldr	x0, [sp, #80]
  403590:	cmp	x0, #0x0
  403594:	b.eq	4035f4 <error@@Base+0x17ac>  // b.none
  403598:	ldr	w0, [sp, #140]
  40359c:	cmp	w0, #0x0
  4035a0:	b.le	4035b8 <error@@Base+0x1770>
  4035a4:	adrp	x0, 435000 <error@@Base+0x331b8>
  4035a8:	add	x0, x0, #0x664
  4035ac:	ldr	w0, [x0]
  4035b0:	cmp	w0, #0x0
  4035b4:	b.eq	4035fc <error@@Base+0x17b4>  // b.none
  4035b8:	ldr	x0, [sp, #80]
  4035bc:	ldr	x0, [x0, #8]
  4035c0:	ldr	x1, [sp, #128]
  4035c4:	bl	401770 <fputs@plt>
  4035c8:	ldr	w0, [sp, #140]
  4035cc:	add	w0, w0, #0x1
  4035d0:	str	w0, [sp, #140]
  4035d4:	ldr	w0, [sp, #124]
  4035d8:	add	w0, w0, #0x1
  4035dc:	str	w0, [sp, #124]
  4035e0:	ldr	w1, [sp, #124]
  4035e4:	ldr	w0, [sp, #48]
  4035e8:	cmp	w1, w0
  4035ec:	b.lt	403554 <error@@Base+0x170c>  // b.tstop
  4035f0:	b	403600 <error@@Base+0x17b8>
  4035f4:	nop
  4035f8:	b	403600 <error@@Base+0x17b8>
  4035fc:	nop
  403600:	ldrsw	x1, [sp, #136]
  403604:	mov	x0, x1
  403608:	lsl	x0, x0, #2
  40360c:	add	x0, x0, x1
  403610:	lsl	x0, x0, #3
  403614:	mov	x1, x0
  403618:	ldr	x0, [sp, #40]
  40361c:	add	x0, x0, x1
  403620:	ldr	x0, [x0, #24]
  403624:	cmp	x0, #0x0
  403628:	b.eq	4038f8 <error@@Base+0x1ab0>  // b.none
  40362c:	str	wzr, [sp, #108]
  403630:	ldr	w0, [sp, #140]
  403634:	cmp	w0, #0x0
  403638:	b.le	403650 <error@@Base+0x1808>
  40363c:	adrp	x0, 435000 <error@@Base+0x331b8>
  403640:	add	x0, x0, #0x664
  403644:	ldr	w0, [x0]
  403648:	cmp	w0, #0x0
  40364c:	b.eq	4039c0 <error@@Base+0x1b78>  // b.none
  403650:	ldrsw	x1, [sp, #136]
  403654:	mov	x0, x1
  403658:	lsl	x0, x0, #2
  40365c:	add	x0, x0, x1
  403660:	lsl	x0, x0, #3
  403664:	mov	x1, x0
  403668:	ldr	x0, [sp, #40]
  40366c:	add	x0, x0, x1
  403670:	ldr	x4, [x0, #24]
  403674:	ldrsw	x1, [sp, #136]
  403678:	mov	x0, x1
  40367c:	lsl	x0, x0, #2
  403680:	add	x0, x0, x1
  403684:	lsl	x0, x0, #3
  403688:	mov	x1, x0
  40368c:	ldr	x0, [sp, #40]
  403690:	add	x0, x0, x1
  403694:	ldr	w0, [x0, #32]
  403698:	sxtw	x1, w0
  40369c:	adrp	x0, 407000 <error@@Base+0x51b8>
  4036a0:	add	x3, x0, #0xaa0
  4036a4:	mov	x2, #0x8                   	// #8
  4036a8:	mov	x0, x4
  4036ac:	bl	4017f0 <qsort@plt>
  4036b0:	ldr	x0, [sp, #32]
  4036b4:	str	x0, [sp, #112]
  4036b8:	b	4036d4 <error@@Base+0x188c>
  4036bc:	ldr	w0, [sp, #108]
  4036c0:	add	w0, w0, #0x1
  4036c4:	str	w0, [sp, #108]
  4036c8:	ldr	x0, [sp, #112]
  4036cc:	ldr	x0, [x0]
  4036d0:	str	x0, [sp, #112]
  4036d4:	ldr	x0, [sp, #112]
  4036d8:	cmp	x0, #0x0
  4036dc:	b.ne	4036bc <error@@Base+0x1874>  // b.any
  4036e0:	ldrsw	x0, [sp, #108]
  4036e4:	lsl	x0, x0, #3
  4036e8:	bl	408bf8 <error@@Base+0x6db0>
  4036ec:	str	x0, [sp, #72]
  4036f0:	str	wzr, [sp, #124]
  4036f4:	ldr	x0, [sp, #32]
  4036f8:	str	x0, [sp, #112]
  4036fc:	b	403730 <error@@Base+0x18e8>
  403700:	ldr	w0, [sp, #124]
  403704:	add	w1, w0, #0x1
  403708:	str	w1, [sp, #124]
  40370c:	sxtw	x0, w0
  403710:	lsl	x0, x0, #3
  403714:	ldr	x1, [sp, #72]
  403718:	add	x0, x1, x0
  40371c:	ldr	x1, [sp, #112]
  403720:	str	x1, [x0]
  403724:	ldr	x0, [sp, #112]
  403728:	ldr	x0, [x0]
  40372c:	str	x0, [sp, #112]
  403730:	ldr	x0, [sp, #112]
  403734:	cmp	x0, #0x0
  403738:	b.ne	403700 <error@@Base+0x18b8>  // b.any
  40373c:	ldrsw	x1, [sp, #108]
  403740:	adrp	x0, 407000 <error@@Base+0x51b8>
  403744:	add	x3, x0, #0xaf4
  403748:	mov	x2, #0x8                   	// #8
  40374c:	ldr	x0, [sp, #72]
  403750:	bl	4017f0 <qsort@plt>
  403754:	str	wzr, [sp, #124]
  403758:	b	4038b4 <error@@Base+0x1a6c>
  40375c:	ldrsw	x1, [sp, #136]
  403760:	mov	x0, x1
  403764:	lsl	x0, x0, #2
  403768:	add	x0, x0, x1
  40376c:	lsl	x0, x0, #3
  403770:	mov	x1, x0
  403774:	ldr	x0, [sp, #40]
  403778:	add	x0, x0, x1
  40377c:	ldr	x1, [x0, #24]
  403780:	ldrsw	x0, [sp, #124]
  403784:	lsl	x0, x0, #3
  403788:	add	x0, x1, x0
  40378c:	ldr	x0, [x0]
  403790:	str	x0, [sp, #64]
  403794:	ldr	x0, [sp, #64]
  403798:	ldr	w0, [x0, #16]
  40379c:	cmp	w0, #0x0
  4037a0:	b.eq	4038a8 <error@@Base+0x1a60>  // b.none
  4037a4:	ldr	x1, [sp, #128]
  4037a8:	mov	w0, #0xa                   	// #10
  4037ac:	bl	4017d0 <putc@plt>
  4037b0:	ldr	x0, [sp, #64]
  4037b4:	ldr	x0, [x0, #8]
  4037b8:	ldr	x1, [sp, #128]
  4037bc:	bl	401770 <fputs@plt>
  4037c0:	ldr	x1, [sp, #128]
  4037c4:	mov	w0, #0xa                   	// #10
  4037c8:	bl	4017d0 <putc@plt>
  4037cc:	ldr	x0, [sp, #64]
  4037d0:	str	wzr, [x0, #16]
  4037d4:	str	wzr, [sp, #104]
  4037d8:	b	403898 <error@@Base+0x1a50>
  4037dc:	ldrsw	x0, [sp, #104]
  4037e0:	lsl	x0, x0, #3
  4037e4:	ldr	x1, [sp, #72]
  4037e8:	add	x0, x1, x0
  4037ec:	ldr	x0, [x0]
  4037f0:	str	x0, [sp, #112]
  4037f4:	ldr	x0, [sp, #112]
  4037f8:	ldr	x0, [x0, #24]
  4037fc:	str	x0, [sp, #96]
  403800:	b	403834 <error@@Base+0x19ec>
  403804:	ldr	x0, [sp, #96]
  403808:	ldr	x2, [x0, #8]
  40380c:	ldr	x0, [sp, #64]
  403810:	ldr	x0, [x0, #8]
  403814:	mov	x1, x0
  403818:	mov	x0, x2
  40381c:	bl	401a10 <strcmp@plt>
  403820:	cmp	w0, #0x0
  403824:	b.eq	403858 <error@@Base+0x1a10>  // b.none
  403828:	ldr	x0, [sp, #96]
  40382c:	ldr	x0, [x0]
  403830:	str	x0, [sp, #96]
  403834:	ldr	x0, [sp, #96]
  403838:	cmp	x0, #0x0
  40383c:	b.eq	40385c <error@@Base+0x1a14>  // b.none
  403840:	ldr	x0, [sp, #112]
  403844:	ldr	x0, [x0, #32]
  403848:	ldr	x1, [sp, #96]
  40384c:	cmp	x1, x0
  403850:	b.ne	403804 <error@@Base+0x19bc>  // b.any
  403854:	b	40385c <error@@Base+0x1a14>
  403858:	nop
  40385c:	ldr	x0, [sp, #96]
  403860:	cmp	x0, #0x0
  403864:	b.eq	40388c <error@@Base+0x1a44>  // b.none
  403868:	ldr	x0, [sp, #112]
  40386c:	ldr	x0, [x0, #32]
  403870:	ldr	x1, [sp, #96]
  403874:	cmp	x1, x0
  403878:	b.eq	40388c <error@@Base+0x1a44>  // b.none
  40387c:	ldr	x0, [sp, #112]
  403880:	ldr	x0, [x0, #8]
  403884:	ldr	x1, [sp, #128]
  403888:	bl	401770 <fputs@plt>
  40388c:	ldr	w0, [sp, #104]
  403890:	add	w0, w0, #0x1
  403894:	str	w0, [sp, #104]
  403898:	ldr	w1, [sp, #104]
  40389c:	ldr	w0, [sp, #108]
  4038a0:	cmp	w1, w0
  4038a4:	b.lt	4037dc <error@@Base+0x1994>  // b.tstop
  4038a8:	ldr	w0, [sp, #124]
  4038ac:	add	w0, w0, #0x1
  4038b0:	str	w0, [sp, #124]
  4038b4:	ldrsw	x1, [sp, #136]
  4038b8:	mov	x0, x1
  4038bc:	lsl	x0, x0, #2
  4038c0:	add	x0, x0, x1
  4038c4:	lsl	x0, x0, #3
  4038c8:	mov	x1, x0
  4038cc:	ldr	x0, [sp, #40]
  4038d0:	add	x0, x0, x1
  4038d4:	ldr	w0, [x0, #32]
  4038d8:	ldr	w1, [sp, #124]
  4038dc:	cmp	w1, w0
  4038e0:	b.lt	40375c <error@@Base+0x1914>  // b.tstop
  4038e4:	ldr	w0, [sp, #140]
  4038e8:	add	w0, w0, #0x1
  4038ec:	str	w0, [sp, #140]
  4038f0:	ldr	x0, [sp, #72]
  4038f4:	bl	401a40 <free@plt>
  4038f8:	ldr	w1, [sp, #136]
  4038fc:	ldr	w0, [sp, #52]
  403900:	cmp	w1, w0
  403904:	b.ge	4039a0 <error@@Base+0x1b58>  // b.tcont
  403908:	ldrsw	x1, [sp, #136]
  40390c:	mov	x0, x1
  403910:	lsl	x0, x0, #2
  403914:	add	x0, x0, x1
  403918:	lsl	x0, x0, #3
  40391c:	mov	x1, x0
  403920:	ldr	x0, [sp, #40]
  403924:	add	x0, x0, x1
  403928:	ldr	w0, [x0, #36]
  40392c:	cmp	w0, #0x0
  403930:	b.ne	4039a0 <error@@Base+0x1b58>  // b.any
  403934:	ldrsw	x1, [sp, #136]
  403938:	mov	x0, x1
  40393c:	lsl	x0, x0, #2
  403940:	add	x0, x0, x1
  403944:	lsl	x0, x0, #3
  403948:	mov	x1, x0
  40394c:	ldr	x0, [sp, #40]
  403950:	add	x0, x0, x1
  403954:	ldr	x4, [x0]
  403958:	ldrsw	x1, [sp, #136]
  40395c:	mov	x0, x1
  403960:	lsl	x0, x0, #2
  403964:	add	x0, x0, x1
  403968:	lsl	x0, x0, #3
  40396c:	mov	x1, x0
  403970:	ldr	x0, [sp, #40]
  403974:	add	x0, x0, x1
  403978:	ldr	w0, [x0, #8]
  40397c:	sxtw	x0, w0
  403980:	ldr	x3, [sp, #128]
  403984:	mov	x2, x0
  403988:	mov	x1, #0x1                   	// #1
  40398c:	mov	x0, x4
  403990:	bl	401a80 <fwrite@plt>
  403994:	ldr	x1, [sp, #128]
  403998:	mov	w0, #0xa                   	// #10
  40399c:	bl	4017d0 <putc@plt>
  4039a0:	ldr	w0, [sp, #136]
  4039a4:	add	w0, w0, #0x1
  4039a8:	str	w0, [sp, #136]
  4039ac:	ldr	w1, [sp, #136]
  4039b0:	ldr	w0, [sp, #52]
  4039b4:	cmp	w1, w0
  4039b8:	b.le	403520 <error@@Base+0x16d8>
  4039bc:	b	4039c4 <error@@Base+0x1b7c>
  4039c0:	nop
  4039c4:	ldr	x0, [sp, #16]
  4039c8:	cmp	x0, #0x0
  4039cc:	b.eq	4039dc <error@@Base+0x1b94>  // b.none
  4039d0:	ldr	x0, [sp, #128]
  4039d4:	bl	401ae0 <pclose@plt>
  4039d8:	b	4039e4 <error@@Base+0x1b9c>
  4039dc:	ldr	x0, [sp, #128]
  4039e0:	bl	401810 <fclose@plt>
  4039e4:	nop
  4039e8:	ldp	x29, x30, [sp], #144
  4039ec:	ret
  4039f0:	stp	x29, x30, [sp, #-144]!
  4039f4:	mov	x29, sp
  4039f8:	str	x0, [sp, #40]
  4039fc:	str	w1, [sp, #36]
  403a00:	str	x2, [sp, #24]
  403a04:	str	x3, [sp, #16]
  403a08:	str	w4, [sp, #32]
  403a0c:	str	wzr, [sp, #140]
  403a10:	mov	w0, #0x11                  	// #17
  403a14:	str	w0, [sp, #84]
  403a18:	ldr	x0, [sp, #24]
  403a1c:	ldr	x0, [x0]
  403a20:	str	x0, [sp, #128]
  403a24:	str	xzr, [sp, #120]
  403a28:	str	wzr, [sp, #116]
  403a2c:	str	xzr, [sp, #104]
  403a30:	ldr	x0, [sp, #24]
  403a34:	ldr	x0, [x0]
  403a38:	cmp	x0, #0x0
  403a3c:	cset	w0, ne  // ne = any
  403a40:	and	w0, w0, #0xff
  403a44:	str	w0, [sp, #80]
  403a48:	ldr	w0, [sp, #32]
  403a4c:	cmp	w0, #0x0
  403a50:	b.ne	403a6c <error@@Base+0x1c24>  // b.any
  403a54:	ldr	x0, [sp, #16]
  403a58:	ldr	x0, [x0]
  403a5c:	cmp	x0, #0x0
  403a60:	b.eq	403a6c <error@@Base+0x1c24>  // b.none
  403a64:	mov	w0, #0x1                   	// #1
  403a68:	b	403a70 <error@@Base+0x1c28>
  403a6c:	mov	w0, #0x0                   	// #0
  403a70:	str	w0, [sp, #76]
  403a74:	ldr	w0, [sp, #80]
  403a78:	cmp	w0, #0x0
  403a7c:	b.eq	403a94 <error@@Base+0x1c4c>  // b.none
  403a80:	ldr	w0, [sp, #76]
  403a84:	cmp	w0, #0x0
  403a88:	b.eq	403a94 <error@@Base+0x1c4c>  // b.none
  403a8c:	mov	w0, #0x0                   	// #0
  403a90:	b	4040f4 <error@@Base+0x22ac>
  403a94:	str	wzr, [sp, #100]
  403a98:	b	404068 <error@@Base+0x2220>
  403a9c:	ldr	w0, [sp, #80]
  403aa0:	cmp	w0, #0x0
  403aa4:	b.ne	403bbc <error@@Base+0x1d74>  // b.any
  403aa8:	ldrsw	x1, [sp, #100]
  403aac:	mov	x0, x1
  403ab0:	lsl	x0, x0, #2
  403ab4:	add	x0, x0, x1
  403ab8:	lsl	x0, x0, #3
  403abc:	mov	x1, x0
  403ac0:	ldr	x0, [sp, #40]
  403ac4:	add	x0, x0, x1
  403ac8:	ldr	x0, [x0]
  403acc:	ldrsw	x1, [sp, #84]
  403ad0:	mov	x2, x1
  403ad4:	mov	x1, x0
  403ad8:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  403adc:	add	x0, x0, #0xd10
  403ae0:	bl	4018a0 <strncmp@plt>
  403ae4:	cmp	w0, #0x0
  403ae8:	b.ne	403bbc <error@@Base+0x1d74>  // b.any
  403aec:	mov	x0, #0x18                  	// #24
  403af0:	bl	408bf8 <error@@Base+0x6db0>
  403af4:	str	x0, [sp, #64]
  403af8:	ldrsw	x1, [sp, #100]
  403afc:	mov	x0, x1
  403b00:	lsl	x0, x0, #2
  403b04:	add	x0, x0, x1
  403b08:	lsl	x0, x0, #3
  403b0c:	mov	x1, x0
  403b10:	ldr	x0, [sp, #40]
  403b14:	add	x0, x0, x1
  403b18:	ldr	x1, [x0]
  403b1c:	ldrsw	x0, [sp, #84]
  403b20:	add	x2, x1, x0
  403b24:	ldrsw	x1, [sp, #100]
  403b28:	mov	x0, x1
  403b2c:	lsl	x0, x0, #2
  403b30:	add	x0, x0, x1
  403b34:	lsl	x0, x0, #3
  403b38:	mov	x1, x0
  403b3c:	ldr	x0, [sp, #40]
  403b40:	add	x0, x0, x1
  403b44:	ldr	w1, [x0, #8]
  403b48:	ldr	w0, [sp, #84]
  403b4c:	sub	w0, w1, w0
  403b50:	mov	w1, w0
  403b54:	mov	x0, x2
  403b58:	bl	402104 <error@@Base+0x2bc>
  403b5c:	mov	x1, x0
  403b60:	ldr	x0, [sp, #64]
  403b64:	str	x1, [x0, #8]
  403b68:	ldr	x0, [sp, #24]
  403b6c:	ldr	x1, [x0]
  403b70:	ldr	x0, [sp, #64]
  403b74:	str	x1, [x0]
  403b78:	ldr	x0, [sp, #64]
  403b7c:	mov	w1, #0x1                   	// #1
  403b80:	str	w1, [x0, #16]
  403b84:	ldr	w0, [sp, #116]
  403b88:	cmp	w0, #0x0
  403b8c:	b.eq	403ba0 <error@@Base+0x1d58>  // b.none
  403b90:	ldr	x0, [sp, #24]
  403b94:	ldr	x0, [x0]
  403b98:	str	x0, [sp, #120]
  403b9c:	str	wzr, [sp, #116]
  403ba0:	ldr	x0, [sp, #24]
  403ba4:	ldr	x1, [sp, #64]
  403ba8:	str	x1, [x0]
  403bac:	ldr	x0, [sp, #24]
  403bb0:	ldr	x0, [x0]
  403bb4:	str	x0, [sp, #128]
  403bb8:	b	40405c <error@@Base+0x2214>
  403bbc:	ldr	w0, [sp, #76]
  403bc0:	cmp	w0, #0x0
  403bc4:	b.ne	40405c <error@@Base+0x2214>  // b.any
  403bc8:	ldrsw	x1, [sp, #100]
  403bcc:	mov	x0, x1
  403bd0:	lsl	x0, x0, #2
  403bd4:	add	x0, x0, x1
  403bd8:	lsl	x0, x0, #3
  403bdc:	mov	x1, x0
  403be0:	ldr	x0, [sp, #40]
  403be4:	add	x0, x0, x1
  403be8:	ldr	x3, [x0]
  403bec:	ldrsw	x1, [sp, #100]
  403bf0:	mov	x0, x1
  403bf4:	lsl	x0, x0, #2
  403bf8:	add	x0, x0, x1
  403bfc:	lsl	x0, x0, #3
  403c00:	mov	x1, x0
  403c04:	ldr	x0, [sp, #40]
  403c08:	add	x0, x0, x1
  403c0c:	ldr	w0, [x0, #8]
  403c10:	sxtw	x0, w0
  403c14:	mov	x2, x0
  403c18:	mov	x1, x3
  403c1c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  403c20:	add	x0, x0, #0xd28
  403c24:	bl	4018a0 <strncmp@plt>
  403c28:	cmp	w0, #0x0
  403c2c:	b.ne	403d10 <error@@Base+0x1ec8>  // b.any
  403c30:	ldrsw	x1, [sp, #100]
  403c34:	mov	x0, x1
  403c38:	lsl	x0, x0, #2
  403c3c:	add	x0, x0, x1
  403c40:	lsl	x0, x0, #3
  403c44:	mov	x1, x0
  403c48:	ldr	x0, [sp, #40]
  403c4c:	add	x0, x0, x1
  403c50:	ldr	w0, [x0, #8]
  403c54:	cmp	w0, #0x14
  403c58:	b.ne	403d10 <error@@Base+0x1ec8>  // b.any
  403c5c:	ldr	x0, [sp, #24]
  403c60:	ldr	x0, [x0]
  403c64:	cmp	x0, #0x0
  403c68:	b.ne	403cbc <error@@Base+0x1e74>  // b.any
  403c6c:	mov	x0, #0x18                  	// #24
  403c70:	bl	408bf8 <error@@Base+0x6db0>
  403c74:	mov	x1, x0
  403c78:	ldr	x0, [sp, #24]
  403c7c:	str	x1, [x0]
  403c80:	ldr	x0, [sp, #24]
  403c84:	ldr	x0, [x0]
  403c88:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  403c8c:	add	x1, x1, #0xd40
  403c90:	str	x1, [x0, #8]
  403c94:	ldr	x0, [sp, #24]
  403c98:	ldr	x0, [x0]
  403c9c:	str	xzr, [x0]
  403ca0:	ldr	x0, [sp, #24]
  403ca4:	ldr	x0, [x0]
  403ca8:	mov	w1, #0x1                   	// #1
  403cac:	str	w1, [x0, #16]
  403cb0:	ldr	x0, [sp, #24]
  403cb4:	ldr	x0, [x0]
  403cb8:	str	x0, [sp, #128]
  403cbc:	mov	w0, #0x1                   	// #1
  403cc0:	str	w0, [sp, #116]
  403cc4:	ldr	x0, [sp, #104]
  403cc8:	cmp	x0, #0x0
  403ccc:	b.eq	403ce0 <error@@Base+0x1e98>  // b.none
  403cd0:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  403cd4:	add	x0, x0, #0xd50
  403cd8:	bl	401b60 <gettext@plt>
  403cdc:	bl	401f9c <error@@Base+0x154>
  403ce0:	ldrsw	x0, [sp, #100]
  403ce4:	add	x1, x0, #0x1
  403ce8:	mov	x0, x1
  403cec:	lsl	x0, x0, #2
  403cf0:	add	x0, x0, x1
  403cf4:	lsl	x0, x0, #3
  403cf8:	mov	x1, x0
  403cfc:	ldr	x0, [sp, #40]
  403d00:	add	x0, x0, x1
  403d04:	ldr	x0, [x0]
  403d08:	str	x0, [sp, #104]
  403d0c:	b	40405c <error@@Base+0x2214>
  403d10:	ldr	x0, [sp, #104]
  403d14:	cmp	x0, #0x0
  403d18:	b.eq	40405c <error@@Base+0x2214>  // b.none
  403d1c:	ldrsw	x1, [sp, #100]
  403d20:	mov	x0, x1
  403d24:	lsl	x0, x0, #2
  403d28:	add	x0, x0, x1
  403d2c:	lsl	x0, x0, #3
  403d30:	mov	x1, x0
  403d34:	ldr	x0, [sp, #40]
  403d38:	add	x0, x0, x1
  403d3c:	ldr	x0, [x0]
  403d40:	mov	x2, #0x2                   	// #2
  403d44:	mov	x1, x0
  403d48:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  403d4c:	add	x0, x0, #0xd90
  403d50:	bl	4018a0 <strncmp@plt>
  403d54:	cmp	w0, #0x0
  403d58:	b.ne	403d8c <error@@Base+0x1f44>  // b.any
  403d5c:	ldrsw	x1, [sp, #100]
  403d60:	mov	x0, x1
  403d64:	lsl	x0, x0, #2
  403d68:	add	x0, x0, x1
  403d6c:	lsl	x0, x0, #3
  403d70:	mov	x1, x0
  403d74:	ldr	x0, [sp, #40]
  403d78:	add	x0, x0, x1
  403d7c:	ldr	x0, [x0]
  403d80:	ldr	x1, [sp, #104]
  403d84:	cmp	x1, x0
  403d88:	b.cc	403e20 <error@@Base+0x1fd8>  // b.lo, b.ul, b.last
  403d8c:	ldrsw	x1, [sp, #100]
  403d90:	mov	x0, x1
  403d94:	lsl	x0, x0, #2
  403d98:	add	x0, x0, x1
  403d9c:	lsl	x0, x0, #3
  403da0:	mov	x1, x0
  403da4:	ldr	x0, [sp, #40]
  403da8:	add	x0, x0, x1
  403dac:	ldr	x3, [x0]
  403db0:	ldrsw	x1, [sp, #100]
  403db4:	mov	x0, x1
  403db8:	lsl	x0, x0, #2
  403dbc:	add	x0, x0, x1
  403dc0:	lsl	x0, x0, #3
  403dc4:	mov	x1, x0
  403dc8:	ldr	x0, [sp, #40]
  403dcc:	add	x0, x0, x1
  403dd0:	ldr	w0, [x0, #8]
  403dd4:	sxtw	x0, w0
  403dd8:	mov	x2, x0
  403ddc:	mov	x1, x3
  403de0:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  403de4:	add	x0, x0, #0xd98
  403de8:	bl	4018a0 <strncmp@plt>
  403dec:	cmp	w0, #0x0
  403df0:	b.ne	403fb8 <error@@Base+0x2170>  // b.any
  403df4:	ldrsw	x1, [sp, #100]
  403df8:	mov	x0, x1
  403dfc:	lsl	x0, x0, #2
  403e00:	add	x0, x0, x1
  403e04:	lsl	x0, x0, #3
  403e08:	mov	x1, x0
  403e0c:	ldr	x0, [sp, #40]
  403e10:	add	x0, x0, x1
  403e14:	ldr	w0, [x0, #8]
  403e18:	cmp	w0, #0x12
  403e1c:	b.ne	403fb8 <error@@Base+0x2170>  // b.any
  403e20:	mov	x0, #0x38                  	// #56
  403e24:	bl	408bf8 <error@@Base+0x6db0>
  403e28:	str	x0, [sp, #56]
  403e2c:	ldrsw	x1, [sp, #100]
  403e30:	mov	x0, x1
  403e34:	lsl	x0, x0, #2
  403e38:	add	x0, x0, x1
  403e3c:	lsl	x0, x0, #3
  403e40:	mov	x1, x0
  403e44:	ldr	x0, [sp, #40]
  403e48:	add	x0, x0, x1
  403e4c:	ldr	x1, [x0]
  403e50:	ldr	x0, [sp, #104]
  403e54:	sub	x0, x1, x0
  403e58:	mov	w1, w0
  403e5c:	ldr	x0, [sp, #104]
  403e60:	bl	402104 <error@@Base+0x2bc>
  403e64:	mov	x1, x0
  403e68:	ldr	x0, [sp, #56]
  403e6c:	str	x1, [x0, #8]
  403e70:	ldrsw	x1, [sp, #100]
  403e74:	mov	x0, x1
  403e78:	lsl	x0, x0, #2
  403e7c:	add	x0, x0, x1
  403e80:	lsl	x0, x0, #3
  403e84:	mov	x1, x0
  403e88:	ldr	x0, [sp, #40]
  403e8c:	add	x0, x0, x1
  403e90:	ldr	x1, [x0]
  403e94:	ldr	x0, [sp, #104]
  403e98:	sub	x0, x1, x0
  403e9c:	mov	x1, x0
  403ea0:	ldr	x0, [sp, #56]
  403ea4:	str	x1, [x0, #16]
  403ea8:	ldr	x0, [sp, #56]
  403eac:	ldr	x1, [sp, #128]
  403eb0:	str	x1, [x0, #24]
  403eb4:	ldr	x0, [sp, #56]
  403eb8:	ldr	x1, [sp, #120]
  403ebc:	str	x1, [x0, #32]
  403ec0:	ldr	x0, [sp, #56]
  403ec4:	str	wzr, [x0, #48]
  403ec8:	ldr	x0, [sp, #16]
  403ecc:	ldr	x1, [x0]
  403ed0:	ldr	x0, [sp, #56]
  403ed4:	str	x1, [x0]
  403ed8:	ldr	x0, [sp, #16]
  403edc:	ldr	x1, [sp, #56]
  403ee0:	str	x1, [x0]
  403ee4:	ldr	w0, [sp, #140]
  403ee8:	add	w0, w0, #0x1
  403eec:	str	w0, [sp, #140]
  403ef0:	ldrsw	x1, [sp, #100]
  403ef4:	mov	x0, x1
  403ef8:	lsl	x0, x0, #2
  403efc:	add	x0, x0, x1
  403f00:	lsl	x0, x0, #3
  403f04:	mov	x1, x0
  403f08:	ldr	x0, [sp, #40]
  403f0c:	add	x0, x0, x1
  403f10:	ldr	x3, [x0]
  403f14:	ldrsw	x1, [sp, #100]
  403f18:	mov	x0, x1
  403f1c:	lsl	x0, x0, #2
  403f20:	add	x0, x0, x1
  403f24:	lsl	x0, x0, #3
  403f28:	mov	x1, x0
  403f2c:	ldr	x0, [sp, #40]
  403f30:	add	x0, x0, x1
  403f34:	ldr	w0, [x0, #8]
  403f38:	sxtw	x0, w0
  403f3c:	mov	x2, x0
  403f40:	mov	x1, x3
  403f44:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  403f48:	add	x0, x0, #0xd98
  403f4c:	bl	4018a0 <strncmp@plt>
  403f50:	cmp	w0, #0x0
  403f54:	b.ne	403f8c <error@@Base+0x2144>  // b.any
  403f58:	ldrsw	x1, [sp, #100]
  403f5c:	mov	x0, x1
  403f60:	lsl	x0, x0, #2
  403f64:	add	x0, x0, x1
  403f68:	lsl	x0, x0, #3
  403f6c:	mov	x1, x0
  403f70:	ldr	x0, [sp, #40]
  403f74:	add	x0, x0, x1
  403f78:	ldr	w0, [x0, #8]
  403f7c:	cmp	w0, #0x12
  403f80:	b.ne	403f8c <error@@Base+0x2144>  // b.any
  403f84:	str	xzr, [sp, #104]
  403f88:	b	40405c <error@@Base+0x2214>
  403f8c:	ldrsw	x1, [sp, #100]
  403f90:	mov	x0, x1
  403f94:	lsl	x0, x0, #2
  403f98:	add	x0, x0, x1
  403f9c:	lsl	x0, x0, #3
  403fa0:	mov	x1, x0
  403fa4:	ldr	x0, [sp, #40]
  403fa8:	add	x0, x0, x1
  403fac:	ldr	x0, [x0]
  403fb0:	str	x0, [sp, #104]
  403fb4:	b	40405c <error@@Base+0x2214>
  403fb8:	ldrsw	x1, [sp, #100]
  403fbc:	mov	x0, x1
  403fc0:	lsl	x0, x0, #2
  403fc4:	add	x0, x0, x1
  403fc8:	lsl	x0, x0, #3
  403fcc:	mov	x1, x0
  403fd0:	ldr	x0, [sp, #40]
  403fd4:	add	x0, x0, x1
  403fd8:	ldr	x3, [x0]
  403fdc:	ldrsw	x1, [sp, #100]
  403fe0:	mov	x0, x1
  403fe4:	lsl	x0, x0, #2
  403fe8:	add	x0, x0, x1
  403fec:	lsl	x0, x0, #3
  403ff0:	mov	x1, x0
  403ff4:	ldr	x0, [sp, #40]
  403ff8:	add	x0, x0, x1
  403ffc:	ldr	w0, [x0, #8]
  404000:	sxtw	x0, w0
  404004:	mov	x2, x0
  404008:	mov	x1, x3
  40400c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  404010:	add	x0, x0, #0xd98
  404014:	bl	4018a0 <strncmp@plt>
  404018:	cmp	w0, #0x0
  40401c:	b.ne	40405c <error@@Base+0x2214>  // b.any
  404020:	ldrsw	x1, [sp, #100]
  404024:	mov	x0, x1
  404028:	lsl	x0, x0, #2
  40402c:	add	x0, x0, x1
  404030:	lsl	x0, x0, #3
  404034:	mov	x1, x0
  404038:	ldr	x0, [sp, #40]
  40403c:	add	x0, x0, x1
  404040:	ldr	w0, [x0, #8]
  404044:	cmp	w0, #0x12
  404048:	b.ne	40405c <error@@Base+0x2214>  // b.any
  40404c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  404050:	add	x0, x0, #0xdb0
  404054:	bl	401b60 <gettext@plt>
  404058:	bl	401f9c <error@@Base+0x154>
  40405c:	ldr	w0, [sp, #100]
  404060:	add	w0, w0, #0x1
  404064:	str	w0, [sp, #100]
  404068:	ldr	w1, [sp, #100]
  40406c:	ldr	w0, [sp, #36]
  404070:	cmp	w1, w0
  404074:	b.lt	403a9c <error@@Base+0x1c54>  // b.tstop
  404078:	ldr	x0, [sp, #104]
  40407c:	cmp	x0, #0x0
  404080:	b.eq	404094 <error@@Base+0x224c>  // b.none
  404084:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  404088:	add	x0, x0, #0xd50
  40408c:	bl	401b60 <gettext@plt>
  404090:	bl	401f9c <error@@Base+0x154>
  404094:	ldr	w0, [sp, #76]
  404098:	cmp	w0, #0x0
  40409c:	b.eq	4040f0 <error@@Base+0x22a8>  // b.none
  4040a0:	ldr	x0, [sp, #16]
  4040a4:	ldr	x0, [x0]
  4040a8:	cmp	x0, #0x0
  4040ac:	b.eq	4040f0 <error@@Base+0x22a8>  // b.none
  4040b0:	ldr	x0, [sp, #16]
  4040b4:	ldr	x0, [x0]
  4040b8:	str	x0, [sp, #88]
  4040bc:	b	4040e4 <error@@Base+0x229c>
  4040c0:	ldr	x0, [sp, #88]
  4040c4:	ldr	x1, [sp, #128]
  4040c8:	str	x1, [x0, #24]
  4040cc:	ldr	x0, [sp, #88]
  4040d0:	ldr	x1, [sp, #120]
  4040d4:	str	x1, [x0, #32]
  4040d8:	ldr	x0, [sp, #88]
  4040dc:	ldr	x0, [x0]
  4040e0:	str	x0, [sp, #88]
  4040e4:	ldr	x0, [sp, #88]
  4040e8:	cmp	x0, #0x0
  4040ec:	b.ne	4040c0 <error@@Base+0x2278>  // b.any
  4040f0:	ldr	w0, [sp, #140]
  4040f4:	ldp	x29, x30, [sp], #144
  4040f8:	ret
  4040fc:	stp	x29, x30, [sp, #-112]!
  404100:	mov	x29, sp
  404104:	str	x19, [sp, #16]
  404108:	str	x0, [sp, #56]
  40410c:	str	w1, [sp, #52]
  404110:	str	x2, [sp, #40]
  404114:	str	wzr, [sp, #108]
  404118:	ldr	x0, [sp, #40]
  40411c:	str	xzr, [x0]
  404120:	str	wzr, [sp, #104]
  404124:	b	404628 <error@@Base+0x27e0>
  404128:	ldr	w0, [sp, #108]
  40412c:	cmp	w0, #0x0
  404130:	b.eq	4042dc <error@@Base+0x2494>  // b.none
  404134:	str	wzr, [sp, #100]
  404138:	b	4042a8 <error@@Base+0x2460>
  40413c:	ldrsw	x1, [sp, #104]
  404140:	mov	x0, x1
  404144:	lsl	x0, x0, #2
  404148:	add	x0, x0, x1
  40414c:	lsl	x0, x0, #3
  404150:	mov	x1, x0
  404154:	ldr	x0, [sp, #56]
  404158:	add	x0, x0, x1
  40415c:	ldr	x1, [x0]
  404160:	ldrsw	x0, [sp, #100]
  404164:	add	x0, x1, x0
  404168:	mov	x2, #0x5                   	// #5
  40416c:	mov	x1, x0
  404170:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  404174:	add	x0, x0, #0xdf0
  404178:	bl	4018a0 <strncmp@plt>
  40417c:	cmp	w0, #0x0
  404180:	b.ne	40429c <error@@Base+0x2454>  // b.any
  404184:	ldrsw	x1, [sp, #104]
  404188:	mov	x0, x1
  40418c:	lsl	x0, x0, #2
  404190:	add	x0, x0, x1
  404194:	lsl	x0, x0, #3
  404198:	mov	x1, x0
  40419c:	ldr	x0, [sp, #56]
  4041a0:	add	x0, x0, x1
  4041a4:	ldr	x0, [x0]
  4041a8:	str	x0, [sp, #88]
  4041ac:	ldr	w0, [sp, #100]
  4041b0:	add	w0, w0, #0x5
  4041b4:	str	w0, [sp, #100]
  4041b8:	b	4041c8 <error@@Base+0x2380>
  4041bc:	ldr	w0, [sp, #100]
  4041c0:	add	w0, w0, #0x1
  4041c4:	str	w0, [sp, #100]
  4041c8:	ldrsw	x0, [sp, #100]
  4041cc:	ldr	x1, [sp, #88]
  4041d0:	add	x0, x1, x0
  4041d4:	ldrb	w0, [x0]
  4041d8:	cmp	w0, #0x20
  4041dc:	b.eq	4041bc <error@@Base+0x2374>  // b.none
  4041e0:	ldrsw	x0, [sp, #100]
  4041e4:	ldr	x1, [sp, #88]
  4041e8:	add	x0, x1, x0
  4041ec:	ldrb	w0, [x0]
  4041f0:	cmp	w0, #0x9
  4041f4:	b.eq	4041bc <error@@Base+0x2374>  // b.none
  4041f8:	ldr	w0, [sp, #100]
  4041fc:	str	w0, [sp, #96]
  404200:	b	404210 <error@@Base+0x23c8>
  404204:	ldr	w0, [sp, #96]
  404208:	add	w0, w0, #0x1
  40420c:	str	w0, [sp, #96]
  404210:	ldrsw	x0, [sp, #96]
  404214:	ldr	x1, [sp, #88]
  404218:	add	x0, x1, x0
  40421c:	ldrb	w0, [x0]
  404220:	cmp	w0, #0x0
  404224:	b.eq	404270 <error@@Base+0x2428>  // b.none
  404228:	ldrsw	x0, [sp, #96]
  40422c:	ldr	x1, [sp, #88]
  404230:	add	x0, x1, x0
  404234:	ldrb	w0, [x0]
  404238:	cmp	w0, #0x2c
  40423c:	b.eq	404270 <error@@Base+0x2428>  // b.none
  404240:	ldrsw	x0, [sp, #96]
  404244:	ldr	x1, [sp, #88]
  404248:	add	x0, x1, x0
  40424c:	ldrb	w0, [x0]
  404250:	cmp	w0, #0xa
  404254:	b.eq	404270 <error@@Base+0x2428>  // b.none
  404258:	ldrsw	x0, [sp, #96]
  40425c:	ldr	x1, [sp, #88]
  404260:	add	x0, x1, x0
  404264:	ldrb	w0, [x0]
  404268:	cmp	w0, #0x9
  40426c:	b.ne	404204 <error@@Base+0x23bc>  // b.any
  404270:	ldrsw	x0, [sp, #100]
  404274:	ldr	x1, [sp, #88]
  404278:	add	x2, x1, x0
  40427c:	ldr	w1, [sp, #96]
  404280:	ldr	w0, [sp, #100]
  404284:	sub	w1, w1, w0
  404288:	ldr	x0, [sp, #40]
  40428c:	ldr	x19, [x0]
  404290:	mov	x0, x2
  404294:	bl	402104 <error@@Base+0x2bc>
  404298:	str	x0, [x19, #8]
  40429c:	ldr	w0, [sp, #100]
  4042a0:	add	w0, w0, #0x1
  4042a4:	str	w0, [sp, #100]
  4042a8:	ldrsw	x1, [sp, #104]
  4042ac:	mov	x0, x1
  4042b0:	lsl	x0, x0, #2
  4042b4:	add	x0, x0, x1
  4042b8:	lsl	x0, x0, #3
  4042bc:	mov	x1, x0
  4042c0:	ldr	x0, [sp, #56]
  4042c4:	add	x0, x0, x1
  4042c8:	ldr	w0, [x0, #8]
  4042cc:	ldr	w1, [sp, #100]
  4042d0:	cmp	w1, w0
  4042d4:	b.lt	40413c <error@@Base+0x22f4>  // b.tstop
  4042d8:	str	wzr, [sp, #108]
  4042dc:	ldrsw	x1, [sp, #104]
  4042e0:	mov	x0, x1
  4042e4:	lsl	x0, x0, #2
  4042e8:	add	x0, x0, x1
  4042ec:	lsl	x0, x0, #3
  4042f0:	mov	x1, x0
  4042f4:	ldr	x0, [sp, #56]
  4042f8:	add	x0, x0, x1
  4042fc:	ldr	x0, [x0]
  404300:	ldrb	w0, [x0]
  404304:	cmp	w0, #0x1f
  404308:	b.ne	4043c8 <error@@Base+0x2580>  // b.any
  40430c:	mov	x0, #0x30                  	// #48
  404310:	bl	408bf8 <error@@Base+0x6db0>
  404314:	str	x0, [sp, #80]
  404318:	ldr	x0, [sp, #40]
  40431c:	ldr	x1, [x0]
  404320:	ldr	x0, [sp, #80]
  404324:	str	x1, [x0]
  404328:	ldr	x0, [sp, #80]
  40432c:	str	xzr, [x0, #8]
  404330:	ldr	x0, [sp, #80]
  404334:	ldr	w1, [sp, #104]
  404338:	str	w1, [x0, #16]
  40433c:	ldr	x0, [sp, #80]
  404340:	str	wzr, [x0, #20]
  404344:	ldr	x0, [sp, #80]
  404348:	str	xzr, [x0, #24]
  40434c:	ldr	x0, [sp, #80]
  404350:	str	xzr, [x0, #32]
  404354:	ldr	x0, [sp, #80]
  404358:	str	xzr, [x0, #40]
  40435c:	ldr	x0, [sp, #40]
  404360:	ldr	x0, [x0]
  404364:	cmp	x0, #0x0
  404368:	b.eq	40437c <error@@Base+0x2534>  // b.none
  40436c:	ldr	x0, [sp, #40]
  404370:	ldr	x0, [x0]
  404374:	ldr	w1, [sp, #104]
  404378:	str	w1, [x0, #20]
  40437c:	ldr	x0, [sp, #40]
  404380:	ldr	x0, [x0]
  404384:	cmp	x0, #0x0
  404388:	b.eq	4043b4 <error@@Base+0x256c>  // b.none
  40438c:	ldr	x0, [sp, #40]
  404390:	ldr	x0, [x0]
  404394:	ldr	x0, [x0, #40]
  404398:	cmp	x0, #0x0
  40439c:	b.eq	4043b4 <error@@Base+0x256c>  // b.none
  4043a0:	ldr	x0, [sp, #40]
  4043a4:	ldr	x0, [x0]
  4043a8:	ldr	x0, [x0, #40]
  4043ac:	ldr	w1, [sp, #104]
  4043b0:	str	w1, [x0, #20]
  4043b4:	ldr	x0, [sp, #40]
  4043b8:	ldr	x1, [sp, #80]
  4043bc:	str	x1, [x0]
  4043c0:	mov	w0, #0x1                   	// #1
  4043c4:	str	w0, [sp, #108]
  4043c8:	ldr	x0, [sp, #40]
  4043cc:	ldr	x0, [x0]
  4043d0:	cmp	x0, #0x0
  4043d4:	b.eq	40444c <error@@Base+0x2604>  // b.none
  4043d8:	ldrsw	x1, [sp, #104]
  4043dc:	mov	x0, x1
  4043e0:	lsl	x0, x0, #2
  4043e4:	add	x0, x0, x1
  4043e8:	lsl	x0, x0, #3
  4043ec:	mov	x1, x0
  4043f0:	ldr	x0, [sp, #56]
  4043f4:	add	x0, x0, x1
  4043f8:	ldr	x0, [x0]
  4043fc:	mov	x2, #0x7                   	// #7
  404400:	mov	x1, x0
  404404:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  404408:	add	x0, x0, #0xc70
  40440c:	bl	4018a0 <strncmp@plt>
  404410:	cmp	w0, #0x0
  404414:	b.ne	40444c <error@@Base+0x2604>  // b.any
  404418:	ldrsw	x0, [sp, #104]
  40441c:	add	x1, x0, #0x1
  404420:	mov	x0, x1
  404424:	lsl	x0, x0, #2
  404428:	add	x0, x0, x1
  40442c:	lsl	x0, x0, #3
  404430:	mov	x1, x0
  404434:	ldr	x0, [sp, #56]
  404438:	add	x1, x0, x1
  40443c:	ldr	x0, [sp, #40]
  404440:	ldr	x0, [x0]
  404444:	ldr	x1, [x1]
  404448:	str	x1, [x0, #24]
  40444c:	ldr	x0, [sp, #40]
  404450:	ldr	x0, [x0]
  404454:	cmp	x0, #0x0
  404458:	b.eq	40461c <error@@Base+0x27d4>  // b.none
  40445c:	ldr	x0, [sp, #40]
  404460:	ldr	x0, [x0]
  404464:	ldr	x0, [x0, #24]
  404468:	cmp	x0, #0x0
  40446c:	b.eq	40461c <error@@Base+0x27d4>  // b.none
  404470:	ldrsw	x1, [sp, #104]
  404474:	mov	x0, x1
  404478:	lsl	x0, x0, #2
  40447c:	add	x0, x0, x1
  404480:	lsl	x0, x0, #3
  404484:	mov	x1, x0
  404488:	ldr	x0, [sp, #56]
  40448c:	add	x0, x0, x1
  404490:	ldr	x0, [x0]
  404494:	ldrb	w0, [x0]
  404498:	cmp	w0, #0xa
  40449c:	b.eq	40461c <error@@Base+0x27d4>  // b.none
  4044a0:	ldrsw	x1, [sp, #104]
  4044a4:	mov	x0, x1
  4044a8:	lsl	x0, x0, #2
  4044ac:	add	x0, x0, x1
  4044b0:	lsl	x0, x0, #3
  4044b4:	mov	x1, x0
  4044b8:	ldr	x0, [sp, #56]
  4044bc:	add	x0, x0, x1
  4044c0:	ldr	x0, [x0]
  4044c4:	ldrb	w0, [x0]
  4044c8:	cmp	w0, #0x2a
  4044cc:	b.eq	40461c <error@@Base+0x27d4>  // b.none
  4044d0:	ldrsw	x1, [sp, #104]
  4044d4:	mov	x0, x1
  4044d8:	lsl	x0, x0, #2
  4044dc:	add	x0, x0, x1
  4044e0:	lsl	x0, x0, #3
  4044e4:	mov	x1, x0
  4044e8:	ldr	x0, [sp, #56]
  4044ec:	add	x0, x0, x1
  4044f0:	ldr	x0, [x0]
  4044f4:	ldrb	w0, [x0]
  4044f8:	cmp	w0, #0x20
  4044fc:	b.eq	40461c <error@@Base+0x27d4>  // b.none
  404500:	ldrsw	x1, [sp, #104]
  404504:	mov	x0, x1
  404508:	lsl	x0, x0, #2
  40450c:	add	x0, x0, x1
  404510:	lsl	x0, x0, #3
  404514:	mov	x1, x0
  404518:	ldr	x0, [sp, #56]
  40451c:	add	x0, x0, x1
  404520:	ldr	x0, [x0]
  404524:	ldrb	w0, [x0]
  404528:	cmp	w0, #0x9
  40452c:	b.eq	40461c <error@@Base+0x27d4>  // b.none
  404530:	mov	x0, #0x18                  	// #24
  404534:	bl	408bf8 <error@@Base+0x6db0>
  404538:	str	x0, [sp, #72]
  40453c:	ldr	w0, [sp, #104]
  404540:	add	w1, w0, #0x1
  404544:	ldr	x0, [sp, #72]
  404548:	str	w1, [x0, #16]
  40454c:	ldr	x0, [sp, #72]
  404550:	str	xzr, [x0]
  404554:	ldr	x0, [sp, #72]
  404558:	str	wzr, [x0, #20]
  40455c:	ldrsw	x1, [sp, #104]
  404560:	mov	x0, x1
  404564:	lsl	x0, x0, #2
  404568:	add	x0, x0, x1
  40456c:	lsl	x0, x0, #3
  404570:	mov	x1, x0
  404574:	ldr	x0, [sp, #56]
  404578:	add	x0, x0, x1
  40457c:	ldr	x2, [x0]
  404580:	ldrsw	x1, [sp, #104]
  404584:	mov	x0, x1
  404588:	lsl	x0, x0, #2
  40458c:	add	x0, x0, x1
  404590:	lsl	x0, x0, #3
  404594:	mov	x1, x0
  404598:	ldr	x0, [sp, #56]
  40459c:	add	x0, x0, x1
  4045a0:	ldr	w0, [x0, #8]
  4045a4:	mov	w1, w0
  4045a8:	mov	x0, x2
  4045ac:	bl	402104 <error@@Base+0x2bc>
  4045b0:	mov	x1, x0
  4045b4:	ldr	x0, [sp, #72]
  4045b8:	str	x1, [x0, #8]
  4045bc:	ldr	x0, [sp, #40]
  4045c0:	ldr	x0, [x0]
  4045c4:	ldr	x0, [x0, #32]
  4045c8:	cmp	x0, #0x0
  4045cc:	b.eq	4045fc <error@@Base+0x27b4>  // b.none
  4045d0:	ldr	x0, [sp, #40]
  4045d4:	ldr	x0, [x0]
  4045d8:	ldr	x0, [x0, #40]
  4045dc:	ldr	x1, [sp, #72]
  4045e0:	str	x1, [x0]
  4045e4:	ldr	x0, [sp, #40]
  4045e8:	ldr	x0, [x0]
  4045ec:	ldr	x0, [x0, #40]
  4045f0:	ldr	w1, [sp, #104]
  4045f4:	str	w1, [x0, #20]
  4045f8:	b	40460c <error@@Base+0x27c4>
  4045fc:	ldr	x0, [sp, #40]
  404600:	ldr	x0, [x0]
  404604:	ldr	x1, [sp, #72]
  404608:	str	x1, [x0, #32]
  40460c:	ldr	x0, [sp, #40]
  404610:	ldr	x0, [x0]
  404614:	ldr	x1, [sp, #72]
  404618:	str	x1, [x0, #40]
  40461c:	ldr	w0, [sp, #104]
  404620:	add	w0, w0, #0x1
  404624:	str	w0, [sp, #104]
  404628:	ldr	w1, [sp, #104]
  40462c:	ldr	w0, [sp, #52]
  404630:	cmp	w1, w0
  404634:	b.lt	404128 <error@@Base+0x22e0>  // b.tstop
  404638:	ldr	x0, [sp, #40]
  40463c:	ldr	x0, [x0]
  404640:	cmp	x0, #0x0
  404644:	b.eq	404680 <error@@Base+0x2838>  // b.none
  404648:	ldr	x0, [sp, #40]
  40464c:	ldr	x0, [x0]
  404650:	ldr	w1, [sp, #52]
  404654:	str	w1, [x0, #20]
  404658:	ldr	x0, [sp, #40]
  40465c:	ldr	x0, [x0]
  404660:	ldr	x0, [x0, #40]
  404664:	cmp	x0, #0x0
  404668:	b.eq	404680 <error@@Base+0x2838>  // b.none
  40466c:	ldr	x0, [sp, #40]
  404670:	ldr	x0, [x0]
  404674:	ldr	x0, [x0, #40]
  404678:	ldr	w1, [sp, #52]
  40467c:	str	w1, [x0, #20]
  404680:	nop
  404684:	ldr	x19, [sp, #16]
  404688:	ldp	x29, x30, [sp], #112
  40468c:	ret
  404690:	stp	x29, x30, [sp, #-80]!
  404694:	mov	x29, sp
  404698:	str	x0, [sp, #40]
  40469c:	str	w1, [sp, #36]
  4046a0:	str	x2, [sp, #24]
  4046a4:	str	wzr, [sp, #76]
  4046a8:	str	wzr, [sp, #72]
  4046ac:	b	404918 <error@@Base+0x2ad0>
  4046b0:	ldrsw	x1, [sp, #72]
  4046b4:	mov	x0, x1
  4046b8:	lsl	x0, x0, #2
  4046bc:	add	x0, x0, x1
  4046c0:	lsl	x0, x0, #3
  4046c4:	mov	x1, x0
  4046c8:	ldr	x0, [sp, #40]
  4046cc:	add	x0, x0, x1
  4046d0:	ldr	x0, [x0]
  4046d4:	ldrb	w0, [x0]
  4046d8:	cmp	w0, #0x2a
  4046dc:	b.ne	404858 <error@@Base+0x2a10>  // b.any
  4046e0:	ldrsw	x1, [sp, #72]
  4046e4:	mov	x0, x1
  4046e8:	lsl	x0, x0, #2
  4046ec:	add	x0, x0, x1
  4046f0:	lsl	x0, x0, #3
  4046f4:	mov	x1, x0
  4046f8:	ldr	x0, [sp, #40]
  4046fc:	add	x0, x0, x1
  404700:	ldr	x0, [x0]
  404704:	str	x0, [sp, #64]
  404708:	ldr	x0, [sp, #64]
  40470c:	add	x0, x0, #0x1
  404710:	str	x0, [sp, #64]
  404714:	b	404724 <error@@Base+0x28dc>
  404718:	ldr	x0, [sp, #64]
  40471c:	add	x0, x0, #0x1
  404720:	str	x0, [sp, #64]
  404724:	ldr	x0, [sp, #64]
  404728:	ldrb	w0, [x0]
  40472c:	cmp	w0, #0x20
  404730:	b.eq	404718 <error@@Base+0x28d0>  // b.none
  404734:	ldr	x0, [sp, #64]
  404738:	str	x0, [sp, #56]
  40473c:	b	40474c <error@@Base+0x2904>
  404740:	ldr	x0, [sp, #64]
  404744:	add	x0, x0, #0x1
  404748:	str	x0, [sp, #64]
  40474c:	ldr	x0, [sp, #64]
  404750:	ldrb	w0, [x0]
  404754:	cmp	w0, #0x0
  404758:	b.eq	40476c <error@@Base+0x2924>  // b.none
  40475c:	ldr	x0, [sp, #64]
  404760:	ldrb	w0, [x0]
  404764:	cmp	w0, #0x3a
  404768:	b.ne	404740 <error@@Base+0x28f8>  // b.any
  40476c:	ldr	x0, [sp, #64]
  404770:	add	x0, x0, #0x1
  404774:	str	x0, [sp, #64]
  404778:	ldr	x0, [sp, #64]
  40477c:	ldrb	w0, [x0]
  404780:	cmp	w0, #0x3a
  404784:	b.ne	4047e0 <error@@Base+0x2998>  // b.any
  404788:	ldr	x2, [sp, #24]
  40478c:	mov	w1, #0x3a                  	// #58
  404790:	ldr	x0, [sp, #56]
  404794:	bl	402888 <error@@Base+0xa40>
  404798:	cmp	w0, #0x0
  40479c:	b.eq	40490c <error@@Base+0x2ac4>  // b.none
  4047a0:	ldrsw	x1, [sp, #72]
  4047a4:	mov	x0, x1
  4047a8:	lsl	x0, x0, #2
  4047ac:	add	x0, x0, x1
  4047b0:	lsl	x0, x0, #3
  4047b4:	mov	x1, x0
  4047b8:	ldr	x0, [sp, #40]
  4047bc:	add	x0, x0, x1
  4047c0:	mov	w1, #0x1                   	// #1
  4047c4:	str	w1, [x0, #36]
  4047c8:	mov	w0, #0x1                   	// #1
  4047cc:	str	w0, [sp, #76]
  4047d0:	b	40490c <error@@Base+0x2ac4>
  4047d4:	ldr	x0, [sp, #64]
  4047d8:	add	x0, x0, #0x1
  4047dc:	str	x0, [sp, #64]
  4047e0:	ldr	x0, [sp, #64]
  4047e4:	ldrb	w0, [x0]
  4047e8:	cmp	w0, #0x20
  4047ec:	b.eq	4047d4 <error@@Base+0x298c>  // b.none
  4047f0:	ldr	x0, [sp, #64]
  4047f4:	ldrb	w0, [x0]
  4047f8:	cmp	w0, #0x28
  4047fc:	b.ne	40490c <error@@Base+0x2ac4>  // b.any
  404800:	ldr	x0, [sp, #64]
  404804:	add	x0, x0, #0x1
  404808:	str	x0, [sp, #64]
  40480c:	ldr	x2, [sp, #24]
  404810:	mov	w1, #0x29                  	// #41
  404814:	ldr	x0, [sp, #64]
  404818:	bl	402888 <error@@Base+0xa40>
  40481c:	cmp	w0, #0x0
  404820:	b.eq	40490c <error@@Base+0x2ac4>  // b.none
  404824:	ldrsw	x1, [sp, #72]
  404828:	mov	x0, x1
  40482c:	lsl	x0, x0, #2
  404830:	add	x0, x0, x1
  404834:	lsl	x0, x0, #3
  404838:	mov	x1, x0
  40483c:	ldr	x0, [sp, #40]
  404840:	add	x0, x0, x1
  404844:	mov	w1, #0x1                   	// #1
  404848:	str	w1, [x0, #36]
  40484c:	mov	w0, #0x1                   	// #1
  404850:	str	w0, [sp, #76]
  404854:	b	40490c <error@@Base+0x2ac4>
  404858:	ldr	w0, [sp, #72]
  40485c:	cmp	w0, #0x0
  404860:	b.le	40490c <error@@Base+0x2ac4>
  404864:	ldrsw	x1, [sp, #72]
  404868:	mov	x0, x1
  40486c:	lsl	x0, x0, #2
  404870:	add	x0, x0, x1
  404874:	lsl	x0, x0, #3
  404878:	mov	x1, x0
  40487c:	ldr	x0, [sp, #40]
  404880:	add	x0, x0, x1
  404884:	ldr	x0, [x0]
  404888:	ldrb	w0, [x0]
  40488c:	cmp	w0, #0x20
  404890:	b.eq	4048c4 <error@@Base+0x2a7c>  // b.none
  404894:	ldrsw	x1, [sp, #72]
  404898:	mov	x0, x1
  40489c:	lsl	x0, x0, #2
  4048a0:	add	x0, x0, x1
  4048a4:	lsl	x0, x0, #3
  4048a8:	mov	x1, x0
  4048ac:	ldr	x0, [sp, #40]
  4048b0:	add	x0, x0, x1
  4048b4:	ldr	x0, [x0]
  4048b8:	ldrb	w0, [x0]
  4048bc:	cmp	w0, #0x9
  4048c0:	b.ne	40490c <error@@Base+0x2ac4>  // b.any
  4048c4:	ldrsw	x1, [sp, #72]
  4048c8:	mov	x0, x1
  4048cc:	lsl	x0, x0, #2
  4048d0:	add	x0, x0, x1
  4048d4:	lsl	x0, x0, #3
  4048d8:	sub	x0, x0, #0x28
  4048dc:	ldr	x1, [sp, #40]
  4048e0:	add	x2, x1, x0
  4048e4:	ldrsw	x1, [sp, #72]
  4048e8:	mov	x0, x1
  4048ec:	lsl	x0, x0, #2
  4048f0:	add	x0, x0, x1
  4048f4:	lsl	x0, x0, #3
  4048f8:	mov	x1, x0
  4048fc:	ldr	x0, [sp, #40]
  404900:	add	x0, x0, x1
  404904:	ldr	w1, [x2, #36]
  404908:	str	w1, [x0, #36]
  40490c:	ldr	w0, [sp, #72]
  404910:	add	w0, w0, #0x1
  404914:	str	w0, [sp, #72]
  404918:	ldr	w1, [sp, #72]
  40491c:	ldr	w0, [sp, #36]
  404920:	cmp	w1, w0
  404924:	b.lt	4046b0 <error@@Base+0x2868>  // b.tstop
  404928:	ldr	w0, [sp, #76]
  40492c:	ldp	x29, x30, [sp], #80
  404930:	ret
  404934:	sub	sp, sp, #0x10
  404938:	str	x0, [sp, #8]
  40493c:	strb	w1, [sp, #7]
  404940:	ldrb	w0, [sp, #7]
  404944:	cmp	w0, #0x8
  404948:	b.ne	404968 <error@@Base+0x2b20>  // b.any
  40494c:	ldr	x0, [sp, #8]
  404950:	cmp	x0, #0x0
  404954:	b.eq	4049a8 <error@@Base+0x2b60>  // b.none
  404958:	ldr	x0, [sp, #8]
  40495c:	sub	x0, x0, #0x1
  404960:	str	x0, [sp, #8]
  404964:	b	4049a8 <error@@Base+0x2b60>
  404968:	ldrb	w0, [sp, #7]
  40496c:	cmp	w0, #0xd
  404970:	b.ne	40497c <error@@Base+0x2b34>  // b.any
  404974:	str	xzr, [sp, #8]
  404978:	b	4049a8 <error@@Base+0x2b60>
  40497c:	ldrb	w0, [sp, #7]
  404980:	cmp	w0, #0x9
  404984:	b.ne	40499c <error@@Base+0x2b54>  // b.any
  404988:	ldr	x0, [sp, #8]
  40498c:	and	x0, x0, #0xfffffffffffffff8
  404990:	add	x0, x0, #0x8
  404994:	str	x0, [sp, #8]
  404998:	b	4049a8 <error@@Base+0x2b60>
  40499c:	ldr	x0, [sp, #8]
  4049a0:	add	x0, x0, #0x1
  4049a4:	str	x0, [sp, #8]
  4049a8:	ldr	x0, [sp, #8]
  4049ac:	add	sp, sp, #0x10
  4049b0:	ret
  4049b4:	stp	x29, x30, [sp, #-144]!
  4049b8:	mov	x29, sp
  4049bc:	str	x0, [sp, #72]
  4049c0:	str	x1, [sp, #64]
  4049c4:	str	x2, [sp, #56]
  4049c8:	str	x3, [sp, #48]
  4049cc:	str	w4, [sp, #44]
  4049d0:	str	w5, [sp, #40]
  4049d4:	str	x6, [sp, #32]
  4049d8:	str	x7, [sp, #24]
  4049dc:	str	xzr, [sp, #128]
  4049e0:	str	xzr, [sp, #120]
  4049e4:	ldr	x0, [sp, #56]
  4049e8:	cmp	x0, #0x0
  4049ec:	b.eq	4049fc <error@@Base+0x2bb4>  // b.none
  4049f0:	ldr	x0, [sp, #72]
  4049f4:	cmp	x0, #0x0
  4049f8:	b.ne	404a04 <error@@Base+0x2bbc>  // b.any
  4049fc:	mov	w0, #0x1                   	// #1
  404a00:	b	404f74 <error@@Base+0x312c>
  404a04:	ldr	x1, [sp, #48]
  404a08:	ldr	x0, [sp, #32]
  404a0c:	add	x1, x1, x0
  404a10:	ldrsw	x0, [sp, #40]
  404a14:	ldr	x2, [sp, #32]
  404a18:	sub	x0, x2, x0
  404a1c:	udiv	x1, x1, x0
  404a20:	ldr	x0, [sp, #32]
  404a24:	mul	x0, x1, x0
  404a28:	lsl	x1, x0, #1
  404a2c:	ldr	x0, [sp, #32]
  404a30:	add	x0, x1, x0
  404a34:	bl	408bf8 <error@@Base+0x6db0>
  404a38:	str	x0, [sp, #88]
  404a3c:	ldr	x0, [sp, #88]
  404a40:	strb	wzr, [x0]
  404a44:	ldr	x2, [sp, #64]
  404a48:	ldr	x1, [sp, #72]
  404a4c:	ldr	x0, [sp, #88]
  404a50:	bl	401aa0 <strncat@plt>
  404a54:	ldr	x0, [sp, #64]
  404a58:	str	x0, [sp, #128]
  404a5c:	ldr	w0, [sp, #44]
  404a60:	sub	w0, w0, #0x2
  404a64:	sxtw	x0, w0
  404a68:	ldr	x1, [sp, #64]
  404a6c:	cmp	x1, x0
  404a70:	b.ls	404af8 <error@@Base+0x2cb0>  // b.plast
  404a74:	ldr	x0, [sp, #48]
  404a78:	cmp	x0, #0x1
  404a7c:	b.ls	404b68 <error@@Base+0x2d20>  // b.plast
  404a80:	ldr	x0, [sp, #88]
  404a84:	bl	401760 <strlen@plt>
  404a88:	mov	x1, x0
  404a8c:	ldr	x0, [sp, #88]
  404a90:	add	x0, x0, x1
  404a94:	mov	w1, #0xa                   	// #10
  404a98:	strh	w1, [x0]
  404a9c:	str	xzr, [sp, #128]
  404aa0:	str	wzr, [sp, #136]
  404aa4:	b	404ae0 <error@@Base+0x2c98>
  404aa8:	mov	w1, #0x20                  	// #32
  404aac:	ldr	x0, [sp, #128]
  404ab0:	bl	404934 <error@@Base+0x2aec>
  404ab4:	str	x0, [sp, #128]
  404ab8:	ldr	x0, [sp, #88]
  404abc:	bl	401760 <strlen@plt>
  404ac0:	mov	x1, x0
  404ac4:	ldr	x0, [sp, #88]
  404ac8:	add	x0, x0, x1
  404acc:	mov	w1, #0x20                  	// #32
  404ad0:	strh	w1, [x0]
  404ad4:	ldr	w0, [sp, #136]
  404ad8:	add	w0, w0, #0x1
  404adc:	str	w0, [sp, #136]
  404ae0:	ldr	w0, [sp, #44]
  404ae4:	sub	w0, w0, #0x1
  404ae8:	ldr	w1, [sp, #136]
  404aec:	cmp	w1, w0
  404af0:	b.lt	404aa8 <error@@Base+0x2c60>  // b.tstop
  404af4:	b	404b68 <error@@Base+0x2d20>
  404af8:	str	wzr, [sp, #136]
  404afc:	b	404b44 <error@@Base+0x2cfc>
  404b00:	ldr	x0, [sp, #48]
  404b04:	cmp	x0, #0x2
  404b08:	b.ls	404b64 <error@@Base+0x2d1c>  // b.plast
  404b0c:	mov	w1, #0x20                  	// #32
  404b10:	ldr	x0, [sp, #128]
  404b14:	bl	404934 <error@@Base+0x2aec>
  404b18:	str	x0, [sp, #128]
  404b1c:	ldr	x0, [sp, #88]
  404b20:	bl	401760 <strlen@plt>
  404b24:	mov	x1, x0
  404b28:	ldr	x0, [sp, #88]
  404b2c:	add	x0, x0, x1
  404b30:	mov	w1, #0x20                  	// #32
  404b34:	strh	w1, [x0]
  404b38:	ldr	w0, [sp, #136]
  404b3c:	add	w0, w0, #0x1
  404b40:	str	w0, [sp, #136]
  404b44:	ldrsw	x1, [sp, #136]
  404b48:	ldrsw	x2, [sp, #44]
  404b4c:	ldr	x0, [sp, #64]
  404b50:	sub	x0, x2, x0
  404b54:	sub	x0, x0, #0x1
  404b58:	cmp	x1, x0
  404b5c:	b.cc	404b00 <error@@Base+0x2cb8>  // b.lo, b.ul, b.last
  404b60:	b	404b68 <error@@Base+0x2d20>
  404b64:	nop
  404b68:	str	wzr, [sp, #140]
  404b6c:	b	404ee8 <error@@Base+0x30a0>
  404b70:	ldr	x0, [sp, #48]
  404b74:	cmp	x0, #0x2
  404b78:	b.ls	404efc <error@@Base+0x30b4>  // b.plast
  404b7c:	ldrsw	x0, [sp, #140]
  404b80:	ldr	x1, [sp, #56]
  404b84:	add	x0, x1, x0
  404b88:	ldrb	w0, [x0]
  404b8c:	strb	w0, [sp, #87]
  404b90:	ldr	x0, [sp, #120]
  404b94:	add	x1, x0, #0x1
  404b98:	adrp	x0, 435000 <error@@Base+0x331b8>
  404b9c:	add	x0, x0, #0x6f0
  404ba0:	ldr	x0, [x0]
  404ba4:	cmp	x1, x0
  404ba8:	b.cc	404bf8 <error@@Base+0x2db0>  // b.lo, b.ul, b.last
  404bac:	ldr	x0, [sp, #120]
  404bb0:	add	x1, x0, #0x1
  404bb4:	adrp	x0, 435000 <error@@Base+0x331b8>
  404bb8:	add	x0, x0, #0x6f0
  404bbc:	str	x1, [x0]
  404bc0:	adrp	x0, 435000 <error@@Base+0x331b8>
  404bc4:	add	x0, x0, #0x6f8
  404bc8:	ldr	x2, [x0]
  404bcc:	adrp	x0, 435000 <error@@Base+0x331b8>
  404bd0:	add	x0, x0, #0x6f0
  404bd4:	ldr	x0, [x0]
  404bd8:	add	x0, x0, #0x1
  404bdc:	mov	x1, x0
  404be0:	mov	x0, x2
  404be4:	bl	408c38 <error@@Base+0x6df0>
  404be8:	mov	x1, x0
  404bec:	adrp	x0, 435000 <error@@Base+0x331b8>
  404bf0:	add	x0, x0, #0x6f8
  404bf4:	str	x1, [x0]
  404bf8:	ldrb	w0, [sp, #87]
  404bfc:	cmp	w0, #0xa
  404c00:	b.ne	404c54 <error@@Base+0x2e0c>  // b.any
  404c04:	adrp	x0, 435000 <error@@Base+0x331b8>
  404c08:	add	x0, x0, #0x6f8
  404c0c:	ldr	x1, [x0]
  404c10:	ldr	x0, [sp, #120]
  404c14:	add	x2, x0, #0x1
  404c18:	str	x2, [sp, #120]
  404c1c:	add	x0, x1, x0
  404c20:	ldrb	w1, [sp, #87]
  404c24:	strb	w1, [x0]
  404c28:	adrp	x0, 435000 <error@@Base+0x331b8>
  404c2c:	add	x0, x0, #0x6f8
  404c30:	ldr	x0, [x0]
  404c34:	ldr	x2, [sp, #120]
  404c38:	mov	x1, x0
  404c3c:	ldr	x0, [sp, #88]
  404c40:	bl	401aa0 <strncat@plt>
  404c44:	str	xzr, [sp, #120]
  404c48:	ldr	x0, [sp, #120]
  404c4c:	str	x0, [sp, #128]
  404c50:	b	404edc <error@@Base+0x3094>
  404c54:	nop
  404c58:	ldrb	w1, [sp, #87]
  404c5c:	ldr	x0, [sp, #128]
  404c60:	bl	404934 <error@@Base+0x2aec>
  404c64:	str	x0, [sp, #128]
  404c68:	ldr	x1, [sp, #128]
  404c6c:	ldr	x0, [sp, #32]
  404c70:	cmp	x1, x0
  404c74:	b.ls	404eb8 <error@@Base+0x3070>  // b.plast
  404c78:	str	wzr, [sp, #116]
  404c7c:	ldr	x0, [sp, #120]
  404c80:	str	x0, [sp, #104]
  404c84:	b	404ce0 <error@@Base+0x2e98>
  404c88:	ldr	x0, [sp, #104]
  404c8c:	sub	x0, x0, #0x1
  404c90:	str	x0, [sp, #104]
  404c94:	adrp	x0, 435000 <error@@Base+0x331b8>
  404c98:	add	x0, x0, #0x6f8
  404c9c:	ldr	x1, [x0]
  404ca0:	ldr	x0, [sp, #104]
  404ca4:	add	x0, x1, x0
  404ca8:	ldrb	w0, [x0]
  404cac:	cmp	w0, #0x20
  404cb0:	b.eq	404cd4 <error@@Base+0x2e8c>  // b.none
  404cb4:	adrp	x0, 435000 <error@@Base+0x331b8>
  404cb8:	add	x0, x0, #0x6f8
  404cbc:	ldr	x1, [x0]
  404cc0:	ldr	x0, [sp, #104]
  404cc4:	add	x0, x1, x0
  404cc8:	ldrb	w0, [x0]
  404ccc:	cmp	w0, #0x9
  404cd0:	b.ne	404ce0 <error@@Base+0x2e98>  // b.any
  404cd4:	mov	w0, #0x1                   	// #1
  404cd8:	str	w0, [sp, #116]
  404cdc:	b	404cec <error@@Base+0x2ea4>
  404ce0:	ldr	x0, [sp, #104]
  404ce4:	cmp	x0, #0x0
  404ce8:	b.ne	404c88 <error@@Base+0x2e40>  // b.any
  404cec:	ldr	w0, [sp, #116]
  404cf0:	cmp	w0, #0x0
  404cf4:	b.eq	404e34 <error@@Base+0x2fec>  // b.none
  404cf8:	ldr	x0, [sp, #104]
  404cfc:	add	x0, x0, #0x1
  404d00:	str	x0, [sp, #104]
  404d04:	adrp	x0, 435000 <error@@Base+0x331b8>
  404d08:	add	x0, x0, #0x6f8
  404d0c:	ldr	x0, [x0]
  404d10:	ldr	x2, [sp, #104]
  404d14:	mov	x1, x0
  404d18:	ldr	x0, [sp, #88]
  404d1c:	bl	401aa0 <strncat@plt>
  404d20:	ldr	x0, [sp, #88]
  404d24:	bl	401760 <strlen@plt>
  404d28:	mov	x1, x0
  404d2c:	ldr	x0, [sp, #88]
  404d30:	add	x0, x0, x1
  404d34:	mov	w1, #0xa                   	// #10
  404d38:	strh	w1, [x0]
  404d3c:	str	wzr, [sp, #136]
  404d40:	b	404d7c <error@@Base+0x2f34>
  404d44:	mov	w1, #0x20                  	// #32
  404d48:	ldr	x0, [sp, #128]
  404d4c:	bl	404934 <error@@Base+0x2aec>
  404d50:	str	x0, [sp, #128]
  404d54:	ldr	x0, [sp, #88]
  404d58:	bl	401760 <strlen@plt>
  404d5c:	mov	x1, x0
  404d60:	ldr	x0, [sp, #88]
  404d64:	add	x0, x0, x1
  404d68:	mov	w1, #0x20                  	// #32
  404d6c:	strh	w1, [x0]
  404d70:	ldr	w0, [sp, #136]
  404d74:	add	w0, w0, #0x1
  404d78:	str	w0, [sp, #136]
  404d7c:	ldr	w0, [sp, #40]
  404d80:	sub	w0, w0, #0x1
  404d84:	ldr	w1, [sp, #136]
  404d88:	cmp	w1, w0
  404d8c:	b.lt	404d44 <error@@Base+0x2efc>  // b.tstop
  404d90:	adrp	x0, 435000 <error@@Base+0x331b8>
  404d94:	add	x0, x0, #0x6f8
  404d98:	ldr	x3, [x0]
  404d9c:	adrp	x0, 435000 <error@@Base+0x331b8>
  404da0:	add	x0, x0, #0x6f8
  404da4:	ldr	x1, [x0]
  404da8:	ldr	x0, [sp, #104]
  404dac:	add	x4, x1, x0
  404db0:	ldr	x1, [sp, #120]
  404db4:	ldr	x0, [sp, #104]
  404db8:	sub	x0, x1, x0
  404dbc:	mov	x2, x0
  404dc0:	mov	x1, x4
  404dc4:	mov	x0, x3
  404dc8:	bl	401740 <memmove@plt>
  404dcc:	ldr	x1, [sp, #120]
  404dd0:	ldr	x0, [sp, #104]
  404dd4:	sub	x0, x1, x0
  404dd8:	str	x0, [sp, #120]
  404ddc:	str	xzr, [sp, #96]
  404de0:	ldr	x0, [sp, #96]
  404de4:	str	x0, [sp, #128]
  404de8:	b	404e20 <error@@Base+0x2fd8>
  404dec:	adrp	x0, 435000 <error@@Base+0x331b8>
  404df0:	add	x0, x0, #0x6f8
  404df4:	ldr	x1, [x0]
  404df8:	ldr	x0, [sp, #96]
  404dfc:	add	x0, x1, x0
  404e00:	ldrb	w0, [x0]
  404e04:	mov	w1, w0
  404e08:	ldr	x0, [sp, #128]
  404e0c:	bl	404934 <error@@Base+0x2aec>
  404e10:	str	x0, [sp, #128]
  404e14:	ldr	x0, [sp, #96]
  404e18:	add	x0, x0, #0x1
  404e1c:	str	x0, [sp, #96]
  404e20:	ldr	x1, [sp, #96]
  404e24:	ldr	x0, [sp, #120]
  404e28:	cmp	x1, x0
  404e2c:	b.cc	404dec <error@@Base+0x2fa4>  // b.lo, b.ul, b.last
  404e30:	b	404c58 <error@@Base+0x2e10>
  404e34:	ldr	x0, [sp, #120]
  404e38:	cmp	x0, #0x0
  404e3c:	b.ne	404e68 <error@@Base+0x3020>  // b.any
  404e40:	adrp	x0, 435000 <error@@Base+0x331b8>
  404e44:	add	x0, x0, #0x6f8
  404e48:	ldr	x1, [x0]
  404e4c:	ldr	x0, [sp, #120]
  404e50:	add	x2, x0, #0x1
  404e54:	str	x2, [sp, #120]
  404e58:	add	x0, x1, x0
  404e5c:	ldrb	w1, [sp, #87]
  404e60:	strb	w1, [x0]
  404e64:	b	404edc <error@@Base+0x3094>
  404e68:	adrp	x0, 435000 <error@@Base+0x331b8>
  404e6c:	add	x0, x0, #0x6f8
  404e70:	ldr	x1, [x0]
  404e74:	ldr	x0, [sp, #120]
  404e78:	add	x2, x0, #0x1
  404e7c:	str	x2, [sp, #120]
  404e80:	add	x0, x1, x0
  404e84:	mov	w1, #0xa                   	// #10
  404e88:	strb	w1, [x0]
  404e8c:	adrp	x0, 435000 <error@@Base+0x331b8>
  404e90:	add	x0, x0, #0x6f8
  404e94:	ldr	x0, [x0]
  404e98:	ldr	x2, [sp, #120]
  404e9c:	mov	x1, x0
  404ea0:	ldr	x0, [sp, #88]
  404ea4:	bl	401aa0 <strncat@plt>
  404ea8:	str	xzr, [sp, #120]
  404eac:	ldr	x0, [sp, #120]
  404eb0:	str	x0, [sp, #128]
  404eb4:	b	404c58 <error@@Base+0x2e10>
  404eb8:	adrp	x0, 435000 <error@@Base+0x331b8>
  404ebc:	add	x0, x0, #0x6f8
  404ec0:	ldr	x1, [x0]
  404ec4:	ldr	x0, [sp, #120]
  404ec8:	add	x2, x0, #0x1
  404ecc:	str	x2, [sp, #120]
  404ed0:	add	x0, x1, x0
  404ed4:	ldrb	w1, [sp, #87]
  404ed8:	strb	w1, [x0]
  404edc:	ldr	w0, [sp, #140]
  404ee0:	add	w0, w0, #0x1
  404ee4:	str	w0, [sp, #140]
  404ee8:	ldrsw	x0, [sp, #140]
  404eec:	ldr	x1, [sp, #48]
  404ef0:	cmp	x1, x0
  404ef4:	b.hi	404b70 <error@@Base+0x2d28>  // b.pmore
  404ef8:	b	404f00 <error@@Base+0x30b8>
  404efc:	nop
  404f00:	ldr	x0, [sp, #48]
  404f04:	cmp	x0, #0x2
  404f08:	b.hi	404f28 <error@@Base+0x30e0>  // b.pmore
  404f0c:	ldr	x0, [sp, #88]
  404f10:	bl	401760 <strlen@plt>
  404f14:	mov	x1, x0
  404f18:	ldr	x0, [sp, #88]
  404f1c:	add	x0, x0, x1
  404f20:	mov	w1, #0xa                   	// #10
  404f24:	strh	w1, [x0]
  404f28:	ldr	x0, [sp, #120]
  404f2c:	cmp	x0, #0x0
  404f30:	b.eq	404f50 <error@@Base+0x3108>  // b.none
  404f34:	adrp	x0, 435000 <error@@Base+0x331b8>
  404f38:	add	x0, x0, #0x6f8
  404f3c:	ldr	x0, [x0]
  404f40:	ldr	x2, [sp, #120]
  404f44:	mov	x1, x0
  404f48:	ldr	x0, [sp, #88]
  404f4c:	bl	401aa0 <strncat@plt>
  404f50:	ldr	x0, [sp, #24]
  404f54:	ldr	x1, [sp, #88]
  404f58:	str	x1, [x0]
  404f5c:	ldr	x0, [sp, #88]
  404f60:	bl	401760 <strlen@plt>
  404f64:	mov	x1, x0
  404f68:	ldr	x0, [sp, #144]
  404f6c:	str	x1, [x0]
  404f70:	mov	w0, #0x1                   	// #1
  404f74:	ldp	x29, x30, [sp], #144
  404f78:	ret
  404f7c:	stp	x29, x30, [sp, #-128]!
  404f80:	mov	x29, sp
  404f84:	str	x19, [sp, #16]
  404f88:	str	x0, [sp, #72]
  404f8c:	str	x1, [sp, #64]
  404f90:	str	x2, [sp, #56]
  404f94:	str	x3, [sp, #48]
  404f98:	str	x4, [sp, #40]
  404f9c:	mov	w1, #0x2e                  	// #46
  404fa0:	ldr	x0, [sp, #72]
  404fa4:	bl	401a70 <strchr@plt>
  404fa8:	str	x0, [sp, #120]
  404fac:	b	404fc4 <error@@Base+0x317c>
  404fb0:	ldr	x0, [sp, #120]
  404fb4:	add	x0, x0, #0x1
  404fb8:	mov	w1, #0x2e                  	// #46
  404fbc:	bl	401a70 <strchr@plt>
  404fc0:	str	x0, [sp, #120]
  404fc4:	ldr	x0, [sp, #120]
  404fc8:	cmp	x0, #0x0
  404fcc:	b.eq	40500c <error@@Base+0x31c4>  // b.none
  404fd0:	ldr	x0, [sp, #120]
  404fd4:	add	x0, x0, #0x1
  404fd8:	ldrb	w0, [x0]
  404fdc:	cmp	w0, #0x20
  404fe0:	b.eq	40500c <error@@Base+0x31c4>  // b.none
  404fe4:	ldr	x0, [sp, #120]
  404fe8:	add	x0, x0, #0x1
  404fec:	ldrb	w0, [x0]
  404ff0:	cmp	w0, #0x9
  404ff4:	b.eq	40500c <error@@Base+0x31c4>  // b.none
  404ff8:	ldr	x0, [sp, #120]
  404ffc:	add	x0, x0, #0x1
  405000:	ldrb	w0, [x0]
  405004:	cmp	w0, #0xa
  405008:	b.ne	404fb0 <error@@Base+0x3168>  // b.any
  40500c:	ldr	x0, [sp, #120]
  405010:	cmp	x0, #0x0
  405014:	b.ne	405058 <error@@Base+0x3210>  // b.any
  405018:	ldr	x0, [sp, #72]
  40501c:	bl	401760 <strlen@plt>
  405020:	str	x0, [sp, #88]
  405024:	ldr	x0, [sp, #88]
  405028:	cmp	x0, #0x0
  40502c:	b.eq	4052c0 <error@@Base+0x3478>  // b.none
  405030:	ldr	x0, [sp, #72]
  405034:	bl	401910 <strdup@plt>
  405038:	mov	x1, x0
  40503c:	ldr	x0, [sp, #64]
  405040:	str	x1, [x0]
  405044:	ldr	x0, [sp, #88]
  405048:	add	x1, x0, #0x1
  40504c:	ldr	x0, [sp, #56]
  405050:	str	x1, [x0]
  405054:	b	4052c4 <error@@Base+0x347c>
  405058:	ldr	x1, [sp, #120]
  40505c:	ldr	x0, [sp, #72]
  405060:	sub	x0, x1, x0
  405064:	add	x0, x0, #0x1
  405068:	mov	x1, x0
  40506c:	ldr	x0, [sp, #56]
  405070:	str	x1, [x0]
  405074:	ldr	x0, [sp, #56]
  405078:	ldr	x0, [x0]
  40507c:	add	x0, x0, #0x1
  405080:	bl	408bf8 <error@@Base+0x6db0>
  405084:	mov	x1, x0
  405088:	ldr	x0, [sp, #64]
  40508c:	str	x1, [x0]
  405090:	ldr	x0, [sp, #64]
  405094:	ldr	x0, [x0]
  405098:	strb	wzr, [x0]
  40509c:	ldr	x0, [sp, #64]
  4050a0:	ldr	x3, [x0]
  4050a4:	ldr	x0, [sp, #56]
  4050a8:	ldr	x0, [x0]
  4050ac:	mov	x2, x0
  4050b0:	ldr	x1, [sp, #72]
  4050b4:	mov	x0, x3
  4050b8:	bl	401aa0 <strncat@plt>
  4050bc:	ldr	x0, [sp, #120]
  4050c0:	add	x0, x0, #0x1
  4050c4:	str	x0, [sp, #120]
  4050c8:	ldr	x0, [sp, #72]
  4050cc:	bl	401760 <strlen@plt>
  4050d0:	bl	408bf8 <error@@Base+0x6db0>
  4050d4:	mov	x1, x0
  4050d8:	ldr	x0, [sp, #48]
  4050dc:	str	x1, [x0]
  4050e0:	ldr	x0, [sp, #48]
  4050e4:	ldr	x0, [x0]
  4050e8:	strb	wzr, [x0]
  4050ec:	b	405278 <error@@Base+0x3430>
  4050f0:	ldr	x0, [sp, #120]
  4050f4:	add	x0, x0, #0x1
  4050f8:	str	x0, [sp, #120]
  4050fc:	bl	401a20 <__ctype_b_loc@plt>
  405100:	ldr	x1, [x0]
  405104:	ldr	x0, [sp, #120]
  405108:	ldrb	w0, [x0]
  40510c:	and	x0, x0, #0xff
  405110:	lsl	x0, x0, #1
  405114:	add	x0, x1, x0
  405118:	ldrh	w0, [x0]
  40511c:	and	w0, w0, #0x2000
  405120:	cmp	w0, #0x0
  405124:	b.ne	4050f0 <error@@Base+0x32a8>  // b.any
  405128:	ldr	x0, [sp, #120]
  40512c:	ldrb	w0, [x0]
  405130:	cmp	w0, #0x0
  405134:	b.ne	40513c <error@@Base+0x32f4>  // b.any
  405138:	b	405278 <error@@Base+0x3430>
  40513c:	mov	w1, #0xa                   	// #10
  405140:	ldr	x0, [sp, #120]
  405144:	bl	401a70 <strchr@plt>
  405148:	str	x0, [sp, #112]
  40514c:	ldr	x0, [sp, #112]
  405150:	cmp	x0, #0x0
  405154:	b.eq	405248 <error@@Base+0x3400>  // b.none
  405158:	ldr	x1, [sp, #112]
  40515c:	ldr	x0, [sp, #120]
  405160:	sub	x0, x1, x0
  405164:	str	x0, [sp, #96]
  405168:	ldr	x0, [sp, #48]
  40516c:	ldr	x0, [x0]
  405170:	ldr	x2, [sp, #96]
  405174:	ldr	x1, [sp, #120]
  405178:	bl	401aa0 <strncat@plt>
  40517c:	ldr	x0, [sp, #112]
  405180:	str	x0, [sp, #120]
  405184:	ldr	x0, [sp, #120]
  405188:	add	x0, x0, #0x1
  40518c:	str	x0, [sp, #120]
  405190:	ldr	x0, [sp, #96]
  405194:	cmp	x0, #0x1
  405198:	b.ls	405278 <error@@Base+0x3430>  // b.plast
  40519c:	ldr	x0, [sp, #120]
  4051a0:	ldrb	w0, [x0]
  4051a4:	cmp	w0, #0x0
  4051a8:	b.eq	405278 <error@@Base+0x3430>  // b.none
  4051ac:	ldr	x0, [sp, #112]
  4051b0:	sub	x0, x0, #0x1
  4051b4:	str	x0, [sp, #112]
  4051b8:	ldr	x0, [sp, #112]
  4051bc:	ldrb	w0, [x0]
  4051c0:	cmp	w0, #0x2e
  4051c4:	b.ne	4051fc <error@@Base+0x33b4>  // b.any
  4051c8:	ldr	x0, [sp, #48]
  4051cc:	ldr	x19, [x0]
  4051d0:	mov	x0, x19
  4051d4:	bl	401760 <strlen@plt>
  4051d8:	add	x2, x19, x0
  4051dc:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4051e0:	add	x1, x0, #0xdf8
  4051e4:	mov	x0, x2
  4051e8:	ldrh	w2, [x1]
  4051ec:	strh	w2, [x0]
  4051f0:	ldrb	w1, [x1, #2]
  4051f4:	strb	w1, [x0, #2]
  4051f8:	b	405278 <error@@Base+0x3430>
  4051fc:	bl	401a20 <__ctype_b_loc@plt>
  405200:	ldr	x1, [x0]
  405204:	ldr	x0, [sp, #112]
  405208:	ldrb	w0, [x0]
  40520c:	and	x0, x0, #0xff
  405210:	lsl	x0, x0, #1
  405214:	add	x0, x1, x0
  405218:	ldrh	w0, [x0]
  40521c:	and	w0, w0, #0x2000
  405220:	cmp	w0, #0x0
  405224:	b.ne	405278 <error@@Base+0x3430>  // b.any
  405228:	ldr	x0, [sp, #48]
  40522c:	ldr	x19, [x0]
  405230:	mov	x0, x19
  405234:	bl	401760 <strlen@plt>
  405238:	add	x0, x19, x0
  40523c:	mov	w1, #0x20                  	// #32
  405240:	strh	w1, [x0]
  405244:	b	405278 <error@@Base+0x3430>
  405248:	ldr	x0, [sp, #120]
  40524c:	bl	401760 <strlen@plt>
  405250:	str	x0, [sp, #104]
  405254:	ldr	x0, [sp, #48]
  405258:	ldr	x0, [x0]
  40525c:	ldr	x2, [sp, #104]
  405260:	ldr	x1, [sp, #120]
  405264:	bl	401aa0 <strncat@plt>
  405268:	ldr	x1, [sp, #120]
  40526c:	ldr	x0, [sp, #104]
  405270:	add	x0, x1, x0
  405274:	str	x0, [sp, #120]
  405278:	ldr	x0, [sp, #120]
  40527c:	ldrb	w0, [x0]
  405280:	cmp	w0, #0x0
  405284:	b.ne	4050fc <error@@Base+0x32b4>  // b.any
  405288:	ldr	x0, [sp, #48]
  40528c:	ldr	x19, [x0]
  405290:	mov	x0, x19
  405294:	bl	401760 <strlen@plt>
  405298:	add	x0, x19, x0
  40529c:	mov	w1, #0xa                   	// #10
  4052a0:	strh	w1, [x0]
  4052a4:	ldr	x0, [sp, #48]
  4052a8:	ldr	x0, [x0]
  4052ac:	bl	401760 <strlen@plt>
  4052b0:	mov	x1, x0
  4052b4:	ldr	x0, [sp, #40]
  4052b8:	str	x1, [x0]
  4052bc:	b	4052c4 <error@@Base+0x347c>
  4052c0:	nop
  4052c4:	ldr	x19, [sp, #16]
  4052c8:	ldp	x29, x30, [sp], #128
  4052cc:	ret
  4052d0:	sub	sp, sp, #0x80
  4052d4:	stp	x29, x30, [sp, #16]
  4052d8:	add	x29, sp, #0x10
  4052dc:	str	x0, [sp, #56]
  4052e0:	str	w1, [sp, #52]
  4052e4:	str	w2, [sp, #48]
  4052e8:	str	w3, [sp, #44]
  4052ec:	ldr	x0, [sp, #56]
  4052f0:	str	x0, [sp, #120]
  4052f4:	b	4054ac <error@@Base+0x3664>
  4052f8:	mov	w0, #0xffffffff            	// #-1
  4052fc:	str	w0, [sp, #116]
  405300:	mov	w0, #0xffffffff            	// #-1
  405304:	str	w0, [sp, #112]
  405308:	mov	w0, #0xffffffff            	// #-1
  40530c:	str	w0, [sp, #100]
  405310:	str	xzr, [sp, #88]
  405314:	str	xzr, [sp, #80]
  405318:	str	xzr, [sp, #72]
  40531c:	str	xzr, [sp, #64]
  405320:	ldr	x0, [sp, #120]
  405324:	ldr	x0, [x0, #8]
  405328:	add	x4, sp, #0x40
  40532c:	add	x3, sp, #0x50
  405330:	add	x2, sp, #0x48
  405334:	add	x1, sp, #0x58
  405338:	bl	404f7c <error@@Base+0x3134>
  40533c:	ldr	x0, [sp, #120]
  405340:	ldr	x0, [x0, #8]
  405344:	bl	401a40 <free@plt>
  405348:	ldr	w0, [sp, #52]
  40534c:	cmn	w0, #0x1
  405350:	b.eq	405360 <error@@Base+0x3518>  // b.none
  405354:	ldr	w0, [sp, #48]
  405358:	cmn	w0, #0x1
  40535c:	b.ne	40542c <error@@Base+0x35e4>  // b.any
  405360:	ldr	w0, [sp, #52]
  405364:	str	w0, [sp, #116]
  405368:	ldr	w0, [sp, #48]
  40536c:	str	w0, [sp, #112]
  405370:	ldr	x0, [sp, #120]
  405374:	ldr	x0, [x0, #24]
  405378:	str	x0, [sp, #104]
  40537c:	b	4053d8 <error@@Base+0x3590>
  405380:	ldr	x0, [sp, #104]
  405384:	ldr	x2, [x0, #8]
  405388:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  40538c:	add	x1, x0, #0xe00
  405390:	mov	x0, x2
  405394:	bl	401a10 <strcmp@plt>
  405398:	cmp	w0, #0x0
  40539c:	b.ne	4053cc <error@@Base+0x3584>  // b.any
  4053a0:	ldr	w0, [sp, #116]
  4053a4:	cmn	w0, #0x1
  4053a8:	b.ne	4053b4 <error@@Base+0x356c>  // b.any
  4053ac:	mov	w0, #0x31                  	// #49
  4053b0:	str	w0, [sp, #116]
  4053b4:	ldr	w0, [sp, #112]
  4053b8:	cmn	w0, #0x1
  4053bc:	b.ne	4053fc <error@@Base+0x35b4>  // b.any
  4053c0:	mov	w0, #0x33                  	// #51
  4053c4:	str	w0, [sp, #112]
  4053c8:	b	4053fc <error@@Base+0x35b4>
  4053cc:	ldr	x0, [sp, #104]
  4053d0:	ldr	x0, [x0]
  4053d4:	str	x0, [sp, #104]
  4053d8:	ldr	x0, [sp, #104]
  4053dc:	cmp	x0, #0x0
  4053e0:	b.eq	405400 <error@@Base+0x35b8>  // b.none
  4053e4:	ldr	x0, [sp, #120]
  4053e8:	ldr	x0, [x0, #32]
  4053ec:	ldr	x1, [sp, #104]
  4053f0:	cmp	x1, x0
  4053f4:	b.ne	405380 <error@@Base+0x3538>  // b.any
  4053f8:	b	405400 <error@@Base+0x35b8>
  4053fc:	nop
  405400:	ldr	w0, [sp, #116]
  405404:	cmn	w0, #0x1
  405408:	b.ne	405414 <error@@Base+0x35cc>  // b.any
  40540c:	mov	w0, #0x21                  	// #33
  405410:	str	w0, [sp, #116]
  405414:	ldr	w0, [sp, #112]
  405418:	cmn	w0, #0x1
  40541c:	b.ne	405440 <error@@Base+0x35f8>  // b.any
  405420:	mov	w0, #0x23                  	// #35
  405424:	str	w0, [sp, #112]
  405428:	b	405440 <error@@Base+0x35f8>
  40542c:	ldr	w0, [sp, #52]
  405430:	str	w0, [sp, #116]
  405434:	ldr	w0, [sp, #48]
  405438:	str	w0, [sp, #112]
  40543c:	b	405444 <error@@Base+0x35fc>
  405440:	nop
  405444:	ldr	w0, [sp, #44]
  405448:	cmn	w0, #0x1
  40544c:	b.eq	405458 <error@@Base+0x3610>  // b.none
  405450:	ldr	w0, [sp, #44]
  405454:	b	40545c <error@@Base+0x3614>
  405458:	mov	w0, #0x4f                  	// #79
  40545c:	str	w0, [sp, #100]
  405460:	ldr	x8, [sp, #88]
  405464:	ldr	x1, [sp, #72]
  405468:	ldr	x2, [sp, #80]
  40546c:	ldr	x3, [sp, #64]
  405470:	ldrsw	x4, [sp, #100]
  405474:	ldr	x0, [sp, #120]
  405478:	add	x5, x0, #0x8
  40547c:	ldr	x0, [sp, #120]
  405480:	add	x0, x0, #0x10
  405484:	str	x0, [sp]
  405488:	mov	x7, x5
  40548c:	mov	x6, x4
  405490:	ldr	w5, [sp, #112]
  405494:	ldr	w4, [sp, #116]
  405498:	mov	x0, x8
  40549c:	bl	4049b4 <error@@Base+0x2b6c>
  4054a0:	ldr	x0, [sp, #120]
  4054a4:	ldr	x0, [x0]
  4054a8:	str	x0, [sp, #120]
  4054ac:	ldr	x0, [sp, #120]
  4054b0:	cmp	x0, #0x0
  4054b4:	b.ne	4052f8 <error@@Base+0x34b0>  // b.any
  4054b8:	nop
  4054bc:	nop
  4054c0:	ldp	x29, x30, [sp, #16]
  4054c4:	add	sp, sp, #0x80
  4054c8:	ret
  4054cc:	stp	x29, x30, [sp, #-80]!
  4054d0:	mov	x29, sp
  4054d4:	str	x0, [sp, #24]
  4054d8:	str	x1, [sp, #16]
  4054dc:	ldr	x0, [sp, #24]
  4054e0:	str	x0, [sp, #72]
  4054e4:	b	4055f0 <error@@Base+0x37a8>
  4054e8:	ldr	x0, [sp, #72]
  4054ec:	ldr	w0, [x0, #48]
  4054f0:	cmp	w0, #0x0
  4054f4:	b.eq	4055e4 <error@@Base+0x379c>  // b.none
  4054f8:	ldr	x0, [sp, #16]
  4054fc:	bl	401760 <strlen@plt>
  405500:	str	x0, [sp, #64]
  405504:	ldr	x0, [sp, #72]
  405508:	ldr	x2, [x0, #8]
  40550c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405510:	add	x1, x0, #0xe18
  405514:	mov	x0, x2
  405518:	bl	401ad0 <strstr@plt>
  40551c:	str	x0, [sp, #56]
  405520:	ldr	x0, [sp, #56]
  405524:	cmp	x0, #0x0
  405528:	b.eq	405600 <error@@Base+0x37b8>  // b.none
  40552c:	ldr	x0, [sp, #56]
  405530:	strb	wzr, [x0]
  405534:	ldr	x0, [sp, #56]
  405538:	add	x0, x0, #0x6
  40553c:	str	x0, [sp, #56]
  405540:	ldr	x0, [sp, #56]
  405544:	str	x0, [sp, #48]
  405548:	ldr	x0, [sp, #64]
  40554c:	add	x0, x0, #0x7
  405550:	bl	408bf8 <error@@Base+0x6db0>
  405554:	str	x0, [sp, #40]
  405558:	ldr	x0, [sp, #64]
  40555c:	add	x1, x0, #0x7
  405560:	ldr	x3, [sp, #16]
  405564:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405568:	add	x2, x0, #0xe20
  40556c:	ldr	x0, [sp, #40]
  405570:	bl	401800 <snprintf@plt>
  405574:	ldr	x0, [sp, #72]
  405578:	ldr	x0, [x0, #8]
  40557c:	ldr	x2, [sp, #48]
  405580:	ldr	x1, [sp, #40]
  405584:	bl	402040 <error@@Base+0x1f8>
  405588:	str	x0, [sp, #32]
  40558c:	ldr	x0, [sp, #40]
  405590:	bl	401a40 <free@plt>
  405594:	ldr	x0, [sp, #72]
  405598:	ldr	x0, [x0, #8]
  40559c:	cmp	x0, #0x0
  4055a0:	b.eq	4055b0 <error@@Base+0x3768>  // b.none
  4055a4:	ldr	x0, [sp, #72]
  4055a8:	ldr	x0, [x0, #8]
  4055ac:	bl	401a40 <free@plt>
  4055b0:	ldr	x0, [sp, #72]
  4055b4:	ldr	x1, [sp, #32]
  4055b8:	str	x1, [x0, #8]
  4055bc:	ldr	x0, [sp, #72]
  4055c0:	ldr	x0, [x0, #8]
  4055c4:	bl	401760 <strlen@plt>
  4055c8:	mov	x1, x0
  4055cc:	ldr	x0, [sp, #72]
  4055d0:	str	x1, [x0, #16]
  4055d4:	ldr	x0, [sp, #72]
  4055d8:	str	wzr, [x0, #40]
  4055dc:	ldr	x0, [sp, #72]
  4055e0:	str	wzr, [x0, #48]
  4055e4:	ldr	x0, [sp, #72]
  4055e8:	ldr	x0, [x0]
  4055ec:	str	x0, [sp, #72]
  4055f0:	ldr	x0, [sp, #72]
  4055f4:	cmp	x0, #0x0
  4055f8:	b.ne	4054e8 <error@@Base+0x36a0>  // b.any
  4055fc:	b	405604 <error@@Base+0x37bc>
  405600:	nop
  405604:	ldp	x29, x30, [sp], #80
  405608:	ret
  40560c:	stp	x29, x30, [sp, #-80]!
  405610:	mov	x29, sp
  405614:	str	x0, [sp, #24]
  405618:	str	x1, [sp, #16]
  40561c:	ldr	x0, [sp, #24]
  405620:	str	x0, [sp, #72]
  405624:	b	4057dc <error@@Base+0x3994>
  405628:	ldr	x0, [sp, #72]
  40562c:	ldr	w0, [x0, #40]
  405630:	cmp	w0, #0x0
  405634:	b.eq	4057d0 <error@@Base+0x3988>  // b.none
  405638:	mov	w0, #0x1                   	// #1
  40563c:	str	w0, [sp, #60]
  405640:	ldr	x0, [sp, #72]
  405644:	ldr	x0, [x0, #8]
  405648:	cmp	x0, #0x0
  40564c:	b.eq	405678 <error@@Base+0x3830>  // b.none
  405650:	ldr	x0, [sp, #72]
  405654:	ldr	x1, [x0, #8]
  405658:	ldr	x0, [sp, #72]
  40565c:	ldr	x0, [x0, #16]
  405660:	sub	x0, x0, #0x1
  405664:	add	x0, x1, x0
  405668:	ldrb	w0, [x0]
  40566c:	cmp	w0, #0xa
  405670:	b.ne	405678 <error@@Base+0x3830>  // b.any
  405674:	str	wzr, [sp, #60]
  405678:	ldr	x0, [sp, #16]
  40567c:	ldrb	w0, [x0]
  405680:	cmp	w0, #0x2a
  405684:	b.ne	4056e4 <error@@Base+0x389c>  // b.any
  405688:	ldr	x0, [sp, #72]
  40568c:	ldr	x0, [x0, #8]
  405690:	cmp	x0, #0x0
  405694:	b.eq	4056a4 <error@@Base+0x385c>  // b.none
  405698:	ldr	x0, [sp, #72]
  40569c:	ldr	x0, [x0, #8]
  4056a0:	b	4056ac <error@@Base+0x3864>
  4056a4:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4056a8:	add	x0, x0, #0xc60
  4056ac:	ldr	w1, [sp, #60]
  4056b0:	cmp	w1, #0x0
  4056b4:	b.eq	4056c4 <error@@Base+0x387c>  // b.none
  4056b8:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  4056bc:	add	x1, x1, #0xe30
  4056c0:	b	4056cc <error@@Base+0x3884>
  4056c4:	adrp	x1, 420000 <error@@Base+0x1e1b8>
  4056c8:	add	x1, x1, #0xc60
  4056cc:	mov	x2, x1
  4056d0:	mov	x1, x0
  4056d4:	ldr	x0, [sp, #16]
  4056d8:	bl	402040 <error@@Base+0x1f8>
  4056dc:	str	x0, [sp, #64]
  4056e0:	b	405780 <error@@Base+0x3938>
  4056e4:	ldr	x0, [sp, #16]
  4056e8:	bl	401760 <strlen@plt>
  4056ec:	lsl	x0, x0, #1
  4056f0:	add	x0, x0, #0x9
  4056f4:	str	x0, [sp, #48]
  4056f8:	ldr	x0, [sp, #48]
  4056fc:	bl	408bf8 <error@@Base+0x6db0>
  405700:	str	x0, [sp, #40]
  405704:	ldr	x4, [sp, #16]
  405708:	ldr	x3, [sp, #16]
  40570c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405710:	add	x2, x0, #0xe38
  405714:	ldr	x1, [sp, #48]
  405718:	ldr	x0, [sp, #40]
  40571c:	bl	401800 <snprintf@plt>
  405720:	ldr	x0, [sp, #72]
  405724:	ldr	x0, [x0, #8]
  405728:	cmp	x0, #0x0
  40572c:	b.eq	40573c <error@@Base+0x38f4>  // b.none
  405730:	ldr	x0, [sp, #72]
  405734:	ldr	x0, [x0, #8]
  405738:	b	405744 <error@@Base+0x38fc>
  40573c:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  405740:	add	x0, x0, #0xc60
  405744:	ldr	w1, [sp, #60]
  405748:	cmp	w1, #0x0
  40574c:	b.eq	40575c <error@@Base+0x3914>  // b.none
  405750:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  405754:	add	x1, x1, #0xe30
  405758:	b	405764 <error@@Base+0x391c>
  40575c:	adrp	x1, 420000 <error@@Base+0x1e1b8>
  405760:	add	x1, x1, #0xc60
  405764:	mov	x2, x1
  405768:	mov	x1, x0
  40576c:	ldr	x0, [sp, #40]
  405770:	bl	402040 <error@@Base+0x1f8>
  405774:	str	x0, [sp, #64]
  405778:	ldr	x0, [sp, #40]
  40577c:	bl	401a40 <free@plt>
  405780:	ldr	x0, [sp, #72]
  405784:	ldr	x0, [x0, #8]
  405788:	cmp	x0, #0x0
  40578c:	b.eq	40579c <error@@Base+0x3954>  // b.none
  405790:	ldr	x0, [sp, #72]
  405794:	ldr	x0, [x0, #8]
  405798:	bl	401a40 <free@plt>
  40579c:	ldr	x0, [sp, #72]
  4057a0:	ldr	x1, [sp, #64]
  4057a4:	str	x1, [x0, #8]
  4057a8:	ldr	x0, [sp, #72]
  4057ac:	ldr	x0, [x0, #8]
  4057b0:	bl	401760 <strlen@plt>
  4057b4:	mov	x1, x0
  4057b8:	ldr	x0, [sp, #72]
  4057bc:	str	x1, [x0, #16]
  4057c0:	ldr	x0, [sp, #72]
  4057c4:	str	wzr, [x0, #40]
  4057c8:	ldr	x0, [sp, #72]
  4057cc:	str	wzr, [x0, #48]
  4057d0:	ldr	x0, [sp, #72]
  4057d4:	ldr	x0, [x0]
  4057d8:	str	x0, [sp, #72]
  4057dc:	ldr	x0, [sp, #72]
  4057e0:	cmp	x0, #0x0
  4057e4:	b.ne	405628 <error@@Base+0x37e0>  // b.any
  4057e8:	nop
  4057ec:	nop
  4057f0:	ldp	x29, x30, [sp], #80
  4057f4:	ret
  4057f8:	stp	x29, x30, [sp, #-64]!
  4057fc:	mov	x29, sp
  405800:	str	x0, [sp, #24]
  405804:	str	x1, [sp, #16]
  405808:	ldr	x0, [sp, #24]
  40580c:	str	x0, [sp, #56]
  405810:	b	405900 <error@@Base+0x3ab8>
  405814:	ldr	x0, [sp, #56]
  405818:	ldr	w0, [x0, #44]
  40581c:	cmp	w0, #0x0
  405820:	b.eq	4058f4 <error@@Base+0x3aac>  // b.none
  405824:	mov	w0, #0x1                   	// #1
  405828:	str	w0, [sp, #52]
  40582c:	ldr	x0, [sp, #16]
  405830:	bl	401760 <strlen@plt>
  405834:	cmp	x0, #0x1
  405838:	b.ls	405860 <error@@Base+0x3a18>  // b.plast
  40583c:	ldr	x0, [sp, #16]
  405840:	bl	401760 <strlen@plt>
  405844:	sub	x0, x0, #0x1
  405848:	ldr	x1, [sp, #16]
  40584c:	add	x0, x1, x0
  405850:	ldrb	w0, [x0]
  405854:	cmp	w0, #0xa
  405858:	b.ne	405860 <error@@Base+0x3a18>  // b.any
  40585c:	str	wzr, [sp, #52]
  405860:	ldr	x0, [sp, #56]
  405864:	ldr	x0, [x0, #8]
  405868:	cmp	x0, #0x0
  40586c:	b.eq	40587c <error@@Base+0x3a34>  // b.none
  405870:	ldr	x0, [sp, #56]
  405874:	ldr	x0, [x0, #8]
  405878:	b	405884 <error@@Base+0x3a3c>
  40587c:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  405880:	add	x0, x0, #0xc60
  405884:	ldr	w1, [sp, #52]
  405888:	cmp	w1, #0x0
  40588c:	b.eq	40589c <error@@Base+0x3a54>  // b.none
  405890:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  405894:	add	x1, x1, #0xe30
  405898:	b	4058a4 <error@@Base+0x3a5c>
  40589c:	adrp	x1, 420000 <error@@Base+0x1e1b8>
  4058a0:	add	x1, x1, #0xc60
  4058a4:	mov	x2, x1
  4058a8:	ldr	x1, [sp, #16]
  4058ac:	bl	402040 <error@@Base+0x1f8>
  4058b0:	str	x0, [sp, #40]
  4058b4:	ldr	x0, [sp, #56]
  4058b8:	ldr	x0, [x0, #8]
  4058bc:	cmp	x0, #0x0
  4058c0:	b.eq	4058d0 <error@@Base+0x3a88>  // b.none
  4058c4:	ldr	x0, [sp, #56]
  4058c8:	ldr	x0, [x0, #8]
  4058cc:	bl	401a40 <free@plt>
  4058d0:	ldr	x0, [sp, #56]
  4058d4:	ldr	x1, [sp, #40]
  4058d8:	str	x1, [x0, #8]
  4058dc:	ldr	x0, [sp, #56]
  4058e0:	ldr	x0, [x0, #8]
  4058e4:	bl	401760 <strlen@plt>
  4058e8:	mov	x1, x0
  4058ec:	ldr	x0, [sp, #56]
  4058f0:	str	x1, [x0, #16]
  4058f4:	ldr	x0, [sp, #56]
  4058f8:	ldr	x0, [x0]
  4058fc:	str	x0, [sp, #56]
  405900:	ldr	x0, [sp, #56]
  405904:	cmp	x0, #0x0
  405908:	b.ne	405814 <error@@Base+0x39cc>  // b.any
  40590c:	nop
  405910:	nop
  405914:	ldp	x29, x30, [sp], #64
  405918:	ret
  40591c:	stp	x29, x30, [sp, #-128]!
  405920:	mov	x29, sp
  405924:	str	x19, [sp, #16]
  405928:	str	w0, [sp, #60]
  40592c:	str	x1, [sp, #48]
  405930:	str	x2, [sp, #40]
  405934:	str	x3, [sp, #32]
  405938:	str	xzr, [sp, #120]
  40593c:	str	xzr, [sp, #72]
  405940:	str	xzr, [sp, #64]
  405944:	str	wzr, [sp, #108]
  405948:	str	wzr, [sp, #116]
  40594c:	b	405b80 <error@@Base+0x3d38>
  405950:	ldrsw	x0, [sp, #116]
  405954:	lsl	x0, x0, #3
  405958:	ldr	x1, [sp, #48]
  40595c:	add	x0, x1, x0
  405960:	ldr	x2, [x0]
  405964:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405968:	add	x1, x0, #0xe48
  40596c:	mov	x0, x2
  405970:	bl	401a10 <strcmp@plt>
  405974:	cmp	w0, #0x0
  405978:	b.ne	405b3c <error@@Base+0x3cf4>  // b.any
  40597c:	ldr	w0, [sp, #116]
  405980:	add	w0, w0, #0x1
  405984:	ldr	w1, [sp, #60]
  405988:	cmp	w1, w0
  40598c:	b.le	4059cc <error@@Base+0x3b84>
  405990:	ldr	w0, [sp, #116]
  405994:	add	w0, w0, #0x1
  405998:	str	w0, [sp, #116]
  40599c:	ldrsw	x0, [sp, #116]
  4059a0:	lsl	x0, x0, #3
  4059a4:	ldr	x1, [sp, #48]
  4059a8:	add	x0, x1, x0
  4059ac:	ldr	x0, [x0]
  4059b0:	str	x0, [sp, #96]
  4059b4:	ldr	w0, [sp, #116]
  4059b8:	add	w0, w0, #0x1
  4059bc:	ldr	w1, [sp, #60]
  4059c0:	cmp	w1, w0
  4059c4:	b.le	405a0c <error@@Base+0x3bc4>
  4059c8:	b	4059d4 <error@@Base+0x3b8c>
  4059cc:	mov	w0, #0xffffffff            	// #-1
  4059d0:	b	405c5c <error@@Base+0x3e14>
  4059d4:	ldr	w0, [sp, #116]
  4059d8:	add	w0, w0, #0x1
  4059dc:	str	w0, [sp, #116]
  4059e0:	ldrsw	x0, [sp, #116]
  4059e4:	lsl	x0, x0, #3
  4059e8:	ldr	x1, [sp, #48]
  4059ec:	add	x0, x1, x0
  4059f0:	ldr	x0, [x0]
  4059f4:	str	x0, [sp, #88]
  4059f8:	ldr	x0, [sp, #88]
  4059fc:	ldrb	w0, [x0]
  405a00:	cmp	w0, #0x2d
  405a04:	b.ne	405a14 <error@@Base+0x3bcc>  // b.any
  405a08:	b	405b90 <error@@Base+0x3d48>
  405a0c:	mov	w0, #0xffffffff            	// #-1
  405a10:	b	405c5c <error@@Base+0x3e14>
  405a14:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405a18:	add	x1, x0, #0xcc8
  405a1c:	ldr	x0, [sp, #88]
  405a20:	bl	401830 <fopen@plt>
  405a24:	str	x0, [sp, #80]
  405a28:	ldr	x0, [sp, #80]
  405a2c:	cmp	x0, #0x0
  405a30:	b.eq	405a40 <error@@Base+0x3bf8>  // b.none
  405a34:	ldr	x0, [sp, #80]
  405a38:	bl	401810 <fclose@plt>
  405a3c:	b	405b90 <error@@Base+0x3d48>
  405a40:	mov	w0, #0x1                   	// #1
  405a44:	str	w0, [sp, #108]
  405a48:	ldr	x0, [sp, #96]
  405a4c:	bl	401760 <strlen@plt>
  405a50:	add	x0, x0, #0x9
  405a54:	bl	408bf8 <error@@Base+0x6db0>
  405a58:	str	x0, [sp, #120]
  405a5c:	ldr	x2, [sp, #96]
  405a60:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405a64:	add	x1, x0, #0xe58
  405a68:	ldr	x0, [sp, #120]
  405a6c:	bl	4017c0 <sprintf@plt>
  405a70:	cmn	w0, #0x1
  405a74:	b.ne	405a80 <error@@Base+0x3c38>  // b.any
  405a78:	mov	w0, #0x1                   	// #1
  405a7c:	str	w0, [sp, #112]
  405a80:	ldr	w0, [sp, #112]
  405a84:	cmp	w0, #0x0
  405a88:	b.ne	405aa0 <error@@Base+0x3c58>  // b.any
  405a8c:	add	x1, sp, #0x40
  405a90:	add	x0, sp, #0x48
  405a94:	ldr	x2, [sp, #120]
  405a98:	bl	401900 <argz_add@plt>
  405a9c:	str	w0, [sp, #112]
  405aa0:	ldr	x0, [sp, #120]
  405aa4:	bl	401a40 <free@plt>
  405aa8:	str	xzr, [sp, #120]
  405aac:	ldr	x0, [sp, #88]
  405ab0:	bl	401760 <strlen@plt>
  405ab4:	add	x0, x0, #0xb
  405ab8:	bl	408bf8 <error@@Base+0x6db0>
  405abc:	str	x0, [sp, #120]
  405ac0:	ldr	x2, [sp, #88]
  405ac4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405ac8:	add	x1, x0, #0xe68
  405acc:	ldr	x0, [sp, #120]
  405ad0:	bl	4017c0 <sprintf@plt>
  405ad4:	cmn	w0, #0x1
  405ad8:	b.ne	405ae4 <error@@Base+0x3c9c>  // b.any
  405adc:	mov	w0, #0x1                   	// #1
  405ae0:	str	w0, [sp, #112]
  405ae4:	ldr	w0, [sp, #112]
  405ae8:	cmp	w0, #0x0
  405aec:	b.ne	405b04 <error@@Base+0x3cbc>  // b.any
  405af0:	add	x1, sp, #0x40
  405af4:	add	x0, sp, #0x48
  405af8:	ldr	x2, [sp, #120]
  405afc:	bl	401900 <argz_add@plt>
  405b00:	str	w0, [sp, #112]
  405b04:	ldr	x0, [sp, #120]
  405b08:	bl	401a40 <free@plt>
  405b0c:	str	xzr, [sp, #120]
  405b10:	ldr	w0, [sp, #112]
  405b14:	cmp	w0, #0x0
  405b18:	b.ne	405b60 <error@@Base+0x3d18>  // b.any
  405b1c:	add	x1, sp, #0x40
  405b20:	add	x3, sp, #0x48
  405b24:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405b28:	add	x2, x0, #0xe78
  405b2c:	mov	x0, x3
  405b30:	bl	401900 <argz_add@plt>
  405b34:	str	w0, [sp, #112]
  405b38:	b	405b60 <error@@Base+0x3d18>
  405b3c:	ldrsw	x0, [sp, #116]
  405b40:	lsl	x0, x0, #3
  405b44:	ldr	x1, [sp, #48]
  405b48:	add	x0, x1, x0
  405b4c:	ldr	x2, [x0]
  405b50:	add	x1, sp, #0x40
  405b54:	add	x0, sp, #0x48
  405b58:	bl	401900 <argz_add@plt>
  405b5c:	str	w0, [sp, #112]
  405b60:	ldr	w0, [sp, #112]
  405b64:	cmp	w0, #0x0
  405b68:	b.eq	405b74 <error@@Base+0x3d2c>  // b.none
  405b6c:	mov	w0, #0xffffffff            	// #-1
  405b70:	b	405c5c <error@@Base+0x3e14>
  405b74:	ldr	w0, [sp, #116]
  405b78:	add	w0, w0, #0x1
  405b7c:	str	w0, [sp, #116]
  405b80:	ldr	w1, [sp, #116]
  405b84:	ldr	w0, [sp, #60]
  405b88:	cmp	w1, w0
  405b8c:	b.lt	405950 <error@@Base+0x3b08>  // b.tstop
  405b90:	ldr	w0, [sp, #108]
  405b94:	cmp	w0, #0x0
  405b98:	b.eq	405c50 <error@@Base+0x3e08>  // b.none
  405b9c:	ldr	x0, [sp, #72]
  405ba0:	ldr	x1, [sp, #64]
  405ba4:	bl	401a00 <argz_count@plt>
  405ba8:	mov	w1, w0
  405bac:	ldr	x0, [sp, #40]
  405bb0:	str	w1, [x0]
  405bb4:	ldr	x0, [sp, #40]
  405bb8:	ldr	w0, [x0]
  405bbc:	add	w0, w0, #0x1
  405bc0:	sxtw	x0, w0
  405bc4:	lsl	x0, x0, #3
  405bc8:	bl	408bf8 <error@@Base+0x6db0>
  405bcc:	mov	x1, x0
  405bd0:	ldr	x0, [sp, #32]
  405bd4:	str	x1, [x0]
  405bd8:	str	xzr, [sp, #120]
  405bdc:	str	wzr, [sp, #116]
  405be0:	b	405c10 <error@@Base+0x3dc8>
  405be4:	ldr	x0, [sp, #32]
  405be8:	ldr	x1, [x0]
  405bec:	ldrsw	x0, [sp, #116]
  405bf0:	lsl	x0, x0, #3
  405bf4:	add	x19, x1, x0
  405bf8:	ldr	x0, [sp, #120]
  405bfc:	bl	408dac <error@@Base+0x6f64>
  405c00:	str	x0, [x19]
  405c04:	ldr	w0, [sp, #116]
  405c08:	add	w0, w0, #0x1
  405c0c:	str	w0, [sp, #116]
  405c10:	ldr	x0, [sp, #72]
  405c14:	ldr	x1, [sp, #64]
  405c18:	ldr	x2, [sp, #120]
  405c1c:	bl	4019a0 <argz_next@plt>
  405c20:	str	x0, [sp, #120]
  405c24:	ldr	x0, [sp, #120]
  405c28:	cmp	x0, #0x0
  405c2c:	b.ne	405be4 <error@@Base+0x3d9c>  // b.any
  405c30:	ldr	x0, [sp, #32]
  405c34:	ldr	x1, [x0]
  405c38:	ldr	x0, [sp, #40]
  405c3c:	ldr	w0, [x0]
  405c40:	sxtw	x0, w0
  405c44:	lsl	x0, x0, #3
  405c48:	add	x0, x1, x0
  405c4c:	str	xzr, [x0]
  405c50:	ldr	x0, [sp, #72]
  405c54:	bl	401a40 <free@plt>
  405c58:	ldr	w0, [sp, #108]
  405c5c:	ldr	x19, [sp, #16]
  405c60:	ldp	x29, x30, [sp], #128
  405c64:	ret
  405c68:	sub	sp, sp, #0x260
  405c6c:	stp	x29, x30, [sp]
  405c70:	mov	x29, sp
  405c74:	str	x19, [sp, #16]
  405c78:	str	w0, [sp, #44]
  405c7c:	str	x1, [sp, #32]
  405c80:	str	xzr, [sp, #592]
  405c84:	str	xzr, [sp, #584]
  405c88:	mov	w0, #0xffffffff            	// #-1
  405c8c:	str	w0, [sp, #580]
  405c90:	mov	w0, #0xffffffff            	// #-1
  405c94:	str	w0, [sp, #576]
  405c98:	mov	w0, #0xffffffff            	// #-1
  405c9c:	str	w0, [sp, #572]
  405ca0:	str	xzr, [sp, #288]
  405ca4:	str	wzr, [sp, #148]
  405ca8:	str	xzr, [sp, #560]
  405cac:	str	wzr, [sp, #144]
  405cb0:	str	xzr, [sp, #136]
  405cb4:	str	xzr, [sp, #552]
  405cb8:	str	xzr, [sp, #128]
  405cbc:	str	wzr, [sp, #548]
  405cc0:	str	xzr, [sp, #536]
  405cc4:	str	wzr, [sp, #532]
  405cc8:	str	wzr, [sp, #516]
  405ccc:	str	wzr, [sp, #512]
  405cd0:	str	wzr, [sp, #508]
  405cd4:	str	wzr, [sp, #504]
  405cd8:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  405cdc:	add	x1, x0, #0xc60
  405ce0:	mov	w0, #0x6                   	// #6
  405ce4:	bl	401b90 <setlocale@plt>
  405ce8:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405cec:	add	x1, x0, #0xe88
  405cf0:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405cf4:	add	x0, x0, #0xea0
  405cf8:	bl	4018b0 <bindtextdomain@plt>
  405cfc:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405d00:	add	x0, x0, #0xea0
  405d04:	bl	4019e0 <textdomain@plt>
  405d08:	adrp	x0, 435000 <error@@Base+0x331b8>
  405d0c:	add	x0, x0, #0x6c0
  405d10:	ldr	x0, [x0]
  405d14:	mov	x2, x0
  405d18:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405d1c:	add	x1, x0, #0xcc8
  405d20:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405d24:	add	x0, x0, #0xea8
  405d28:	bl	401a60 <freopen@plt>
  405d2c:	cmp	x0, #0x0
  405d30:	b.ne	405d40 <error@@Base+0x3ef8>  // b.any
  405d34:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405d38:	add	x0, x0, #0xea8
  405d3c:	bl	402188 <error@@Base+0x340>
  405d40:	ldr	w0, [sp, #44]
  405d44:	ldr	x1, [sp, #32]
  405d48:	add	x3, sp, #0x20
  405d4c:	add	x2, sp, #0x2c
  405d50:	bl	40591c <error@@Base+0x3ad4>
  405d54:	ldr	w5, [sp, #44]
  405d58:	ldr	x1, [sp, #32]
  405d5c:	mov	x4, #0x0                   	// #0
  405d60:	adrp	x0, 435000 <error@@Base+0x331b8>
  405d64:	add	x3, x0, #0x260
  405d68:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405d6c:	add	x2, x0, #0xeb8
  405d70:	mov	w0, w5
  405d74:	bl	4019f0 <getopt_long@plt>
  405d78:	str	w0, [sp, #284]
  405d7c:	ldr	w0, [sp, #284]
  405d80:	cmn	w0, #0x1
  405d84:	b.eq	4066b4 <error@@Base+0x486c>  // b.none
  405d88:	ldr	w0, [sp, #284]
  405d8c:	cmp	w0, #0x78
  405d90:	b.hi	406684 <error@@Base+0x483c>  // b.pmore
  405d94:	adrp	x1, 422000 <error@@Base+0x201b8>
  405d98:	add	x1, x1, #0x280
  405d9c:	ldr	w0, [x1, w0, uxtw #2]
  405da0:	adr	x1, 405dac <error@@Base+0x3f64>
  405da4:	add	x0, x1, w0, sxtw #2
  405da8:	br	x0
  405dac:	bl	401980 <abort@plt>
  405db0:	adrp	x0, 435000 <error@@Base+0x331b8>
  405db4:	add	x0, x0, #0x664
  405db8:	str	wzr, [x0]
  405dbc:	b	4066b0 <error@@Base+0x4868>
  405dc0:	adrp	x0, 435000 <error@@Base+0x331b8>
  405dc4:	add	x0, x0, #0x66c
  405dc8:	str	wzr, [x0]
  405dcc:	b	4066b0 <error@@Base+0x4868>
  405dd0:	str	xzr, [sp, #104]
  405dd4:	adrp	x0, 435000 <error@@Base+0x331b8>
  405dd8:	add	x0, x0, #0x6b0
  405ddc:	ldr	x0, [x0]
  405de0:	add	x1, sp, #0x68
  405de4:	mov	w2, #0x0                   	// #0
  405de8:	bl	401750 <strtoul@plt>
  405dec:	str	x0, [sp, #200]
  405df0:	ldr	x0, [sp, #104]
  405df4:	cmp	x0, #0x0
  405df8:	b.eq	405e24 <error@@Base+0x3fdc>  // b.none
  405dfc:	ldr	x1, [sp, #104]
  405e00:	adrp	x0, 435000 <error@@Base+0x331b8>
  405e04:	add	x0, x0, #0x6b0
  405e08:	ldr	x0, [x0]
  405e0c:	cmp	x1, x0
  405e10:	b.eq	405e24 <error@@Base+0x3fdc>  // b.none
  405e14:	ldr	x0, [sp, #104]
  405e18:	ldrb	w0, [x0]
  405e1c:	cmp	w0, #0x0
  405e20:	b.eq	405e28 <error@@Base+0x3fe0>  // b.none
  405e24:	bl	402a38 <error@@Base+0xbf0>
  405e28:	ldr	x0, [sp, #200]
  405e2c:	str	w0, [sp, #576]
  405e30:	ldr	w0, [sp, #576]
  405e34:	cmp	w0, #0x0
  405e38:	b.gt	406694 <error@@Base+0x484c>
  405e3c:	bl	402a38 <error@@Base+0xbf0>
  405e40:	b	406694 <error@@Base+0x484c>
  405e44:	adrp	x0, 435000 <error@@Base+0x331b8>
  405e48:	add	x0, x0, #0x6b0
  405e4c:	ldr	x0, [x0]
  405e50:	bl	401760 <strlen@plt>
  405e54:	str	x0, [sp, #256]
  405e58:	ldr	x0, [sp, #552]
  405e5c:	cmp	x0, #0x0
  405e60:	b.ne	405ecc <error@@Base+0x4084>  // b.any
  405e64:	mov	x0, #0x38                  	// #56
  405e68:	bl	408bf8 <error@@Base+0x6db0>
  405e6c:	str	x0, [sp, #488]
  405e70:	ldr	x0, [sp, #488]
  405e74:	str	xzr, [x0, #8]
  405e78:	ldr	x0, [sp, #488]
  405e7c:	str	xzr, [x0, #16]
  405e80:	ldr	x0, [sp, #488]
  405e84:	str	xzr, [x0, #24]
  405e88:	ldr	x0, [sp, #488]
  405e8c:	str	xzr, [x0, #32]
  405e90:	ldr	x0, [sp, #488]
  405e94:	mov	w1, #0x1                   	// #1
  405e98:	str	w1, [x0, #40]
  405e9c:	ldr	x0, [sp, #488]
  405ea0:	mov	w1, #0x1                   	// #1
  405ea4:	str	w1, [x0, #48]
  405ea8:	ldr	x0, [sp, #488]
  405eac:	ldr	x1, [sp, #552]
  405eb0:	str	x1, [x0]
  405eb4:	ldr	x0, [sp, #488]
  405eb8:	str	x0, [sp, #552]
  405ebc:	ldr	w0, [sp, #548]
  405ec0:	add	w0, w0, #0x1
  405ec4:	str	w0, [sp, #548]
  405ec8:	b	405ed4 <error@@Base+0x408c>
  405ecc:	ldr	x0, [sp, #552]
  405ed0:	str	x0, [sp, #488]
  405ed4:	ldr	x0, [sp, #488]
  405ed8:	str	wzr, [x0, #44]
  405edc:	ldr	x0, [sp, #488]
  405ee0:	ldr	x0, [x0, #8]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.eq	405f14 <error@@Base+0x40cc>  // b.none
  405eec:	ldr	x0, [sp, #488]
  405ef0:	ldr	x0, [x0, #8]
  405ef4:	mov	w1, #0xa                   	// #10
  405ef8:	bl	401940 <strrchr@plt>
  405efc:	str	x0, [sp, #248]
  405f00:	ldr	x0, [sp, #248]
  405f04:	cmp	x0, #0x0
  405f08:	b.eq	405f14 <error@@Base+0x40cc>  // b.none
  405f0c:	ldr	x0, [sp, #248]
  405f10:	strb	wzr, [x0]
  405f14:	ldr	x0, [sp, #488]
  405f18:	ldr	x0, [x0, #8]
  405f1c:	cmp	x0, #0x0
  405f20:	b.eq	405f30 <error@@Base+0x40e8>  // b.none
  405f24:	ldr	x0, [sp, #488]
  405f28:	ldr	x0, [x0, #8]
  405f2c:	b	405f38 <error@@Base+0x40f0>
  405f30:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  405f34:	add	x0, x0, #0xed8
  405f38:	adrp	x1, 435000 <error@@Base+0x331b8>
  405f3c:	add	x1, x1, #0x6b0
  405f40:	ldr	x3, [x1]
  405f44:	adrp	x1, 435000 <error@@Base+0x331b8>
  405f48:	add	x1, x1, #0x6b0
  405f4c:	ldr	x2, [x1]
  405f50:	ldr	x1, [sp, #256]
  405f54:	sub	x1, x1, #0x1
  405f58:	add	x1, x2, x1
  405f5c:	ldrb	w1, [x1]
  405f60:	cmp	w1, #0xa
  405f64:	b.ne	405f74 <error@@Base+0x412c>  // b.any
  405f68:	adrp	x1, 420000 <error@@Base+0x1e1b8>
  405f6c:	add	x1, x1, #0xc60
  405f70:	b	405f7c <error@@Base+0x4134>
  405f74:	adrp	x1, 421000 <error@@Base+0x1f1b8>
  405f78:	add	x1, x1, #0xe30
  405f7c:	mov	x2, x1
  405f80:	mov	x1, x3
  405f84:	bl	402040 <error@@Base+0x1f8>
  405f88:	mov	x1, x0
  405f8c:	ldr	x0, [sp, #488]
  405f90:	str	x1, [x0, #8]
  405f94:	ldr	x0, [sp, #488]
  405f98:	ldr	x0, [x0, #8]
  405f9c:	bl	401760 <strlen@plt>
  405fa0:	mov	x1, x0
  405fa4:	ldr	x0, [sp, #488]
  405fa8:	str	x1, [x0, #16]
  405fac:	b	4066b0 <error@@Base+0x4868>
  405fb0:	str	xzr, [sp, #96]
  405fb4:	adrp	x0, 435000 <error@@Base+0x331b8>
  405fb8:	add	x0, x0, #0x6b0
  405fbc:	ldr	x0, [x0]
  405fc0:	add	x1, sp, #0x60
  405fc4:	mov	w2, #0x0                   	// #0
  405fc8:	bl	401750 <strtoul@plt>
  405fcc:	str	x0, [sp, #208]
  405fd0:	ldr	x0, [sp, #96]
  405fd4:	cmp	x0, #0x0
  405fd8:	b.eq	406004 <error@@Base+0x41bc>  // b.none
  405fdc:	ldr	x1, [sp, #96]
  405fe0:	adrp	x0, 435000 <error@@Base+0x331b8>
  405fe4:	add	x0, x0, #0x6b0
  405fe8:	ldr	x0, [x0]
  405fec:	cmp	x1, x0
  405ff0:	b.eq	406004 <error@@Base+0x41bc>  // b.none
  405ff4:	ldr	x0, [sp, #96]
  405ff8:	ldrb	w0, [x0]
  405ffc:	cmp	w0, #0x0
  406000:	b.eq	406008 <error@@Base+0x41c0>  // b.none
  406004:	bl	402a38 <error@@Base+0xbf0>
  406008:	ldr	x0, [sp, #208]
  40600c:	str	w0, [sp, #580]
  406010:	ldr	w0, [sp, #580]
  406014:	cmp	w0, #0x0
  406018:	b.gt	40669c <error@@Base+0x4854>
  40601c:	bl	402a38 <error@@Base+0xbf0>
  406020:	b	40669c <error@@Base+0x4854>
  406024:	ldr	x0, [sp, #584]
  406028:	cmp	x0, #0x0
  40602c:	b.eq	40606c <error@@Base+0x4224>  // b.none
  406030:	adrp	x0, 435000 <error@@Base+0x331b8>
  406034:	add	x0, x0, #0x6a8
  406038:	ldr	x19, [x0]
  40603c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  406040:	add	x0, x0, #0xee0
  406044:	bl	401b60 <gettext@plt>
  406048:	mov	x1, x0
  40604c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406050:	add	x0, x0, #0x258
  406054:	ldr	x0, [x0]
  406058:	ldr	x3, [sp, #584]
  40605c:	mov	x2, x0
  406060:	mov	x0, x19
  406064:	bl	401b80 <fprintf@plt>
  406068:	bl	402a38 <error@@Base+0xbf0>
  40606c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406070:	add	x0, x0, #0x6b0
  406074:	ldr	x0, [x0]
  406078:	str	x0, [sp, #584]
  40607c:	b	4066b0 <error@@Base+0x4868>
  406080:	ldr	x0, [sp, #584]
  406084:	cmp	x0, #0x0
  406088:	b.eq	4060c8 <error@@Base+0x4280>  // b.none
  40608c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406090:	add	x0, x0, #0x6a8
  406094:	ldr	x19, [x0]
  406098:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  40609c:	add	x0, x0, #0xee0
  4060a0:	bl	401b60 <gettext@plt>
  4060a4:	mov	x1, x0
  4060a8:	adrp	x0, 435000 <error@@Base+0x331b8>
  4060ac:	add	x0, x0, #0x258
  4060b0:	ldr	x0, [x0]
  4060b4:	ldr	x3, [sp, #584]
  4060b8:	mov	x2, x0
  4060bc:	mov	x0, x19
  4060c0:	bl	401b80 <fprintf@plt>
  4060c4:	bl	402a38 <error@@Base+0xbf0>
  4060c8:	adrp	x0, 435000 <error@@Base+0x331b8>
  4060cc:	add	x0, x0, #0x6b0
  4060d0:	ldr	x3, [x0]
  4060d4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4060d8:	add	x2, x0, #0xf00
  4060dc:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4060e0:	add	x1, x0, #0xc60
  4060e4:	mov	x0, x3
  4060e8:	bl	402040 <error@@Base+0x1f8>
  4060ec:	str	x0, [sp, #584]
  4060f0:	b	4066b0 <error@@Base+0x4868>
  4060f4:	mov	x0, #0x38                  	// #56
  4060f8:	bl	408bf8 <error@@Base+0x6db0>
  4060fc:	str	x0, [sp, #272]
  406100:	adrp	x0, 435000 <error@@Base+0x331b8>
  406104:	add	x0, x0, #0x6b0
  406108:	ldr	x0, [x0]
  40610c:	ldrb	w0, [x0]
  406110:	cmp	w0, #0x2a
  406114:	b.eq	406180 <error@@Base+0x4338>  // b.none
  406118:	adrp	x0, 435000 <error@@Base+0x331b8>
  40611c:	add	x0, x0, #0x6b0
  406120:	ldr	x0, [x0]
  406124:	bl	401760 <strlen@plt>
  406128:	add	x0, x0, #0x9
  40612c:	str	x0, [sp, #480]
  406130:	ldr	x0, [sp, #480]
  406134:	bl	408bf8 <error@@Base+0x6db0>
  406138:	mov	x1, x0
  40613c:	ldr	x0, [sp, #272]
  406140:	str	x1, [x0, #8]
  406144:	ldr	x0, [sp, #272]
  406148:	ldr	x4, [x0, #8]
  40614c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406150:	add	x0, x0, #0x6b0
  406154:	ldr	x0, [x0]
  406158:	mov	x3, x0
  40615c:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  406160:	add	x2, x0, #0xf08
  406164:	ldr	x1, [sp, #480]
  406168:	mov	x0, x4
  40616c:	bl	401800 <snprintf@plt>
  406170:	ldr	x0, [sp, #272]
  406174:	mov	w1, #0x1                   	// #1
  406178:	str	w1, [x0, #48]
  40617c:	b	4061e0 <error@@Base+0x4398>
  406180:	adrp	x0, 435000 <error@@Base+0x331b8>
  406184:	add	x0, x0, #0x6b0
  406188:	ldr	x0, [x0]
  40618c:	bl	401760 <strlen@plt>
  406190:	add	x0, x0, #0x2
  406194:	str	x0, [sp, #480]
  406198:	ldr	x0, [sp, #480]
  40619c:	bl	408bf8 <error@@Base+0x6db0>
  4061a0:	mov	x1, x0
  4061a4:	ldr	x0, [sp, #272]
  4061a8:	str	x1, [x0, #8]
  4061ac:	ldr	x0, [sp, #272]
  4061b0:	ldr	x4, [x0, #8]
  4061b4:	adrp	x0, 435000 <error@@Base+0x331b8>
  4061b8:	add	x0, x0, #0x6b0
  4061bc:	ldr	x0, [x0]
  4061c0:	mov	x3, x0
  4061c4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4061c8:	add	x2, x0, #0xf18
  4061cc:	ldr	x1, [sp, #480]
  4061d0:	mov	x0, x4
  4061d4:	bl	401800 <snprintf@plt>
  4061d8:	ldr	x0, [sp, #272]
  4061dc:	str	wzr, [x0, #48]
  4061e0:	ldr	x0, [sp, #480]
  4061e4:	sub	x1, x0, #0x1
  4061e8:	ldr	x0, [sp, #272]
  4061ec:	str	x1, [x0, #16]
  4061f0:	ldr	x0, [sp, #272]
  4061f4:	str	xzr, [x0, #24]
  4061f8:	ldr	x0, [sp, #272]
  4061fc:	str	xzr, [x0, #32]
  406200:	ldr	x0, [sp, #272]
  406204:	ldr	x1, [sp, #552]
  406208:	str	x1, [x0]
  40620c:	ldr	x0, [sp, #272]
  406210:	str	wzr, [x0, #40]
  406214:	ldr	x0, [sp, #272]
  406218:	mov	w1, #0x1                   	// #1
  40621c:	str	w1, [x0, #44]
  406220:	ldr	x0, [sp, #272]
  406224:	str	x0, [sp, #552]
  406228:	ldr	w0, [sp, #548]
  40622c:	add	w0, w0, #0x1
  406230:	str	w0, [sp, #548]
  406234:	b	4066b0 <error@@Base+0x4868>
  406238:	mov	x0, #0x38                  	// #56
  40623c:	bl	408bf8 <error@@Base+0x6db0>
  406240:	str	x0, [sp, #216]
  406244:	adrp	x0, 435000 <error@@Base+0x331b8>
  406248:	add	x0, x0, #0x6b0
  40624c:	ldr	x0, [x0]
  406250:	bl	401760 <strlen@plt>
  406254:	str	w0, [sp, #476]
  406258:	adrp	x0, 435000 <error@@Base+0x331b8>
  40625c:	add	x0, x0, #0x6b0
  406260:	ldr	x0, [x0]
  406264:	ldrb	w0, [x0]
  406268:	cmp	w0, #0x0
  40626c:	b.eq	406294 <error@@Base+0x444c>  // b.none
  406270:	adrp	x0, 435000 <error@@Base+0x331b8>
  406274:	add	x0, x0, #0x6b0
  406278:	ldr	x1, [x0]
  40627c:	ldrsw	x0, [sp, #476]
  406280:	sub	x0, x0, #0x1
  406284:	add	x0, x1, x0
  406288:	ldrb	w0, [x0]
  40628c:	cmp	w0, #0xa
  406290:	b.eq	4062d4 <error@@Base+0x448c>  // b.none
  406294:	adrp	x0, 435000 <error@@Base+0x331b8>
  406298:	add	x0, x0, #0x6b0
  40629c:	ldr	x3, [x0]
  4062a0:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4062a4:	add	x2, x0, #0xc60
  4062a8:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4062ac:	add	x1, x0, #0xe30
  4062b0:	mov	x0, x3
  4062b4:	bl	402040 <error@@Base+0x1f8>
  4062b8:	mov	x1, x0
  4062bc:	adrp	x0, 435000 <error@@Base+0x331b8>
  4062c0:	add	x0, x0, #0x6b0
  4062c4:	str	x1, [x0]
  4062c8:	ldr	w0, [sp, #476]
  4062cc:	add	w0, w0, #0x1
  4062d0:	str	w0, [sp, #476]
  4062d4:	adrp	x0, 435000 <error@@Base+0x331b8>
  4062d8:	add	x0, x0, #0x6b0
  4062dc:	ldr	x1, [x0]
  4062e0:	ldr	x0, [sp, #216]
  4062e4:	str	x1, [x0, #8]
  4062e8:	ldrsw	x1, [sp, #476]
  4062ec:	ldr	x0, [sp, #216]
  4062f0:	str	x1, [x0, #16]
  4062f4:	ldr	x0, [sp, #216]
  4062f8:	str	xzr, [x0, #24]
  4062fc:	ldr	x0, [sp, #216]
  406300:	str	xzr, [x0, #32]
  406304:	ldr	x0, [sp, #216]
  406308:	str	wzr, [x0, #40]
  40630c:	ldr	x0, [sp, #216]
  406310:	str	wzr, [x0, #48]
  406314:	ldr	x0, [sp, #216]
  406318:	str	wzr, [x0, #44]
  40631c:	ldr	w0, [sp, #284]
  406320:	cmp	w0, #0x65
  406324:	b.ne	40634c <error@@Base+0x4504>  // b.any
  406328:	ldr	x0, [sp, #216]
  40632c:	ldr	x1, [sp, #552]
  406330:	str	x1, [x0]
  406334:	ldr	x0, [sp, #216]
  406338:	str	x0, [sp, #552]
  40633c:	ldr	w0, [sp, #548]
  406340:	add	w0, w0, #0x1
  406344:	str	w0, [sp, #548]
  406348:	b	4066b0 <error@@Base+0x4868>
  40634c:	ldr	x0, [sp, #216]
  406350:	ldr	x1, [sp, #536]
  406354:	str	x1, [x0]
  406358:	ldr	x0, [sp, #216]
  40635c:	str	x0, [sp, #536]
  406360:	ldr	w0, [sp, #532]
  406364:	add	w0, w0, #0x1
  406368:	str	w0, [sp, #532]
  40636c:	b	4066b0 <error@@Base+0x4868>
  406370:	mov	w0, #0x1                   	// #1
  406374:	str	w0, [sp, #504]
  406378:	b	4066b0 <error@@Base+0x4868>
  40637c:	bl	402a80 <error@@Base+0xc38>
  406380:	mov	w0, #0x0                   	// #0
  406384:	bl	401780 <exit@plt>
  406388:	ldr	x0, [sp, #592]
  40638c:	cmp	x0, #0x0
  406390:	b.eq	4063cc <error@@Base+0x4584>  // b.none
  406394:	adrp	x0, 435000 <error@@Base+0x331b8>
  406398:	add	x0, x0, #0x6a8
  40639c:	ldr	x19, [x0]
  4063a0:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4063a4:	add	x0, x0, #0xf20
  4063a8:	bl	401b60 <gettext@plt>
  4063ac:	mov	x1, x0
  4063b0:	adrp	x0, 435000 <error@@Base+0x331b8>
  4063b4:	add	x0, x0, #0x258
  4063b8:	ldr	x0, [x0]
  4063bc:	mov	x2, x0
  4063c0:	mov	x0, x19
  4063c4:	bl	401b80 <fprintf@plt>
  4063c8:	bl	402a38 <error@@Base+0xbf0>
  4063cc:	adrp	x0, 435000 <error@@Base+0x331b8>
  4063d0:	add	x0, x0, #0x6b0
  4063d4:	ldr	x0, [x0]
  4063d8:	str	x0, [sp, #592]
  4063dc:	b	4066b0 <error@@Base+0x4868>
  4063e0:	adrp	x0, 435000 <error@@Base+0x331b8>
  4063e4:	add	x0, x0, #0x668
  4063e8:	str	wzr, [x0]
  4063ec:	b	4066b0 <error@@Base+0x4868>
  4063f0:	adrp	x0, 435000 <error@@Base+0x331b8>
  4063f4:	add	x0, x0, #0x6dc
  4063f8:	mov	w1, #0x1                   	// #1
  4063fc:	str	w1, [x0]
  406400:	b	4066b0 <error@@Base+0x4868>
  406404:	adrp	x0, 435000 <error@@Base+0x331b8>
  406408:	add	x0, x0, #0x6e0
  40640c:	mov	w1, #0x1                   	// #1
  406410:	str	w1, [x0]
  406414:	b	4066b0 <error@@Base+0x4868>
  406418:	mov	w0, #0x1                   	// #1
  40641c:	str	w0, [sp, #508]
  406420:	b	4066b0 <error@@Base+0x4868>
  406424:	mov	w0, #0x1                   	// #1
  406428:	str	w0, [sp, #516]
  40642c:	b	4066b0 <error@@Base+0x4868>
  406430:	adrp	x0, 435000 <error@@Base+0x331b8>
  406434:	add	x0, x0, #0x6d0
  406438:	ldr	x0, [x0]
  40643c:	cmp	x0, #0x0
  406440:	b.eq	406470 <error@@Base+0x4628>  // b.none
  406444:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  406448:	add	x0, x0, #0xf48
  40644c:	bl	401b60 <gettext@plt>
  406450:	mov	x2, x0
  406454:	adrp	x0, 435000 <error@@Base+0x331b8>
  406458:	add	x0, x0, #0x6b0
  40645c:	ldr	x0, [x0]
  406460:	mov	x1, x0
  406464:	mov	x0, x2
  406468:	bl	401ef0 <error@@Base+0xa8>
  40646c:	b	4066b0 <error@@Base+0x4868>
  406470:	mov	x0, #0x40                  	// #64
  406474:	bl	408bf8 <error@@Base+0x6db0>
  406478:	mov	x1, x0
  40647c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406480:	add	x0, x0, #0x6d0
  406484:	str	x1, [x0]
  406488:	adrp	x0, 435000 <error@@Base+0x331b8>
  40648c:	add	x0, x0, #0x6d0
  406490:	ldr	x3, [x0]
  406494:	adrp	x0, 435000 <error@@Base+0x331b8>
  406498:	add	x0, x0, #0x6b0
  40649c:	ldr	x0, [x0]
  4064a0:	mov	w2, #0xa                   	// #10
  4064a4:	mov	x1, x0
  4064a8:	mov	x0, x3
  4064ac:	bl	40e860 <error@@Base+0xca18>
  4064b0:	str	w0, [sp, #236]
  4064b4:	ldr	w0, [sp, #236]
  4064b8:	cmp	w0, #0x0
  4064bc:	b.eq	4066a4 <error@@Base+0x485c>  // b.none
  4064c0:	adrp	x0, 435000 <error@@Base+0x331b8>
  4064c4:	add	x0, x0, #0x6d0
  4064c8:	ldr	x0, [x0]
  4064cc:	mov	x3, #0x0                   	// #0
  4064d0:	mov	x2, #0x0                   	// #0
  4064d4:	mov	x1, x0
  4064d8:	ldr	w0, [sp, #236]
  4064dc:	bl	40e9fc <error@@Base+0xcbb4>
  4064e0:	str	w0, [sp, #232]
  4064e4:	ldrsw	x0, [sp, #232]
  4064e8:	bl	408bf8 <error@@Base+0x6db0>
  4064ec:	str	x0, [sp, #224]
  4064f0:	adrp	x0, 435000 <error@@Base+0x331b8>
  4064f4:	add	x0, x0, #0x6d0
  4064f8:	ldr	x0, [x0]
  4064fc:	ldrsw	x1, [sp, #232]
  406500:	mov	x3, x1
  406504:	ldr	x2, [sp, #224]
  406508:	mov	x1, x0
  40650c:	ldr	w0, [sp, #236]
  406510:	bl	40e9fc <error@@Base+0xcbb4>
  406514:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  406518:	add	x0, x0, #0xf80
  40651c:	bl	401b60 <gettext@plt>
  406520:	mov	x3, x0
  406524:	adrp	x0, 435000 <error@@Base+0x331b8>
  406528:	add	x0, x0, #0x6b0
  40652c:	ldr	x0, [x0]
  406530:	ldr	x2, [sp, #224]
  406534:	mov	x1, x0
  406538:	mov	x0, x3
  40653c:	bl	401f9c <error@@Base+0x154>
  406540:	b	4066a4 <error@@Base+0x485c>
  406544:	adrp	x0, 435000 <error@@Base+0x331b8>
  406548:	add	x0, x0, #0x6b0
  40654c:	ldr	x1, [x0]
  406550:	adrp	x0, 435000 <error@@Base+0x331b8>
  406554:	add	x0, x0, #0x6e8
  406558:	str	x1, [x0]
  40655c:	b	4066b0 <error@@Base+0x4868>
  406560:	mov	x0, #0x18                  	// #24
  406564:	bl	408bf8 <error@@Base+0x6db0>
  406568:	str	x0, [sp, #264]
  40656c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406570:	add	x0, x0, #0x6b0
  406574:	ldr	x1, [x0]
  406578:	ldr	x0, [sp, #264]
  40657c:	str	x1, [x0, #8]
  406580:	ldr	x1, [sp, #136]
  406584:	ldr	x0, [sp, #264]
  406588:	str	x1, [x0]
  40658c:	ldr	x0, [sp, #264]
  406590:	mov	w1, #0x1                   	// #1
  406594:	str	w1, [x0, #16]
  406598:	ldr	x0, [sp, #264]
  40659c:	str	x0, [sp, #136]
  4065a0:	b	4066b0 <error@@Base+0x4868>
  4065a4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4065a8:	add	x2, x0, #0xfa8
  4065ac:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4065b0:	add	x1, x0, #0xea0
  4065b4:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4065b8:	add	x0, x0, #0xfb0
  4065bc:	bl	401b10 <printf@plt>
  4065c0:	adrp	x0, 420000 <error@@Base+0x1e1b8>
  4065c4:	add	x0, x0, #0xc60
  4065c8:	bl	4019c0 <puts@plt>
  4065cc:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  4065d0:	add	x0, x0, #0xfd0
  4065d4:	bl	401b60 <gettext@plt>
  4065d8:	mov	x2, x0
  4065dc:	adrp	x0, 422000 <error@@Base+0x201b8>
  4065e0:	add	x1, x0, #0xc8
  4065e4:	mov	x0, x2
  4065e8:	bl	401b10 <printf@plt>
  4065ec:	mov	w0, #0x0                   	// #0
  4065f0:	bl	401780 <exit@plt>
  4065f4:	str	xzr, [sp, #88]
  4065f8:	adrp	x0, 435000 <error@@Base+0x331b8>
  4065fc:	add	x0, x0, #0x6b0
  406600:	ldr	x0, [x0]
  406604:	add	x1, sp, #0x58
  406608:	mov	w2, #0x0                   	// #0
  40660c:	bl	401750 <strtoul@plt>
  406610:	str	x0, [sp, #240]
  406614:	ldr	x0, [sp, #88]
  406618:	cmp	x0, #0x0
  40661c:	b.eq	406648 <error@@Base+0x4800>  // b.none
  406620:	ldr	x1, [sp, #88]
  406624:	adrp	x0, 435000 <error@@Base+0x331b8>
  406628:	add	x0, x0, #0x6b0
  40662c:	ldr	x0, [x0]
  406630:	cmp	x1, x0
  406634:	b.eq	406648 <error@@Base+0x4800>  // b.none
  406638:	ldr	x0, [sp, #88]
  40663c:	ldrb	w0, [x0]
  406640:	cmp	w0, #0x0
  406644:	b.eq	40664c <error@@Base+0x4804>  // b.none
  406648:	bl	402a38 <error@@Base+0xbf0>
  40664c:	ldr	x0, [sp, #240]
  406650:	str	w0, [sp, #572]
  406654:	ldr	w0, [sp, #572]
  406658:	cmp	w0, #0x0
  40665c:	b.gt	4066ac <error@@Base+0x4864>
  406660:	bl	402a38 <error@@Base+0xbf0>
  406664:	b	4066ac <error@@Base+0x4864>
  406668:	mov	w0, #0x1                   	// #1
  40666c:	str	w0, [sp, #516]
  406670:	adrp	x0, 435000 <error@@Base+0x331b8>
  406674:	add	x0, x0, #0x6d8
  406678:	mov	w1, #0x1                   	// #1
  40667c:	str	w1, [x0]
  406680:	b	4066b0 <error@@Base+0x4868>
  406684:	bl	402a38 <error@@Base+0xbf0>
  406688:	b	405d54 <error@@Base+0x3f0c>
  40668c:	nop
  406690:	b	405d54 <error@@Base+0x3f0c>
  406694:	nop
  406698:	b	405d54 <error@@Base+0x3f0c>
  40669c:	nop
  4066a0:	b	405d54 <error@@Base+0x3f0c>
  4066a4:	nop
  4066a8:	b	405d54 <error@@Base+0x3f0c>
  4066ac:	nop
  4066b0:	b	405d54 <error@@Base+0x3f0c>
  4066b4:	nop
  4066b8:	b	40677c <error@@Base+0x4934>
  4066bc:	ldr	x0, [sp, #592]
  4066c0:	cmp	x0, #0x0
  4066c4:	b.ne	4066f0 <error@@Base+0x48a8>  // b.any
  4066c8:	ldr	x1, [sp, #32]
  4066cc:	adrp	x0, 435000 <error@@Base+0x331b8>
  4066d0:	add	x0, x0, #0x6b8
  4066d4:	ldr	w0, [x0]
  4066d8:	sxtw	x0, w0
  4066dc:	lsl	x0, x0, #3
  4066e0:	add	x0, x1, x0
  4066e4:	ldr	x0, [x0]
  4066e8:	str	x0, [sp, #592]
  4066ec:	b	406760 <error@@Base+0x4918>
  4066f0:	ldr	x0, [sp, #584]
  4066f4:	cmp	x0, #0x0
  4066f8:	b.ne	406724 <error@@Base+0x48dc>  // b.any
  4066fc:	ldr	x1, [sp, #32]
  406700:	adrp	x0, 435000 <error@@Base+0x331b8>
  406704:	add	x0, x0, #0x6b8
  406708:	ldr	w0, [x0]
  40670c:	sxtw	x0, w0
  406710:	lsl	x0, x0, #3
  406714:	add	x0, x1, x0
  406718:	ldr	x0, [x0]
  40671c:	str	x0, [sp, #584]
  406720:	b	406760 <error@@Base+0x4918>
  406724:	adrp	x0, 422000 <error@@Base+0x201b8>
  406728:	add	x0, x0, #0xd0
  40672c:	bl	401b60 <gettext@plt>
  406730:	mov	x2, x0
  406734:	ldr	x1, [sp, #32]
  406738:	adrp	x0, 435000 <error@@Base+0x331b8>
  40673c:	add	x0, x0, #0x6b8
  406740:	ldr	w0, [x0]
  406744:	sxtw	x0, w0
  406748:	lsl	x0, x0, #3
  40674c:	add	x0, x1, x0
  406750:	ldr	x0, [x0]
  406754:	mov	x1, x0
  406758:	mov	x0, x2
  40675c:	bl	401e48 <error@@Base>
  406760:	adrp	x0, 435000 <error@@Base+0x331b8>
  406764:	add	x0, x0, #0x6b8
  406768:	ldr	w0, [x0]
  40676c:	add	w1, w0, #0x1
  406770:	adrp	x0, 435000 <error@@Base+0x331b8>
  406774:	add	x0, x0, #0x6b8
  406778:	str	w1, [x0]
  40677c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406780:	add	x0, x0, #0x6b8
  406784:	ldr	w1, [x0]
  406788:	ldr	w0, [sp, #44]
  40678c:	cmp	w1, w0
  406790:	b.lt	4066bc <error@@Base+0x4874>  // b.tstop
  406794:	ldr	x0, [sp, #592]
  406798:	cmp	x0, #0x0
  40679c:	b.ne	4067b0 <error@@Base+0x4968>  // b.any
  4067a0:	adrp	x0, 422000 <error@@Base+0x201b8>
  4067a4:	add	x0, x0, #0xf8
  4067a8:	bl	401b60 <gettext@plt>
  4067ac:	bl	401f9c <error@@Base+0x154>
  4067b0:	ldr	x0, [sp, #584]
  4067b4:	cmp	x0, #0x0
  4067b8:	b.ne	4067cc <error@@Base+0x4984>  // b.any
  4067bc:	adrp	x0, 422000 <error@@Base+0x201b8>
  4067c0:	add	x0, x0, #0x138
  4067c4:	bl	401b60 <gettext@plt>
  4067c8:	bl	401f9c <error@@Base+0x154>
  4067cc:	ldr	w0, [sp, #504]
  4067d0:	cmp	w0, #0x0
  4067d4:	b.eq	4067e8 <error@@Base+0x49a0>  // b.none
  4067d8:	ldr	x1, [sp, #584]
  4067dc:	adrp	x0, 422000 <error@@Base+0x201b8>
  4067e0:	add	x0, x0, #0x170
  4067e4:	bl	401b10 <printf@plt>
  4067e8:	ldr	w0, [sp, #516]
  4067ec:	cmp	w0, #0x0
  4067f0:	b.ne	406834 <error@@Base+0x49ec>  // b.any
  4067f4:	add	x2, sp, #0x98
  4067f8:	add	x0, sp, #0xa0
  4067fc:	add	x1, sp, #0x7c
  406800:	mov	x4, x2
  406804:	mov	x3, x0
  406808:	adrp	x0, 402000 <error@@Base+0x1b8>
  40680c:	add	x2, x0, #0xb80
  406810:	ldr	x0, [sp, #584]
  406814:	bl	403350 <error@@Base+0x1508>
  406818:	str	x0, [sp, #520]
  40681c:	ldr	x0, [sp, #520]
  406820:	cmp	x0, #0x0
  406824:	b.ne	406890 <error@@Base+0x4a48>  // b.any
  406828:	ldr	x0, [sp, #160]
  40682c:	bl	402188 <error@@Base+0x340>
  406830:	b	406890 <error@@Base+0x4a48>
  406834:	add	x2, sp, #0x98
  406838:	add	x1, sp, #0xa0
  40683c:	add	x0, sp, #0x7c
  406840:	mov	x4, x2
  406844:	mov	x3, x1
  406848:	mov	x2, #0x0                   	// #0
  40684c:	mov	x1, x0
  406850:	ldr	x0, [sp, #584]
  406854:	bl	403350 <error@@Base+0x1508>
  406858:	str	x0, [sp, #520]
  40685c:	ldr	x0, [sp, #520]
  406860:	cmp	x0, #0x0
  406864:	b.ne	406890 <error@@Base+0x4a48>  // b.any
  406868:	adrp	x0, 422000 <error@@Base+0x201b8>
  40686c:	add	x0, x0, #0x190
  406870:	bl	401b60 <gettext@plt>
  406874:	mov	x2, x0
  406878:	ldr	x0, [sp, #160]
  40687c:	mov	x1, x0
  406880:	mov	x0, x2
  406884:	bl	401ef0 <error@@Base+0xa8>
  406888:	mov	w0, #0x0                   	// #0
  40688c:	bl	401780 <exit@plt>
  406890:	ldr	w0, [sp, #124]
  406894:	add	x1, sp, #0x78
  406898:	mov	x2, x1
  40689c:	mov	w1, w0
  4068a0:	ldr	x0, [sp, #520]
  4068a4:	bl	407700 <error@@Base+0x58b8>
  4068a8:	str	x0, [sp, #192]
  4068ac:	ldr	w0, [sp, #120]
  4068b0:	add	x1, sp, #0x70
  4068b4:	mov	x2, x1
  4068b8:	mov	w1, w0
  4068bc:	ldr	x0, [sp, #192]
  4068c0:	bl	4040fc <error@@Base+0x22b4>
  4068c4:	ldr	w0, [sp, #516]
  4068c8:	cmp	w0, #0x0
  4068cc:	b.ne	40699c <error@@Base+0x4b54>  // b.any
  4068d0:	adrp	x0, 435000 <error@@Base+0x331b8>
  4068d4:	add	x0, x0, #0x6d0
  4068d8:	ldr	x0, [x0]
  4068dc:	cmp	x0, #0x0
  4068e0:	b.eq	40699c <error@@Base+0x4b54>  // b.none
  4068e4:	ldr	x0, [sp, #112]
  4068e8:	str	x0, [sp, #464]
  4068ec:	b	406990 <error@@Base+0x4b48>
  4068f0:	ldr	x0, [sp, #464]
  4068f4:	ldr	x0, [x0, #32]
  4068f8:	str	x0, [sp, #456]
  4068fc:	b	406978 <error@@Base+0x4b30>
  406900:	adrp	x0, 435000 <error@@Base+0x331b8>
  406904:	add	x0, x0, #0x6d0
  406908:	ldr	x5, [x0]
  40690c:	ldr	x0, [sp, #456]
  406910:	ldr	x0, [x0, #8]
  406914:	mov	w4, #0x0                   	// #0
  406918:	mov	x3, #0x0                   	// #0
  40691c:	mov	x2, #0x0                   	// #0
  406920:	mov	x1, x0
  406924:	mov	x0, x5
  406928:	bl	4167dc <error@@Base+0x14994>
  40692c:	cmp	w0, #0x0
  406930:	b.ne	40696c <error@@Base+0x4b24>  // b.any
  406934:	mov	x0, #0x18                  	// #24
  406938:	bl	408bf8 <error@@Base+0x6db0>
  40693c:	str	x0, [sp, #184]
  406940:	ldr	x0, [sp, #456]
  406944:	ldr	x1, [x0, #8]
  406948:	ldr	x0, [sp, #184]
  40694c:	str	x1, [x0, #8]
  406950:	ldr	x1, [sp, #136]
  406954:	ldr	x0, [sp, #184]
  406958:	str	x1, [x0]
  40695c:	ldr	x0, [sp, #184]
  406960:	str	wzr, [x0, #16]
  406964:	ldr	x0, [sp, #184]
  406968:	str	x0, [sp, #136]
  40696c:	ldr	x0, [sp, #456]
  406970:	ldr	x0, [x0]
  406974:	str	x0, [sp, #456]
  406978:	ldr	x0, [sp, #456]
  40697c:	cmp	x0, #0x0
  406980:	b.ne	406900 <error@@Base+0x4ab8>  // b.any
  406984:	ldr	x0, [sp, #464]
  406988:	ldr	x0, [x0]
  40698c:	str	x0, [sp, #464]
  406990:	ldr	x0, [sp, #464]
  406994:	cmp	x0, #0x0
  406998:	b.ne	4068f0 <error@@Base+0x4aa8>  // b.any
  40699c:	adrp	x0, 435000 <error@@Base+0x331b8>
  4069a0:	add	x0, x0, #0x6d8
  4069a4:	ldr	w0, [x0]
  4069a8:	cmp	w0, #0x0
  4069ac:	b.ne	406a0c <error@@Base+0x4bc4>  // b.any
  4069b0:	ldr	x0, [sp, #592]
  4069b4:	bl	401760 <strlen@plt>
  4069b8:	mov	x1, x0
  4069bc:	ldr	x0, [sp, #592]
  4069c0:	add	x0, x0, x1
  4069c4:	str	x0, [sp, #448]
  4069c8:	b	4069d8 <error@@Base+0x4b90>
  4069cc:	ldr	x0, [sp, #448]
  4069d0:	sub	x0, x0, #0x1
  4069d4:	str	x0, [sp, #448]
  4069d8:	ldr	x1, [sp, #448]
  4069dc:	ldr	x0, [sp, #592]
  4069e0:	cmp	x1, x0
  4069e4:	b.ls	4069fc <error@@Base+0x4bb4>  // b.plast
  4069e8:	ldr	x0, [sp, #448]
  4069ec:	sub	x0, x0, #0x1
  4069f0:	ldrb	w0, [x0]
  4069f4:	cmp	w0, #0x2f
  4069f8:	b.ne	4069cc <error@@Base+0x4b84>  // b.any
  4069fc:	ldr	x0, [sp, #448]
  406a00:	bl	402614 <error@@Base+0x7cc>
  406a04:	str	x0, [sp, #600]
  406a08:	b	406a18 <error@@Base+0x4bd0>
  406a0c:	ldr	x0, [sp, #592]
  406a10:	bl	408dac <error@@Base+0x6f64>
  406a14:	str	x0, [sp, #600]
  406a18:	adrp	x0, 435000 <error@@Base+0x331b8>
  406a1c:	add	x0, x0, #0x6d8
  406a20:	ldr	w0, [x0]
  406a24:	cmp	w0, #0x0
  406a28:	b.ne	406a9c <error@@Base+0x4c54>  // b.any
  406a2c:	ldr	w0, [sp, #504]
  406a30:	cmp	w0, #0x0
  406a34:	b.eq	406a48 <error@@Base+0x4c00>  // b.none
  406a38:	ldr	x1, [sp, #592]
  406a3c:	adrp	x0, 422000 <error@@Base+0x201b8>
  406a40:	add	x0, x0, #0x1a8
  406a44:	bl	401b10 <printf@plt>
  406a48:	add	x1, sp, #0x50
  406a4c:	add	x0, sp, #0x94
  406a50:	mov	x4, #0x0                   	// #0
  406a54:	mov	x3, x1
  406a58:	mov	x2, #0x0                   	// #0
  406a5c:	mov	x1, x0
  406a60:	ldr	x0, [sp, #592]
  406a64:	bl	403350 <error@@Base+0x1508>
  406a68:	str	x0, [sp, #288]
  406a6c:	ldr	x0, [sp, #288]
  406a70:	cmp	x0, #0x0
  406a74:	b.ne	406a80 <error@@Base+0x4c38>  // b.any
  406a78:	ldr	x0, [sp, #80]
  406a7c:	bl	402188 <error@@Base+0x340>
  406a80:	ldr	w0, [sp, #148]
  406a84:	add	x1, sp, #0x90
  406a88:	mov	x2, x1
  406a8c:	mov	w1, w0
  406a90:	ldr	x0, [sp, #288]
  406a94:	bl	407700 <error@@Base+0x58b8>
  406a98:	str	x0, [sp, #560]
  406a9c:	ldr	w0, [sp, #144]
  406aa0:	add	x2, sp, #0x80
  406aa4:	add	x1, sp, #0x88
  406aa8:	ldr	w4, [sp, #516]
  406aac:	mov	x3, x2
  406ab0:	mov	x2, x1
  406ab4:	mov	w1, w0
  406ab8:	ldr	x0, [sp, #560]
  406abc:	bl	4039f0 <error@@Base+0x1ba8>
  406ac0:	str	w0, [sp, #500]
  406ac4:	ldr	w0, [sp, #516]
  406ac8:	cmp	w0, #0x0
  406acc:	b.ne	406cdc <error@@Base+0x4e94>  // b.any
  406ad0:	ldr	x0, [sp, #552]
  406ad4:	cmp	x0, #0x0
  406ad8:	b.ne	406af0 <error@@Base+0x4ca8>  // b.any
  406adc:	ldr	x0, [sp, #128]
  406ae0:	str	x0, [sp, #552]
  406ae4:	ldr	w0, [sp, #500]
  406ae8:	str	w0, [sp, #548]
  406aec:	b	406bac <error@@Base+0x4d64>
  406af0:	ldr	x0, [sp, #552]
  406af4:	cmp	x0, #0x0
  406af8:	b.eq	406bac <error@@Base+0x4d64>  // b.none
  406afc:	ldr	x0, [sp, #128]
  406b00:	cmp	x0, #0x0
  406b04:	b.ne	406b18 <error@@Base+0x4cd0>  // b.any
  406b08:	ldr	x1, [sp, #600]
  406b0c:	ldr	x0, [sp, #552]
  406b10:	bl	40560c <error@@Base+0x37c4>
  406b14:	b	406bac <error@@Base+0x4d64>
  406b18:	str	xzr, [sp, #72]
  406b1c:	str	xzr, [sp, #64]
  406b20:	str	xzr, [sp, #56]
  406b24:	str	xzr, [sp, #48]
  406b28:	ldr	x0, [sp, #128]
  406b2c:	ldr	x0, [x0, #8]
  406b30:	add	x4, sp, #0x40
  406b34:	add	x3, sp, #0x48
  406b38:	add	x2, sp, #0x30
  406b3c:	add	x1, sp, #0x38
  406b40:	bl	404f7c <error@@Base+0x3134>
  406b44:	ldr	x0, [sp, #56]
  406b48:	cmp	x0, #0x0
  406b4c:	b.eq	406b88 <error@@Base+0x4d40>  // b.none
  406b50:	ldr	x0, [sp, #56]
  406b54:	ldrb	w0, [x0]
  406b58:	cmp	w0, #0x2a
  406b5c:	b.eq	406b70 <error@@Base+0x4d28>  // b.none
  406b60:	ldr	x1, [sp, #600]
  406b64:	ldr	x0, [sp, #552]
  406b68:	bl	40560c <error@@Base+0x37c4>
  406b6c:	b	406b80 <error@@Base+0x4d38>
  406b70:	ldr	x0, [sp, #56]
  406b74:	mov	x1, x0
  406b78:	ldr	x0, [sp, #552]
  406b7c:	bl	40560c <error@@Base+0x37c4>
  406b80:	ldr	x0, [sp, #56]
  406b84:	bl	401a40 <free@plt>
  406b88:	ldr	x0, [sp, #72]
  406b8c:	cmp	x0, #0x0
  406b90:	b.eq	406bac <error@@Base+0x4d64>  // b.none
  406b94:	ldr	x0, [sp, #72]
  406b98:	mov	x1, x0
  406b9c:	ldr	x0, [sp, #552]
  406ba0:	bl	4057f8 <error@@Base+0x39b0>
  406ba4:	ldr	x0, [sp, #72]
  406ba8:	bl	401a40 <free@plt>
  406bac:	ldr	x1, [sp, #600]
  406bb0:	ldr	x0, [sp, #552]
  406bb4:	bl	4054cc <error@@Base+0x3684>
  406bb8:	adrp	x0, 435000 <error@@Base+0x331b8>
  406bbc:	add	x0, x0, #0x668
  406bc0:	ldr	w0, [x0]
  406bc4:	cmp	w0, #0x0
  406bc8:	b.eq	406bfc <error@@Base+0x4db4>  // b.none
  406bcc:	adrp	x0, 422000 <error@@Base+0x201b8>
  406bd0:	add	x0, x0, #0x1c8
  406bd4:	bl	401b50 <getenv@plt>
  406bd8:	str	x0, [sp, #176]
  406bdc:	ldr	x0, [sp, #176]
  406be0:	cmp	x0, #0x0
  406be4:	b.ne	406bfc <error@@Base+0x4db4>  // b.any
  406be8:	ldr	w3, [sp, #572]
  406bec:	ldr	w2, [sp, #576]
  406bf0:	ldr	w1, [sp, #580]
  406bf4:	ldr	x0, [sp, #552]
  406bf8:	bl	4052d0 <error@@Base+0x3488>
  406bfc:	ldr	x0, [sp, #136]
  406c00:	cmp	x0, #0x0
  406c04:	b.ne	406c5c <error@@Base+0x4e14>  // b.any
  406c08:	mov	x0, #0x18                  	// #24
  406c0c:	bl	408bf8 <error@@Base+0x6db0>
  406c10:	str	x0, [sp, #136]
  406c14:	adrp	x0, 435000 <error@@Base+0x331b8>
  406c18:	add	x0, x0, #0x6e8
  406c1c:	ldr	x0, [x0]
  406c20:	cmp	x0, #0x0
  406c24:	b.eq	406c38 <error@@Base+0x4df0>  // b.none
  406c28:	adrp	x0, 435000 <error@@Base+0x331b8>
  406c2c:	add	x0, x0, #0x6e8
  406c30:	ldr	x0, [x0]
  406c34:	b	406c40 <error@@Base+0x4df8>
  406c38:	adrp	x0, 421000 <error@@Base+0x1f1b8>
  406c3c:	add	x0, x0, #0xd40
  406c40:	ldr	x1, [sp, #136]
  406c44:	str	x0, [x1, #8]
  406c48:	ldr	x0, [sp, #136]
  406c4c:	str	xzr, [x0]
  406c50:	ldr	x0, [sp, #136]
  406c54:	mov	w1, #0x1                   	// #1
  406c58:	str	w1, [x0, #16]
  406c5c:	ldr	x0, [sp, #552]
  406c60:	cmp	x0, #0x0
  406c64:	b.ne	406c90 <error@@Base+0x4e48>  // b.any
  406c68:	ldr	w0, [sp, #508]
  406c6c:	cmp	w0, #0x0
  406c70:	b.ne	406c88 <error@@Base+0x4e40>  // b.any
  406c74:	adrp	x0, 422000 <error@@Base+0x201b8>
  406c78:	add	x0, x0, #0x1e0
  406c7c:	bl	401b60 <gettext@plt>
  406c80:	ldr	x1, [sp, #592]
  406c84:	bl	401ef0 <error@@Base+0xa8>
  406c88:	mov	w0, #0x0                   	// #0
  406c8c:	bl	401780 <exit@plt>
  406c90:	ldr	w0, [sp, #548]
  406c94:	cmp	w0, #0x0
  406c98:	b.le	406cdc <error@@Base+0x4e94>
  406c9c:	ldr	x0, [sp, #552]
  406ca0:	ldr	x0, [x0, #24]
  406ca4:	cmp	x0, #0x0
  406ca8:	b.ne	406cdc <error@@Base+0x4e94>  // b.any
  406cac:	ldr	x0, [sp, #552]
  406cb0:	str	x0, [sp, #440]
  406cb4:	b	406cd0 <error@@Base+0x4e88>
  406cb8:	ldr	x1, [sp, #136]
  406cbc:	ldr	x0, [sp, #440]
  406cc0:	str	x1, [x0, #24]
  406cc4:	ldr	x0, [sp, #440]
  406cc8:	ldr	x0, [x0]
  406ccc:	str	x0, [sp, #440]
  406cd0:	ldr	x0, [sp, #440]
  406cd4:	cmp	x0, #0x0
  406cd8:	b.ne	406cb8 <error@@Base+0x4e70>  // b.any
  406cdc:	ldr	w0, [sp, #516]
  406ce0:	cmp	w0, #0x0
  406ce4:	b.eq	406de0 <error@@Base+0x4f98>  // b.none
  406ce8:	ldr	w0, [sp, #120]
  406cec:	ldr	x2, [sp, #600]
  406cf0:	mov	w1, w0
  406cf4:	ldr	x0, [sp, #192]
  406cf8:	bl	404690 <error@@Base+0x2848>
  406cfc:	str	w0, [sp, #512]
  406d00:	ldr	w0, [sp, #512]
  406d04:	cmp	w0, #0x0
  406d08:	b.ne	406de0 <error@@Base+0x4f98>  // b.any
  406d0c:	adrp	x0, 435000 <error@@Base+0x331b8>
  406d10:	add	x0, x0, #0x6d8
  406d14:	ldr	w0, [x0]
  406d18:	cmp	w0, #0x0
  406d1c:	b.ne	406de0 <error@@Base+0x4f98>  // b.any
  406d20:	ldr	x0, [sp, #552]
  406d24:	str	x0, [sp, #432]
  406d28:	b	406d78 <error@@Base+0x4f30>
  406d2c:	ldr	x0, [sp, #432]
  406d30:	ldr	x0, [x0, #24]
  406d34:	cmp	x0, #0x0
  406d38:	b.eq	406d6c <error@@Base+0x4f24>  // b.none
  406d3c:	ldr	x0, [sp, #432]
  406d40:	ldr	x0, [x0, #8]
  406d44:	bl	4023e8 <error@@Base+0x5a0>
  406d48:	str	x0, [sp, #168]
  406d4c:	ldr	w0, [sp, #120]
  406d50:	ldr	x2, [sp, #168]
  406d54:	mov	w1, w0
  406d58:	ldr	x0, [sp, #192]
  406d5c:	bl	404690 <error@@Base+0x2848>
  406d60:	str	w0, [sp, #512]
  406d64:	ldr	x0, [sp, #168]
  406d68:	bl	401a40 <free@plt>
  406d6c:	ldr	x0, [sp, #432]
  406d70:	ldr	x0, [x0]
  406d74:	str	x0, [sp, #432]
  406d78:	ldr	x0, [sp, #432]
  406d7c:	cmp	x0, #0x0
  406d80:	b.ne	406d2c <error@@Base+0x4ee4>  // b.any
  406d84:	ldr	w0, [sp, #512]
  406d88:	cmp	w0, #0x0
  406d8c:	b.ne	406de0 <error@@Base+0x4f98>  // b.any
  406d90:	ldr	x0, [sp, #552]
  406d94:	str	x0, [sp, #424]
  406d98:	b	406dd4 <error@@Base+0x4f8c>
  406d9c:	ldr	x0, [sp, #424]
  406da0:	ldr	x0, [x0, #24]
  406da4:	cmp	x0, #0x0
  406da8:	b.ne	406dc8 <error@@Base+0x4f80>  // b.any
  406dac:	ldr	w1, [sp, #120]
  406db0:	ldr	x0, [sp, #424]
  406db4:	ldr	x0, [x0, #8]
  406db8:	mov	x2, x0
  406dbc:	ldr	x0, [sp, #192]
  406dc0:	bl	404690 <error@@Base+0x2848>
  406dc4:	str	w0, [sp, #512]
  406dc8:	ldr	x0, [sp, #424]
  406dcc:	ldr	x0, [x0]
  406dd0:	str	x0, [sp, #424]
  406dd4:	ldr	x0, [sp, #424]
  406dd8:	cmp	x0, #0x0
  406ddc:	b.ne	406d9c <error@@Base+0x4f54>  // b.any
  406de0:	ldr	w0, [sp, #516]
  406de4:	cmp	w0, #0x0
  406de8:	b.eq	406f54 <error@@Base+0x510c>  // b.none
  406dec:	ldr	w0, [sp, #512]
  406df0:	cmp	w0, #0x0
  406df4:	b.eq	406f54 <error@@Base+0x510c>  // b.none
  406df8:	adrp	x0, 435000 <error@@Base+0x331b8>
  406dfc:	add	x0, x0, #0x6dc
  406e00:	ldr	w0, [x0]
  406e04:	cmp	w0, #0x0
  406e08:	b.ne	406f54 <error@@Base+0x510c>  // b.any
  406e0c:	ldr	x0, [sp, #112]
  406e10:	str	x0, [sp, #416]
  406e14:	b	406f48 <error@@Base+0x5100>
  406e18:	ldr	x0, [sp, #416]
  406e1c:	ldr	x0, [x0, #32]
  406e20:	str	x0, [sp, #408]
  406e24:	b	406f30 <error@@Base+0x50e8>
  406e28:	mov	w0, #0x1                   	// #1
  406e2c:	str	w0, [sp, #404]
  406e30:	ldr	x0, [sp, #408]
  406e34:	ldr	w0, [x0, #20]
  406e38:	str	w0, [sp, #500]
  406e3c:	b	406eac <error@@Base+0x5064>
  406e40:	ldrsw	x1, [sp, #500]
  406e44:	mov	x0, x1
  406e48:	lsl	x0, x0, #2
  406e4c:	add	x0, x0, x1
  406e50:	lsl	x0, x0, #3
  406e54:	sub	x0, x0, #0x28
  406e58:	ldr	x1, [sp, #192]
  406e5c:	add	x0, x1, x0
  406e60:	ldr	w0, [x0, #36]
  406e64:	cmp	w0, #0x0
  406e68:	b.ne	406ea0 <error@@Base+0x5058>  // b.any
  406e6c:	ldrsw	x1, [sp, #500]
  406e70:	mov	x0, x1
  406e74:	lsl	x0, x0, #2
  406e78:	add	x0, x0, x1
  406e7c:	lsl	x0, x0, #3
  406e80:	sub	x0, x0, #0x28
  406e84:	ldr	x1, [sp, #192]
  406e88:	add	x0, x1, x0
  406e8c:	ldr	w0, [x0, #8]
  406e90:	cmp	w0, #0x0
  406e94:	b.eq	406ea0 <error@@Base+0x5058>  // b.none
  406e98:	str	wzr, [sp, #404]
  406e9c:	b	406ec0 <error@@Base+0x5078>
  406ea0:	ldr	w0, [sp, #500]
  406ea4:	sub	w0, w0, #0x1
  406ea8:	str	w0, [sp, #500]
  406eac:	ldr	x0, [sp, #408]
  406eb0:	ldr	w0, [x0, #16]
  406eb4:	ldr	w1, [sp, #500]
  406eb8:	cmp	w1, w0
  406ebc:	b.gt	406e40 <error@@Base+0x4ff8>
  406ec0:	ldr	w0, [sp, #404]
  406ec4:	cmp	w0, #0x0
  406ec8:	b.eq	406f24 <error@@Base+0x50dc>  // b.none
  406ecc:	ldr	x0, [sp, #408]
  406ed0:	ldr	w0, [x0, #20]
  406ed4:	str	w0, [sp, #500]
  406ed8:	b	406f10 <error@@Base+0x50c8>
  406edc:	ldrsw	x1, [sp, #500]
  406ee0:	mov	x0, x1
  406ee4:	lsl	x0, x0, #2
  406ee8:	add	x0, x0, x1
  406eec:	lsl	x0, x0, #3
  406ef0:	sub	x0, x0, #0x28
  406ef4:	ldr	x1, [sp, #192]
  406ef8:	add	x0, x1, x0
  406efc:	mov	w1, #0x1                   	// #1
  406f00:	str	w1, [x0, #36]
  406f04:	ldr	w0, [sp, #500]
  406f08:	sub	w0, w0, #0x1
  406f0c:	str	w0, [sp, #500]
  406f10:	ldr	x0, [sp, #408]
  406f14:	ldr	w0, [x0, #16]
  406f18:	ldr	w1, [sp, #500]
  406f1c:	cmp	w1, w0
  406f20:	b.ge	406edc <error@@Base+0x5094>  // b.tcont
  406f24:	ldr	x0, [sp, #408]
  406f28:	ldr	x0, [x0]
  406f2c:	str	x0, [sp, #408]
  406f30:	ldr	x0, [sp, #408]
  406f34:	cmp	x0, #0x0
  406f38:	b.ne	406e28 <error@@Base+0x4fe0>  // b.any
  406f3c:	ldr	x0, [sp, #416]
  406f40:	ldr	x0, [x0]
  406f44:	str	x0, [sp, #416]
  406f48:	ldr	x0, [sp, #416]
  406f4c:	cmp	x0, #0x0
  406f50:	b.ne	406e18 <error@@Base+0x4fd0>  // b.any
  406f54:	ldr	w0, [sp, #516]
  406f58:	cmp	w0, #0x0
  406f5c:	b.ne	4073f4 <error@@Base+0x55ac>  // b.any
  406f60:	ldr	x0, [sp, #112]
  406f64:	str	x0, [sp, #392]
  406f68:	b	4073e8 <error@@Base+0x55a0>
  406f6c:	ldr	x0, [sp, #392]
  406f70:	ldr	x0, [x0, #32]
  406f74:	str	x0, [sp, #384]
  406f78:	b	4073d0 <error@@Base+0x5588>
  406f7c:	ldr	x0, [sp, #384]
  406f80:	ldr	w0, [x0, #20]
  406f84:	str	w0, [sp, #500]
  406f88:	b	406fc4 <error@@Base+0x517c>
  406f8c:	ldrsw	x1, [sp, #500]
  406f90:	mov	x0, x1
  406f94:	lsl	x0, x0, #2
  406f98:	add	x0, x0, x1
  406f9c:	lsl	x0, x0, #3
  406fa0:	sub	x0, x0, #0x28
  406fa4:	ldr	x1, [sp, #192]
  406fa8:	add	x0, x1, x0
  406fac:	ldr	w0, [x0, #8]
  406fb0:	cmp	w0, #0x0
  406fb4:	b.ne	406fdc <error@@Base+0x5194>  // b.any
  406fb8:	ldr	w0, [sp, #500]
  406fbc:	sub	w0, w0, #0x1
  406fc0:	str	w0, [sp, #500]
  406fc4:	ldr	x0, [sp, #384]
  406fc8:	ldr	w0, [x0, #16]
  406fcc:	ldr	w1, [sp, #500]
  406fd0:	cmp	w1, w0
  406fd4:	b.gt	406f8c <error@@Base+0x5144>
  406fd8:	b	406fe0 <error@@Base+0x5198>
  406fdc:	nop
  406fe0:	ldr	x0, [sp, #384]
  406fe4:	ldr	w1, [sp, #500]
  406fe8:	str	w1, [x0, #20]
  406fec:	ldr	x0, [sp, #136]
  406ff0:	str	x0, [sp, #376]
  406ff4:	b	407028 <error@@Base+0x51e0>
  406ff8:	ldr	x0, [sp, #376]
  406ffc:	ldr	x2, [x0, #8]
  407000:	ldr	x0, [sp, #384]
  407004:	ldr	x0, [x0, #8]
  407008:	mov	x1, x0
  40700c:	mov	x0, x2
  407010:	bl	401a10 <strcmp@plt>
  407014:	cmp	w0, #0x0
  407018:	b.eq	407038 <error@@Base+0x51f0>  // b.none
  40701c:	ldr	x0, [sp, #376]
  407020:	ldr	x0, [x0]
  407024:	str	x0, [sp, #376]
  407028:	ldr	x0, [sp, #376]
  40702c:	cmp	x0, #0x0
  407030:	b.ne	406ff8 <error@@Base+0x51b0>  // b.any
  407034:	b	40703c <error@@Base+0x51f4>
  407038:	nop
  40703c:	ldr	x0, [sp, #376]
  407040:	cmp	x0, #0x0
  407044:	b.eq	4073c4 <error@@Base+0x557c>  // b.none
  407048:	ldr	x0, [sp, #384]
  40704c:	ldr	w0, [x0, #20]
  407050:	str	w0, [sp, #372]
  407054:	ldr	x0, [sp, #376]
  407058:	str	wzr, [x0, #16]
  40705c:	ldr	x0, [sp, #552]
  407060:	str	x0, [sp, #360]
  407064:	b	4073b8 <error@@Base+0x5570>
  407068:	ldr	x0, [sp, #360]
  40706c:	ldr	x0, [x0, #24]
  407070:	str	x0, [sp, #376]
  407074:	b	4070a8 <error@@Base+0x5260>
  407078:	ldr	x0, [sp, #376]
  40707c:	ldr	x2, [x0, #8]
  407080:	ldr	x0, [sp, #384]
  407084:	ldr	x0, [x0, #8]
  407088:	mov	x1, x0
  40708c:	mov	x0, x2
  407090:	bl	401a10 <strcmp@plt>
  407094:	cmp	w0, #0x0
  407098:	b.eq	4070cc <error@@Base+0x5284>  // b.none
  40709c:	ldr	x0, [sp, #376]
  4070a0:	ldr	x0, [x0]
  4070a4:	str	x0, [sp, #376]
  4070a8:	ldr	x0, [sp, #376]
  4070ac:	cmp	x0, #0x0
  4070b0:	b.eq	4070d0 <error@@Base+0x5288>  // b.none
  4070b4:	ldr	x0, [sp, #360]
  4070b8:	ldr	x0, [x0, #32]
  4070bc:	ldr	x1, [sp, #376]
  4070c0:	cmp	x1, x0
  4070c4:	b.ne	407078 <error@@Base+0x5230>  // b.any
  4070c8:	b	4070d0 <error@@Base+0x5288>
  4070cc:	nop
  4070d0:	ldr	x0, [sp, #376]
  4070d4:	cmp	x0, #0x0
  4070d8:	b.eq	4073a0 <error@@Base+0x5558>  // b.none
  4070dc:	ldr	x0, [sp, #360]
  4070e0:	ldr	x0, [x0, #32]
  4070e4:	ldr	x1, [sp, #376]
  4070e8:	cmp	x1, x0
  4070ec:	b.eq	4073a0 <error@@Base+0x5558>  // b.none
  4070f0:	ldr	x0, [sp, #384]
  4070f4:	ldr	w0, [x0, #20]
  4070f8:	sub	w0, w0, #0x1
  4070fc:	str	w0, [sp, #500]
  407100:	b	407364 <error@@Base+0x551c>
  407104:	ldrsw	x1, [sp, #500]
  407108:	mov	x0, x1
  40710c:	lsl	x0, x0, #2
  407110:	add	x0, x0, x1
  407114:	lsl	x0, x0, #3
  407118:	mov	x1, x0
  40711c:	ldr	x0, [sp, #192]
  407120:	add	x0, x0, x1
  407124:	ldr	x0, [x0]
  407128:	ldrb	w0, [x0]
  40712c:	cmp	w0, #0x2a
  407130:	b.ne	4072ac <error@@Base+0x5464>  // b.any
  407134:	ldr	x0, [sp, #360]
  407138:	ldr	x4, [x0, #8]
  40713c:	ldr	x0, [sp, #360]
  407140:	ldr	x0, [x0, #16]
  407144:	mov	w5, w0
  407148:	ldrsw	x1, [sp, #500]
  40714c:	mov	x0, x1
  407150:	lsl	x0, x0, #2
  407154:	add	x0, x0, x1
  407158:	lsl	x0, x0, #3
  40715c:	mov	x1, x0
  407160:	ldr	x0, [sp, #192]
  407164:	add	x0, x0, x1
  407168:	ldr	x2, [x0]
  40716c:	ldrsw	x1, [sp, #500]
  407170:	mov	x0, x1
  407174:	lsl	x0, x0, #2
  407178:	add	x0, x0, x1
  40717c:	lsl	x0, x0, #3
  407180:	mov	x1, x0
  407184:	ldr	x0, [sp, #192]
  407188:	add	x0, x0, x1
  40718c:	ldr	w0, [x0, #8]
  407190:	mov	w3, w0
  407194:	mov	w1, w5
  407198:	mov	x0, x4
  40719c:	bl	402324 <error@@Base+0x4dc>
  4071a0:	cmp	w0, #0x0
  4071a4:	b.eq	4072ac <error@@Base+0x5464>  // b.none
  4071a8:	ldrsw	x1, [sp, #500]
  4071ac:	mov	x0, x1
  4071b0:	lsl	x0, x0, #2
  4071b4:	add	x0, x0, x1
  4071b8:	lsl	x0, x0, #3
  4071bc:	mov	x1, x0
  4071c0:	ldr	x0, [sp, #192]
  4071c4:	add	x0, x0, x1
  4071c8:	ldr	w0, [x0, #36]
  4071cc:	cmp	w0, #0x0
  4071d0:	b.ne	4072ac <error@@Base+0x5464>  // b.any
  4071d4:	adrp	x0, 435000 <error@@Base+0x331b8>
  4071d8:	add	x0, x0, #0x6dc
  4071dc:	ldr	w0, [x0]
  4071e0:	cmp	w0, #0x0
  4071e4:	b.eq	4071f4 <error@@Base+0x53ac>  // b.none
  4071e8:	mov	w0, #0xffffffff            	// #-1
  4071ec:	str	w0, [sp, #372]
  4071f0:	b	40737c <error@@Base+0x5534>
  4071f4:	ldrsw	x1, [sp, #500]
  4071f8:	mov	x0, x1
  4071fc:	lsl	x0, x0, #2
  407200:	add	x0, x0, x1
  407204:	lsl	x0, x0, #3
  407208:	mov	x1, x0
  40720c:	ldr	x0, [sp, #192]
  407210:	add	x0, x0, x1
  407214:	mov	w1, #0x1                   	// #1
  407218:	str	w1, [x0, #36]
  40721c:	ldr	w0, [sp, #500]
  407220:	add	w0, w0, #0x1
  407224:	str	w0, [sp, #356]
  407228:	b	407290 <error@@Base+0x5448>
  40722c:	ldrsw	x1, [sp, #356]
  407230:	mov	x0, x1
  407234:	lsl	x0, x0, #2
  407238:	add	x0, x0, x1
  40723c:	lsl	x0, x0, #3
  407240:	mov	x1, x0
  407244:	ldr	x0, [sp, #192]
  407248:	add	x0, x0, x1
  40724c:	ldr	x0, [x0]
  407250:	ldrb	w0, [x0]
  407254:	cmp	w0, #0x2a
  407258:	b.eq	4072a8 <error@@Base+0x5460>  // b.none
  40725c:	ldrsw	x1, [sp, #356]
  407260:	mov	x0, x1
  407264:	lsl	x0, x0, #2
  407268:	add	x0, x0, x1
  40726c:	lsl	x0, x0, #3
  407270:	mov	x1, x0
  407274:	ldr	x0, [sp, #192]
  407278:	add	x0, x0, x1
  40727c:	mov	w1, #0x1                   	// #1
  407280:	str	w1, [x0, #36]
  407284:	ldr	w0, [sp, #356]
  407288:	add	w0, w0, #0x1
  40728c:	str	w0, [sp, #356]
  407290:	ldr	x0, [sp, #384]
  407294:	ldr	w0, [x0, #20]
  407298:	ldr	w1, [sp, #356]
  40729c:	cmp	w1, w0
  4072a0:	b.lt	40722c <error@@Base+0x53e4>  // b.tstop
  4072a4:	b	4072ac <error@@Base+0x5464>
  4072a8:	nop
  4072ac:	ldrsw	x1, [sp, #500]
  4072b0:	mov	x0, x1
  4072b4:	lsl	x0, x0, #2
  4072b8:	add	x0, x0, x1
  4072bc:	lsl	x0, x0, #3
  4072c0:	mov	x1, x0
  4072c4:	ldr	x0, [sp, #192]
  4072c8:	add	x0, x0, x1
  4072cc:	ldr	x0, [x0]
  4072d0:	ldrb	w0, [x0]
  4072d4:	cmp	w0, #0x2a
  4072d8:	b.ne	407358 <error@@Base+0x5510>  // b.any
  4072dc:	ldr	x0, [sp, #360]
  4072e0:	ldr	x4, [x0, #8]
  4072e4:	ldr	x0, [sp, #360]
  4072e8:	ldr	x0, [x0, #16]
  4072ec:	mov	w5, w0
  4072f0:	ldrsw	x1, [sp, #500]
  4072f4:	mov	x0, x1
  4072f8:	lsl	x0, x0, #2
  4072fc:	add	x0, x0, x1
  407300:	lsl	x0, x0, #3
  407304:	mov	x1, x0
  407308:	ldr	x0, [sp, #192]
  40730c:	add	x0, x0, x1
  407310:	ldr	x2, [x0]
  407314:	ldrsw	x1, [sp, #500]
  407318:	mov	x0, x1
  40731c:	lsl	x0, x0, #2
  407320:	add	x0, x0, x1
  407324:	lsl	x0, x0, #3
  407328:	mov	x1, x0
  40732c:	ldr	x0, [sp, #192]
  407330:	add	x0, x0, x1
  407334:	ldr	w0, [x0, #8]
  407338:	mov	w3, w0
  40733c:	mov	w1, w5
  407340:	mov	x0, x4
  407344:	bl	4021f8 <error@@Base+0x3b0>
  407348:	cmp	w0, #0x0
  40734c:	b.eq	407358 <error@@Base+0x5510>  // b.none
  407350:	ldr	w0, [sp, #500]
  407354:	str	w0, [sp, #372]
  407358:	ldr	w0, [sp, #500]
  40735c:	sub	w0, w0, #0x1
  407360:	str	w0, [sp, #500]
  407364:	ldr	x0, [sp, #384]
  407368:	ldr	w0, [x0, #16]
  40736c:	sub	w0, w0, #0x1
  407370:	ldr	w1, [sp, #500]
  407374:	cmp	w1, w0
  407378:	b.ge	407104 <error@@Base+0x52bc>  // b.tcont
  40737c:	ldr	w0, [sp, #372]
  407380:	cmp	w0, #0x0
  407384:	b.lt	4073a8 <error@@Base+0x5560>  // b.tstop
  407388:	ldr	w3, [sp, #548]
  40738c:	ldr	x2, [sp, #192]
  407390:	ldr	w1, [sp, #372]
  407394:	ldr	x0, [sp, #360]
  407398:	bl	407bdc <error@@Base+0x5d94>
  40739c:	b	4073ac <error@@Base+0x5564>
  4073a0:	nop
  4073a4:	b	4073ac <error@@Base+0x5564>
  4073a8:	nop
  4073ac:	ldr	x0, [sp, #360]
  4073b0:	ldr	x0, [x0]
  4073b4:	str	x0, [sp, #360]
  4073b8:	ldr	x0, [sp, #360]
  4073bc:	cmp	x0, #0x0
  4073c0:	b.ne	407068 <error@@Base+0x5220>  // b.any
  4073c4:	ldr	x0, [sp, #384]
  4073c8:	ldr	x0, [x0]
  4073cc:	str	x0, [sp, #384]
  4073d0:	ldr	x0, [sp, #384]
  4073d4:	cmp	x0, #0x0
  4073d8:	b.ne	406f7c <error@@Base+0x5134>  // b.any
  4073dc:	ldr	x0, [sp, #392]
  4073e0:	ldr	x0, [x0]
  4073e4:	str	x0, [sp, #392]
  4073e8:	ldr	x0, [sp, #392]
  4073ec:	cmp	x0, #0x0
  4073f0:	b.ne	406f6c <error@@Base+0x5124>  // b.any
  4073f4:	ldr	w0, [sp, #516]
  4073f8:	cmp	w0, #0x0
  4073fc:	b.ne	40764c <error@@Base+0x5804>  // b.any
  407400:	str	xzr, [sp, #336]
  407404:	ldr	x0, [sp, #112]
  407408:	str	x0, [sp, #344]
  40740c:	b	407454 <error@@Base+0x560c>
  407410:	ldr	x0, [sp, #344]
  407414:	ldr	x0, [x0, #8]
  407418:	cmp	x0, #0x0
  40741c:	b.eq	407448 <error@@Base+0x5600>  // b.none
  407420:	ldr	x0, [sp, #344]
  407424:	ldr	x2, [x0, #8]
  407428:	adrp	x0, 422000 <error@@Base+0x201b8>
  40742c:	add	x1, x0, #0x200
  407430:	mov	x0, x2
  407434:	bl	401a10 <strcmp@plt>
  407438:	cmp	w0, #0x0
  40743c:	b.ne	407448 <error@@Base+0x5600>  // b.any
  407440:	ldr	x0, [sp, #344]
  407444:	str	x0, [sp, #336]
  407448:	ldr	x0, [sp, #344]
  40744c:	ldr	x0, [x0]
  407450:	str	x0, [sp, #344]
  407454:	ldr	x0, [sp, #344]
  407458:	cmp	x0, #0x0
  40745c:	b.ne	407410 <error@@Base+0x55c8>  // b.any
  407460:	ldr	x0, [sp, #336]
  407464:	cmp	x0, #0x0
  407468:	b.eq	40764c <error@@Base+0x5804>  // b.none
  40746c:	str	wzr, [sp, #324]
  407470:	str	xzr, [sp, #312]
  407474:	ldr	x0, [sp, #136]
  407478:	str	x0, [sp, #328]
  40747c:	b	407640 <error@@Base+0x57f8>
  407480:	str	wzr, [sp, #324]
  407484:	str	xzr, [sp, #312]
  407488:	ldr	x0, [sp, #328]
  40748c:	ldr	w0, [x0, #16]
  407490:	cmp	w0, #0x0
  407494:	b.eq	407630 <error@@Base+0x57e8>  // b.none
  407498:	adrp	x0, 435000 <error@@Base+0x331b8>
  40749c:	add	x0, x0, #0x66c
  4074a0:	ldr	w0, [x0]
  4074a4:	cmp	w0, #0x0
  4074a8:	b.eq	407584 <error@@Base+0x573c>  // b.none
  4074ac:	str	xzr, [sp, #296]
  4074b0:	ldr	x0, [sp, #336]
  4074b4:	ldr	x0, [x0, #32]
  4074b8:	str	x0, [sp, #304]
  4074bc:	b	407578 <error@@Base+0x5730>
  4074c0:	ldr	x0, [sp, #328]
  4074c4:	ldr	x2, [x0, #8]
  4074c8:	ldr	x0, [sp, #304]
  4074cc:	ldr	x0, [x0, #8]
  4074d0:	mov	x1, x0
  4074d4:	mov	x0, x2
  4074d8:	bl	407ef0 <error@@Base+0x60a8>
  4074dc:	lsr	w0, w0, #31
  4074e0:	and	w0, w0, #0xff
  4074e4:	str	w0, [sp, #324]
  4074e8:	ldr	w0, [sp, #324]
  4074ec:	cmp	w0, #0x0
  4074f0:	b.eq	407564 <error@@Base+0x571c>  // b.none
  4074f4:	ldr	x0, [sp, #296]
  4074f8:	cmp	x0, #0x0
  4074fc:	b.eq	407530 <error@@Base+0x56e8>  // b.none
  407500:	ldr	x0, [sp, #296]
  407504:	ldr	w0, [x0, #20]
  407508:	sxtw	x1, w0
  40750c:	mov	x0, x1
  407510:	lsl	x0, x0, #2
  407514:	add	x0, x0, x1
  407518:	lsl	x0, x0, #3
  40751c:	mov	x1, x0
  407520:	ldr	x0, [sp, #192]
  407524:	add	x0, x0, x1
  407528:	str	x0, [sp, #312]
  40752c:	b	407584 <error@@Base+0x573c>
  407530:	ldr	x0, [sp, #336]
  407534:	ldr	x0, [x0, #32]
  407538:	ldr	w0, [x0, #16]
  40753c:	sxtw	x1, w0
  407540:	mov	x0, x1
  407544:	lsl	x0, x0, #2
  407548:	add	x0, x0, x1
  40754c:	lsl	x0, x0, #3
  407550:	sub	x0, x0, #0x50
  407554:	ldr	x1, [sp, #192]
  407558:	add	x0, x1, x0
  40755c:	str	x0, [sp, #312]
  407560:	b	407584 <error@@Base+0x573c>
  407564:	ldr	x0, [sp, #304]
  407568:	str	x0, [sp, #296]
  40756c:	ldr	x0, [sp, #304]
  407570:	ldr	x0, [x0]
  407574:	str	x0, [sp, #304]
  407578:	ldr	x0, [sp, #304]
  40757c:	cmp	x0, #0x0
  407580:	b.ne	4074c0 <error@@Base+0x5678>  // b.any
  407584:	ldr	w0, [sp, #324]
  407588:	cmp	w0, #0x0
  40758c:	b.ne	4075bc <error@@Base+0x5774>  // b.any
  407590:	ldr	x0, [sp, #336]
  407594:	ldr	w0, [x0, #20]
  407598:	sxtw	x1, w0
  40759c:	mov	x0, x1
  4075a0:	lsl	x0, x0, #2
  4075a4:	add	x0, x0, x1
  4075a8:	lsl	x0, x0, #3
  4075ac:	mov	x1, x0
  4075b0:	ldr	x0, [sp, #192]
  4075b4:	add	x0, x0, x1
  4075b8:	str	x0, [sp, #312]
  4075bc:	ldr	x0, [sp, #312]
  4075c0:	ldr	w0, [x0, #32]
  4075c4:	add	w1, w0, #0x1
  4075c8:	ldr	x0, [sp, #312]
  4075cc:	str	w1, [x0, #32]
  4075d0:	ldr	x0, [sp, #312]
  4075d4:	ldr	x2, [x0, #24]
  4075d8:	ldr	x0, [sp, #312]
  4075dc:	ldr	w0, [x0, #32]
  4075e0:	sxtw	x0, w0
  4075e4:	lsl	x0, x0, #3
  4075e8:	mov	x1, x0
  4075ec:	mov	x0, x2
  4075f0:	bl	408c38 <error@@Base+0x6df0>
  4075f4:	mov	x1, x0
  4075f8:	ldr	x0, [sp, #312]
  4075fc:	str	x1, [x0, #24]
  407600:	ldr	x0, [sp, #312]
  407604:	ldr	w0, [x0, #32]
  407608:	sub	w0, w0, #0x1
  40760c:	str	w0, [sp, #500]
  407610:	ldr	x0, [sp, #312]
  407614:	ldr	x1, [x0, #24]
  407618:	ldrsw	x0, [sp, #500]
  40761c:	lsl	x0, x0, #3
  407620:	add	x0, x1, x0
  407624:	ldr	x1, [sp, #328]
  407628:	str	x1, [x0]
  40762c:	b	407634 <error@@Base+0x57ec>
  407630:	nop
  407634:	ldr	x0, [sp, #328]
  407638:	ldr	x0, [x0]
  40763c:	str	x0, [sp, #328]
  407640:	ldr	x0, [sp, #328]
  407644:	cmp	x0, #0x0
  407648:	b.ne	407480 <error@@Base+0x5638>  // b.any
  40764c:	ldr	w0, [sp, #516]
  407650:	cmp	w0, #0x0
  407654:	b.eq	407684 <error@@Base+0x583c>  // b.none
  407658:	ldr	w0, [sp, #512]
  40765c:	cmp	w0, #0x0
  407660:	b.ne	407684 <error@@Base+0x583c>  // b.any
  407664:	ldr	w0, [sp, #508]
  407668:	cmp	w0, #0x0
  40766c:	b.ne	407684 <error@@Base+0x583c>  // b.any
  407670:	adrp	x0, 422000 <error@@Base+0x201b8>
  407674:	add	x0, x0, #0x208
  407678:	bl	401b60 <gettext@plt>
  40767c:	ldr	x1, [sp, #592]
  407680:	bl	401ef0 <error@@Base+0xa8>
  407684:	ldr	w0, [sp, #504]
  407688:	cmp	w0, #0x0
  40768c:	b.eq	4076a4 <error@@Base+0x585c>  // b.none
  407690:	ldr	x0, [sp, #160]
  407694:	mov	x1, x0
  407698:	adrp	x0, 422000 <error@@Base+0x201b8>
  40769c:	add	x0, x0, #0x238
  4076a0:	bl	401b10 <printf@plt>
  4076a4:	adrp	x0, 435000 <error@@Base+0x331b8>
  4076a8:	add	x0, x0, #0x6e0
  4076ac:	ldr	w0, [x0]
  4076b0:	cmp	w0, #0x0
  4076b4:	b.eq	4076d0 <error@@Base+0x5888>  // b.none
  4076b8:	ldr	x0, [sp, #160]
  4076bc:	mov	x1, x0
  4076c0:	adrp	x0, 422000 <error@@Base+0x201b8>
  4076c4:	add	x0, x0, #0x258
  4076c8:	bl	401b10 <printf@plt>
  4076cc:	b	4076f8 <error@@Base+0x58b0>
  4076d0:	ldr	x0, [sp, #160]
  4076d4:	ldr	w1, [sp, #120]
  4076d8:	ldr	x2, [sp, #136]
  4076dc:	ldr	x3, [sp, #152]
  4076e0:	mov	x6, x3
  4076e4:	mov	x5, x2
  4076e8:	ldr	x4, [sp, #552]
  4076ec:	ldr	w3, [sp, #548]
  4076f0:	ldr	x2, [sp, #192]
  4076f4:	bl	403484 <error@@Base+0x163c>
  4076f8:	mov	w0, #0x0                   	// #0
  4076fc:	bl	401780 <exit@plt>
  407700:	stp	x29, x30, [sp, #-80]!
  407704:	mov	x29, sp
  407708:	str	x0, [sp, #40]
  40770c:	str	w1, [sp, #36]
  407710:	str	x2, [sp, #24]
  407714:	mov	w0, #0x1                   	// #1
  407718:	str	w0, [sp, #72]
  40771c:	mov	w0, #0x1ff                 	// #511
  407720:	str	w0, [sp, #68]
  407724:	str	wzr, [sp, #64]
  407728:	ldr	w0, [sp, #68]
  40772c:	add	w0, w0, #0x1
  407730:	sxtw	x1, w0
  407734:	mov	x0, x1
  407738:	lsl	x0, x0, #2
  40773c:	add	x0, x0, x1
  407740:	lsl	x0, x0, #3
  407744:	bl	408bf8 <error@@Base+0x6db0>
  407748:	str	x0, [sp, #56]
  40774c:	str	wzr, [sp, #76]
  407750:	b	40792c <error@@Base+0x5ae4>
  407754:	ldr	w0, [sp, #72]
  407758:	cmp	w0, #0x0
  40775c:	b.eq	407900 <error@@Base+0x5ab8>  // b.none
  407760:	ldr	w1, [sp, #64]
  407764:	ldr	w0, [sp, #68]
  407768:	cmp	w1, w0
  40776c:	b.ne	4077b0 <error@@Base+0x5968>  // b.any
  407770:	ldr	w0, [sp, #68]
  407774:	add	w0, w0, #0x1
  407778:	lsl	w0, w0, #1
  40777c:	sub	w0, w0, #0x1
  407780:	str	w0, [sp, #68]
  407784:	ldr	w0, [sp, #68]
  407788:	add	w0, w0, #0x1
  40778c:	sxtw	x1, w0
  407790:	mov	x0, x1
  407794:	lsl	x0, x0, #2
  407798:	add	x0, x0, x1
  40779c:	lsl	x0, x0, #3
  4077a0:	mov	x1, x0
  4077a4:	ldr	x0, [sp, #56]
  4077a8:	bl	408c38 <error@@Base+0x6df0>
  4077ac:	str	x0, [sp, #56]
  4077b0:	ldrsw	x2, [sp, #76]
  4077b4:	ldrsw	x1, [sp, #64]
  4077b8:	mov	x0, x1
  4077bc:	lsl	x0, x0, #2
  4077c0:	add	x0, x0, x1
  4077c4:	lsl	x0, x0, #3
  4077c8:	mov	x1, x0
  4077cc:	ldr	x0, [sp, #56]
  4077d0:	add	x0, x0, x1
  4077d4:	ldr	x1, [sp, #40]
  4077d8:	add	x1, x1, x2
  4077dc:	str	x1, [x0]
  4077e0:	ldrsw	x1, [sp, #64]
  4077e4:	mov	x0, x1
  4077e8:	lsl	x0, x0, #2
  4077ec:	add	x0, x0, x1
  4077f0:	lsl	x0, x0, #3
  4077f4:	mov	x1, x0
  4077f8:	ldr	x0, [sp, #56]
  4077fc:	add	x0, x0, x1
  407800:	str	xzr, [x0, #16]
  407804:	ldrsw	x1, [sp, #64]
  407808:	mov	x0, x1
  40780c:	lsl	x0, x0, #2
  407810:	add	x0, x0, x1
  407814:	lsl	x0, x0, #3
  407818:	mov	x1, x0
  40781c:	ldr	x0, [sp, #56]
  407820:	add	x0, x0, x1
  407824:	str	xzr, [x0, #24]
  407828:	ldrsw	x1, [sp, #64]
  40782c:	mov	x0, x1
  407830:	lsl	x0, x0, #2
  407834:	add	x0, x0, x1
  407838:	lsl	x0, x0, #3
  40783c:	mov	x1, x0
  407840:	ldr	x0, [sp, #56]
  407844:	add	x0, x0, x1
  407848:	str	wzr, [x0, #32]
  40784c:	ldrsw	x1, [sp, #64]
  407850:	mov	x0, x1
  407854:	lsl	x0, x0, #2
  407858:	add	x0, x0, x1
  40785c:	lsl	x0, x0, #3
  407860:	mov	x1, x0
  407864:	ldr	x0, [sp, #56]
  407868:	add	x0, x0, x1
  40786c:	str	wzr, [x0, #36]
  407870:	ldr	w0, [sp, #64]
  407874:	cmp	w0, #0x0
  407878:	b.le	4078f4 <error@@Base+0x5aac>
  40787c:	ldrsw	x1, [sp, #64]
  407880:	mov	x0, x1
  407884:	lsl	x0, x0, #2
  407888:	add	x0, x0, x1
  40788c:	lsl	x0, x0, #3
  407890:	mov	x1, x0
  407894:	ldr	x0, [sp, #56]
  407898:	add	x0, x0, x1
  40789c:	ldr	x2, [x0]
  4078a0:	ldrsw	x1, [sp, #64]
  4078a4:	mov	x0, x1
  4078a8:	lsl	x0, x0, #2
  4078ac:	add	x0, x0, x1
  4078b0:	lsl	x0, x0, #3
  4078b4:	sub	x0, x0, #0x28
  4078b8:	ldr	x1, [sp, #56]
  4078bc:	add	x0, x1, x0
  4078c0:	ldr	x0, [x0]
  4078c4:	sub	x0, x2, x0
  4078c8:	sub	w2, w0, #0x1
  4078cc:	ldrsw	x1, [sp, #64]
  4078d0:	mov	x0, x1
  4078d4:	lsl	x0, x0, #2
  4078d8:	add	x0, x0, x1
  4078dc:	lsl	x0, x0, #3
  4078e0:	sub	x0, x0, #0x28
  4078e4:	ldr	x1, [sp, #56]
  4078e8:	add	x0, x1, x0
  4078ec:	mov	w1, w2
  4078f0:	str	w1, [x0, #8]
  4078f4:	ldr	w0, [sp, #64]
  4078f8:	add	w0, w0, #0x1
  4078fc:	str	w0, [sp, #64]
  407900:	ldrsw	x0, [sp, #76]
  407904:	ldr	x1, [sp, #40]
  407908:	add	x0, x1, x0
  40790c:	ldrb	w0, [x0]
  407910:	cmp	w0, #0xa
  407914:	cset	w0, eq  // eq = none
  407918:	and	w0, w0, #0xff
  40791c:	str	w0, [sp, #72]
  407920:	ldr	w0, [sp, #76]
  407924:	add	w0, w0, #0x1
  407928:	str	w0, [sp, #76]
  40792c:	ldr	w1, [sp, #76]
  407930:	ldr	w0, [sp, #36]
  407934:	cmp	w1, w0
  407938:	b.lt	407754 <error@@Base+0x590c>  // b.tstop
  40793c:	ldr	w0, [sp, #64]
  407940:	cmp	w0, #0x0
  407944:	b.le	4079b0 <error@@Base+0x5b68>
  407948:	ldrsw	x0, [sp, #76]
  40794c:	ldr	x1, [sp, #40]
  407950:	add	x2, x1, x0
  407954:	ldrsw	x1, [sp, #64]
  407958:	mov	x0, x1
  40795c:	lsl	x0, x0, #2
  407960:	add	x0, x0, x1
  407964:	lsl	x0, x0, #3
  407968:	sub	x0, x0, #0x28
  40796c:	ldr	x1, [sp, #56]
  407970:	add	x0, x1, x0
  407974:	ldr	x0, [x0]
  407978:	sub	x0, x2, x0
  40797c:	mov	w1, w0
  407980:	ldr	w0, [sp, #72]
  407984:	sub	w2, w1, w0
  407988:	ldrsw	x1, [sp, #64]
  40798c:	mov	x0, x1
  407990:	lsl	x0, x0, #2
  407994:	add	x0, x0, x1
  407998:	lsl	x0, x0, #3
  40799c:	sub	x0, x0, #0x28
  4079a0:	ldr	x1, [sp, #56]
  4079a4:	add	x0, x1, x0
  4079a8:	mov	w1, w2
  4079ac:	str	w1, [x0, #8]
  4079b0:	ldrsw	x1, [sp, #64]
  4079b4:	mov	x0, x1
  4079b8:	lsl	x0, x0, #2
  4079bc:	add	x0, x0, x1
  4079c0:	lsl	x0, x0, #3
  4079c4:	mov	x1, x0
  4079c8:	ldr	x0, [sp, #56]
  4079cc:	add	x0, x0, x1
  4079d0:	str	xzr, [x0]
  4079d4:	ldrsw	x1, [sp, #64]
  4079d8:	mov	x0, x1
  4079dc:	lsl	x0, x0, #2
  4079e0:	add	x0, x0, x1
  4079e4:	lsl	x0, x0, #3
  4079e8:	mov	x1, x0
  4079ec:	ldr	x0, [sp, #56]
  4079f0:	add	x0, x0, x1
  4079f4:	str	xzr, [x0, #16]
  4079f8:	ldrsw	x1, [sp, #64]
  4079fc:	mov	x0, x1
  407a00:	lsl	x0, x0, #2
  407a04:	add	x0, x0, x1
  407a08:	lsl	x0, x0, #3
  407a0c:	mov	x1, x0
  407a10:	ldr	x0, [sp, #56]
  407a14:	add	x0, x0, x1
  407a18:	str	xzr, [x0, #24]
  407a1c:	ldrsw	x1, [sp, #64]
  407a20:	mov	x0, x1
  407a24:	lsl	x0, x0, #2
  407a28:	add	x0, x0, x1
  407a2c:	lsl	x0, x0, #3
  407a30:	mov	x1, x0
  407a34:	ldr	x0, [sp, #56]
  407a38:	add	x0, x0, x1
  407a3c:	str	wzr, [x0, #32]
  407a40:	ldrsw	x1, [sp, #64]
  407a44:	mov	x0, x1
  407a48:	lsl	x0, x0, #2
  407a4c:	add	x0, x0, x1
  407a50:	lsl	x0, x0, #3
  407a54:	mov	x1, x0
  407a58:	ldr	x0, [sp, #56]
  407a5c:	add	x0, x0, x1
  407a60:	str	wzr, [x0, #36]
  407a64:	ldrsw	x1, [sp, #64]
  407a68:	mov	x0, x1
  407a6c:	lsl	x0, x0, #2
  407a70:	add	x0, x0, x1
  407a74:	lsl	x0, x0, #3
  407a78:	mov	x1, x0
  407a7c:	ldr	x0, [sp, #56]
  407a80:	add	x0, x0, x1
  407a84:	str	wzr, [x0, #8]
  407a88:	ldr	x0, [sp, #24]
  407a8c:	ldr	w1, [sp, #64]
  407a90:	str	w1, [x0]
  407a94:	ldr	x0, [sp, #56]
  407a98:	ldp	x29, x30, [sp], #80
  407a9c:	ret
  407aa0:	stp	x29, x30, [sp, #-64]!
  407aa4:	mov	x29, sp
  407aa8:	str	x0, [sp, #24]
  407aac:	str	x1, [sp, #16]
  407ab0:	ldr	x0, [sp, #24]
  407ab4:	str	x0, [sp, #56]
  407ab8:	ldr	x0, [sp, #16]
  407abc:	str	x0, [sp, #48]
  407ac0:	ldr	x0, [sp, #56]
  407ac4:	ldr	x0, [x0]
  407ac8:	ldr	x0, [x0, #8]
  407acc:	str	x0, [sp, #40]
  407ad0:	ldr	x0, [sp, #48]
  407ad4:	ldr	x0, [x0]
  407ad8:	ldr	x0, [x0, #8]
  407adc:	str	x0, [sp, #32]
  407ae0:	ldr	x1, [sp, #32]
  407ae4:	ldr	x0, [sp, #40]
  407ae8:	bl	401a10 <strcmp@plt>
  407aec:	ldp	x29, x30, [sp], #64
  407af0:	ret
  407af4:	stp	x29, x30, [sp, #-96]!
  407af8:	mov	x29, sp
  407afc:	str	x0, [sp, #24]
  407b00:	str	x1, [sp, #16]
  407b04:	ldr	x0, [sp, #24]
  407b08:	str	x0, [sp, #80]
  407b0c:	ldr	x0, [sp, #16]
  407b10:	str	x0, [sp, #72]
  407b14:	ldr	x0, [sp, #80]
  407b18:	ldr	x0, [x0]
  407b1c:	ldr	x0, [x0, #8]
  407b20:	str	x0, [sp, #64]
  407b24:	ldr	x0, [sp, #72]
  407b28:	ldr	x0, [x0]
  407b2c:	ldr	x0, [x0, #8]
  407b30:	str	x0, [sp, #56]
  407b34:	mov	w1, #0x3a                  	// #58
  407b38:	ldr	x0, [sp, #64]
  407b3c:	bl	401a70 <strchr@plt>
  407b40:	str	x0, [sp, #48]
  407b44:	mov	w1, #0x3a                  	// #58
  407b48:	ldr	x0, [sp, #56]
  407b4c:	bl	401a70 <strchr@plt>
  407b50:	str	x0, [sp, #40]
  407b54:	ldr	x0, [sp, #48]
  407b58:	cmp	x0, #0x0
  407b5c:	b.ne	407b70 <error@@Base+0x5d28>  // b.any
  407b60:	ldr	x0, [sp, #64]
  407b64:	bl	401760 <strlen@plt>
  407b68:	str	w0, [sp, #92]
  407b6c:	b	407b80 <error@@Base+0x5d38>
  407b70:	ldr	x1, [sp, #48]
  407b74:	ldr	x0, [sp, #64]
  407b78:	sub	x0, x1, x0
  407b7c:	str	w0, [sp, #92]
  407b80:	ldr	x0, [sp, #40]
  407b84:	cmp	x0, #0x0
  407b88:	b.ne	407b9c <error@@Base+0x5d54>  // b.any
  407b8c:	ldr	x0, [sp, #56]
  407b90:	bl	401760 <strlen@plt>
  407b94:	str	w0, [sp, #88]
  407b98:	b	407bac <error@@Base+0x5d64>
  407b9c:	ldr	x1, [sp, #40]
  407ba0:	ldr	x0, [sp, #56]
  407ba4:	sub	x0, x1, x0
  407ba8:	str	w0, [sp, #88]
  407bac:	ldr	w0, [sp, #88]
  407bb0:	ldr	w2, [sp, #92]
  407bb4:	ldr	w1, [sp, #92]
  407bb8:	cmp	w2, w0
  407bbc:	csel	w0, w1, w0, le
  407bc0:	sxtw	x0, w0
  407bc4:	mov	x2, x0
  407bc8:	ldr	x1, [sp, #56]
  407bcc:	ldr	x0, [sp, #64]
  407bd0:	bl	408288 <error@@Base+0x6440>
  407bd4:	ldp	x29, x30, [sp], #96
  407bd8:	ret
  407bdc:	stp	x29, x30, [sp, #-96]!
  407be0:	mov	x29, sp
  407be4:	stp	x19, x20, [sp, #16]
  407be8:	str	x21, [sp, #32]
  407bec:	str	x0, [sp, #72]
  407bf0:	str	w1, [sp, #68]
  407bf4:	str	x2, [sp, #56]
  407bf8:	str	w3, [sp, #64]
  407bfc:	ldrsw	x1, [sp, #68]
  407c00:	mov	x0, x1
  407c04:	lsl	x0, x0, #2
  407c08:	add	x0, x0, x1
  407c0c:	lsl	x0, x0, #3
  407c10:	mov	x1, x0
  407c14:	ldr	x0, [sp, #56]
  407c18:	add	x0, x0, x1
  407c1c:	ldr	x0, [x0, #16]
  407c20:	cmp	x0, #0x0
  407c24:	b.ne	407cb4 <error@@Base+0x5e6c>  // b.any
  407c28:	ldrsw	x0, [sp, #64]
  407c2c:	lsl	x2, x0, #3
  407c30:	ldrsw	x1, [sp, #68]
  407c34:	mov	x0, x1
  407c38:	lsl	x0, x0, #2
  407c3c:	add	x0, x0, x1
  407c40:	lsl	x0, x0, #3
  407c44:	mov	x1, x0
  407c48:	ldr	x0, [sp, #56]
  407c4c:	add	x19, x0, x1
  407c50:	mov	x0, x2
  407c54:	bl	408bf8 <error@@Base+0x6db0>
  407c58:	str	x0, [x19, #16]
  407c5c:	str	wzr, [sp, #92]
  407c60:	b	407ca4 <error@@Base+0x5e5c>
  407c64:	ldrsw	x1, [sp, #68]
  407c68:	mov	x0, x1
  407c6c:	lsl	x0, x0, #2
  407c70:	add	x0, x0, x1
  407c74:	lsl	x0, x0, #3
  407c78:	mov	x1, x0
  407c7c:	ldr	x0, [sp, #56]
  407c80:	add	x0, x0, x1
  407c84:	ldr	x1, [x0, #16]
  407c88:	ldrsw	x0, [sp, #92]
  407c8c:	lsl	x0, x0, #3
  407c90:	add	x0, x1, x0
  407c94:	str	xzr, [x0]
  407c98:	ldr	w0, [sp, #92]
  407c9c:	add	w0, w0, #0x1
  407ca0:	str	w0, [sp, #92]
  407ca4:	ldr	w1, [sp, #92]
  407ca8:	ldr	w0, [sp, #64]
  407cac:	cmp	w1, w0
  407cb0:	b.lt	407c64 <error@@Base+0x5e1c>  // b.tstop
  407cb4:	str	wzr, [sp, #92]
  407cb8:	b	407dac <error@@Base+0x5f64>
  407cbc:	ldrsw	x1, [sp, #68]
  407cc0:	mov	x0, x1
  407cc4:	lsl	x0, x0, #2
  407cc8:	add	x0, x0, x1
  407ccc:	lsl	x0, x0, #3
  407cd0:	mov	x1, x0
  407cd4:	ldr	x0, [sp, #56]
  407cd8:	add	x0, x0, x1
  407cdc:	ldr	x1, [x0, #16]
  407ce0:	ldrsw	x0, [sp, #92]
  407ce4:	lsl	x0, x0, #3
  407ce8:	add	x0, x1, x0
  407cec:	ldr	x0, [x0]
  407cf0:	cmp	x0, #0x0
  407cf4:	b.eq	407dbc <error@@Base+0x5f74>  // b.none
  407cf8:	ldr	x0, [sp, #72]
  407cfc:	ldr	x19, [x0, #8]
  407d00:	ldr	x0, [sp, #72]
  407d04:	ldr	x0, [x0, #8]
  407d08:	bl	401760 <strlen@plt>
  407d0c:	mov	w21, w0
  407d10:	ldrsw	x1, [sp, #68]
  407d14:	mov	x0, x1
  407d18:	lsl	x0, x0, #2
  407d1c:	add	x0, x0, x1
  407d20:	lsl	x0, x0, #3
  407d24:	mov	x1, x0
  407d28:	ldr	x0, [sp, #56]
  407d2c:	add	x0, x0, x1
  407d30:	ldr	x1, [x0, #16]
  407d34:	ldrsw	x0, [sp, #92]
  407d38:	lsl	x0, x0, #3
  407d3c:	add	x0, x1, x0
  407d40:	ldr	x0, [x0]
  407d44:	ldr	x20, [x0, #8]
  407d48:	ldrsw	x1, [sp, #68]
  407d4c:	mov	x0, x1
  407d50:	lsl	x0, x0, #2
  407d54:	add	x0, x0, x1
  407d58:	lsl	x0, x0, #3
  407d5c:	mov	x1, x0
  407d60:	ldr	x0, [sp, #56]
  407d64:	add	x0, x0, x1
  407d68:	ldr	x1, [x0, #16]
  407d6c:	ldrsw	x0, [sp, #92]
  407d70:	lsl	x0, x0, #3
  407d74:	add	x0, x1, x0
  407d78:	ldr	x0, [x0]
  407d7c:	ldr	x0, [x0, #8]
  407d80:	bl	401760 <strlen@plt>
  407d84:	mov	w3, w0
  407d88:	mov	x2, x20
  407d8c:	mov	w1, w21
  407d90:	mov	x0, x19
  407d94:	bl	4021f8 <error@@Base+0x3b0>
  407d98:	cmp	w0, #0x0
  407d9c:	b.ne	407dbc <error@@Base+0x5f74>  // b.any
  407da0:	ldr	w0, [sp, #92]
  407da4:	add	w0, w0, #0x1
  407da8:	str	w0, [sp, #92]
  407dac:	ldr	w1, [sp, #92]
  407db0:	ldr	w0, [sp, #64]
  407db4:	cmp	w1, w0
  407db8:	b.lt	407cbc <error@@Base+0x5e74>  // b.tstop
  407dbc:	ldr	w1, [sp, #92]
  407dc0:	ldr	w0, [sp, #64]
  407dc4:	cmp	w1, w0
  407dc8:	b.ne	407dd0 <error@@Base+0x5f88>  // b.any
  407dcc:	bl	401980 <abort@plt>
  407dd0:	ldrsw	x1, [sp, #68]
  407dd4:	mov	x0, x1
  407dd8:	lsl	x0, x0, #2
  407ddc:	add	x0, x0, x1
  407de0:	lsl	x0, x0, #3
  407de4:	mov	x1, x0
  407de8:	ldr	x0, [sp, #56]
  407dec:	add	x0, x0, x1
  407df0:	ldr	x1, [x0, #16]
  407df4:	ldrsw	x0, [sp, #92]
  407df8:	lsl	x0, x0, #3
  407dfc:	add	x0, x1, x0
  407e00:	ldr	x0, [x0]
  407e04:	cmp	x0, #0x0
  407e08:	b.eq	407ea4 <error@@Base+0x605c>  // b.none
  407e0c:	ldr	w0, [sp, #64]
  407e10:	sub	w0, w0, #0x1
  407e14:	str	w0, [sp, #88]
  407e18:	b	407e94 <error@@Base+0x604c>
  407e1c:	ldrsw	x1, [sp, #68]
  407e20:	mov	x0, x1
  407e24:	lsl	x0, x0, #2
  407e28:	add	x0, x0, x1
  407e2c:	lsl	x0, x0, #3
  407e30:	mov	x1, x0
  407e34:	ldr	x0, [sp, #56]
  407e38:	add	x0, x0, x1
  407e3c:	ldr	x1, [x0, #16]
  407e40:	ldrsw	x0, [sp, #88]
  407e44:	lsl	x0, x0, #3
  407e48:	sub	x0, x0, #0x8
  407e4c:	add	x2, x1, x0
  407e50:	ldrsw	x1, [sp, #68]
  407e54:	mov	x0, x1
  407e58:	lsl	x0, x0, #2
  407e5c:	add	x0, x0, x1
  407e60:	lsl	x0, x0, #3
  407e64:	mov	x1, x0
  407e68:	ldr	x0, [sp, #56]
  407e6c:	add	x0, x0, x1
  407e70:	ldr	x1, [x0, #16]
  407e74:	ldrsw	x0, [sp, #88]
  407e78:	lsl	x0, x0, #3
  407e7c:	add	x0, x1, x0
  407e80:	ldr	x1, [x2]
  407e84:	str	x1, [x0]
  407e88:	ldr	w0, [sp, #88]
  407e8c:	sub	w0, w0, #0x1
  407e90:	str	w0, [sp, #88]
  407e94:	ldr	w1, [sp, #88]
  407e98:	ldr	w0, [sp, #92]
  407e9c:	cmp	w1, w0
  407ea0:	b.gt	407e1c <error@@Base+0x5fd4>
  407ea4:	ldrsw	x1, [sp, #68]
  407ea8:	mov	x0, x1
  407eac:	lsl	x0, x0, #2
  407eb0:	add	x0, x0, x1
  407eb4:	lsl	x0, x0, #3
  407eb8:	mov	x1, x0
  407ebc:	ldr	x0, [sp, #56]
  407ec0:	add	x0, x0, x1
  407ec4:	ldr	x1, [x0, #16]
  407ec8:	ldrsw	x0, [sp, #92]
  407ecc:	lsl	x0, x0, #3
  407ed0:	add	x0, x1, x0
  407ed4:	ldr	x1, [sp, #72]
  407ed8:	str	x1, [x0]
  407edc:	nop
  407ee0:	ldp	x19, x20, [sp, #16]
  407ee4:	ldr	x21, [sp, #32]
  407ee8:	ldp	x29, x30, [sp], #96
  407eec:	ret
  407ef0:	stp	x29, x30, [sp, #-208]!
  407ef4:	mov	x29, sp
  407ef8:	str	x19, [sp, #16]
  407efc:	str	x0, [sp, #40]
  407f00:	str	x1, [sp, #32]
  407f04:	ldr	x1, [sp, #40]
  407f08:	ldr	x0, [sp, #32]
  407f0c:	cmp	x1, x0
  407f10:	b.ne	407f1c <error@@Base+0x60d4>  // b.any
  407f14:	mov	w0, #0x0                   	// #0
  407f18:	b	40827c <error@@Base+0x6434>
  407f1c:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  407f20:	cmp	x0, #0x1
  407f24:	b.ls	40818c <error@@Base+0x6344>  // b.plast
  407f28:	ldr	x0, [sp, #40]
  407f2c:	str	x0, [sp, #72]
  407f30:	strb	wzr, [sp, #56]
  407f34:	add	x0, sp, #0x38
  407f38:	add	x0, x0, #0x4
  407f3c:	mov	x2, #0x8                   	// #8
  407f40:	mov	w1, #0x0                   	// #0
  407f44:	bl	4018d0 <memset@plt>
  407f48:	strb	wzr, [sp, #68]
  407f4c:	ldr	x0, [sp, #32]
  407f50:	str	x0, [sp, #136]
  407f54:	strb	wzr, [sp, #120]
  407f58:	add	x0, sp, #0x78
  407f5c:	add	x0, x0, #0x4
  407f60:	mov	x2, #0x8                   	// #8
  407f64:	mov	w1, #0x0                   	// #0
  407f68:	bl	4018d0 <memset@plt>
  407f6c:	strb	wzr, [sp, #132]
  407f70:	b	408084 <error@@Base+0x623c>
  407f74:	ldrb	w0, [sp, #88]
  407f78:	cmp	w0, #0x0
  407f7c:	b.eq	407fb0 <error@@Base+0x6168>  // b.none
  407f80:	ldrb	w0, [sp, #152]
  407f84:	cmp	w0, #0x0
  407f88:	b.eq	407fa8 <error@@Base+0x6160>  // b.none
  407f8c:	ldr	w0, [sp, #92]
  407f90:	bl	401b70 <towlower@plt>
  407f94:	mov	w19, w0
  407f98:	ldr	w0, [sp, #156]
  407f9c:	bl	401b70 <towlower@plt>
  407fa0:	sub	w0, w19, w0
  407fa4:	b	408044 <error@@Base+0x61fc>
  407fa8:	mov	w0, #0xffffffff            	// #-1
  407fac:	b	408044 <error@@Base+0x61fc>
  407fb0:	ldrb	w0, [sp, #152]
  407fb4:	cmp	w0, #0x0
  407fb8:	b.eq	407fc4 <error@@Base+0x617c>  // b.none
  407fbc:	mov	w0, #0x1                   	// #1
  407fc0:	b	408044 <error@@Base+0x61fc>
  407fc4:	ldr	x1, [sp, #80]
  407fc8:	ldr	x0, [sp, #144]
  407fcc:	cmp	x1, x0
  407fd0:	b.ne	407fe8 <error@@Base+0x61a0>  // b.any
  407fd4:	ldr	x0, [sp, #72]
  407fd8:	ldr	x1, [sp, #136]
  407fdc:	ldr	x2, [sp, #80]
  407fe0:	bl	4019d0 <memcmp@plt>
  407fe4:	b	408044 <error@@Base+0x61fc>
  407fe8:	ldr	x1, [sp, #80]
  407fec:	ldr	x0, [sp, #144]
  407ff0:	cmp	x1, x0
  407ff4:	b.cs	408020 <error@@Base+0x61d8>  // b.hs, b.nlast
  407ff8:	ldr	x0, [sp, #72]
  407ffc:	ldr	x1, [sp, #136]
  408000:	ldr	x2, [sp, #80]
  408004:	bl	4019d0 <memcmp@plt>
  408008:	cmp	w0, #0x0
  40800c:	b.le	408018 <error@@Base+0x61d0>
  408010:	mov	w0, #0x1                   	// #1
  408014:	b	408044 <error@@Base+0x61fc>
  408018:	mov	w0, #0xffffffff            	// #-1
  40801c:	b	408044 <error@@Base+0x61fc>
  408020:	ldr	x0, [sp, #72]
  408024:	ldr	x1, [sp, #136]
  408028:	ldr	x2, [sp, #144]
  40802c:	bl	4019d0 <memcmp@plt>
  408030:	cmp	w0, #0x0
  408034:	b.lt	408040 <error@@Base+0x61f8>  // b.tstop
  408038:	mov	w0, #0x1                   	// #1
  40803c:	b	408044 <error@@Base+0x61fc>
  408040:	mov	w0, #0xffffffff            	// #-1
  408044:	str	w0, [sp, #184]
  408048:	ldr	w0, [sp, #184]
  40804c:	cmp	w0, #0x0
  408050:	b.eq	40805c <error@@Base+0x6214>  // b.none
  408054:	ldr	w0, [sp, #184]
  408058:	b	40827c <error@@Base+0x6434>
  40805c:	ldr	x1, [sp, #72]
  408060:	ldr	x0, [sp, #80]
  408064:	add	x0, x1, x0
  408068:	str	x0, [sp, #72]
  40806c:	strb	wzr, [sp, #68]
  408070:	ldr	x1, [sp, #136]
  408074:	ldr	x0, [sp, #144]
  408078:	add	x0, x1, x0
  40807c:	str	x0, [sp, #136]
  408080:	strb	wzr, [sp, #132]
  408084:	add	x0, sp, #0x38
  408088:	bl	408664 <error@@Base+0x681c>
  40808c:	ldrb	w0, [sp, #88]
  408090:	eor	w0, w0, #0x1
  408094:	and	w0, w0, #0xff
  408098:	cmp	w0, #0x0
  40809c:	b.ne	4080ac <error@@Base+0x6264>  // b.any
  4080a0:	ldr	w0, [sp, #92]
  4080a4:	cmp	w0, #0x0
  4080a8:	b.eq	4080b4 <error@@Base+0x626c>  // b.none
  4080ac:	mov	w0, #0x1                   	// #1
  4080b0:	b	4080b8 <error@@Base+0x6270>
  4080b4:	mov	w0, #0x0                   	// #0
  4080b8:	cmp	w0, #0x0
  4080bc:	b.eq	4080fc <error@@Base+0x62b4>  // b.none
  4080c0:	add	x0, sp, #0x78
  4080c4:	bl	408664 <error@@Base+0x681c>
  4080c8:	ldrb	w0, [sp, #152]
  4080cc:	eor	w0, w0, #0x1
  4080d0:	and	w0, w0, #0xff
  4080d4:	cmp	w0, #0x0
  4080d8:	b.ne	4080e8 <error@@Base+0x62a0>  // b.any
  4080dc:	ldr	w0, [sp, #156]
  4080e0:	cmp	w0, #0x0
  4080e4:	b.eq	4080f0 <error@@Base+0x62a8>  // b.none
  4080e8:	mov	w0, #0x1                   	// #1
  4080ec:	b	4080f4 <error@@Base+0x62ac>
  4080f0:	mov	w0, #0x0                   	// #0
  4080f4:	cmp	w0, #0x0
  4080f8:	b.ne	407f74 <error@@Base+0x612c>  // b.any
  4080fc:	add	x0, sp, #0x38
  408100:	bl	408664 <error@@Base+0x681c>
  408104:	ldrb	w0, [sp, #88]
  408108:	eor	w0, w0, #0x1
  40810c:	and	w0, w0, #0xff
  408110:	cmp	w0, #0x0
  408114:	b.ne	408124 <error@@Base+0x62dc>  // b.any
  408118:	ldr	w0, [sp, #92]
  40811c:	cmp	w0, #0x0
  408120:	b.eq	40812c <error@@Base+0x62e4>  // b.none
  408124:	mov	w0, #0x1                   	// #1
  408128:	b	408130 <error@@Base+0x62e8>
  40812c:	mov	w0, #0x0                   	// #0
  408130:	cmp	w0, #0x0
  408134:	b.eq	408140 <error@@Base+0x62f8>  // b.none
  408138:	mov	w0, #0x1                   	// #1
  40813c:	b	40827c <error@@Base+0x6434>
  408140:	add	x0, sp, #0x78
  408144:	bl	408664 <error@@Base+0x681c>
  408148:	ldrb	w0, [sp, #152]
  40814c:	eor	w0, w0, #0x1
  408150:	and	w0, w0, #0xff
  408154:	cmp	w0, #0x0
  408158:	b.ne	408168 <error@@Base+0x6320>  // b.any
  40815c:	ldr	w0, [sp, #156]
  408160:	cmp	w0, #0x0
  408164:	b.eq	408170 <error@@Base+0x6328>  // b.none
  408168:	mov	w0, #0x1                   	// #1
  40816c:	b	408174 <error@@Base+0x632c>
  408170:	mov	w0, #0x0                   	// #0
  408174:	cmp	w0, #0x0
  408178:	b.eq	408184 <error@@Base+0x633c>  // b.none
  40817c:	mov	w0, #0xffffffff            	// #-1
  408180:	b	40827c <error@@Base+0x6434>
  408184:	mov	w0, #0x0                   	// #0
  408188:	b	40827c <error@@Base+0x6434>
  40818c:	ldr	x0, [sp, #40]
  408190:	str	x0, [sp, #200]
  408194:	ldr	x0, [sp, #32]
  408198:	str	x0, [sp, #192]
  40819c:	bl	401a20 <__ctype_b_loc@plt>
  4081a0:	ldr	x1, [x0]
  4081a4:	ldr	x0, [sp, #200]
  4081a8:	ldrb	w0, [x0]
  4081ac:	and	x0, x0, #0xff
  4081b0:	lsl	x0, x0, #1
  4081b4:	add	x0, x1, x0
  4081b8:	ldrh	w0, [x0]
  4081bc:	and	w0, w0, #0x100
  4081c0:	cmp	w0, #0x0
  4081c4:	b.eq	4081dc <error@@Base+0x6394>  // b.none
  4081c8:	ldr	x0, [sp, #200]
  4081cc:	ldrb	w0, [x0]
  4081d0:	bl	401b40 <tolower@plt>
  4081d4:	and	w0, w0, #0xff
  4081d8:	b	4081e4 <error@@Base+0x639c>
  4081dc:	ldr	x0, [sp, #200]
  4081e0:	ldrb	w0, [x0]
  4081e4:	strb	w0, [sp, #191]
  4081e8:	bl	401a20 <__ctype_b_loc@plt>
  4081ec:	ldr	x1, [x0]
  4081f0:	ldr	x0, [sp, #192]
  4081f4:	ldrb	w0, [x0]
  4081f8:	and	x0, x0, #0xff
  4081fc:	lsl	x0, x0, #1
  408200:	add	x0, x1, x0
  408204:	ldrh	w0, [x0]
  408208:	and	w0, w0, #0x100
  40820c:	cmp	w0, #0x0
  408210:	b.eq	408228 <error@@Base+0x63e0>  // b.none
  408214:	ldr	x0, [sp, #192]
  408218:	ldrb	w0, [x0]
  40821c:	bl	401b40 <tolower@plt>
  408220:	and	w0, w0, #0xff
  408224:	b	408230 <error@@Base+0x63e8>
  408228:	ldr	x0, [sp, #192]
  40822c:	ldrb	w0, [x0]
  408230:	strb	w0, [sp, #190]
  408234:	ldrb	w0, [sp, #191]
  408238:	cmp	w0, #0x0
  40823c:	b.eq	40826c <error@@Base+0x6424>  // b.none
  408240:	ldr	x0, [sp, #200]
  408244:	add	x0, x0, #0x1
  408248:	str	x0, [sp, #200]
  40824c:	ldr	x0, [sp, #192]
  408250:	add	x0, x0, #0x1
  408254:	str	x0, [sp, #192]
  408258:	ldrb	w1, [sp, #191]
  40825c:	ldrb	w0, [sp, #190]
  408260:	cmp	w1, w0
  408264:	b.eq	40819c <error@@Base+0x6354>  // b.none
  408268:	b	408270 <error@@Base+0x6428>
  40826c:	nop
  408270:	ldrb	w1, [sp, #191]
  408274:	ldrb	w0, [sp, #190]
  408278:	sub	w0, w1, w0
  40827c:	ldr	x19, [sp, #16]
  408280:	ldp	x29, x30, [sp], #208
  408284:	ret
  408288:	stp	x29, x30, [sp, #-224]!
  40828c:	mov	x29, sp
  408290:	str	x19, [sp, #16]
  408294:	str	x0, [sp, #56]
  408298:	str	x1, [sp, #48]
  40829c:	str	x2, [sp, #40]
  4082a0:	ldr	x1, [sp, #56]
  4082a4:	ldr	x0, [sp, #48]
  4082a8:	cmp	x1, x0
  4082ac:	b.eq	4082bc <error@@Base+0x6474>  // b.none
  4082b0:	ldr	x0, [sp, #40]
  4082b4:	cmp	x0, #0x0
  4082b8:	b.ne	4082c4 <error@@Base+0x647c>  // b.any
  4082bc:	mov	w0, #0x0                   	// #0
  4082c0:	b	408658 <error@@Base+0x6810>
  4082c4:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  4082c8:	cmp	x0, #0x1
  4082cc:	b.ls	408554 <error@@Base+0x670c>  // b.plast
  4082d0:	ldr	x0, [sp, #56]
  4082d4:	str	x0, [sp, #88]
  4082d8:	strb	wzr, [sp, #72]
  4082dc:	add	x0, sp, #0x48
  4082e0:	add	x0, x0, #0x4
  4082e4:	mov	x2, #0x8                   	// #8
  4082e8:	mov	w1, #0x0                   	// #0
  4082ec:	bl	4018d0 <memset@plt>
  4082f0:	strb	wzr, [sp, #84]
  4082f4:	ldr	x0, [sp, #48]
  4082f8:	str	x0, [sp, #152]
  4082fc:	strb	wzr, [sp, #136]
  408300:	add	x0, sp, #0x88
  408304:	add	x0, x0, #0x4
  408308:	mov	x2, #0x8                   	// #8
  40830c:	mov	w1, #0x0                   	// #0
  408310:	bl	4018d0 <memset@plt>
  408314:	strb	wzr, [sp, #148]
  408318:	b	40844c <error@@Base+0x6604>
  40831c:	ldrb	w0, [sp, #104]
  408320:	cmp	w0, #0x0
  408324:	b.eq	408358 <error@@Base+0x6510>  // b.none
  408328:	ldrb	w0, [sp, #168]
  40832c:	cmp	w0, #0x0
  408330:	b.eq	408350 <error@@Base+0x6508>  // b.none
  408334:	ldr	w0, [sp, #108]
  408338:	bl	401b70 <towlower@plt>
  40833c:	mov	w19, w0
  408340:	ldr	w0, [sp, #172]
  408344:	bl	401b70 <towlower@plt>
  408348:	sub	w0, w19, w0
  40834c:	b	4083ec <error@@Base+0x65a4>
  408350:	mov	w0, #0xffffffff            	// #-1
  408354:	b	4083ec <error@@Base+0x65a4>
  408358:	ldrb	w0, [sp, #168]
  40835c:	cmp	w0, #0x0
  408360:	b.eq	40836c <error@@Base+0x6524>  // b.none
  408364:	mov	w0, #0x1                   	// #1
  408368:	b	4083ec <error@@Base+0x65a4>
  40836c:	ldr	x1, [sp, #96]
  408370:	ldr	x0, [sp, #160]
  408374:	cmp	x1, x0
  408378:	b.ne	408390 <error@@Base+0x6548>  // b.any
  40837c:	ldr	x0, [sp, #88]
  408380:	ldr	x1, [sp, #152]
  408384:	ldr	x2, [sp, #96]
  408388:	bl	4019d0 <memcmp@plt>
  40838c:	b	4083ec <error@@Base+0x65a4>
  408390:	ldr	x1, [sp, #96]
  408394:	ldr	x0, [sp, #160]
  408398:	cmp	x1, x0
  40839c:	b.cs	4083c8 <error@@Base+0x6580>  // b.hs, b.nlast
  4083a0:	ldr	x0, [sp, #88]
  4083a4:	ldr	x1, [sp, #152]
  4083a8:	ldr	x2, [sp, #96]
  4083ac:	bl	4019d0 <memcmp@plt>
  4083b0:	cmp	w0, #0x0
  4083b4:	b.le	4083c0 <error@@Base+0x6578>
  4083b8:	mov	w0, #0x1                   	// #1
  4083bc:	b	4083ec <error@@Base+0x65a4>
  4083c0:	mov	w0, #0xffffffff            	// #-1
  4083c4:	b	4083ec <error@@Base+0x65a4>
  4083c8:	ldr	x0, [sp, #88]
  4083cc:	ldr	x1, [sp, #152]
  4083d0:	ldr	x2, [sp, #160]
  4083d4:	bl	4019d0 <memcmp@plt>
  4083d8:	cmp	w0, #0x0
  4083dc:	b.lt	4083e8 <error@@Base+0x65a0>  // b.tstop
  4083e0:	mov	w0, #0x1                   	// #1
  4083e4:	b	4083ec <error@@Base+0x65a4>
  4083e8:	mov	w0, #0xffffffff            	// #-1
  4083ec:	str	w0, [sp, #200]
  4083f0:	ldr	w0, [sp, #200]
  4083f4:	cmp	w0, #0x0
  4083f8:	b.eq	408404 <error@@Base+0x65bc>  // b.none
  4083fc:	ldr	w0, [sp, #200]
  408400:	b	408658 <error@@Base+0x6810>
  408404:	ldr	x0, [sp, #40]
  408408:	sub	x0, x0, #0x1
  40840c:	str	x0, [sp, #40]
  408410:	ldr	x0, [sp, #40]
  408414:	cmp	x0, #0x0
  408418:	b.ne	408424 <error@@Base+0x65dc>  // b.any
  40841c:	mov	w0, #0x0                   	// #0
  408420:	b	408658 <error@@Base+0x6810>
  408424:	ldr	x1, [sp, #88]
  408428:	ldr	x0, [sp, #96]
  40842c:	add	x0, x1, x0
  408430:	str	x0, [sp, #88]
  408434:	strb	wzr, [sp, #84]
  408438:	ldr	x1, [sp, #152]
  40843c:	ldr	x0, [sp, #160]
  408440:	add	x0, x1, x0
  408444:	str	x0, [sp, #152]
  408448:	strb	wzr, [sp, #148]
  40844c:	add	x0, sp, #0x48
  408450:	bl	408664 <error@@Base+0x681c>
  408454:	ldrb	w0, [sp, #104]
  408458:	eor	w0, w0, #0x1
  40845c:	and	w0, w0, #0xff
  408460:	cmp	w0, #0x0
  408464:	b.ne	408474 <error@@Base+0x662c>  // b.any
  408468:	ldr	w0, [sp, #108]
  40846c:	cmp	w0, #0x0
  408470:	b.eq	40847c <error@@Base+0x6634>  // b.none
  408474:	mov	w0, #0x1                   	// #1
  408478:	b	408480 <error@@Base+0x6638>
  40847c:	mov	w0, #0x0                   	// #0
  408480:	cmp	w0, #0x0
  408484:	b.eq	4084c4 <error@@Base+0x667c>  // b.none
  408488:	add	x0, sp, #0x88
  40848c:	bl	408664 <error@@Base+0x681c>
  408490:	ldrb	w0, [sp, #168]
  408494:	eor	w0, w0, #0x1
  408498:	and	w0, w0, #0xff
  40849c:	cmp	w0, #0x0
  4084a0:	b.ne	4084b0 <error@@Base+0x6668>  // b.any
  4084a4:	ldr	w0, [sp, #172]
  4084a8:	cmp	w0, #0x0
  4084ac:	b.eq	4084b8 <error@@Base+0x6670>  // b.none
  4084b0:	mov	w0, #0x1                   	// #1
  4084b4:	b	4084bc <error@@Base+0x6674>
  4084b8:	mov	w0, #0x0                   	// #0
  4084bc:	cmp	w0, #0x0
  4084c0:	b.ne	40831c <error@@Base+0x64d4>  // b.any
  4084c4:	add	x0, sp, #0x48
  4084c8:	bl	408664 <error@@Base+0x681c>
  4084cc:	ldrb	w0, [sp, #104]
  4084d0:	eor	w0, w0, #0x1
  4084d4:	and	w0, w0, #0xff
  4084d8:	cmp	w0, #0x0
  4084dc:	b.ne	4084ec <error@@Base+0x66a4>  // b.any
  4084e0:	ldr	w0, [sp, #108]
  4084e4:	cmp	w0, #0x0
  4084e8:	b.eq	4084f4 <error@@Base+0x66ac>  // b.none
  4084ec:	mov	w0, #0x1                   	// #1
  4084f0:	b	4084f8 <error@@Base+0x66b0>
  4084f4:	mov	w0, #0x0                   	// #0
  4084f8:	cmp	w0, #0x0
  4084fc:	b.eq	408508 <error@@Base+0x66c0>  // b.none
  408500:	mov	w0, #0x1                   	// #1
  408504:	b	408658 <error@@Base+0x6810>
  408508:	add	x0, sp, #0x88
  40850c:	bl	408664 <error@@Base+0x681c>
  408510:	ldrb	w0, [sp, #168]
  408514:	eor	w0, w0, #0x1
  408518:	and	w0, w0, #0xff
  40851c:	cmp	w0, #0x0
  408520:	b.ne	408530 <error@@Base+0x66e8>  // b.any
  408524:	ldr	w0, [sp, #172]
  408528:	cmp	w0, #0x0
  40852c:	b.eq	408538 <error@@Base+0x66f0>  // b.none
  408530:	mov	w0, #0x1                   	// #1
  408534:	b	40853c <error@@Base+0x66f4>
  408538:	mov	w0, #0x0                   	// #0
  40853c:	cmp	w0, #0x0
  408540:	b.eq	40854c <error@@Base+0x6704>  // b.none
  408544:	mov	w0, #0xffffffff            	// #-1
  408548:	b	408658 <error@@Base+0x6810>
  40854c:	mov	w0, #0x0                   	// #0
  408550:	b	408658 <error@@Base+0x6810>
  408554:	ldr	x0, [sp, #56]
  408558:	str	x0, [sp, #216]
  40855c:	ldr	x0, [sp, #48]
  408560:	str	x0, [sp, #208]
  408564:	bl	401a20 <__ctype_b_loc@plt>
  408568:	ldr	x1, [x0]
  40856c:	ldr	x0, [sp, #216]
  408570:	ldrb	w0, [x0]
  408574:	and	x0, x0, #0xff
  408578:	lsl	x0, x0, #1
  40857c:	add	x0, x1, x0
  408580:	ldrh	w0, [x0]
  408584:	and	w0, w0, #0x100
  408588:	cmp	w0, #0x0
  40858c:	b.eq	4085a4 <error@@Base+0x675c>  // b.none
  408590:	ldr	x0, [sp, #216]
  408594:	ldrb	w0, [x0]
  408598:	bl	401b40 <tolower@plt>
  40859c:	and	w0, w0, #0xff
  4085a0:	b	4085ac <error@@Base+0x6764>
  4085a4:	ldr	x0, [sp, #216]
  4085a8:	ldrb	w0, [x0]
  4085ac:	strb	w0, [sp, #207]
  4085b0:	bl	401a20 <__ctype_b_loc@plt>
  4085b4:	ldr	x1, [x0]
  4085b8:	ldr	x0, [sp, #208]
  4085bc:	ldrb	w0, [x0]
  4085c0:	and	x0, x0, #0xff
  4085c4:	lsl	x0, x0, #1
  4085c8:	add	x0, x1, x0
  4085cc:	ldrh	w0, [x0]
  4085d0:	and	w0, w0, #0x100
  4085d4:	cmp	w0, #0x0
  4085d8:	b.eq	4085f0 <error@@Base+0x67a8>  // b.none
  4085dc:	ldr	x0, [sp, #208]
  4085e0:	ldrb	w0, [x0]
  4085e4:	bl	401b40 <tolower@plt>
  4085e8:	and	w0, w0, #0xff
  4085ec:	b	4085f8 <error@@Base+0x67b0>
  4085f0:	ldr	x0, [sp, #208]
  4085f4:	ldrb	w0, [x0]
  4085f8:	strb	w0, [sp, #206]
  4085fc:	ldr	x0, [sp, #40]
  408600:	sub	x0, x0, #0x1
  408604:	str	x0, [sp, #40]
  408608:	ldr	x0, [sp, #40]
  40860c:	cmp	x0, #0x0
  408610:	b.eq	40864c <error@@Base+0x6804>  // b.none
  408614:	ldrb	w0, [sp, #207]
  408618:	cmp	w0, #0x0
  40861c:	b.eq	40864c <error@@Base+0x6804>  // b.none
  408620:	ldrb	w1, [sp, #207]
  408624:	ldrb	w0, [sp, #206]
  408628:	cmp	w1, w0
  40862c:	b.ne	40864c <error@@Base+0x6804>  // b.any
  408630:	ldr	x0, [sp, #216]
  408634:	add	x0, x0, #0x1
  408638:	str	x0, [sp, #216]
  40863c:	ldr	x0, [sp, #208]
  408640:	add	x0, x0, #0x1
  408644:	str	x0, [sp, #208]
  408648:	b	408564 <error@@Base+0x671c>
  40864c:	ldrb	w1, [sp, #207]
  408650:	ldrb	w0, [sp, #206]
  408654:	sub	w0, w1, w0
  408658:	ldr	x19, [sp, #16]
  40865c:	ldp	x29, x30, [sp], #224
  408660:	ret
  408664:	stp	x29, x30, [sp, #-64]!
  408668:	mov	x29, sp
  40866c:	stp	x19, x20, [sp, #16]
  408670:	str	x21, [sp, #32]
  408674:	str	x0, [sp, #56]
  408678:	ldr	x0, [sp, #56]
  40867c:	ldrb	w0, [x0, #12]
  408680:	cmp	w0, #0x0
  408684:	b.ne	408898 <error@@Base+0x6a50>  // b.any
  408688:	ldr	x0, [sp, #56]
  40868c:	ldrb	w0, [x0]
  408690:	cmp	w0, #0x0
  408694:	b.ne	40872c <error@@Base+0x68e4>  // b.any
  408698:	ldr	x0, [sp, #56]
  40869c:	ldr	x0, [x0, #16]
  4086a0:	ldrb	w0, [x0]
  4086a4:	bl	420908 <error@@Base+0x1eac0>
  4086a8:	and	w0, w0, #0xff
  4086ac:	cmp	w0, #0x0
  4086b0:	b.eq	4086e8 <error@@Base+0x68a0>  // b.none
  4086b4:	ldr	x0, [sp, #56]
  4086b8:	mov	x1, #0x1                   	// #1
  4086bc:	str	x1, [x0, #24]
  4086c0:	ldr	x0, [sp, #56]
  4086c4:	ldr	x0, [x0, #16]
  4086c8:	ldrb	w0, [x0]
  4086cc:	mov	w1, w0
  4086d0:	ldr	x0, [sp, #56]
  4086d4:	str	w1, [x0, #36]
  4086d8:	ldr	x0, [sp, #56]
  4086dc:	mov	w1, #0x1                   	// #1
  4086e0:	strb	w1, [x0, #32]
  4086e4:	b	408888 <error@@Base+0x6a40>
  4086e8:	ldr	x0, [sp, #56]
  4086ec:	add	x0, x0, #0x4
  4086f0:	bl	401990 <mbsinit@plt>
  4086f4:	cmp	w0, #0x0
  4086f8:	b.ne	40871c <error@@Base+0x68d4>  // b.any
  4086fc:	adrp	x0, 422000 <error@@Base+0x201b8>
  408700:	add	x3, x0, #0x4d0
  408704:	mov	w2, #0x96                  	// #150
  408708:	adrp	x0, 422000 <error@@Base+0x201b8>
  40870c:	add	x1, x0, #0x478
  408710:	adrp	x0, 422000 <error@@Base+0x201b8>
  408714:	add	x0, x0, #0x488
  408718:	bl	401b20 <__assert_fail@plt>
  40871c:	ldr	x0, [sp, #56]
  408720:	mov	w1, #0x1                   	// #1
  408724:	strb	w1, [x0]
  408728:	b	408730 <error@@Base+0x68e8>
  40872c:	nop
  408730:	ldr	x0, [sp, #56]
  408734:	add	x19, x0, #0x24
  408738:	ldr	x0, [sp, #56]
  40873c:	ldr	x20, [x0, #16]
  408740:	ldr	x0, [sp, #56]
  408744:	ldr	x21, [x0, #16]
  408748:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  40874c:	mov	x1, x0
  408750:	mov	x0, x21
  408754:	bl	408974 <error@@Base+0x6b2c>
  408758:	mov	x1, x0
  40875c:	ldr	x0, [sp, #56]
  408760:	add	x0, x0, #0x4
  408764:	mov	x3, x0
  408768:	mov	x2, x1
  40876c:	mov	x1, x20
  408770:	mov	x0, x19
  408774:	bl	408e18 <error@@Base+0x6fd0>
  408778:	mov	x1, x0
  40877c:	ldr	x0, [sp, #56]
  408780:	str	x1, [x0, #24]
  408784:	ldr	x0, [sp, #56]
  408788:	ldr	x0, [x0, #24]
  40878c:	cmn	x0, #0x1
  408790:	b.ne	4087ac <error@@Base+0x6964>  // b.any
  408794:	ldr	x0, [sp, #56]
  408798:	mov	x1, #0x1                   	// #1
  40879c:	str	x1, [x0, #24]
  4087a0:	ldr	x0, [sp, #56]
  4087a4:	strb	wzr, [x0, #32]
  4087a8:	b	408888 <error@@Base+0x6a40>
  4087ac:	ldr	x0, [sp, #56]
  4087b0:	ldr	x0, [x0, #24]
  4087b4:	cmn	x0, #0x2
  4087b8:	b.ne	4087e0 <error@@Base+0x6998>  // b.any
  4087bc:	ldr	x0, [sp, #56]
  4087c0:	ldr	x0, [x0, #16]
  4087c4:	bl	401760 <strlen@plt>
  4087c8:	mov	x1, x0
  4087cc:	ldr	x0, [sp, #56]
  4087d0:	str	x1, [x0, #24]
  4087d4:	ldr	x0, [sp, #56]
  4087d8:	strb	wzr, [x0, #32]
  4087dc:	b	408888 <error@@Base+0x6a40>
  4087e0:	ldr	x0, [sp, #56]
  4087e4:	ldr	x0, [x0, #24]
  4087e8:	cmp	x0, #0x0
  4087ec:	b.ne	408860 <error@@Base+0x6a18>  // b.any
  4087f0:	ldr	x0, [sp, #56]
  4087f4:	mov	x1, #0x1                   	// #1
  4087f8:	str	x1, [x0, #24]
  4087fc:	ldr	x0, [sp, #56]
  408800:	ldr	x0, [x0, #16]
  408804:	ldrb	w0, [x0]
  408808:	cmp	w0, #0x0
  40880c:	b.eq	408830 <error@@Base+0x69e8>  // b.none
  408810:	adrp	x0, 422000 <error@@Base+0x201b8>
  408814:	add	x3, x0, #0x4d0
  408818:	mov	w2, #0xb2                  	// #178
  40881c:	adrp	x0, 422000 <error@@Base+0x201b8>
  408820:	add	x1, x0, #0x478
  408824:	adrp	x0, 422000 <error@@Base+0x201b8>
  408828:	add	x0, x0, #0x4a0
  40882c:	bl	401b20 <__assert_fail@plt>
  408830:	ldr	x0, [sp, #56]
  408834:	ldr	w0, [x0, #36]
  408838:	cmp	w0, #0x0
  40883c:	b.eq	408860 <error@@Base+0x6a18>  // b.none
  408840:	adrp	x0, 422000 <error@@Base+0x201b8>
  408844:	add	x3, x0, #0x4d0
  408848:	mov	w2, #0xb3                  	// #179
  40884c:	adrp	x0, 422000 <error@@Base+0x201b8>
  408850:	add	x1, x0, #0x478
  408854:	adrp	x0, 422000 <error@@Base+0x201b8>
  408858:	add	x0, x0, #0x4b8
  40885c:	bl	401b20 <__assert_fail@plt>
  408860:	ldr	x0, [sp, #56]
  408864:	mov	w1, #0x1                   	// #1
  408868:	strb	w1, [x0, #32]
  40886c:	ldr	x0, [sp, #56]
  408870:	add	x0, x0, #0x4
  408874:	bl	401990 <mbsinit@plt>
  408878:	cmp	w0, #0x0
  40887c:	b.eq	408888 <error@@Base+0x6a40>  // b.none
  408880:	ldr	x0, [sp, #56]
  408884:	strb	wzr, [x0]
  408888:	ldr	x0, [sp, #56]
  40888c:	mov	w1, #0x1                   	// #1
  408890:	strb	w1, [x0, #12]
  408894:	b	40889c <error@@Base+0x6a54>
  408898:	nop
  40889c:	ldp	x19, x20, [sp, #16]
  4088a0:	ldr	x21, [sp, #32]
  4088a4:	ldp	x29, x30, [sp], #64
  4088a8:	ret
  4088ac:	sub	sp, sp, #0x10
  4088b0:	str	x0, [sp, #8]
  4088b4:	str	x1, [sp]
  4088b8:	ldr	x0, [sp, #8]
  4088bc:	ldr	x1, [x0, #16]
  4088c0:	ldr	x0, [sp]
  4088c4:	add	x1, x1, x0
  4088c8:	ldr	x0, [sp, #8]
  4088cc:	str	x1, [x0, #16]
  4088d0:	nop
  4088d4:	add	sp, sp, #0x10
  4088d8:	ret
  4088dc:	stp	x29, x30, [sp, #-32]!
  4088e0:	mov	x29, sp
  4088e4:	str	x0, [sp, #24]
  4088e8:	str	x1, [sp, #16]
  4088ec:	ldr	x0, [sp, #16]
  4088f0:	ldrb	w1, [x0]
  4088f4:	ldr	x0, [sp, #24]
  4088f8:	strb	w1, [x0]
  4088fc:	ldr	x0, [sp, #24]
  408900:	ldrb	w0, [x0]
  408904:	cmp	w0, #0x0
  408908:	b.eq	408928 <error@@Base+0x6ae0>  // b.none
  40890c:	ldr	x0, [sp, #24]
  408910:	add	x0, x0, #0x4
  408914:	ldr	x1, [sp, #16]
  408918:	add	x1, x1, #0x4
  40891c:	ldr	x1, [x1]
  408920:	str	x1, [x0]
  408924:	b	40893c <error@@Base+0x6af4>
  408928:	ldr	x0, [sp, #24]
  40892c:	add	x0, x0, #0x4
  408930:	mov	x2, #0x8                   	// #8
  408934:	mov	w1, #0x0                   	// #0
  408938:	bl	4018d0 <memset@plt>
  40893c:	ldr	x0, [sp, #16]
  408940:	ldrb	w1, [x0, #12]
  408944:	ldr	x0, [sp, #24]
  408948:	strb	w1, [x0, #12]
  40894c:	ldr	x0, [sp, #24]
  408950:	add	x2, x0, #0x10
  408954:	ldr	x0, [sp, #16]
  408958:	add	x0, x0, #0x10
  40895c:	mov	x1, x0
  408960:	mov	x0, x2
  408964:	bl	42084c <error@@Base+0x1ea04>
  408968:	nop
  40896c:	ldp	x29, x30, [sp], #32
  408970:	ret
  408974:	stp	x29, x30, [sp, #-48]!
  408978:	mov	x29, sp
  40897c:	str	x0, [sp, #24]
  408980:	str	x1, [sp, #16]
  408984:	ldr	x2, [sp, #16]
  408988:	mov	w1, #0x0                   	// #0
  40898c:	ldr	x0, [sp, #24]
  408990:	bl	401ab0 <memchr@plt>
  408994:	str	x0, [sp, #40]
  408998:	ldr	x0, [sp, #40]
  40899c:	cmp	x0, #0x0
  4089a0:	b.eq	4089b8 <error@@Base+0x6b70>  // b.none
  4089a4:	ldr	x1, [sp, #40]
  4089a8:	ldr	x0, [sp, #24]
  4089ac:	sub	x0, x1, x0
  4089b0:	add	x0, x0, #0x1
  4089b4:	b	4089bc <error@@Base+0x6b74>
  4089b8:	ldr	x0, [sp, #16]
  4089bc:	ldp	x29, x30, [sp], #48
  4089c0:	ret
  4089c4:	stp	x29, x30, [sp, #-32]!
  4089c8:	mov	x29, sp
  4089cc:	str	x0, [sp, #24]
  4089d0:	str	x1, [sp, #16]
  4089d4:	mov	x0, #0x0                   	// #0
  4089d8:	ldr	x6, [sp, #24]
  4089dc:	ldr	x1, [sp, #16]
  4089e0:	mul	x7, x6, x1
  4089e4:	umulh	x1, x6, x1
  4089e8:	mov	x2, x7
  4089ec:	mov	x3, x1
  4089f0:	mov	x4, x3
  4089f4:	mov	x5, #0x0                   	// #0
  4089f8:	cmp	x4, #0x0
  4089fc:	b.eq	408a04 <error@@Base+0x6bbc>  // b.none
  408a00:	mov	x0, #0x1                   	// #1
  408a04:	cmp	x2, #0x0
  408a08:	b.ge	408a10 <error@@Base+0x6bc8>  // b.tcont
  408a0c:	mov	x0, #0x1                   	// #1
  408a10:	and	w0, w0, #0x1
  408a14:	and	w0, w0, #0xff
  408a18:	cmp	w0, #0x0
  408a1c:	b.eq	408a24 <error@@Base+0x6bdc>  // b.none
  408a20:	bl	408dd8 <error@@Base+0x6f90>
  408a24:	ldr	x1, [sp, #24]
  408a28:	ldr	x0, [sp, #16]
  408a2c:	mul	x0, x1, x0
  408a30:	bl	408bf8 <error@@Base+0x6db0>
  408a34:	ldp	x29, x30, [sp], #32
  408a38:	ret
  408a3c:	stp	x29, x30, [sp, #-48]!
  408a40:	mov	x29, sp
  408a44:	str	x0, [sp, #40]
  408a48:	str	x1, [sp, #32]
  408a4c:	str	x2, [sp, #24]
  408a50:	mov	x0, #0x0                   	// #0
  408a54:	ldr	x2, [sp, #32]
  408a58:	ldr	x1, [sp, #24]
  408a5c:	mul	x3, x2, x1
  408a60:	umulh	x1, x2, x1
  408a64:	mov	x4, x3
  408a68:	mov	x5, x1
  408a6c:	mov	x6, x5
  408a70:	mov	x7, #0x0                   	// #0
  408a74:	cmp	x6, #0x0
  408a78:	b.eq	408a80 <error@@Base+0x6c38>  // b.none
  408a7c:	mov	x0, #0x1                   	// #1
  408a80:	cmp	x4, #0x0
  408a84:	b.ge	408a8c <error@@Base+0x6c44>  // b.tcont
  408a88:	mov	x0, #0x1                   	// #1
  408a8c:	and	w0, w0, #0x1
  408a90:	and	w0, w0, #0xff
  408a94:	cmp	w0, #0x0
  408a98:	b.eq	408aa0 <error@@Base+0x6c58>  // b.none
  408a9c:	bl	408dd8 <error@@Base+0x6f90>
  408aa0:	ldr	x1, [sp, #32]
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	mul	x0, x1, x0
  408aac:	mov	x1, x0
  408ab0:	ldr	x0, [sp, #40]
  408ab4:	bl	408c38 <error@@Base+0x6df0>
  408ab8:	ldp	x29, x30, [sp], #48
  408abc:	ret
  408ac0:	stp	x29, x30, [sp, #-64]!
  408ac4:	mov	x29, sp
  408ac8:	str	x0, [sp, #40]
  408acc:	str	x1, [sp, #32]
  408ad0:	str	x2, [sp, #24]
  408ad4:	ldr	x0, [sp, #32]
  408ad8:	ldr	x0, [x0]
  408adc:	str	x0, [sp, #56]
  408ae0:	ldr	x0, [sp, #40]
  408ae4:	cmp	x0, #0x0
  408ae8:	b.ne	408b78 <error@@Base+0x6d30>  // b.any
  408aec:	ldr	x0, [sp, #56]
  408af0:	cmp	x0, #0x0
  408af4:	b.ne	408b28 <error@@Base+0x6ce0>  // b.any
  408af8:	mov	x1, #0x80                  	// #128
  408afc:	ldr	x0, [sp, #24]
  408b00:	udiv	x0, x1, x0
  408b04:	str	x0, [sp, #56]
  408b08:	ldr	x0, [sp, #56]
  408b0c:	cmp	x0, #0x0
  408b10:	cset	w0, eq  // eq = none
  408b14:	and	w0, w0, #0xff
  408b18:	and	x0, x0, #0xff
  408b1c:	ldr	x1, [sp, #56]
  408b20:	add	x0, x1, x0
  408b24:	str	x0, [sp, #56]
  408b28:	mov	x0, #0x0                   	// #0
  408b2c:	ldr	x2, [sp, #56]
  408b30:	ldr	x1, [sp, #24]
  408b34:	mul	x3, x2, x1
  408b38:	umulh	x1, x2, x1
  408b3c:	mov	x4, x3
  408b40:	mov	x5, x1
  408b44:	mov	x6, x5
  408b48:	mov	x7, #0x0                   	// #0
  408b4c:	cmp	x6, #0x0
  408b50:	b.eq	408b58 <error@@Base+0x6d10>  // b.none
  408b54:	mov	x0, #0x1                   	// #1
  408b58:	cmp	x4, #0x0
  408b5c:	b.ge	408b64 <error@@Base+0x6d1c>  // b.tcont
  408b60:	mov	x0, #0x1                   	// #1
  408b64:	and	w0, w0, #0x1
  408b68:	and	w0, w0, #0xff
  408b6c:	cmp	w0, #0x0
  408b70:	b.eq	408bb0 <error@@Base+0x6d68>  // b.none
  408b74:	bl	408dd8 <error@@Base+0x6f90>
  408b78:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  408b7c:	movk	x1, #0x5554
  408b80:	ldr	x0, [sp, #24]
  408b84:	udiv	x0, x1, x0
  408b88:	ldr	x1, [sp, #56]
  408b8c:	cmp	x1, x0
  408b90:	b.cc	408b98 <error@@Base+0x6d50>  // b.lo, b.ul, b.last
  408b94:	bl	408dd8 <error@@Base+0x6f90>
  408b98:	ldr	x0, [sp, #56]
  408b9c:	lsr	x1, x0, #1
  408ba0:	ldr	x0, [sp, #56]
  408ba4:	add	x0, x1, x0
  408ba8:	add	x0, x0, #0x1
  408bac:	str	x0, [sp, #56]
  408bb0:	ldr	x0, [sp, #32]
  408bb4:	ldr	x1, [sp, #56]
  408bb8:	str	x1, [x0]
  408bbc:	ldr	x1, [sp, #56]
  408bc0:	ldr	x0, [sp, #24]
  408bc4:	mul	x0, x1, x0
  408bc8:	mov	x1, x0
  408bcc:	ldr	x0, [sp, #40]
  408bd0:	bl	408c38 <error@@Base+0x6df0>
  408bd4:	ldp	x29, x30, [sp], #64
  408bd8:	ret
  408bdc:	stp	x29, x30, [sp, #-32]!
  408be0:	mov	x29, sp
  408be4:	str	x0, [sp, #24]
  408be8:	ldr	x0, [sp, #24]
  408bec:	bl	408bf8 <error@@Base+0x6db0>
  408bf0:	ldp	x29, x30, [sp], #32
  408bf4:	ret
  408bf8:	stp	x29, x30, [sp, #-48]!
  408bfc:	mov	x29, sp
  408c00:	str	x0, [sp, #24]
  408c04:	ldr	x0, [sp, #24]
  408c08:	bl	401850 <malloc@plt>
  408c0c:	str	x0, [sp, #40]
  408c10:	ldr	x0, [sp, #40]
  408c14:	cmp	x0, #0x0
  408c18:	b.ne	408c2c <error@@Base+0x6de4>  // b.any
  408c1c:	ldr	x0, [sp, #24]
  408c20:	cmp	x0, #0x0
  408c24:	b.eq	408c2c <error@@Base+0x6de4>  // b.none
  408c28:	bl	408dd8 <error@@Base+0x6f90>
  408c2c:	ldr	x0, [sp, #40]
  408c30:	ldp	x29, x30, [sp], #48
  408c34:	ret
  408c38:	stp	x29, x30, [sp, #-32]!
  408c3c:	mov	x29, sp
  408c40:	str	x0, [sp, #24]
  408c44:	str	x1, [sp, #16]
  408c48:	ldr	x0, [sp, #16]
  408c4c:	cmp	x0, #0x0
  408c50:	b.ne	408c70 <error@@Base+0x6e28>  // b.any
  408c54:	ldr	x0, [sp, #24]
  408c58:	cmp	x0, #0x0
  408c5c:	b.eq	408c70 <error@@Base+0x6e28>  // b.none
  408c60:	ldr	x0, [sp, #24]
  408c64:	bl	401a40 <free@plt>
  408c68:	mov	x0, #0x0                   	// #0
  408c6c:	b	408ca0 <error@@Base+0x6e58>
  408c70:	ldr	x1, [sp, #16]
  408c74:	ldr	x0, [sp, #24]
  408c78:	bl	4018f0 <realloc@plt>
  408c7c:	str	x0, [sp, #24]
  408c80:	ldr	x0, [sp, #24]
  408c84:	cmp	x0, #0x0
  408c88:	b.ne	408c9c <error@@Base+0x6e54>  // b.any
  408c8c:	ldr	x0, [sp, #16]
  408c90:	cmp	x0, #0x0
  408c94:	b.eq	408c9c <error@@Base+0x6e54>  // b.none
  408c98:	bl	408dd8 <error@@Base+0x6f90>
  408c9c:	ldr	x0, [sp, #24]
  408ca0:	ldp	x29, x30, [sp], #32
  408ca4:	ret
  408ca8:	stp	x29, x30, [sp, #-32]!
  408cac:	mov	x29, sp
  408cb0:	str	x0, [sp, #24]
  408cb4:	str	x1, [sp, #16]
  408cb8:	mov	x2, #0x1                   	// #1
  408cbc:	ldr	x1, [sp, #16]
  408cc0:	ldr	x0, [sp, #24]
  408cc4:	bl	408ac0 <error@@Base+0x6c78>
  408cc8:	ldp	x29, x30, [sp], #32
  408ccc:	ret
  408cd0:	stp	x29, x30, [sp, #-32]!
  408cd4:	mov	x29, sp
  408cd8:	str	x0, [sp, #24]
  408cdc:	ldr	x0, [sp, #24]
  408ce0:	bl	408bf8 <error@@Base+0x6db0>
  408ce4:	ldr	x2, [sp, #24]
  408ce8:	mov	w1, #0x0                   	// #0
  408cec:	bl	4018d0 <memset@plt>
  408cf0:	ldp	x29, x30, [sp], #32
  408cf4:	ret
  408cf8:	stp	x29, x30, [sp, #-48]!
  408cfc:	mov	x29, sp
  408d00:	str	x0, [sp, #24]
  408d04:	str	x1, [sp, #16]
  408d08:	mov	x0, #0x0                   	// #0
  408d0c:	ldr	x6, [sp, #24]
  408d10:	ldr	x1, [sp, #16]
  408d14:	mul	x7, x6, x1
  408d18:	umulh	x1, x6, x1
  408d1c:	mov	x2, x7
  408d20:	mov	x3, x1
  408d24:	mov	x4, x3
  408d28:	mov	x5, #0x0                   	// #0
  408d2c:	cmp	x4, #0x0
  408d30:	b.eq	408d38 <error@@Base+0x6ef0>  // b.none
  408d34:	mov	x0, #0x1                   	// #1
  408d38:	cmp	x2, #0x0
  408d3c:	b.ge	408d44 <error@@Base+0x6efc>  // b.tcont
  408d40:	mov	x0, #0x1                   	// #1
  408d44:	and	w0, w0, #0x1
  408d48:	and	w0, w0, #0xff
  408d4c:	cmp	w0, #0x0
  408d50:	b.ne	408d70 <error@@Base+0x6f28>  // b.any
  408d54:	ldr	x1, [sp, #16]
  408d58:	ldr	x0, [sp, #24]
  408d5c:	bl	4018e0 <calloc@plt>
  408d60:	str	x0, [sp, #40]
  408d64:	ldr	x0, [sp, #40]
  408d68:	cmp	x0, #0x0
  408d6c:	b.ne	408d74 <error@@Base+0x6f2c>  // b.any
  408d70:	bl	408dd8 <error@@Base+0x6f90>
  408d74:	ldr	x0, [sp, #40]
  408d78:	ldp	x29, x30, [sp], #48
  408d7c:	ret
  408d80:	stp	x29, x30, [sp, #-32]!
  408d84:	mov	x29, sp
  408d88:	str	x0, [sp, #24]
  408d8c:	str	x1, [sp, #16]
  408d90:	ldr	x0, [sp, #16]
  408d94:	bl	408bf8 <error@@Base+0x6db0>
  408d98:	ldr	x2, [sp, #16]
  408d9c:	ldr	x1, [sp, #24]
  408da0:	bl	401730 <memcpy@plt>
  408da4:	ldp	x29, x30, [sp], #32
  408da8:	ret
  408dac:	stp	x29, x30, [sp, #-32]!
  408db0:	mov	x29, sp
  408db4:	str	x0, [sp, #24]
  408db8:	ldr	x0, [sp, #24]
  408dbc:	bl	401760 <strlen@plt>
  408dc0:	add	x0, x0, #0x1
  408dc4:	mov	x1, x0
  408dc8:	ldr	x0, [sp, #24]
  408dcc:	bl	408d80 <error@@Base+0x6f38>
  408dd0:	ldp	x29, x30, [sp], #32
  408dd4:	ret
  408dd8:	stp	x29, x30, [sp, #-32]!
  408ddc:	mov	x29, sp
  408de0:	str	x19, [sp, #16]
  408de4:	adrp	x0, 435000 <error@@Base+0x331b8>
  408de8:	add	x0, x0, #0x6a0
  408dec:	ldr	w19, [x0]
  408df0:	adrp	x0, 422000 <error@@Base+0x201b8>
  408df4:	add	x0, x0, #0x4e8
  408df8:	bl	401b60 <gettext@plt>
  408dfc:	mov	x3, x0
  408e00:	adrp	x0, 422000 <error@@Base+0x201b8>
  408e04:	add	x2, x0, #0x500
  408e08:	mov	w1, #0x0                   	// #0
  408e0c:	mov	w0, w19
  408e10:	bl	401e48 <error@@Base>
  408e14:	bl	401980 <abort@plt>
  408e18:	stp	x29, x30, [sp, #-64]!
  408e1c:	mov	x29, sp
  408e20:	str	x0, [sp, #40]
  408e24:	str	x1, [sp, #32]
  408e28:	str	x2, [sp, #24]
  408e2c:	str	x3, [sp, #16]
  408e30:	ldr	x0, [sp, #40]
  408e34:	cmp	x0, #0x0
  408e38:	b.ne	408e44 <error@@Base+0x6ffc>  // b.any
  408e3c:	add	x0, sp, #0x30
  408e40:	str	x0, [sp, #40]
  408e44:	ldr	x3, [sp, #16]
  408e48:	ldr	x2, [sp, #24]
  408e4c:	ldr	x1, [sp, #32]
  408e50:	ldr	x0, [sp, #40]
  408e54:	bl	401720 <mbrtowc@plt>
  408e58:	str	x0, [sp, #56]
  408e5c:	ldr	x0, [sp, #56]
  408e60:	cmn	x0, #0x3
  408e64:	b.ls	408eb0 <error@@Base+0x7068>  // b.plast
  408e68:	ldr	x0, [sp, #24]
  408e6c:	cmp	x0, #0x0
  408e70:	b.eq	408eb0 <error@@Base+0x7068>  // b.none
  408e74:	mov	w0, #0x0                   	// #0
  408e78:	bl	420794 <error@@Base+0x1e94c>
  408e7c:	and	w0, w0, #0xff
  408e80:	eor	w0, w0, #0x1
  408e84:	and	w0, w0, #0xff
  408e88:	cmp	w0, #0x0
  408e8c:	b.eq	408eb0 <error@@Base+0x7068>  // b.none
  408e90:	ldr	x0, [sp, #32]
  408e94:	ldrb	w0, [x0]
  408e98:	strb	w0, [sp, #55]
  408e9c:	ldrb	w1, [sp, #55]
  408ea0:	ldr	x0, [sp, #40]
  408ea4:	str	w1, [x0]
  408ea8:	mov	x0, #0x1                   	// #1
  408eac:	b	408eb4 <error@@Base+0x706c>
  408eb0:	ldr	x0, [sp, #56]
  408eb4:	ldp	x29, x30, [sp], #64
  408eb8:	ret
  408ebc:	sub	sp, sp, #0x10
  408ec0:	str	x0, [sp, #8]
  408ec4:	str	x1, [sp]
  408ec8:	ldr	x0, [sp]
  408ecc:	add	x1, x0, #0x3f
  408ed0:	cmp	x0, #0x0
  408ed4:	csel	x0, x1, x0, lt  // lt = tstop
  408ed8:	asr	x0, x0, #6
  408edc:	mov	x3, x0
  408ee0:	mov	x0, x3
  408ee4:	lsl	x0, x0, #3
  408ee8:	ldr	x1, [sp, #8]
  408eec:	add	x0, x1, x0
  408ef0:	ldr	x2, [x0]
  408ef4:	ldr	x0, [sp]
  408ef8:	negs	x1, x0
  408efc:	and	x0, x0, #0x3f
  408f00:	and	x1, x1, #0x3f
  408f04:	csneg	x0, x0, x1, mi  // mi = first
  408f08:	mov	w1, w0
  408f0c:	mov	x0, #0x1                   	// #1
  408f10:	lsl	x1, x0, x1
  408f14:	mov	x0, x3
  408f18:	lsl	x0, x0, #3
  408f1c:	ldr	x3, [sp, #8]
  408f20:	add	x0, x3, x0
  408f24:	orr	x1, x2, x1
  408f28:	str	x1, [x0]
  408f2c:	nop
  408f30:	add	sp, sp, #0x10
  408f34:	ret
  408f38:	sub	sp, sp, #0x10
  408f3c:	str	x0, [sp, #8]
  408f40:	str	x1, [sp]
  408f44:	ldr	x0, [sp]
  408f48:	add	x1, x0, #0x3f
  408f4c:	cmp	x0, #0x0
  408f50:	csel	x0, x1, x0, lt  // lt = tstop
  408f54:	asr	x0, x0, #6
  408f58:	mov	x3, x0
  408f5c:	mov	x0, x3
  408f60:	lsl	x0, x0, #3
  408f64:	ldr	x1, [sp, #8]
  408f68:	add	x0, x1, x0
  408f6c:	ldr	x2, [x0]
  408f70:	ldr	x0, [sp]
  408f74:	negs	x1, x0
  408f78:	and	x0, x0, #0x3f
  408f7c:	and	x1, x1, #0x3f
  408f80:	csneg	x0, x0, x1, mi  // mi = first
  408f84:	mov	w1, w0
  408f88:	mov	x0, #0x1                   	// #1
  408f8c:	lsl	x0, x0, x1
  408f90:	mvn	x1, x0
  408f94:	mov	x0, x3
  408f98:	lsl	x0, x0, #3
  408f9c:	ldr	x3, [sp, #8]
  408fa0:	add	x0, x3, x0
  408fa4:	and	x1, x2, x1
  408fa8:	str	x1, [x0]
  408fac:	nop
  408fb0:	add	sp, sp, #0x10
  408fb4:	ret
  408fb8:	sub	sp, sp, #0x10
  408fbc:	str	x0, [sp, #8]
  408fc0:	str	x1, [sp]
  408fc4:	ldr	x0, [sp]
  408fc8:	add	x1, x0, #0x3f
  408fcc:	cmp	x0, #0x0
  408fd0:	csel	x0, x1, x0, lt  // lt = tstop
  408fd4:	asr	x0, x0, #6
  408fd8:	lsl	x0, x0, #3
  408fdc:	ldr	x1, [sp, #8]
  408fe0:	add	x0, x1, x0
  408fe4:	ldr	x1, [x0]
  408fe8:	ldr	x0, [sp]
  408fec:	negs	x2, x0
  408ff0:	and	x0, x0, #0x3f
  408ff4:	and	x2, x2, #0x3f
  408ff8:	csneg	x0, x0, x2, mi  // mi = first
  408ffc:	lsr	x0, x1, x0
  409000:	and	x0, x0, #0x1
  409004:	cmp	x0, #0x0
  409008:	cset	w0, ne  // ne = any
  40900c:	and	w0, w0, #0xff
  409010:	add	sp, sp, #0x10
  409014:	ret
  409018:	stp	x29, x30, [sp, #-32]!
  40901c:	mov	x29, sp
  409020:	str	x0, [sp, #24]
  409024:	mov	x2, #0x20                  	// #32
  409028:	mov	w1, #0x0                   	// #0
  40902c:	ldr	x0, [sp, #24]
  409030:	bl	4018d0 <memset@plt>
  409034:	nop
  409038:	ldp	x29, x30, [sp], #32
  40903c:	ret
  409040:	stp	x29, x30, [sp, #-32]!
  409044:	mov	x29, sp
  409048:	str	x0, [sp, #24]
  40904c:	mov	x2, #0x20                  	// #32
  409050:	mov	w1, #0xffffffff            	// #-1
  409054:	ldr	x0, [sp, #24]
  409058:	bl	4018d0 <memset@plt>
  40905c:	nop
  409060:	ldp	x29, x30, [sp], #32
  409064:	ret
  409068:	stp	x29, x30, [sp, #-32]!
  40906c:	mov	x29, sp
  409070:	str	x0, [sp, #24]
  409074:	str	x1, [sp, #16]
  409078:	mov	x2, #0x20                  	// #32
  40907c:	ldr	x1, [sp, #16]
  409080:	ldr	x0, [sp, #24]
  409084:	bl	401730 <memcpy@plt>
  409088:	nop
  40908c:	ldp	x29, x30, [sp], #32
  409090:	ret
  409094:	sub	sp, sp, #0x20
  409098:	str	x0, [sp, #8]
  40909c:	str	wzr, [sp, #28]
  4090a0:	b	4090dc <error@@Base+0x7294>
  4090a4:	ldrsw	x0, [sp, #28]
  4090a8:	lsl	x0, x0, #3
  4090ac:	ldr	x1, [sp, #8]
  4090b0:	add	x0, x1, x0
  4090b4:	ldr	x1, [x0]
  4090b8:	ldrsw	x0, [sp, #28]
  4090bc:	lsl	x0, x0, #3
  4090c0:	ldr	x2, [sp, #8]
  4090c4:	add	x0, x2, x0
  4090c8:	mvn	x1, x1
  4090cc:	str	x1, [x0]
  4090d0:	ldr	w0, [sp, #28]
  4090d4:	add	w0, w0, #0x1
  4090d8:	str	w0, [sp, #28]
  4090dc:	ldr	w0, [sp, #28]
  4090e0:	cmp	w0, #0x3
  4090e4:	b.le	4090a4 <error@@Base+0x725c>
  4090e8:	nop
  4090ec:	nop
  4090f0:	add	sp, sp, #0x20
  4090f4:	ret
  4090f8:	sub	sp, sp, #0x20
  4090fc:	str	x0, [sp, #8]
  409100:	str	x1, [sp]
  409104:	str	wzr, [sp, #28]
  409108:	b	409158 <error@@Base+0x7310>
  40910c:	ldrsw	x0, [sp, #28]
  409110:	lsl	x0, x0, #3
  409114:	ldr	x1, [sp, #8]
  409118:	add	x0, x1, x0
  40911c:	ldr	x2, [x0]
  409120:	ldrsw	x0, [sp, #28]
  409124:	lsl	x0, x0, #3
  409128:	ldr	x1, [sp]
  40912c:	add	x0, x1, x0
  409130:	ldr	x1, [x0]
  409134:	ldrsw	x0, [sp, #28]
  409138:	lsl	x0, x0, #3
  40913c:	ldr	x3, [sp, #8]
  409140:	add	x0, x3, x0
  409144:	orr	x1, x2, x1
  409148:	str	x1, [x0]
  40914c:	ldr	w0, [sp, #28]
  409150:	add	w0, w0, #0x1
  409154:	str	w0, [sp, #28]
  409158:	ldr	w0, [sp, #28]
  40915c:	cmp	w0, #0x3
  409160:	b.le	40910c <error@@Base+0x72c4>
  409164:	nop
  409168:	nop
  40916c:	add	sp, sp, #0x20
  409170:	ret
  409174:	sub	sp, sp, #0x20
  409178:	str	x0, [sp, #8]
  40917c:	str	x1, [sp]
  409180:	str	wzr, [sp, #28]
  409184:	b	4091d4 <error@@Base+0x738c>
  409188:	ldrsw	x0, [sp, #28]
  40918c:	lsl	x0, x0, #3
  409190:	ldr	x1, [sp, #8]
  409194:	add	x0, x1, x0
  409198:	ldr	x2, [x0]
  40919c:	ldrsw	x0, [sp, #28]
  4091a0:	lsl	x0, x0, #3
  4091a4:	ldr	x1, [sp]
  4091a8:	add	x0, x1, x0
  4091ac:	ldr	x1, [x0]
  4091b0:	ldrsw	x0, [sp, #28]
  4091b4:	lsl	x0, x0, #3
  4091b8:	ldr	x3, [sp, #8]
  4091bc:	add	x0, x3, x0
  4091c0:	and	x1, x2, x1
  4091c4:	str	x1, [x0]
  4091c8:	ldr	w0, [sp, #28]
  4091cc:	add	w0, w0, #0x1
  4091d0:	str	w0, [sp, #28]
  4091d4:	ldr	w0, [sp, #28]
  4091d8:	cmp	w0, #0x3
  4091dc:	b.le	409188 <error@@Base+0x7340>
  4091e0:	nop
  4091e4:	nop
  4091e8:	add	sp, sp, #0x20
  4091ec:	ret
  4091f0:	sub	sp, sp, #0x20
  4091f4:	str	x0, [sp, #8]
  4091f8:	str	x1, [sp]
  4091fc:	ldr	x0, [sp, #8]
  409200:	ldr	w0, [x0, #144]
  409204:	cmp	w0, #0x1
  409208:	b.ne	409214 <error@@Base+0x73cc>  // b.any
  40920c:	mov	w0, #0x1                   	// #1
  409210:	b	40927c <error@@Base+0x7434>
  409214:	mov	w0, #0x1                   	// #1
  409218:	str	w0, [sp, #28]
  40921c:	b	409254 <error@@Base+0x740c>
  409220:	ldr	x0, [sp, #8]
  409224:	ldr	x1, [x0, #16]
  409228:	ldrsw	x2, [sp, #28]
  40922c:	ldr	x0, [sp]
  409230:	add	x0, x2, x0
  409234:	lsl	x0, x0, #2
  409238:	add	x0, x1, x0
  40923c:	ldr	w0, [x0]
  409240:	cmn	w0, #0x1
  409244:	b.ne	409274 <error@@Base+0x742c>  // b.any
  409248:	ldr	w0, [sp, #28]
  40924c:	add	w0, w0, #0x1
  409250:	str	w0, [sp, #28]
  409254:	ldrsw	x1, [sp, #28]
  409258:	ldr	x0, [sp]
  40925c:	add	x1, x1, x0
  409260:	ldr	x0, [sp, #8]
  409264:	ldr	x0, [x0, #48]
  409268:	cmp	x1, x0
  40926c:	b.lt	409220 <error@@Base+0x73d8>  // b.tstop
  409270:	b	409278 <error@@Base+0x7430>
  409274:	nop
  409278:	ldr	w0, [sp, #28]
  40927c:	add	sp, sp, #0x20
  409280:	ret
  409284:	sub	sp, sp, #0x10
  409288:	str	x0, [sp, #8]
  40928c:	str	x1, [sp]
  409290:	ldr	x0, [sp, #8]
  409294:	ldr	w0, [x0, #144]
  409298:	cmp	w0, #0x1
  40929c:	b.ne	4092b8 <error@@Base+0x7470>  // b.any
  4092a0:	ldr	x0, [sp, #8]
  4092a4:	ldr	x1, [x0, #8]
  4092a8:	ldr	x0, [sp]
  4092ac:	add	x0, x1, x0
  4092b0:	ldrb	w0, [x0]
  4092b4:	b	4092d0 <error@@Base+0x7488>
  4092b8:	ldr	x0, [sp, #8]
  4092bc:	ldr	x1, [x0, #16]
  4092c0:	ldr	x0, [sp]
  4092c4:	lsl	x0, x0, #2
  4092c8:	add	x0, x1, x0
  4092cc:	ldr	w0, [x0]
  4092d0:	add	sp, sp, #0x10
  4092d4:	ret
  4092d8:	sub	sp, sp, #0x10
  4092dc:	str	x0, [sp, #8]
  4092e0:	str	x1, [sp]
  4092e4:	mov	w0, #0x1                   	// #1
  4092e8:	add	sp, sp, #0x10
  4092ec:	ret
  4092f0:	stp	x29, x30, [sp, #-96]!
  4092f4:	mov	x29, sp
  4092f8:	str	x0, [sp, #72]
  4092fc:	str	x1, [sp, #64]
  409300:	str	x2, [sp, #56]
  409304:	str	x3, [sp, #48]
  409308:	str	x4, [sp, #40]
  40930c:	strb	w5, [sp, #39]
  409310:	str	x6, [sp, #24]
  409314:	ldr	x0, [sp, #24]
  409318:	ldr	w0, [x0, #180]
  40931c:	sxtw	x0, w0
  409320:	ldr	x1, [sp, #48]
  409324:	cmp	x1, x0
  409328:	b.ge	40933c <error@@Base+0x74f4>  // b.tcont
  40932c:	ldr	x0, [sp, #24]
  409330:	ldr	w0, [x0, #180]
  409334:	sxtw	x0, w0
  409338:	str	x0, [sp, #48]
  40933c:	ldr	x0, [sp, #56]
  409340:	add	x0, x0, #0x1
  409344:	ldr	x2, [sp, #48]
  409348:	ldr	x1, [sp, #48]
  40934c:	cmp	x2, x0
  409350:	csel	x0, x1, x0, le
  409354:	str	x0, [sp, #88]
  409358:	ldr	x5, [sp, #24]
  40935c:	ldrb	w4, [sp, #39]
  409360:	ldr	x3, [sp, #40]
  409364:	ldr	x2, [sp, #72]
  409368:	ldr	x1, [sp, #56]
  40936c:	ldr	x0, [sp, #64]
  409370:	bl	4097dc <error@@Base+0x7994>
  409374:	ldr	x1, [sp, #88]
  409378:	ldr	x0, [sp, #72]
  40937c:	bl	40964c <error@@Base+0x7804>
  409380:	str	w0, [sp, #84]
  409384:	ldr	w0, [sp, #84]
  409388:	cmp	w0, #0x0
  40938c:	cset	w0, ne  // ne = any
  409390:	and	w0, w0, #0xff
  409394:	and	x0, x0, #0xff
  409398:	cmp	x0, #0x0
  40939c:	b.eq	4093a8 <error@@Base+0x7560>  // b.none
  4093a0:	ldr	w0, [sp, #84]
  4093a4:	b	409444 <error@@Base+0x75fc>
  4093a8:	ldr	x0, [sp, #24]
  4093ac:	add	x1, x0, #0xb8
  4093b0:	ldr	x0, [sp, #72]
  4093b4:	str	x1, [x0, #128]
  4093b8:	ldr	x0, [sp, #24]
  4093bc:	ldrb	w0, [x0, #176]
  4093c0:	ubfx	x0, x0, #4, #1
  4093c4:	and	w0, w0, #0xff
  4093c8:	mov	w1, w0
  4093cc:	ldr	x0, [sp, #72]
  4093d0:	strb	w1, [x0, #142]
  4093d4:	ldr	x0, [sp, #72]
  4093d8:	ldrb	w0, [x0, #139]
  4093dc:	cmp	w0, #0x0
  4093e0:	b.eq	4093f0 <error@@Base+0x75a8>  // b.none
  4093e4:	ldr	x0, [sp, #72]
  4093e8:	ldr	x0, [x0, #8]
  4093ec:	b	4093f4 <error@@Base+0x75ac>
  4093f0:	ldr	x0, [sp, #64]
  4093f4:	ldr	x1, [sp, #72]
  4093f8:	str	x0, [x1, #8]
  4093fc:	ldr	x0, [sp, #72]
  409400:	ldrb	w0, [x0, #139]
  409404:	cmp	w0, #0x0
  409408:	b.ne	409424 <error@@Base+0x75dc>  // b.any
  40940c:	ldr	x0, [sp, #24]
  409410:	ldr	w0, [x0, #180]
  409414:	cmp	w0, #0x1
  409418:	b.gt	409424 <error@@Base+0x75dc>
  40941c:	ldr	x0, [sp, #56]
  409420:	b	409428 <error@@Base+0x75e0>
  409424:	mov	x0, #0x0                   	// #0
  409428:	ldr	x1, [sp, #72]
  40942c:	str	x0, [x1, #48]
  409430:	ldr	x0, [sp, #72]
  409434:	ldr	x1, [x0, #48]
  409438:	ldr	x0, [sp, #72]
  40943c:	str	x1, [x0, #56]
  409440:	mov	w0, #0x0                   	// #0
  409444:	ldp	x29, x30, [sp], #96
  409448:	ret
  40944c:	stp	x29, x30, [sp, #-80]!
  409450:	mov	x29, sp
  409454:	str	x0, [sp, #56]
  409458:	str	x1, [sp, #48]
  40945c:	str	x2, [sp, #40]
  409460:	str	x3, [sp, #32]
  409464:	strb	w4, [sp, #31]
  409468:	str	x5, [sp, #16]
  40946c:	mov	x2, #0x98                  	// #152
  409470:	mov	w1, #0x0                   	// #0
  409474:	ldr	x0, [sp, #56]
  409478:	bl	4018d0 <memset@plt>
  40947c:	ldr	x5, [sp, #16]
  409480:	ldrb	w4, [sp, #31]
  409484:	ldr	x3, [sp, #32]
  409488:	ldr	x2, [sp, #56]
  40948c:	ldr	x1, [sp, #40]
  409490:	ldr	x0, [sp, #48]
  409494:	bl	4097dc <error@@Base+0x7994>
  409498:	ldr	x0, [sp, #40]
  40949c:	cmp	x0, #0x0
  4094a0:	b.le	4094e0 <error@@Base+0x7698>
  4094a4:	ldr	x0, [sp, #40]
  4094a8:	add	x0, x0, #0x1
  4094ac:	mov	x1, x0
  4094b0:	ldr	x0, [sp, #56]
  4094b4:	bl	40964c <error@@Base+0x7804>
  4094b8:	str	w0, [sp, #76]
  4094bc:	ldr	w0, [sp, #76]
  4094c0:	cmp	w0, #0x0
  4094c4:	cset	w0, ne  // ne = any
  4094c8:	and	w0, w0, #0xff
  4094cc:	and	x0, x0, #0xff
  4094d0:	cmp	x0, #0x0
  4094d4:	b.eq	4094e0 <error@@Base+0x7698>  // b.none
  4094d8:	ldr	w0, [sp, #76]
  4094dc:	b	409644 <error@@Base+0x77fc>
  4094e0:	ldr	x0, [sp, #56]
  4094e4:	ldrb	w0, [x0, #139]
  4094e8:	cmp	w0, #0x0
  4094ec:	b.eq	4094fc <error@@Base+0x76b4>  // b.none
  4094f0:	ldr	x0, [sp, #56]
  4094f4:	ldr	x0, [x0, #8]
  4094f8:	b	409500 <error@@Base+0x76b8>
  4094fc:	ldr	x0, [sp, #48]
  409500:	ldr	x1, [sp, #56]
  409504:	str	x0, [x1, #8]
  409508:	ldrb	w0, [sp, #31]
  40950c:	cmp	w0, #0x0
  409510:	b.eq	4095dc <error@@Base+0x7794>  // b.none
  409514:	ldr	x0, [sp, #16]
  409518:	ldr	w0, [x0, #180]
  40951c:	cmp	w0, #0x1
  409520:	b.le	4095d0 <error@@Base+0x7788>
  409524:	ldr	x0, [sp, #56]
  409528:	bl	409c30 <error@@Base+0x7de8>
  40952c:	str	w0, [sp, #76]
  409530:	ldr	w0, [sp, #76]
  409534:	cmp	w0, #0x0
  409538:	cset	w0, ne  // ne = any
  40953c:	and	w0, w0, #0xff
  409540:	and	x0, x0, #0xff
  409544:	cmp	x0, #0x0
  409548:	b.eq	409554 <error@@Base+0x770c>  // b.none
  40954c:	ldr	w0, [sp, #76]
  409550:	b	409644 <error@@Base+0x77fc>
  409554:	ldr	x0, [sp, #56]
  409558:	ldr	x0, [x0, #56]
  40955c:	ldr	x1, [sp, #40]
  409560:	cmp	x1, x0
  409564:	b.le	409634 <error@@Base+0x77ec>
  409568:	ldr	x0, [sp, #56]
  40956c:	ldr	x1, [x0, #64]
  409570:	ldr	x0, [sp, #56]
  409574:	ldr	x2, [x0, #48]
  409578:	ldr	x0, [sp, #16]
  40957c:	ldr	w0, [x0, #180]
  409580:	sxtw	x0, w0
  409584:	add	x0, x2, x0
  409588:	cmp	x1, x0
  40958c:	b.gt	40963c <error@@Base+0x77f4>
  409590:	ldr	x0, [sp, #56]
  409594:	ldr	x0, [x0, #64]
  409598:	lsl	x0, x0, #1
  40959c:	mov	x1, x0
  4095a0:	ldr	x0, [sp, #56]
  4095a4:	bl	40964c <error@@Base+0x7804>
  4095a8:	str	w0, [sp, #76]
  4095ac:	ldr	w0, [sp, #76]
  4095b0:	cmp	w0, #0x0
  4095b4:	cset	w0, ne  // ne = any
  4095b8:	and	w0, w0, #0xff
  4095bc:	and	x0, x0, #0xff
  4095c0:	cmp	x0, #0x0
  4095c4:	b.eq	409524 <error@@Base+0x76dc>  // b.none
  4095c8:	ldr	w0, [sp, #76]
  4095cc:	b	409644 <error@@Base+0x77fc>
  4095d0:	ldr	x0, [sp, #56]
  4095d4:	bl	40a8a4 <error@@Base+0x8a5c>
  4095d8:	b	409640 <error@@Base+0x77f8>
  4095dc:	ldr	x0, [sp, #16]
  4095e0:	ldr	w0, [x0, #180]
  4095e4:	cmp	w0, #0x1
  4095e8:	b.le	4095f8 <error@@Base+0x77b0>
  4095ec:	ldr	x0, [sp, #56]
  4095f0:	bl	4098d8 <error@@Base+0x7a90>
  4095f4:	b	409640 <error@@Base+0x77f8>
  4095f8:	ldr	x0, [sp, #32]
  4095fc:	cmp	x0, #0x0
  409600:	b.eq	409610 <error@@Base+0x77c8>  // b.none
  409604:	ldr	x0, [sp, #56]
  409608:	bl	40a99c <error@@Base+0x8b54>
  40960c:	b	409640 <error@@Base+0x77f8>
  409610:	ldr	x0, [sp, #56]
  409614:	ldr	x1, [x0, #64]
  409618:	ldr	x0, [sp, #56]
  40961c:	str	x1, [x0, #48]
  409620:	ldr	x0, [sp, #56]
  409624:	ldr	x1, [x0, #64]
  409628:	ldr	x0, [sp, #56]
  40962c:	str	x1, [x0, #56]
  409630:	b	409640 <error@@Base+0x77f8>
  409634:	nop
  409638:	b	409640 <error@@Base+0x77f8>
  40963c:	nop
  409640:	mov	w0, #0x0                   	// #0
  409644:	ldp	x29, x30, [sp], #80
  409648:	ret
  40964c:	stp	x29, x30, [sp, #-64]!
  409650:	mov	x29, sp
  409654:	str	x0, [sp, #24]
  409658:	str	x1, [sp, #16]
  40965c:	ldr	x0, [sp, #24]
  409660:	ldr	w0, [x0, #144]
  409664:	cmp	w0, #0x1
  409668:	b.le	409770 <error@@Base+0x7928>
  40966c:	mov	x0, #0x8                   	// #8
  409670:	str	x0, [sp, #56]
  409674:	mov	x1, #0xffffffffffffffff    	// #-1
  409678:	ldr	x0, [sp, #56]
  40967c:	udiv	x0, x1, x0
  409680:	cmp	x0, #0x0
  409684:	b.lt	409698 <error@@Base+0x7850>  // b.tstop
  409688:	mov	x1, #0xffffffffffffffff    	// #-1
  40968c:	ldr	x0, [sp, #56]
  409690:	udiv	x0, x1, x0
  409694:	b	40969c <error@@Base+0x7854>
  409698:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40969c:	ldr	x1, [sp, #16]
  4096a0:	cmp	x0, x1
  4096a4:	cset	w0, cc  // cc = lo, ul, last
  4096a8:	and	w0, w0, #0xff
  4096ac:	and	x0, x0, #0xff
  4096b0:	cmp	x0, #0x0
  4096b4:	b.eq	4096c0 <error@@Base+0x7878>  // b.none
  4096b8:	mov	w0, #0xc                   	// #12
  4096bc:	b	4097d4 <error@@Base+0x798c>
  4096c0:	ldr	x0, [sp, #24]
  4096c4:	ldr	x2, [x0, #16]
  4096c8:	ldr	x0, [sp, #16]
  4096cc:	lsl	x0, x0, #2
  4096d0:	mov	x1, x0
  4096d4:	mov	x0, x2
  4096d8:	bl	4018f0 <realloc@plt>
  4096dc:	str	x0, [sp, #48]
  4096e0:	ldr	x0, [sp, #48]
  4096e4:	cmp	x0, #0x0
  4096e8:	cset	w0, eq  // eq = none
  4096ec:	and	w0, w0, #0xff
  4096f0:	and	x0, x0, #0xff
  4096f4:	cmp	x0, #0x0
  4096f8:	b.eq	409704 <error@@Base+0x78bc>  // b.none
  4096fc:	mov	w0, #0xc                   	// #12
  409700:	b	4097d4 <error@@Base+0x798c>
  409704:	ldr	x0, [sp, #24]
  409708:	ldr	x1, [sp, #48]
  40970c:	str	x1, [x0, #16]
  409710:	ldr	x0, [sp, #24]
  409714:	ldr	x0, [x0, #24]
  409718:	cmp	x0, #0x0
  40971c:	b.eq	409770 <error@@Base+0x7928>  // b.none
  409720:	ldr	x0, [sp, #24]
  409724:	ldr	x2, [x0, #24]
  409728:	ldr	x0, [sp, #16]
  40972c:	lsl	x0, x0, #3
  409730:	mov	x1, x0
  409734:	mov	x0, x2
  409738:	bl	4018f0 <realloc@plt>
  40973c:	str	x0, [sp, #40]
  409740:	ldr	x0, [sp, #40]
  409744:	cmp	x0, #0x0
  409748:	cset	w0, eq  // eq = none
  40974c:	and	w0, w0, #0xff
  409750:	and	x0, x0, #0xff
  409754:	cmp	x0, #0x0
  409758:	b.eq	409764 <error@@Base+0x791c>  // b.none
  40975c:	mov	w0, #0xc                   	// #12
  409760:	b	4097d4 <error@@Base+0x798c>
  409764:	ldr	x0, [sp, #24]
  409768:	ldr	x1, [sp, #40]
  40976c:	str	x1, [x0, #24]
  409770:	ldr	x0, [sp, #24]
  409774:	ldrb	w0, [x0, #139]
  409778:	cmp	w0, #0x0
  40977c:	b.eq	4097c4 <error@@Base+0x797c>  // b.none
  409780:	ldr	x0, [sp, #24]
  409784:	ldr	x0, [x0, #8]
  409788:	ldr	x1, [sp, #16]
  40978c:	bl	4018f0 <realloc@plt>
  409790:	str	x0, [sp, #32]
  409794:	ldr	x0, [sp, #32]
  409798:	cmp	x0, #0x0
  40979c:	cset	w0, eq  // eq = none
  4097a0:	and	w0, w0, #0xff
  4097a4:	and	x0, x0, #0xff
  4097a8:	cmp	x0, #0x0
  4097ac:	b.eq	4097b8 <error@@Base+0x7970>  // b.none
  4097b0:	mov	w0, #0xc                   	// #12
  4097b4:	b	4097d4 <error@@Base+0x798c>
  4097b8:	ldr	x0, [sp, #24]
  4097bc:	ldr	x1, [sp, #32]
  4097c0:	str	x1, [x0, #8]
  4097c4:	ldr	x0, [sp, #24]
  4097c8:	ldr	x1, [sp, #16]
  4097cc:	str	x1, [x0, #64]
  4097d0:	mov	w0, #0x0                   	// #0
  4097d4:	ldp	x29, x30, [sp], #64
  4097d8:	ret
  4097dc:	sub	sp, sp, #0x30
  4097e0:	str	x0, [sp, #40]
  4097e4:	str	x1, [sp, #32]
  4097e8:	str	x2, [sp, #24]
  4097ec:	str	x3, [sp, #16]
  4097f0:	strb	w4, [sp, #15]
  4097f4:	str	x5, [sp]
  4097f8:	ldr	x0, [sp, #24]
  4097fc:	ldr	x1, [sp, #40]
  409800:	str	x1, [x0]
  409804:	ldr	x0, [sp, #24]
  409808:	ldr	x1, [sp, #32]
  40980c:	str	x1, [x0, #88]
  409810:	ldr	x0, [sp, #24]
  409814:	ldr	x1, [sp, #32]
  409818:	str	x1, [x0, #80]
  40981c:	ldr	x0, [sp, #24]
  409820:	ldr	x1, [sp, #16]
  409824:	str	x1, [x0, #120]
  409828:	ldrb	w1, [sp, #15]
  40982c:	ldr	x0, [sp, #24]
  409830:	strb	w1, [x0, #136]
  409834:	ldr	x0, [sp, #16]
  409838:	cmp	x0, #0x0
  40983c:	b.ne	40984c <error@@Base+0x7a04>  // b.any
  409840:	ldrb	w0, [sp, #15]
  409844:	cmp	w0, #0x0
  409848:	b.eq	409854 <error@@Base+0x7a0c>  // b.none
  40984c:	mov	w0, #0x1                   	// #1
  409850:	b	409858 <error@@Base+0x7a10>
  409854:	mov	w0, #0x0                   	// #0
  409858:	and	w1, w0, #0xff
  40985c:	ldr	x0, [sp, #24]
  409860:	strb	w1, [x0, #139]
  409864:	ldr	x0, [sp]
  409868:	ldr	w1, [x0, #180]
  40986c:	ldr	x0, [sp, #24]
  409870:	str	w1, [x0, #144]
  409874:	ldr	x0, [sp]
  409878:	ldrb	w0, [x0, #176]
  40987c:	ubfx	x0, x0, #2, #1
  409880:	and	w0, w0, #0xff
  409884:	mov	w1, w0
  409888:	ldr	x0, [sp, #24]
  40988c:	strb	w1, [x0, #137]
  409890:	ldr	x0, [sp]
  409894:	ldrb	w0, [x0, #176]
  409898:	ubfx	x0, x0, #3, #1
  40989c:	and	w0, w0, #0xff
  4098a0:	mov	w1, w0
  4098a4:	ldr	x0, [sp, #24]
  4098a8:	strb	w1, [x0, #138]
  4098ac:	ldr	x0, [sp, #24]
  4098b0:	ldr	x1, [x0, #88]
  4098b4:	ldr	x0, [sp, #24]
  4098b8:	str	x1, [x0, #104]
  4098bc:	ldr	x0, [sp, #24]
  4098c0:	ldr	x1, [x0, #104]
  4098c4:	ldr	x0, [sp, #24]
  4098c8:	str	x1, [x0, #96]
  4098cc:	nop
  4098d0:	add	sp, sp, #0x30
  4098d4:	ret
  4098d8:	stp	x29, x30, [sp, #-176]!
  4098dc:	mov	x29, sp
  4098e0:	str	x0, [sp, #24]
  4098e4:	ldr	x0, [sp, #24]
  4098e8:	ldr	x1, [x0, #64]
  4098ec:	ldr	x0, [sp, #24]
  4098f0:	ldr	x0, [x0, #88]
  4098f4:	cmp	x1, x0
  4098f8:	csel	x0, x1, x0, le
  4098fc:	str	x0, [sp, #136]
  409900:	ldr	x0, [sp, #24]
  409904:	ldr	x0, [x0, #48]
  409908:	str	x0, [sp, #168]
  40990c:	b	409bfc <error@@Base+0x7db4>
  409910:	ldr	x1, [sp, #136]
  409914:	ldr	x0, [sp, #168]
  409918:	sub	x0, x1, x0
  40991c:	str	x0, [sp, #128]
  409920:	ldr	x0, [sp, #24]
  409924:	ldr	x0, [x0, #32]
  409928:	str	x0, [sp, #48]
  40992c:	ldr	x0, [sp, #24]
  409930:	ldr	x0, [x0, #120]
  409934:	cmp	x0, #0x0
  409938:	cset	w0, ne  // ne = any
  40993c:	and	w0, w0, #0xff
  409940:	and	x0, x0, #0xff
  409944:	cmp	x0, #0x0
  409948:	b.eq	4099fc <error@@Base+0x7bb4>  // b.none
  40994c:	str	wzr, [sp, #148]
  409950:	b	4099cc <error@@Base+0x7b84>
  409954:	ldr	x0, [sp, #24]
  409958:	ldr	x0, [x0]
  40995c:	ldr	x1, [sp, #24]
  409960:	ldr	x2, [x1, #40]
  409964:	ldr	x1, [sp, #168]
  409968:	add	x2, x2, x1
  40996c:	ldrsw	x1, [sp, #148]
  409970:	add	x1, x2, x1
  409974:	add	x0, x0, x1
  409978:	ldrb	w0, [x0]
  40997c:	str	w0, [sp, #124]
  409980:	ldr	x0, [sp, #24]
  409984:	ldr	x1, [x0, #120]
  409988:	ldrsw	x0, [sp, #124]
  40998c:	add	x1, x1, x0
  409990:	ldr	x0, [sp, #24]
  409994:	ldr	x0, [x0, #8]
  409998:	ldrsw	x3, [sp, #148]
  40999c:	ldr	x2, [sp, #168]
  4099a0:	add	x2, x3, x2
  4099a4:	add	x0, x0, x2
  4099a8:	ldrb	w1, [x1]
  4099ac:	strb	w1, [x0]
  4099b0:	ldrb	w2, [x0]
  4099b4:	ldrsw	x0, [sp, #148]
  4099b8:	add	x1, sp, #0x38
  4099bc:	strb	w2, [x1, x0]
  4099c0:	ldr	w0, [sp, #148]
  4099c4:	add	w0, w0, #0x1
  4099c8:	str	w0, [sp, #148]
  4099cc:	ldr	x0, [sp, #24]
  4099d0:	ldr	w0, [x0, #144]
  4099d4:	ldr	w1, [sp, #148]
  4099d8:	cmp	w1, w0
  4099dc:	b.ge	4099f0 <error@@Base+0x7ba8>  // b.tcont
  4099e0:	ldrsw	x0, [sp, #148]
  4099e4:	ldr	x1, [sp, #128]
  4099e8:	cmp	x1, x0
  4099ec:	b.gt	409954 <error@@Base+0x7b0c>
  4099f0:	add	x0, sp, #0x38
  4099f4:	str	x0, [sp, #152]
  4099f8:	b	409a20 <error@@Base+0x7bd8>
  4099fc:	ldr	x0, [sp, #24]
  409a00:	ldr	x1, [x0]
  409a04:	ldr	x0, [sp, #24]
  409a08:	ldr	x0, [x0, #40]
  409a0c:	mov	x2, x0
  409a10:	ldr	x0, [sp, #168]
  409a14:	add	x0, x2, x0
  409a18:	add	x0, x1, x0
  409a1c:	str	x0, [sp, #152]
  409a20:	ldr	x1, [sp, #128]
  409a24:	ldr	x0, [sp, #24]
  409a28:	add	x2, x0, #0x20
  409a2c:	add	x0, sp, #0x2c
  409a30:	mov	x3, x2
  409a34:	mov	x2, x1
  409a38:	ldr	x1, [sp, #152]
  409a3c:	bl	408e18 <error@@Base+0x6fd0>
  409a40:	str	x0, [sp, #160]
  409a44:	ldr	x0, [sp, #160]
  409a48:	cmn	x0, #0x1
  409a4c:	cset	w0, eq  // eq = none
  409a50:	and	w0, w0, #0xff
  409a54:	and	x0, x0, #0xff
  409a58:	cmp	x0, #0x0
  409a5c:	b.ne	409a7c <error@@Base+0x7c34>  // b.any
  409a60:	ldr	x0, [sp, #160]
  409a64:	cmp	x0, #0x0
  409a68:	cset	w0, eq  // eq = none
  409a6c:	and	w0, w0, #0xff
  409a70:	and	x0, x0, #0xff
  409a74:	cmp	x0, #0x0
  409a78:	b.eq	409a84 <error@@Base+0x7c3c>  // b.none
  409a7c:	mov	w0, #0x1                   	// #1
  409a80:	b	409a88 <error@@Base+0x7c40>
  409a84:	mov	w0, #0x0                   	// #0
  409a88:	cmp	w0, #0x0
  409a8c:	b.ne	409ae8 <error@@Base+0x7ca0>  // b.any
  409a90:	ldr	x0, [sp, #160]
  409a94:	cmn	x0, #0x2
  409a98:	cset	w0, eq  // eq = none
  409a9c:	and	w0, w0, #0xff
  409aa0:	and	x0, x0, #0xff
  409aa4:	cmp	x0, #0x0
  409aa8:	b.eq	409adc <error@@Base+0x7c94>  // b.none
  409aac:	ldr	x0, [sp, #24]
  409ab0:	ldr	x1, [x0, #64]
  409ab4:	ldr	x0, [sp, #24]
  409ab8:	ldr	x0, [x0, #88]
  409abc:	cmp	x1, x0
  409ac0:	cset	w0, ge  // ge = tcont
  409ac4:	and	w0, w0, #0xff
  409ac8:	and	x0, x0, #0xff
  409acc:	cmp	x0, #0x0
  409ad0:	b.eq	409adc <error@@Base+0x7c94>  // b.none
  409ad4:	mov	w0, #0x1                   	// #1
  409ad8:	b	409ae0 <error@@Base+0x7c98>
  409adc:	mov	w0, #0x0                   	// #0
  409ae0:	cmp	w0, #0x0
  409ae4:	b.eq	409b60 <error@@Base+0x7d18>  // b.none
  409ae8:	mov	x0, #0x1                   	// #1
  409aec:	str	x0, [sp, #160]
  409af0:	ldr	x0, [sp, #24]
  409af4:	ldr	x0, [x0]
  409af8:	ldr	x1, [sp, #24]
  409afc:	ldr	x2, [x1, #40]
  409b00:	ldr	x1, [sp, #168]
  409b04:	add	x1, x2, x1
  409b08:	add	x0, x0, x1
  409b0c:	ldrb	w0, [x0]
  409b10:	str	w0, [sp, #44]
  409b14:	ldr	x0, [sp, #24]
  409b18:	ldr	x0, [x0, #120]
  409b1c:	cmp	x0, #0x0
  409b20:	cset	w0, ne  // ne = any
  409b24:	and	w0, w0, #0xff
  409b28:	and	x0, x0, #0xff
  409b2c:	cmp	x0, #0x0
  409b30:	b.eq	409b50 <error@@Base+0x7d08>  // b.none
  409b34:	ldr	x0, [sp, #24]
  409b38:	ldr	x1, [x0, #120]
  409b3c:	ldr	w0, [sp, #44]
  409b40:	mov	w0, w0
  409b44:	add	x0, x1, x0
  409b48:	ldrb	w0, [x0]
  409b4c:	str	w0, [sp, #44]
  409b50:	ldr	x0, [sp, #24]
  409b54:	ldr	x1, [sp, #48]
  409b58:	str	x1, [x0, #32]
  409b5c:	b	409b8c <error@@Base+0x7d44>
  409b60:	ldr	x0, [sp, #160]
  409b64:	cmn	x0, #0x2
  409b68:	cset	w0, eq  // eq = none
  409b6c:	and	w0, w0, #0xff
  409b70:	and	x0, x0, #0xff
  409b74:	cmp	x0, #0x0
  409b78:	b.eq	409b8c <error@@Base+0x7d44>  // b.none
  409b7c:	ldr	x0, [sp, #24]
  409b80:	ldr	x1, [sp, #48]
  409b84:	str	x1, [x0, #32]
  409b88:	b	409c0c <error@@Base+0x7dc4>
  409b8c:	ldr	x0, [sp, #24]
  409b90:	ldr	x1, [x0, #16]
  409b94:	ldr	x0, [sp, #168]
  409b98:	add	x2, x0, #0x1
  409b9c:	str	x2, [sp, #168]
  409ba0:	lsl	x0, x0, #2
  409ba4:	add	x0, x1, x0
  409ba8:	ldr	w1, [sp, #44]
  409bac:	str	w1, [x0]
  409bb0:	ldr	x1, [sp, #168]
  409bb4:	ldr	x0, [sp, #160]
  409bb8:	add	x0, x1, x0
  409bbc:	sub	x0, x0, #0x1
  409bc0:	str	x0, [sp, #128]
  409bc4:	b	409bec <error@@Base+0x7da4>
  409bc8:	ldr	x0, [sp, #24]
  409bcc:	ldr	x1, [x0, #16]
  409bd0:	ldr	x0, [sp, #168]
  409bd4:	add	x2, x0, #0x1
  409bd8:	str	x2, [sp, #168]
  409bdc:	lsl	x0, x0, #2
  409be0:	add	x0, x1, x0
  409be4:	mov	w1, #0xffffffff            	// #-1
  409be8:	str	w1, [x0]
  409bec:	ldr	x1, [sp, #168]
  409bf0:	ldr	x0, [sp, #128]
  409bf4:	cmp	x1, x0
  409bf8:	b.lt	409bc8 <error@@Base+0x7d80>  // b.tstop
  409bfc:	ldr	x1, [sp, #168]
  409c00:	ldr	x0, [sp, #136]
  409c04:	cmp	x1, x0
  409c08:	b.lt	409910 <error@@Base+0x7ac8>  // b.tstop
  409c0c:	ldr	x0, [sp, #24]
  409c10:	ldr	x1, [sp, #168]
  409c14:	str	x1, [x0, #48]
  409c18:	ldr	x0, [sp, #24]
  409c1c:	ldr	x1, [sp, #168]
  409c20:	str	x1, [x0, #56]
  409c24:	nop
  409c28:	ldp	x29, x30, [sp], #176
  409c2c:	ret
  409c30:	stp	x29, x30, [sp, #-240]!
  409c34:	mov	x29, sp
  409c38:	str	x0, [sp, #24]
  409c3c:	ldr	x0, [sp, #24]
  409c40:	ldr	x0, [x0, #48]
  409c44:	str	x0, [sp, #224]
  409c48:	ldr	x0, [sp, #24]
  409c4c:	ldr	x1, [x0, #64]
  409c50:	ldr	x0, [sp, #24]
  409c54:	ldr	x0, [x0, #88]
  409c58:	cmp	x1, x0
  409c5c:	csel	x0, x1, x0, le
  409c60:	str	x0, [sp, #216]
  409c64:	ldr	x0, [sp, #24]
  409c68:	ldrb	w0, [x0, #138]
  409c6c:	cmp	w0, #0x0
  409c70:	b.ne	40a028 <error@@Base+0x81e0>  // b.any
  409c74:	ldr	x0, [sp, #24]
  409c78:	ldr	x0, [x0, #120]
  409c7c:	cmp	x0, #0x0
  409c80:	b.ne	40a028 <error@@Base+0x81e0>  // b.any
  409c84:	ldr	x0, [sp, #24]
  409c88:	ldrb	w0, [x0, #140]
  409c8c:	cmp	w0, #0x0
  409c90:	b.ne	40a028 <error@@Base+0x81e0>  // b.any
  409c94:	b	409ff8 <error@@Base+0x81b0>
  409c98:	ldr	x0, [sp, #24]
  409c9c:	ldr	x0, [x0]
  409ca0:	ldr	x1, [sp, #24]
  409ca4:	ldr	x2, [x1, #40]
  409ca8:	ldr	x1, [sp, #224]
  409cac:	add	x1, x2, x1
  409cb0:	add	x0, x0, x1
  409cb4:	ldrb	w0, [x0]
  409cb8:	and	w0, w0, #0xffffff80
  409cbc:	cmp	w0, #0x0
  409cc0:	b.ne	409d58 <error@@Base+0x7f10>  // b.any
  409cc4:	ldr	x0, [sp, #24]
  409cc8:	add	x0, x0, #0x20
  409ccc:	bl	401990 <mbsinit@plt>
  409cd0:	cmp	w0, #0x0
  409cd4:	b.eq	409d58 <error@@Base+0x7f10>  // b.none
  409cd8:	ldr	x0, [sp, #24]
  409cdc:	ldr	x0, [x0]
  409ce0:	ldr	x1, [sp, #24]
  409ce4:	ldr	x2, [x1, #40]
  409ce8:	ldr	x1, [sp, #224]
  409cec:	add	x1, x2, x1
  409cf0:	add	x0, x0, x1
  409cf4:	ldrb	w0, [x0]
  409cf8:	bl	401860 <toupper@plt>
  409cfc:	mov	w2, w0
  409d00:	ldr	x0, [sp, #24]
  409d04:	ldr	x1, [x0, #8]
  409d08:	ldr	x0, [sp, #224]
  409d0c:	add	x0, x1, x0
  409d10:	and	w1, w2, #0xff
  409d14:	strb	w1, [x0]
  409d18:	ldr	x0, [sp, #24]
  409d1c:	ldr	x1, [x0, #8]
  409d20:	ldr	x0, [sp, #224]
  409d24:	add	x0, x1, x0
  409d28:	ldrb	w2, [x0]
  409d2c:	ldr	x0, [sp, #24]
  409d30:	ldr	x1, [x0, #16]
  409d34:	ldr	x0, [sp, #224]
  409d38:	lsl	x0, x0, #2
  409d3c:	add	x0, x1, x0
  409d40:	mov	w1, w2
  409d44:	str	w1, [x0]
  409d48:	ldr	x0, [sp, #224]
  409d4c:	add	x0, x0, #0x1
  409d50:	str	x0, [sp, #224]
  409d54:	b	409ff8 <error@@Base+0x81b0>
  409d58:	ldr	x1, [sp, #216]
  409d5c:	ldr	x0, [sp, #224]
  409d60:	sub	x0, x1, x0
  409d64:	str	x0, [sp, #168]
  409d68:	ldr	x0, [sp, #24]
  409d6c:	ldr	x0, [x0, #32]
  409d70:	str	x0, [sp, #112]
  409d74:	ldr	x0, [sp, #24]
  409d78:	ldr	x1, [x0]
  409d7c:	ldr	x0, [sp, #24]
  409d80:	ldr	x0, [x0, #40]
  409d84:	mov	x2, x0
  409d88:	ldr	x0, [sp, #224]
  409d8c:	add	x0, x2, x0
  409d90:	add	x1, x1, x0
  409d94:	ldr	x2, [sp, #168]
  409d98:	ldr	x0, [sp, #24]
  409d9c:	add	x3, x0, #0x20
  409da0:	add	x0, sp, #0x2c
  409da4:	bl	408e18 <error@@Base+0x6fd0>
  409da8:	str	x0, [sp, #160]
  409dac:	ldr	x0, [sp, #160]
  409db0:	cmp	x0, #0x0
  409db4:	cset	w0, ne  // ne = any
  409db8:	and	w0, w0, #0xff
  409dbc:	and	x0, x0, #0xff
  409dc0:	cmp	x0, #0x0
  409dc4:	b.eq	409f18 <error@@Base+0x80d0>  // b.none
  409dc8:	ldr	x0, [sp, #160]
  409dcc:	cmn	x0, #0x3
  409dd0:	cset	w0, ls  // ls = plast
  409dd4:	and	w0, w0, #0xff
  409dd8:	and	x0, x0, #0xff
  409ddc:	cmp	x0, #0x0
  409de0:	b.eq	409f18 <error@@Base+0x80d0>  // b.none
  409de4:	ldr	w0, [sp, #44]
  409de8:	bl	401af0 <towupper@plt>
  409dec:	str	w0, [sp, #156]
  409df0:	ldr	w0, [sp, #44]
  409df4:	ldr	w1, [sp, #156]
  409df8:	cmp	w1, w0
  409dfc:	b.eq	409e64 <error@@Base+0x801c>  // b.none
  409e00:	add	x1, sp, #0x70
  409e04:	add	x0, sp, #0x30
  409e08:	mov	x2, x1
  409e0c:	ldr	w1, [sp, #156]
  409e10:	bl	401ba0 <wcrtomb@plt>
  409e14:	str	x0, [sp, #144]
  409e18:	ldr	x1, [sp, #160]
  409e1c:	ldr	x0, [sp, #144]
  409e20:	cmp	x1, x0
  409e24:	cset	w0, eq  // eq = none
  409e28:	and	w0, w0, #0xff
  409e2c:	and	x0, x0, #0xff
  409e30:	cmp	x0, #0x0
  409e34:	b.eq	409e58 <error@@Base+0x8010>  // b.none
  409e38:	ldr	x0, [sp, #24]
  409e3c:	ldr	x1, [x0, #8]
  409e40:	ldr	x0, [sp, #224]
  409e44:	add	x0, x1, x0
  409e48:	add	x1, sp, #0x30
  409e4c:	ldr	x2, [sp, #160]
  409e50:	bl	401730 <memcpy@plt>
  409e54:	b	409ea4 <error@@Base+0x805c>
  409e58:	ldr	x0, [sp, #224]
  409e5c:	str	x0, [sp, #232]
  409e60:	b	40a03c <error@@Base+0x81f4>
  409e64:	ldr	x0, [sp, #24]
  409e68:	ldr	x1, [x0, #8]
  409e6c:	ldr	x0, [sp, #224]
  409e70:	add	x3, x1, x0
  409e74:	ldr	x0, [sp, #24]
  409e78:	ldr	x1, [x0]
  409e7c:	ldr	x0, [sp, #24]
  409e80:	ldr	x0, [x0, #40]
  409e84:	mov	x2, x0
  409e88:	ldr	x0, [sp, #224]
  409e8c:	add	x0, x2, x0
  409e90:	add	x0, x1, x0
  409e94:	ldr	x2, [sp, #160]
  409e98:	mov	x1, x0
  409e9c:	mov	x0, x3
  409ea0:	bl	401730 <memcpy@plt>
  409ea4:	ldr	x0, [sp, #24]
  409ea8:	ldr	x1, [x0, #16]
  409eac:	ldr	x0, [sp, #224]
  409eb0:	add	x2, x0, #0x1
  409eb4:	str	x2, [sp, #224]
  409eb8:	lsl	x0, x0, #2
  409ebc:	add	x0, x1, x0
  409ec0:	ldr	w1, [sp, #156]
  409ec4:	str	w1, [x0]
  409ec8:	ldr	x1, [sp, #224]
  409ecc:	ldr	x0, [sp, #160]
  409ed0:	add	x0, x1, x0
  409ed4:	sub	x0, x0, #0x1
  409ed8:	str	x0, [sp, #168]
  409edc:	b	409f04 <error@@Base+0x80bc>
  409ee0:	ldr	x0, [sp, #24]
  409ee4:	ldr	x1, [x0, #16]
  409ee8:	ldr	x0, [sp, #224]
  409eec:	add	x2, x0, #0x1
  409ef0:	str	x2, [sp, #224]
  409ef4:	lsl	x0, x0, #2
  409ef8:	add	x0, x1, x0
  409efc:	mov	w1, #0xffffffff            	// #-1
  409f00:	str	w1, [x0]
  409f04:	ldr	x1, [sp, #224]
  409f08:	ldr	x0, [sp, #168]
  409f0c:	cmp	x1, x0
  409f10:	b.lt	409ee0 <error@@Base+0x8098>  // b.tstop
  409f14:	b	409ff8 <error@@Base+0x81b0>
  409f18:	ldr	x0, [sp, #160]
  409f1c:	cmn	x0, #0x1
  409f20:	b.eq	409f54 <error@@Base+0x810c>  // b.none
  409f24:	ldr	x0, [sp, #160]
  409f28:	cmp	x0, #0x0
  409f2c:	b.eq	409f54 <error@@Base+0x810c>  // b.none
  409f30:	ldr	x0, [sp, #160]
  409f34:	cmn	x0, #0x2
  409f38:	b.ne	409fe4 <error@@Base+0x819c>  // b.any
  409f3c:	ldr	x0, [sp, #24]
  409f40:	ldr	x1, [x0, #64]
  409f44:	ldr	x0, [sp, #24]
  409f48:	ldr	x0, [x0, #88]
  409f4c:	cmp	x1, x0
  409f50:	b.lt	409fe4 <error@@Base+0x819c>  // b.tstop
  409f54:	ldr	x0, [sp, #24]
  409f58:	ldr	x0, [x0]
  409f5c:	ldr	x1, [sp, #24]
  409f60:	ldr	x2, [x1, #40]
  409f64:	ldr	x1, [sp, #224]
  409f68:	add	x1, x2, x1
  409f6c:	add	x0, x0, x1
  409f70:	ldrb	w0, [x0]
  409f74:	str	w0, [sp, #140]
  409f78:	ldr	x0, [sp, #24]
  409f7c:	ldr	x1, [x0, #8]
  409f80:	ldr	x0, [sp, #224]
  409f84:	add	x0, x1, x0
  409f88:	ldr	w1, [sp, #140]
  409f8c:	and	w1, w1, #0xff
  409f90:	strb	w1, [x0]
  409f94:	ldr	x0, [sp, #24]
  409f98:	ldr	x1, [x0, #16]
  409f9c:	ldr	x0, [sp, #224]
  409fa0:	add	x2, x0, #0x1
  409fa4:	str	x2, [sp, #224]
  409fa8:	lsl	x0, x0, #2
  409fac:	add	x0, x1, x0
  409fb0:	ldr	w1, [sp, #140]
  409fb4:	str	w1, [x0]
  409fb8:	ldr	x0, [sp, #160]
  409fbc:	cmn	x0, #0x1
  409fc0:	cset	w0, eq  // eq = none
  409fc4:	and	w0, w0, #0xff
  409fc8:	and	x0, x0, #0xff
  409fcc:	cmp	x0, #0x0
  409fd0:	b.eq	409ff4 <error@@Base+0x81ac>  // b.none
  409fd4:	ldr	x0, [sp, #24]
  409fd8:	ldr	x1, [sp, #112]
  409fdc:	str	x1, [x0, #32]
  409fe0:	b	409ff4 <error@@Base+0x81ac>
  409fe4:	ldr	x0, [sp, #24]
  409fe8:	ldr	x1, [sp, #112]
  409fec:	str	x1, [x0, #32]
  409ff0:	b	40a008 <error@@Base+0x81c0>
  409ff4:	nop
  409ff8:	ldr	x1, [sp, #224]
  409ffc:	ldr	x0, [sp, #216]
  40a000:	cmp	x1, x0
  40a004:	b.lt	409c98 <error@@Base+0x7e50>  // b.tstop
  40a008:	ldr	x0, [sp, #24]
  40a00c:	ldr	x1, [sp, #224]
  40a010:	str	x1, [x0, #48]
  40a014:	ldr	x0, [sp, #24]
  40a018:	ldr	x1, [sp, #224]
  40a01c:	str	x1, [x0, #56]
  40a020:	mov	w0, #0x0                   	// #0
  40a024:	b	40a724 <error@@Base+0x88dc>
  40a028:	ldr	x0, [sp, #24]
  40a02c:	ldr	x0, [x0, #56]
  40a030:	str	x0, [sp, #232]
  40a034:	b	40a6f8 <error@@Base+0x88b0>
  40a038:	nop
  40a03c:	ldr	x1, [sp, #216]
  40a040:	ldr	x0, [sp, #224]
  40a044:	sub	x0, x1, x0
  40a048:	str	x0, [sp, #168]
  40a04c:	ldr	x0, [sp, #24]
  40a050:	ldr	x0, [x0, #32]
  40a054:	str	x0, [sp, #112]
  40a058:	ldr	x0, [sp, #24]
  40a05c:	ldr	x0, [x0, #120]
  40a060:	cmp	x0, #0x0
  40a064:	cset	w0, ne  // ne = any
  40a068:	and	w0, w0, #0xff
  40a06c:	and	x0, x0, #0xff
  40a070:	cmp	x0, #0x0
  40a074:	b.eq	40a108 <error@@Base+0x82c0>  // b.none
  40a078:	str	wzr, [sp, #204]
  40a07c:	b	40a0d8 <error@@Base+0x8290>
  40a080:	ldr	x0, [sp, #24]
  40a084:	ldr	x0, [x0]
  40a088:	ldr	x1, [sp, #24]
  40a08c:	ldr	x2, [x1, #40]
  40a090:	ldr	x1, [sp, #232]
  40a094:	add	x2, x2, x1
  40a098:	ldrsw	x1, [sp, #204]
  40a09c:	add	x1, x2, x1
  40a0a0:	add	x0, x0, x1
  40a0a4:	ldrb	w0, [x0]
  40a0a8:	str	w0, [sp, #136]
  40a0ac:	ldr	x0, [sp, #24]
  40a0b0:	ldr	x1, [x0, #120]
  40a0b4:	ldrsw	x0, [sp, #136]
  40a0b8:	add	x0, x1, x0
  40a0bc:	ldrb	w2, [x0]
  40a0c0:	ldrsw	x0, [sp, #204]
  40a0c4:	add	x1, sp, #0x30
  40a0c8:	strb	w2, [x1, x0]
  40a0cc:	ldr	w0, [sp, #204]
  40a0d0:	add	w0, w0, #0x1
  40a0d4:	str	w0, [sp, #204]
  40a0d8:	ldr	x0, [sp, #24]
  40a0dc:	ldr	w0, [x0, #144]
  40a0e0:	ldr	w1, [sp, #204]
  40a0e4:	cmp	w1, w0
  40a0e8:	b.ge	40a0fc <error@@Base+0x82b4>  // b.tcont
  40a0ec:	ldrsw	x0, [sp, #204]
  40a0f0:	ldr	x1, [sp, #168]
  40a0f4:	cmp	x1, x0
  40a0f8:	b.gt	40a080 <error@@Base+0x8238>
  40a0fc:	add	x0, sp, #0x30
  40a100:	str	x0, [sp, #208]
  40a104:	b	40a12c <error@@Base+0x82e4>
  40a108:	ldr	x0, [sp, #24]
  40a10c:	ldr	x1, [x0]
  40a110:	ldr	x0, [sp, #24]
  40a114:	ldr	x0, [x0, #40]
  40a118:	mov	x2, x0
  40a11c:	ldr	x0, [sp, #232]
  40a120:	add	x0, x2, x0
  40a124:	add	x0, x1, x0
  40a128:	str	x0, [sp, #208]
  40a12c:	ldr	x1, [sp, #168]
  40a130:	ldr	x0, [sp, #24]
  40a134:	add	x2, x0, #0x20
  40a138:	add	x0, sp, #0x28
  40a13c:	mov	x3, x2
  40a140:	mov	x2, x1
  40a144:	ldr	x1, [sp, #208]
  40a148:	bl	408e18 <error@@Base+0x6fd0>
  40a14c:	str	x0, [sp, #160]
  40a150:	ldr	x0, [sp, #160]
  40a154:	cmp	x0, #0x0
  40a158:	cset	w0, ne  // ne = any
  40a15c:	and	w0, w0, #0xff
  40a160:	and	x0, x0, #0xff
  40a164:	cmp	x0, #0x0
  40a168:	b.eq	40a598 <error@@Base+0x8750>  // b.none
  40a16c:	ldr	x0, [sp, #160]
  40a170:	cmn	x0, #0x3
  40a174:	cset	w0, ls  // ls = plast
  40a178:	and	w0, w0, #0xff
  40a17c:	and	x0, x0, #0xff
  40a180:	cmp	x0, #0x0
  40a184:	b.eq	40a598 <error@@Base+0x8750>  // b.none
  40a188:	ldr	w0, [sp, #40]
  40a18c:	bl	401af0 <towupper@plt>
  40a190:	str	w0, [sp, #132]
  40a194:	ldr	w0, [sp, #40]
  40a198:	ldr	w1, [sp, #132]
  40a19c:	cmp	w1, w0
  40a1a0:	b.eq	40a484 <error@@Base+0x863c>  // b.none
  40a1a4:	add	x1, sp, #0x70
  40a1a8:	add	x0, sp, #0x30
  40a1ac:	mov	x2, x1
  40a1b0:	ldr	w1, [sp, #132]
  40a1b4:	bl	401ba0 <wcrtomb@plt>
  40a1b8:	str	x0, [sp, #120]
  40a1bc:	ldr	x1, [sp, #160]
  40a1c0:	ldr	x0, [sp, #120]
  40a1c4:	cmp	x1, x0
  40a1c8:	cset	w0, eq  // eq = none
  40a1cc:	and	w0, w0, #0xff
  40a1d0:	and	x0, x0, #0xff
  40a1d4:	cmp	x0, #0x0
  40a1d8:	b.eq	40a1fc <error@@Base+0x83b4>  // b.none
  40a1dc:	ldr	x0, [sp, #24]
  40a1e0:	ldr	x1, [x0, #8]
  40a1e4:	ldr	x0, [sp, #224]
  40a1e8:	add	x0, x1, x0
  40a1ec:	add	x1, sp, #0x30
  40a1f0:	ldr	x2, [sp, #160]
  40a1f4:	bl	401730 <memcpy@plt>
  40a1f8:	b	40a4a0 <error@@Base+0x8658>
  40a1fc:	ldr	x0, [sp, #120]
  40a200:	cmn	x0, #0x1
  40a204:	b.eq	40a464 <error@@Base+0x861c>  // b.none
  40a208:	ldr	x1, [sp, #224]
  40a20c:	ldr	x0, [sp, #120]
  40a210:	add	x0, x1, x0
  40a214:	ldr	x1, [sp, #24]
  40a218:	ldr	x1, [x1, #64]
  40a21c:	cmp	x0, x1
  40a220:	b.ls	40a234 <error@@Base+0x83ec>  // b.plast
  40a224:	ldr	x0, [sp, #24]
  40a228:	ldr	x1, [sp, #112]
  40a22c:	str	x1, [x0, #32]
  40a230:	b	40a708 <error@@Base+0x88c0>
  40a234:	ldr	x0, [sp, #24]
  40a238:	ldr	x0, [x0, #24]
  40a23c:	cmp	x0, #0x0
  40a240:	b.ne	40a278 <error@@Base+0x8430>  // b.any
  40a244:	ldr	x0, [sp, #24]
  40a248:	ldr	x0, [x0, #64]
  40a24c:	lsl	x0, x0, #3
  40a250:	bl	401850 <malloc@plt>
  40a254:	mov	x1, x0
  40a258:	ldr	x0, [sp, #24]
  40a25c:	str	x1, [x0, #24]
  40a260:	ldr	x0, [sp, #24]
  40a264:	ldr	x0, [x0, #24]
  40a268:	cmp	x0, #0x0
  40a26c:	b.ne	40a278 <error@@Base+0x8430>  // b.any
  40a270:	mov	w0, #0xc                   	// #12
  40a274:	b	40a724 <error@@Base+0x88dc>
  40a278:	ldr	x0, [sp, #24]
  40a27c:	ldrb	w0, [x0, #140]
  40a280:	cmp	w0, #0x0
  40a284:	b.ne	40a2d4 <error@@Base+0x848c>  // b.any
  40a288:	str	xzr, [sp, #192]
  40a28c:	b	40a2b8 <error@@Base+0x8470>
  40a290:	ldr	x0, [sp, #24]
  40a294:	ldr	x1, [x0, #24]
  40a298:	ldr	x0, [sp, #192]
  40a29c:	lsl	x0, x0, #3
  40a2a0:	add	x0, x1, x0
  40a2a4:	ldr	x1, [sp, #192]
  40a2a8:	str	x1, [x0]
  40a2ac:	ldr	x0, [sp, #192]
  40a2b0:	add	x0, x0, #0x1
  40a2b4:	str	x0, [sp, #192]
  40a2b8:	ldr	x0, [sp, #224]
  40a2bc:	ldr	x1, [sp, #192]
  40a2c0:	cmp	x1, x0
  40a2c4:	b.cc	40a290 <error@@Base+0x8448>  // b.lo, b.ul, b.last
  40a2c8:	ldr	x0, [sp, #24]
  40a2cc:	mov	w1, #0x1                   	// #1
  40a2d0:	strb	w1, [x0, #140]
  40a2d4:	ldr	x0, [sp, #24]
  40a2d8:	ldr	x1, [x0, #8]
  40a2dc:	ldr	x0, [sp, #224]
  40a2e0:	add	x0, x1, x0
  40a2e4:	add	x1, sp, #0x30
  40a2e8:	ldr	x2, [sp, #120]
  40a2ec:	bl	401730 <memcpy@plt>
  40a2f0:	ldr	x0, [sp, #24]
  40a2f4:	ldr	x1, [x0, #16]
  40a2f8:	ldr	x0, [sp, #224]
  40a2fc:	lsl	x0, x0, #2
  40a300:	add	x0, x1, x0
  40a304:	ldr	w1, [sp, #132]
  40a308:	str	w1, [x0]
  40a30c:	ldr	x0, [sp, #24]
  40a310:	ldr	x1, [x0, #24]
  40a314:	ldr	x0, [sp, #224]
  40a318:	lsl	x0, x0, #3
  40a31c:	add	x0, x1, x0
  40a320:	ldr	x1, [sp, #232]
  40a324:	str	x1, [x0]
  40a328:	mov	x0, #0x1                   	// #1
  40a32c:	str	x0, [sp, #192]
  40a330:	b	40a3b0 <error@@Base+0x8568>
  40a334:	ldr	x1, [sp, #192]
  40a338:	ldr	x0, [sp, #160]
  40a33c:	cmp	x1, x0
  40a340:	b.cc	40a350 <error@@Base+0x8508>  // b.lo, b.ul, b.last
  40a344:	ldr	x0, [sp, #160]
  40a348:	sub	x0, x0, #0x1
  40a34c:	b	40a354 <error@@Base+0x850c>
  40a350:	ldr	x0, [sp, #192]
  40a354:	ldr	x1, [sp, #232]
  40a358:	add	x3, x0, x1
  40a35c:	ldr	x0, [sp, #24]
  40a360:	ldr	x1, [x0, #24]
  40a364:	ldr	x2, [sp, #224]
  40a368:	ldr	x0, [sp, #192]
  40a36c:	add	x0, x2, x0
  40a370:	lsl	x0, x0, #3
  40a374:	add	x0, x1, x0
  40a378:	mov	x1, x3
  40a37c:	str	x1, [x0]
  40a380:	ldr	x0, [sp, #24]
  40a384:	ldr	x1, [x0, #16]
  40a388:	ldr	x2, [sp, #224]
  40a38c:	ldr	x0, [sp, #192]
  40a390:	add	x0, x2, x0
  40a394:	lsl	x0, x0, #2
  40a398:	add	x0, x1, x0
  40a39c:	mov	w1, #0xffffffff            	// #-1
  40a3a0:	str	w1, [x0]
  40a3a4:	ldr	x0, [sp, #192]
  40a3a8:	add	x0, x0, #0x1
  40a3ac:	str	x0, [sp, #192]
  40a3b0:	ldr	x1, [sp, #192]
  40a3b4:	ldr	x0, [sp, #120]
  40a3b8:	cmp	x1, x0
  40a3bc:	b.cc	40a334 <error@@Base+0x84ec>  // b.lo, b.ul, b.last
  40a3c0:	ldr	x0, [sp, #24]
  40a3c4:	ldr	x0, [x0, #88]
  40a3c8:	mov	x2, x0
  40a3cc:	ldr	x1, [sp, #120]
  40a3d0:	ldr	x0, [sp, #160]
  40a3d4:	sub	x0, x1, x0
  40a3d8:	add	x0, x2, x0
  40a3dc:	mov	x1, x0
  40a3e0:	ldr	x0, [sp, #24]
  40a3e4:	str	x1, [x0, #88]
  40a3e8:	ldr	x0, [sp, #24]
  40a3ec:	ldr	x0, [x0, #96]
  40a3f0:	ldr	x1, [sp, #232]
  40a3f4:	cmp	x1, x0
  40a3f8:	b.ge	40a424 <error@@Base+0x85dc>  // b.tcont
  40a3fc:	ldr	x0, [sp, #24]
  40a400:	ldr	x0, [x0, #104]
  40a404:	mov	x2, x0
  40a408:	ldr	x1, [sp, #120]
  40a40c:	ldr	x0, [sp, #160]
  40a410:	sub	x0, x1, x0
  40a414:	add	x0, x2, x0
  40a418:	mov	x1, x0
  40a41c:	ldr	x0, [sp, #24]
  40a420:	str	x1, [x0, #104]
  40a424:	ldr	x0, [sp, #24]
  40a428:	ldr	x1, [x0, #64]
  40a42c:	ldr	x0, [sp, #24]
  40a430:	ldr	x0, [x0, #88]
  40a434:	cmp	x1, x0
  40a438:	csel	x0, x1, x0, le
  40a43c:	str	x0, [sp, #216]
  40a440:	ldr	x1, [sp, #224]
  40a444:	ldr	x0, [sp, #120]
  40a448:	add	x0, x1, x0
  40a44c:	str	x0, [sp, #224]
  40a450:	ldr	x1, [sp, #232]
  40a454:	ldr	x0, [sp, #160]
  40a458:	add	x0, x1, x0
  40a45c:	str	x0, [sp, #232]
  40a460:	b	40a6f8 <error@@Base+0x88b0>
  40a464:	ldr	x0, [sp, #24]
  40a468:	ldr	x1, [x0, #8]
  40a46c:	ldr	x0, [sp, #224]
  40a470:	add	x0, x1, x0
  40a474:	ldr	x2, [sp, #160]
  40a478:	ldr	x1, [sp, #208]
  40a47c:	bl	401730 <memcpy@plt>
  40a480:	b	40a4a0 <error@@Base+0x8658>
  40a484:	ldr	x0, [sp, #24]
  40a488:	ldr	x1, [x0, #8]
  40a48c:	ldr	x0, [sp, #224]
  40a490:	add	x0, x1, x0
  40a494:	ldr	x2, [sp, #160]
  40a498:	ldr	x1, [sp, #208]
  40a49c:	bl	401730 <memcpy@plt>
  40a4a0:	ldr	x0, [sp, #24]
  40a4a4:	ldrb	w0, [x0, #140]
  40a4a8:	cmp	w0, #0x0
  40a4ac:	cset	w0, ne  // ne = any
  40a4b0:	and	w0, w0, #0xff
  40a4b4:	and	x0, x0, #0xff
  40a4b8:	cmp	x0, #0x0
  40a4bc:	b.eq	40a514 <error@@Base+0x86cc>  // b.none
  40a4c0:	str	xzr, [sp, #184]
  40a4c4:	b	40a504 <error@@Base+0x86bc>
  40a4c8:	ldr	x1, [sp, #232]
  40a4cc:	ldr	x0, [sp, #184]
  40a4d0:	add	x3, x1, x0
  40a4d4:	ldr	x0, [sp, #24]
  40a4d8:	ldr	x1, [x0, #24]
  40a4dc:	ldr	x2, [sp, #224]
  40a4e0:	ldr	x0, [sp, #184]
  40a4e4:	add	x0, x2, x0
  40a4e8:	lsl	x0, x0, #3
  40a4ec:	add	x0, x1, x0
  40a4f0:	mov	x1, x3
  40a4f4:	str	x1, [x0]
  40a4f8:	ldr	x0, [sp, #184]
  40a4fc:	add	x0, x0, #0x1
  40a500:	str	x0, [sp, #184]
  40a504:	ldr	x1, [sp, #184]
  40a508:	ldr	x0, [sp, #160]
  40a50c:	cmp	x1, x0
  40a510:	b.cc	40a4c8 <error@@Base+0x8680>  // b.lo, b.ul, b.last
  40a514:	ldr	x1, [sp, #232]
  40a518:	ldr	x0, [sp, #160]
  40a51c:	add	x0, x1, x0
  40a520:	str	x0, [sp, #232]
  40a524:	ldr	x0, [sp, #24]
  40a528:	ldr	x1, [x0, #16]
  40a52c:	ldr	x0, [sp, #224]
  40a530:	add	x2, x0, #0x1
  40a534:	str	x2, [sp, #224]
  40a538:	lsl	x0, x0, #2
  40a53c:	add	x0, x1, x0
  40a540:	ldr	w1, [sp, #132]
  40a544:	str	w1, [x0]
  40a548:	ldr	x1, [sp, #224]
  40a54c:	ldr	x0, [sp, #160]
  40a550:	add	x0, x1, x0
  40a554:	sub	x0, x0, #0x1
  40a558:	str	x0, [sp, #168]
  40a55c:	b	40a584 <error@@Base+0x873c>
  40a560:	ldr	x0, [sp, #24]
  40a564:	ldr	x1, [x0, #16]
  40a568:	ldr	x0, [sp, #224]
  40a56c:	add	x2, x0, #0x1
  40a570:	str	x2, [sp, #224]
  40a574:	lsl	x0, x0, #2
  40a578:	add	x0, x1, x0
  40a57c:	mov	w1, #0xffffffff            	// #-1
  40a580:	str	w1, [x0]
  40a584:	ldr	x1, [sp, #224]
  40a588:	ldr	x0, [sp, #168]
  40a58c:	cmp	x1, x0
  40a590:	b.lt	40a560 <error@@Base+0x8718>  // b.tstop
  40a594:	b	40a6f8 <error@@Base+0x88b0>
  40a598:	ldr	x0, [sp, #160]
  40a59c:	cmn	x0, #0x1
  40a5a0:	b.eq	40a5d4 <error@@Base+0x878c>  // b.none
  40a5a4:	ldr	x0, [sp, #160]
  40a5a8:	cmp	x0, #0x0
  40a5ac:	b.eq	40a5d4 <error@@Base+0x878c>  // b.none
  40a5b0:	ldr	x0, [sp, #160]
  40a5b4:	cmn	x0, #0x2
  40a5b8:	b.ne	40a6e4 <error@@Base+0x889c>  // b.any
  40a5bc:	ldr	x0, [sp, #24]
  40a5c0:	ldr	x1, [x0, #64]
  40a5c4:	ldr	x0, [sp, #24]
  40a5c8:	ldr	x0, [x0, #88]
  40a5cc:	cmp	x1, x0
  40a5d0:	b.lt	40a6e4 <error@@Base+0x889c>  // b.tstop
  40a5d4:	ldr	x0, [sp, #24]
  40a5d8:	ldr	x0, [x0]
  40a5dc:	ldr	x1, [sp, #24]
  40a5e0:	ldr	x2, [x1, #40]
  40a5e4:	ldr	x1, [sp, #232]
  40a5e8:	add	x1, x2, x1
  40a5ec:	add	x0, x0, x1
  40a5f0:	ldrb	w0, [x0]
  40a5f4:	str	w0, [sp, #180]
  40a5f8:	ldr	x0, [sp, #24]
  40a5fc:	ldr	x0, [x0, #120]
  40a600:	cmp	x0, #0x0
  40a604:	cset	w0, ne  // ne = any
  40a608:	and	w0, w0, #0xff
  40a60c:	and	x0, x0, #0xff
  40a610:	cmp	x0, #0x0
  40a614:	b.eq	40a630 <error@@Base+0x87e8>  // b.none
  40a618:	ldr	x0, [sp, #24]
  40a61c:	ldr	x1, [x0, #120]
  40a620:	ldrsw	x0, [sp, #180]
  40a624:	add	x0, x1, x0
  40a628:	ldrb	w0, [x0]
  40a62c:	str	w0, [sp, #180]
  40a630:	ldr	x0, [sp, #24]
  40a634:	ldr	x1, [x0, #8]
  40a638:	ldr	x0, [sp, #224]
  40a63c:	add	x0, x1, x0
  40a640:	ldr	w1, [sp, #180]
  40a644:	and	w1, w1, #0xff
  40a648:	strb	w1, [x0]
  40a64c:	ldr	x0, [sp, #24]
  40a650:	ldrb	w0, [x0, #140]
  40a654:	cmp	w0, #0x0
  40a658:	cset	w0, ne  // ne = any
  40a65c:	and	w0, w0, #0xff
  40a660:	and	x0, x0, #0xff
  40a664:	cmp	x0, #0x0
  40a668:	b.eq	40a688 <error@@Base+0x8840>  // b.none
  40a66c:	ldr	x0, [sp, #24]
  40a670:	ldr	x1, [x0, #24]
  40a674:	ldr	x0, [sp, #224]
  40a678:	lsl	x0, x0, #3
  40a67c:	add	x0, x1, x0
  40a680:	ldr	x1, [sp, #232]
  40a684:	str	x1, [x0]
  40a688:	ldr	x0, [sp, #232]
  40a68c:	add	x0, x0, #0x1
  40a690:	str	x0, [sp, #232]
  40a694:	ldr	x0, [sp, #24]
  40a698:	ldr	x1, [x0, #16]
  40a69c:	ldr	x0, [sp, #224]
  40a6a0:	add	x2, x0, #0x1
  40a6a4:	str	x2, [sp, #224]
  40a6a8:	lsl	x0, x0, #2
  40a6ac:	add	x0, x1, x0
  40a6b0:	ldr	w1, [sp, #180]
  40a6b4:	str	w1, [x0]
  40a6b8:	ldr	x0, [sp, #160]
  40a6bc:	cmn	x0, #0x1
  40a6c0:	cset	w0, eq  // eq = none
  40a6c4:	and	w0, w0, #0xff
  40a6c8:	and	x0, x0, #0xff
  40a6cc:	cmp	x0, #0x0
  40a6d0:	b.eq	40a6f4 <error@@Base+0x88ac>  // b.none
  40a6d4:	ldr	x0, [sp, #24]
  40a6d8:	ldr	x1, [sp, #112]
  40a6dc:	str	x1, [x0, #32]
  40a6e0:	b	40a6f4 <error@@Base+0x88ac>
  40a6e4:	ldr	x0, [sp, #24]
  40a6e8:	ldr	x1, [sp, #112]
  40a6ec:	str	x1, [x0, #32]
  40a6f0:	b	40a708 <error@@Base+0x88c0>
  40a6f4:	nop
  40a6f8:	ldr	x1, [sp, #224]
  40a6fc:	ldr	x0, [sp, #216]
  40a700:	cmp	x1, x0
  40a704:	b.lt	40a038 <error@@Base+0x81f0>  // b.tstop
  40a708:	ldr	x0, [sp, #24]
  40a70c:	ldr	x1, [sp, #224]
  40a710:	str	x1, [x0, #48]
  40a714:	ldr	x0, [sp, #24]
  40a718:	ldr	x1, [sp, #232]
  40a71c:	str	x1, [x0, #56]
  40a720:	mov	w0, #0x0                   	// #0
  40a724:	ldp	x29, x30, [sp], #240
  40a728:	ret
  40a72c:	stp	x29, x30, [sp, #-96]!
  40a730:	mov	x29, sp
  40a734:	str	x0, [sp, #40]
  40a738:	str	x1, [sp, #32]
  40a73c:	str	x2, [sp, #24]
  40a740:	mov	w0, #0xffffffff            	// #-1
  40a744:	str	w0, [sp, #76]
  40a748:	ldr	x0, [sp, #40]
  40a74c:	ldr	x1, [x0, #40]
  40a750:	ldr	x0, [sp, #40]
  40a754:	ldr	x0, [x0, #56]
  40a758:	add	x0, x1, x0
  40a75c:	str	x0, [sp, #88]
  40a760:	b	40a87c <error@@Base+0x8a34>
  40a764:	ldr	x0, [sp, #40]
  40a768:	ldr	x1, [x0, #80]
  40a76c:	ldr	x0, [sp, #88]
  40a770:	sub	x0, x1, x0
  40a774:	str	x0, [sp, #64]
  40a778:	ldr	x0, [sp, #40]
  40a77c:	ldr	x0, [x0, #32]
  40a780:	str	x0, [sp, #56]
  40a784:	ldr	x0, [sp, #40]
  40a788:	ldr	x1, [x0]
  40a78c:	ldr	x0, [sp, #88]
  40a790:	add	x1, x1, x0
  40a794:	ldr	x2, [sp, #64]
  40a798:	ldr	x0, [sp, #40]
  40a79c:	add	x3, x0, #0x20
  40a7a0:	add	x0, sp, #0x34
  40a7a4:	bl	408e18 <error@@Base+0x6fd0>
  40a7a8:	str	x0, [sp, #80]
  40a7ac:	ldr	x0, [sp, #80]
  40a7b0:	cmn	x0, #0x2
  40a7b4:	cset	w0, eq  // eq = none
  40a7b8:	and	w0, w0, #0xff
  40a7bc:	and	x0, x0, #0xff
  40a7c0:	cmp	x0, #0x0
  40a7c4:	b.ne	40a7e4 <error@@Base+0x899c>  // b.any
  40a7c8:	ldr	x0, [sp, #80]
  40a7cc:	cmn	x0, #0x1
  40a7d0:	cset	w0, eq  // eq = none
  40a7d4:	and	w0, w0, #0xff
  40a7d8:	and	x0, x0, #0xff
  40a7dc:	cmp	x0, #0x0
  40a7e0:	b.eq	40a7ec <error@@Base+0x89a4>  // b.none
  40a7e4:	mov	w0, #0x1                   	// #1
  40a7e8:	b	40a7f0 <error@@Base+0x89a8>
  40a7ec:	mov	w0, #0x0                   	// #0
  40a7f0:	cmp	w0, #0x0
  40a7f4:	b.ne	40a814 <error@@Base+0x89cc>  // b.any
  40a7f8:	ldr	x0, [sp, #80]
  40a7fc:	cmp	x0, #0x0
  40a800:	cset	w0, eq  // eq = none
  40a804:	and	w0, w0, #0xff
  40a808:	and	x0, x0, #0xff
  40a80c:	cmp	x0, #0x0
  40a810:	b.eq	40a864 <error@@Base+0x8a1c>  // b.none
  40a814:	ldr	x0, [sp, #80]
  40a818:	cmp	x0, #0x0
  40a81c:	b.eq	40a82c <error@@Base+0x89e4>  // b.none
  40a820:	ldr	x0, [sp, #64]
  40a824:	cmp	x0, #0x0
  40a828:	b.ne	40a834 <error@@Base+0x89ec>  // b.any
  40a82c:	str	wzr, [sp, #76]
  40a830:	b	40a84c <error@@Base+0x8a04>
  40a834:	ldr	x0, [sp, #40]
  40a838:	ldr	x1, [x0]
  40a83c:	ldr	x0, [sp, #88]
  40a840:	add	x0, x1, x0
  40a844:	ldrb	w0, [x0]
  40a848:	str	w0, [sp, #76]
  40a84c:	mov	x0, #0x1                   	// #1
  40a850:	str	x0, [sp, #80]
  40a854:	ldr	x0, [sp, #40]
  40a858:	ldr	x1, [sp, #56]
  40a85c:	str	x1, [x0, #32]
  40a860:	b	40a86c <error@@Base+0x8a24>
  40a864:	ldr	w0, [sp, #52]
  40a868:	str	w0, [sp, #76]
  40a86c:	ldr	x1, [sp, #88]
  40a870:	ldr	x0, [sp, #80]
  40a874:	add	x0, x1, x0
  40a878:	str	x0, [sp, #88]
  40a87c:	ldr	x1, [sp, #88]
  40a880:	ldr	x0, [sp, #32]
  40a884:	cmp	x1, x0
  40a888:	b.lt	40a764 <error@@Base+0x891c>  // b.tstop
  40a88c:	ldr	x0, [sp, #24]
  40a890:	ldr	w1, [sp, #76]
  40a894:	str	w1, [x0]
  40a898:	ldr	x0, [sp, #88]
  40a89c:	ldp	x29, x30, [sp], #96
  40a8a0:	ret
  40a8a4:	stp	x29, x30, [sp, #-64]!
  40a8a8:	mov	x29, sp
  40a8ac:	str	x0, [sp, #24]
  40a8b0:	ldr	x0, [sp, #24]
  40a8b4:	ldr	x1, [x0, #64]
  40a8b8:	ldr	x0, [sp, #24]
  40a8bc:	ldr	x0, [x0, #88]
  40a8c0:	cmp	x1, x0
  40a8c4:	csel	x0, x1, x0, le
  40a8c8:	str	x0, [sp, #40]
  40a8cc:	ldr	x0, [sp, #24]
  40a8d0:	ldr	x0, [x0, #48]
  40a8d4:	str	x0, [sp, #56]
  40a8d8:	b	40a968 <error@@Base+0x8b20>
  40a8dc:	ldr	x0, [sp, #24]
  40a8e0:	ldr	x0, [x0]
  40a8e4:	ldr	x1, [sp, #24]
  40a8e8:	ldr	x2, [x1, #40]
  40a8ec:	ldr	x1, [sp, #56]
  40a8f0:	add	x1, x2, x1
  40a8f4:	add	x0, x0, x1
  40a8f8:	ldrb	w0, [x0]
  40a8fc:	str	w0, [sp, #52]
  40a900:	ldr	x0, [sp, #24]
  40a904:	ldr	x0, [x0, #120]
  40a908:	cmp	x0, #0x0
  40a90c:	cset	w0, ne  // ne = any
  40a910:	and	w0, w0, #0xff
  40a914:	and	x0, x0, #0xff
  40a918:	cmp	x0, #0x0
  40a91c:	b.eq	40a938 <error@@Base+0x8af0>  // b.none
  40a920:	ldr	x0, [sp, #24]
  40a924:	ldr	x1, [x0, #120]
  40a928:	ldrsw	x0, [sp, #52]
  40a92c:	add	x0, x1, x0
  40a930:	ldrb	w0, [x0]
  40a934:	str	w0, [sp, #52]
  40a938:	ldr	w0, [sp, #52]
  40a93c:	bl	401860 <toupper@plt>
  40a940:	mov	w2, w0
  40a944:	ldr	x0, [sp, #24]
  40a948:	ldr	x1, [x0, #8]
  40a94c:	ldr	x0, [sp, #56]
  40a950:	add	x0, x1, x0
  40a954:	and	w1, w2, #0xff
  40a958:	strb	w1, [x0]
  40a95c:	ldr	x0, [sp, #56]
  40a960:	add	x0, x0, #0x1
  40a964:	str	x0, [sp, #56]
  40a968:	ldr	x1, [sp, #56]
  40a96c:	ldr	x0, [sp, #40]
  40a970:	cmp	x1, x0
  40a974:	b.lt	40a8dc <error@@Base+0x8a94>  // b.tstop
  40a978:	ldr	x0, [sp, #24]
  40a97c:	ldr	x1, [sp, #56]
  40a980:	str	x1, [x0, #48]
  40a984:	ldr	x0, [sp, #24]
  40a988:	ldr	x1, [sp, #56]
  40a98c:	str	x1, [x0, #56]
  40a990:	nop
  40a994:	ldp	x29, x30, [sp], #64
  40a998:	ret
  40a99c:	sub	sp, sp, #0x30
  40a9a0:	str	x0, [sp, #8]
  40a9a4:	ldr	x0, [sp, #8]
  40a9a8:	ldr	x1, [x0, #64]
  40a9ac:	ldr	x0, [sp, #8]
  40a9b0:	ldr	x0, [x0, #88]
  40a9b4:	cmp	x1, x0
  40a9b8:	csel	x0, x1, x0, le
  40a9bc:	str	x0, [sp, #32]
  40a9c0:	ldr	x0, [sp, #8]
  40a9c4:	ldr	x0, [x0, #48]
  40a9c8:	str	x0, [sp, #40]
  40a9cc:	b	40aa28 <error@@Base+0x8be0>
  40a9d0:	ldr	x0, [sp, #8]
  40a9d4:	ldr	x0, [x0]
  40a9d8:	ldr	x1, [sp, #8]
  40a9dc:	ldr	x2, [x1, #40]
  40a9e0:	ldr	x1, [sp, #40]
  40a9e4:	add	x1, x2, x1
  40a9e8:	add	x0, x0, x1
  40a9ec:	ldrb	w0, [x0]
  40a9f0:	str	w0, [sp, #28]
  40a9f4:	ldr	x0, [sp, #8]
  40a9f8:	ldr	x1, [x0, #120]
  40a9fc:	ldrsw	x0, [sp, #28]
  40aa00:	add	x1, x1, x0
  40aa04:	ldr	x0, [sp, #8]
  40aa08:	ldr	x2, [x0, #8]
  40aa0c:	ldr	x0, [sp, #40]
  40aa10:	add	x0, x2, x0
  40aa14:	ldrb	w1, [x1]
  40aa18:	strb	w1, [x0]
  40aa1c:	ldr	x0, [sp, #40]
  40aa20:	add	x0, x0, #0x1
  40aa24:	str	x0, [sp, #40]
  40aa28:	ldr	x1, [sp, #40]
  40aa2c:	ldr	x0, [sp, #32]
  40aa30:	cmp	x1, x0
  40aa34:	b.lt	40a9d0 <error@@Base+0x8b88>  // b.tstop
  40aa38:	ldr	x0, [sp, #8]
  40aa3c:	ldr	x1, [sp, #40]
  40aa40:	str	x1, [x0, #48]
  40aa44:	ldr	x0, [sp, #8]
  40aa48:	ldr	x1, [sp, #40]
  40aa4c:	str	x1, [x0, #56]
  40aa50:	nop
  40aa54:	add	sp, sp, #0x30
  40aa58:	ret
  40aa5c:	stp	x29, x30, [sp, #-192]!
  40aa60:	mov	x29, sp
  40aa64:	str	x0, [sp, #40]
  40aa68:	str	x1, [sp, #32]
  40aa6c:	str	w2, [sp, #28]
  40aa70:	ldr	x0, [sp, #40]
  40aa74:	ldr	x0, [x0, #40]
  40aa78:	ldr	x1, [sp, #32]
  40aa7c:	cmp	x1, x0
  40aa80:	cset	w0, ge  // ge = tcont
  40aa84:	and	w0, w0, #0xff
  40aa88:	and	x0, x0, #0xff
  40aa8c:	cmp	x0, #0x0
  40aa90:	b.eq	40aaac <error@@Base+0x8c64>  // b.none
  40aa94:	ldr	x0, [sp, #40]
  40aa98:	ldr	x0, [x0, #40]
  40aa9c:	ldr	x1, [sp, #32]
  40aaa0:	sub	x0, x1, x0
  40aaa4:	str	x0, [sp, #184]
  40aaa8:	b	40ab5c <error@@Base+0x8d14>
  40aaac:	ldr	x0, [sp, #40]
  40aab0:	ldr	w0, [x0, #144]
  40aab4:	cmp	w0, #0x1
  40aab8:	b.le	40aad0 <error@@Base+0x8c88>
  40aabc:	ldr	x0, [sp, #40]
  40aac0:	add	x0, x0, #0x20
  40aac4:	mov	x2, #0x8                   	// #8
  40aac8:	mov	w1, #0x0                   	// #0
  40aacc:	bl	4018d0 <memset@plt>
  40aad0:	ldr	x0, [sp, #40]
  40aad4:	ldr	x1, [x0, #80]
  40aad8:	ldr	x0, [sp, #40]
  40aadc:	str	x1, [x0, #88]
  40aae0:	ldr	x0, [sp, #40]
  40aae4:	ldr	x1, [x0, #96]
  40aae8:	ldr	x0, [sp, #40]
  40aaec:	str	x1, [x0, #104]
  40aaf0:	ldr	x0, [sp, #40]
  40aaf4:	str	xzr, [x0, #48]
  40aaf8:	ldr	x0, [sp, #40]
  40aafc:	str	xzr, [x0, #40]
  40ab00:	ldr	x0, [sp, #40]
  40ab04:	str	xzr, [x0, #56]
  40ab08:	ldr	x0, [sp, #40]
  40ab0c:	strb	wzr, [x0, #140]
  40ab10:	ldr	w0, [sp, #28]
  40ab14:	and	w0, w0, #0x1
  40ab18:	cmp	w0, #0x0
  40ab1c:	b.eq	40ab28 <error@@Base+0x8ce0>  // b.none
  40ab20:	mov	w0, #0x4                   	// #4
  40ab24:	b	40ab2c <error@@Base+0x8ce4>
  40ab28:	mov	w0, #0x6                   	// #6
  40ab2c:	ldr	x1, [sp, #40]
  40ab30:	str	w0, [x1, #112]
  40ab34:	ldr	x0, [sp, #40]
  40ab38:	ldrb	w0, [x0, #139]
  40ab3c:	cmp	w0, #0x0
  40ab40:	b.ne	40ab54 <error@@Base+0x8d0c>  // b.any
  40ab44:	ldr	x0, [sp, #40]
  40ab48:	ldr	x1, [x0]
  40ab4c:	ldr	x0, [sp, #40]
  40ab50:	str	x1, [x0, #8]
  40ab54:	ldr	x0, [sp, #32]
  40ab58:	str	x0, [sp, #184]
  40ab5c:	ldr	x0, [sp, #184]
  40ab60:	cmp	x0, #0x0
  40ab64:	cset	w0, ne  // ne = any
  40ab68:	and	w0, w0, #0xff
  40ab6c:	and	x0, x0, #0xff
  40ab70:	cmp	x0, #0x0
  40ab74:	b.eq	40b590 <error@@Base+0x9748>  // b.none
  40ab78:	ldr	x0, [sp, #40]
  40ab7c:	ldr	x0, [x0, #56]
  40ab80:	ldr	x1, [sp, #184]
  40ab84:	cmp	x1, x0
  40ab88:	cset	w0, lt  // lt = tstop
  40ab8c:	and	w0, w0, #0xff
  40ab90:	and	x0, x0, #0xff
  40ab94:	cmp	x0, #0x0
  40ab98:	b.eq	40b0a0 <error@@Base+0x9258>  // b.none
  40ab9c:	ldr	x0, [sp, #40]
  40aba0:	ldrb	w0, [x0, #140]
  40aba4:	and	x0, x0, #0xff
  40aba8:	cmp	x0, #0x0
  40abac:	b.eq	40afac <error@@Base+0x9164>  // b.none
  40abb0:	str	xzr, [sp, #176]
  40abb4:	ldr	x0, [sp, #40]
  40abb8:	ldr	x0, [x0, #48]
  40abbc:	str	x0, [sp, #168]
  40abc0:	ldr	x1, [sp, #168]
  40abc4:	ldr	x0, [sp, #176]
  40abc8:	add	x0, x1, x0
  40abcc:	lsr	x1, x0, #63
  40abd0:	add	x0, x1, x0
  40abd4:	asr	x0, x0, #1
  40abd8:	str	x0, [sp, #160]
  40abdc:	ldr	x0, [sp, #40]
  40abe0:	ldr	x1, [x0, #24]
  40abe4:	ldr	x0, [sp, #160]
  40abe8:	lsl	x0, x0, #3
  40abec:	add	x0, x1, x0
  40abf0:	ldr	x0, [x0]
  40abf4:	ldr	x1, [sp, #184]
  40abf8:	cmp	x1, x0
  40abfc:	b.ge	40ac0c <error@@Base+0x8dc4>  // b.tcont
  40ac00:	ldr	x0, [sp, #160]
  40ac04:	str	x0, [sp, #168]
  40ac08:	b	40ac3c <error@@Base+0x8df4>
  40ac0c:	ldr	x0, [sp, #40]
  40ac10:	ldr	x1, [x0, #24]
  40ac14:	ldr	x0, [sp, #160]
  40ac18:	lsl	x0, x0, #3
  40ac1c:	add	x0, x1, x0
  40ac20:	ldr	x0, [x0]
  40ac24:	ldr	x1, [sp, #184]
  40ac28:	cmp	x1, x0
  40ac2c:	b.le	40ac50 <error@@Base+0x8e08>
  40ac30:	ldr	x0, [sp, #160]
  40ac34:	add	x0, x0, #0x1
  40ac38:	str	x0, [sp, #176]
  40ac3c:	ldr	x1, [sp, #176]
  40ac40:	ldr	x0, [sp, #168]
  40ac44:	cmp	x1, x0
  40ac48:	b.lt	40abc0 <error@@Base+0x8d78>  // b.tstop
  40ac4c:	b	40ac54 <error@@Base+0x8e0c>
  40ac50:	nop
  40ac54:	ldr	x0, [sp, #40]
  40ac58:	ldr	x1, [x0, #24]
  40ac5c:	ldr	x0, [sp, #160]
  40ac60:	lsl	x0, x0, #3
  40ac64:	add	x0, x1, x0
  40ac68:	ldr	x0, [x0]
  40ac6c:	ldr	x1, [sp, #184]
  40ac70:	cmp	x1, x0
  40ac74:	b.le	40ac84 <error@@Base+0x8e3c>
  40ac78:	ldr	x0, [sp, #160]
  40ac7c:	add	x0, x0, #0x1
  40ac80:	str	x0, [sp, #160]
  40ac84:	ldr	x0, [sp, #160]
  40ac88:	sub	x0, x0, #0x1
  40ac8c:	ldr	w2, [sp, #28]
  40ac90:	mov	x1, x0
  40ac94:	ldr	x0, [sp, #40]
  40ac98:	bl	40ba5c <error@@Base+0x9c14>
  40ac9c:	mov	w1, w0
  40aca0:	ldr	x0, [sp, #40]
  40aca4:	str	w1, [x0, #112]
  40aca8:	ldr	x0, [sp, #40]
  40acac:	ldr	x0, [x0, #48]
  40acb0:	ldr	x1, [sp, #184]
  40acb4:	cmp	x1, x0
  40acb8:	b.ge	40ae04 <error@@Base+0x8fbc>  // b.tcont
  40acbc:	ldr	x1, [sp, #160]
  40acc0:	ldr	x0, [sp, #184]
  40acc4:	cmp	x1, x0
  40acc8:	b.ne	40ae04 <error@@Base+0x8fbc>  // b.any
  40accc:	ldr	x0, [sp, #40]
  40acd0:	ldr	x1, [x0, #24]
  40acd4:	ldr	x0, [sp, #160]
  40acd8:	lsl	x0, x0, #3
  40acdc:	add	x0, x1, x0
  40ace0:	ldr	x0, [x0]
  40ace4:	ldr	x1, [sp, #184]
  40ace8:	cmp	x1, x0
  40acec:	b.ne	40ae04 <error@@Base+0x8fbc>  // b.any
  40acf0:	ldr	x0, [sp, #40]
  40acf4:	ldr	x3, [x0, #16]
  40acf8:	ldr	x0, [sp, #40]
  40acfc:	ldr	x1, [x0, #16]
  40ad00:	ldr	x0, [sp, #184]
  40ad04:	lsl	x0, x0, #2
  40ad08:	add	x4, x1, x0
  40ad0c:	ldr	x0, [sp, #40]
  40ad10:	ldr	x1, [x0, #48]
  40ad14:	ldr	x0, [sp, #184]
  40ad18:	sub	x0, x1, x0
  40ad1c:	lsl	x0, x0, #2
  40ad20:	mov	x2, x0
  40ad24:	mov	x1, x4
  40ad28:	mov	x0, x3
  40ad2c:	bl	401740 <memmove@plt>
  40ad30:	ldr	x0, [sp, #40]
  40ad34:	ldr	x3, [x0, #8]
  40ad38:	ldr	x0, [sp, #40]
  40ad3c:	ldr	x1, [x0, #8]
  40ad40:	ldr	x0, [sp, #184]
  40ad44:	add	x4, x1, x0
  40ad48:	ldr	x0, [sp, #40]
  40ad4c:	ldr	x1, [x0, #48]
  40ad50:	ldr	x0, [sp, #184]
  40ad54:	sub	x0, x1, x0
  40ad58:	mov	x2, x0
  40ad5c:	mov	x1, x4
  40ad60:	mov	x0, x3
  40ad64:	bl	401740 <memmove@plt>
  40ad68:	ldr	x0, [sp, #40]
  40ad6c:	ldr	x1, [x0, #48]
  40ad70:	ldr	x0, [sp, #184]
  40ad74:	sub	x1, x1, x0
  40ad78:	ldr	x0, [sp, #40]
  40ad7c:	str	x1, [x0, #48]
  40ad80:	ldr	x0, [sp, #40]
  40ad84:	ldr	x1, [x0, #56]
  40ad88:	ldr	x0, [sp, #184]
  40ad8c:	sub	x1, x1, x0
  40ad90:	ldr	x0, [sp, #40]
  40ad94:	str	x1, [x0, #56]
  40ad98:	str	xzr, [sp, #176]
  40ad9c:	b	40adec <error@@Base+0x8fa4>
  40ada0:	ldr	x0, [sp, #40]
  40ada4:	ldr	x1, [x0, #24]
  40ada8:	ldr	x2, [sp, #176]
  40adac:	ldr	x0, [sp, #184]
  40adb0:	add	x0, x2, x0
  40adb4:	lsl	x0, x0, #3
  40adb8:	add	x0, x1, x0
  40adbc:	ldr	x2, [x0]
  40adc0:	ldr	x0, [sp, #40]
  40adc4:	ldr	x1, [x0, #24]
  40adc8:	ldr	x0, [sp, #176]
  40adcc:	lsl	x0, x0, #3
  40add0:	add	x0, x1, x0
  40add4:	ldr	x1, [sp, #184]
  40add8:	sub	x1, x2, x1
  40addc:	str	x1, [x0]
  40ade0:	ldr	x0, [sp, #176]
  40ade4:	add	x0, x0, #0x1
  40ade8:	str	x0, [sp, #176]
  40adec:	ldr	x0, [sp, #40]
  40adf0:	ldr	x0, [x0, #48]
  40adf4:	ldr	x1, [sp, #176]
  40adf8:	cmp	x1, x0
  40adfc:	b.lt	40ada0 <error@@Base+0x8f58>  // b.tstop
  40ae00:	b	40b564 <error@@Base+0x971c>
  40ae04:	ldr	x0, [sp, #40]
  40ae08:	ldr	x1, [x0, #80]
  40ae0c:	ldr	x0, [sp, #32]
  40ae10:	sub	x1, x1, x0
  40ae14:	ldr	x0, [sp, #184]
  40ae18:	add	x1, x1, x0
  40ae1c:	ldr	x0, [sp, #40]
  40ae20:	str	x1, [x0, #88]
  40ae24:	ldr	x0, [sp, #40]
  40ae28:	ldr	x1, [x0, #96]
  40ae2c:	ldr	x0, [sp, #32]
  40ae30:	sub	x1, x1, x0
  40ae34:	ldr	x0, [sp, #184]
  40ae38:	add	x1, x1, x0
  40ae3c:	ldr	x0, [sp, #40]
  40ae40:	str	x1, [x0, #104]
  40ae44:	ldr	x0, [sp, #40]
  40ae48:	strb	wzr, [x0, #140]
  40ae4c:	b	40ae5c <error@@Base+0x9014>
  40ae50:	ldr	x0, [sp, #160]
  40ae54:	sub	x0, x0, #0x1
  40ae58:	str	x0, [sp, #160]
  40ae5c:	ldr	x0, [sp, #160]
  40ae60:	cmp	x0, #0x0
  40ae64:	b.le	40aec0 <error@@Base+0x9078>
  40ae68:	ldr	x0, [sp, #40]
  40ae6c:	ldr	x1, [x0, #24]
  40ae70:	ldr	x0, [sp, #160]
  40ae74:	lsl	x0, x0, #3
  40ae78:	sub	x0, x0, #0x8
  40ae7c:	add	x0, x1, x0
  40ae80:	ldr	x0, [x0]
  40ae84:	ldr	x1, [sp, #184]
  40ae88:	cmp	x1, x0
  40ae8c:	b.eq	40ae50 <error@@Base+0x9008>  // b.none
  40ae90:	b	40aec0 <error@@Base+0x9078>
  40ae94:	ldr	x0, [sp, #40]
  40ae98:	ldr	x1, [x0, #16]
  40ae9c:	ldr	x0, [sp, #160]
  40aea0:	lsl	x0, x0, #2
  40aea4:	add	x0, x1, x0
  40aea8:	ldr	w0, [x0]
  40aeac:	cmn	w0, #0x1
  40aeb0:	b.ne	40aed8 <error@@Base+0x9090>  // b.any
  40aeb4:	ldr	x0, [sp, #160]
  40aeb8:	add	x0, x0, #0x1
  40aebc:	str	x0, [sp, #160]
  40aec0:	ldr	x0, [sp, #40]
  40aec4:	ldr	x0, [x0, #48]
  40aec8:	ldr	x1, [sp, #160]
  40aecc:	cmp	x1, x0
  40aed0:	b.lt	40ae94 <error@@Base+0x904c>  // b.tstop
  40aed4:	b	40aedc <error@@Base+0x9094>
  40aed8:	nop
  40aedc:	ldr	x0, [sp, #40]
  40aee0:	ldr	x0, [x0, #48]
  40aee4:	ldr	x1, [sp, #160]
  40aee8:	cmp	x1, x0
  40aeec:	b.ne	40aefc <error@@Base+0x90b4>  // b.any
  40aef0:	ldr	x0, [sp, #40]
  40aef4:	str	xzr, [x0, #48]
  40aef8:	b	40af98 <error@@Base+0x9150>
  40aefc:	ldr	x0, [sp, #40]
  40af00:	ldr	x1, [x0, #24]
  40af04:	ldr	x0, [sp, #160]
  40af08:	lsl	x0, x0, #3
  40af0c:	add	x0, x1, x0
  40af10:	ldr	x1, [x0]
  40af14:	ldr	x0, [sp, #184]
  40af18:	sub	x1, x1, x0
  40af1c:	ldr	x0, [sp, #40]
  40af20:	str	x1, [x0, #48]
  40af24:	ldr	x0, [sp, #40]
  40af28:	ldr	x0, [x0, #48]
  40af2c:	cmp	x0, #0x0
  40af30:	b.eq	40af98 <error@@Base+0x9150>  // b.none
  40af34:	str	xzr, [sp, #176]
  40af38:	b	40af64 <error@@Base+0x911c>
  40af3c:	ldr	x0, [sp, #40]
  40af40:	ldr	x1, [x0, #16]
  40af44:	ldr	x0, [sp, #176]
  40af48:	lsl	x0, x0, #2
  40af4c:	add	x0, x1, x0
  40af50:	mov	w1, #0xffffffff            	// #-1
  40af54:	str	w1, [x0]
  40af58:	ldr	x0, [sp, #176]
  40af5c:	add	x0, x0, #0x1
  40af60:	str	x0, [sp, #176]
  40af64:	ldr	x0, [sp, #40]
  40af68:	ldr	x0, [x0, #48]
  40af6c:	ldr	x1, [sp, #176]
  40af70:	cmp	x1, x0
  40af74:	b.lt	40af3c <error@@Base+0x90f4>  // b.tstop
  40af78:	ldr	x0, [sp, #40]
  40af7c:	ldr	x3, [x0, #8]
  40af80:	ldr	x0, [sp, #40]
  40af84:	ldr	x0, [x0, #48]
  40af88:	mov	x2, x0
  40af8c:	mov	w1, #0xff                  	// #255
  40af90:	mov	x0, x3
  40af94:	bl	4018d0 <memset@plt>
  40af98:	ldr	x0, [sp, #40]
  40af9c:	ldr	x1, [x0, #48]
  40afa0:	ldr	x0, [sp, #40]
  40afa4:	str	x1, [x0, #56]
  40afa8:	b	40b564 <error@@Base+0x971c>
  40afac:	ldr	x0, [sp, #184]
  40afb0:	sub	x0, x0, #0x1
  40afb4:	ldr	w2, [sp, #28]
  40afb8:	mov	x1, x0
  40afbc:	ldr	x0, [sp, #40]
  40afc0:	bl	40ba5c <error@@Base+0x9c14>
  40afc4:	mov	w1, w0
  40afc8:	ldr	x0, [sp, #40]
  40afcc:	str	w1, [x0, #112]
  40afd0:	ldr	x0, [sp, #40]
  40afd4:	ldr	w0, [x0, #144]
  40afd8:	cmp	w0, #0x1
  40afdc:	b.le	40b020 <error@@Base+0x91d8>
  40afe0:	ldr	x0, [sp, #40]
  40afe4:	ldr	x3, [x0, #16]
  40afe8:	ldr	x0, [sp, #40]
  40afec:	ldr	x1, [x0, #16]
  40aff0:	ldr	x0, [sp, #184]
  40aff4:	lsl	x0, x0, #2
  40aff8:	add	x4, x1, x0
  40affc:	ldr	x0, [sp, #40]
  40b000:	ldr	x1, [x0, #48]
  40b004:	ldr	x0, [sp, #184]
  40b008:	sub	x0, x1, x0
  40b00c:	lsl	x0, x0, #2
  40b010:	mov	x2, x0
  40b014:	mov	x1, x4
  40b018:	mov	x0, x3
  40b01c:	bl	401740 <memmove@plt>
  40b020:	ldr	x0, [sp, #40]
  40b024:	ldrb	w0, [x0, #139]
  40b028:	and	x0, x0, #0xff
  40b02c:	cmp	x0, #0x0
  40b030:	b.eq	40b06c <error@@Base+0x9224>  // b.none
  40b034:	ldr	x0, [sp, #40]
  40b038:	ldr	x3, [x0, #8]
  40b03c:	ldr	x0, [sp, #40]
  40b040:	ldr	x1, [x0, #8]
  40b044:	ldr	x0, [sp, #184]
  40b048:	add	x4, x1, x0
  40b04c:	ldr	x0, [sp, #40]
  40b050:	ldr	x1, [x0, #48]
  40b054:	ldr	x0, [sp, #184]
  40b058:	sub	x0, x1, x0
  40b05c:	mov	x2, x0
  40b060:	mov	x1, x4
  40b064:	mov	x0, x3
  40b068:	bl	401740 <memmove@plt>
  40b06c:	ldr	x0, [sp, #40]
  40b070:	ldr	x1, [x0, #48]
  40b074:	ldr	x0, [sp, #184]
  40b078:	sub	x1, x1, x0
  40b07c:	ldr	x0, [sp, #40]
  40b080:	str	x1, [x0, #48]
  40b084:	ldr	x0, [sp, #40]
  40b088:	ldr	x1, [x0, #56]
  40b08c:	ldr	x0, [sp, #184]
  40b090:	sub	x1, x1, x0
  40b094:	ldr	x0, [sp, #40]
  40b098:	str	x1, [x0, #56]
  40b09c:	b	40b564 <error@@Base+0x971c>
  40b0a0:	ldr	x0, [sp, #40]
  40b0a4:	ldr	x0, [x0, #48]
  40b0a8:	str	x0, [sp, #112]
  40b0ac:	ldr	x0, [sp, #40]
  40b0b0:	ldrb	w0, [x0, #140]
  40b0b4:	and	x0, x0, #0xff
  40b0b8:	cmp	x0, #0x0
  40b0bc:	b.eq	40b108 <error@@Base+0x92c0>  // b.none
  40b0c0:	ldr	x0, [sp, #40]
  40b0c4:	ldr	x1, [x0, #80]
  40b0c8:	ldr	x0, [sp, #32]
  40b0cc:	sub	x1, x1, x0
  40b0d0:	ldr	x0, [sp, #184]
  40b0d4:	add	x1, x1, x0
  40b0d8:	ldr	x0, [sp, #40]
  40b0dc:	str	x1, [x0, #88]
  40b0e0:	ldr	x0, [sp, #40]
  40b0e4:	ldr	x1, [x0, #96]
  40b0e8:	ldr	x0, [sp, #32]
  40b0ec:	sub	x1, x1, x0
  40b0f0:	ldr	x0, [sp, #184]
  40b0f4:	add	x1, x1, x0
  40b0f8:	ldr	x0, [sp, #40]
  40b0fc:	str	x1, [x0, #104]
  40b100:	ldr	x0, [sp, #40]
  40b104:	strb	wzr, [x0, #140]
  40b108:	ldr	x0, [sp, #40]
  40b10c:	str	xzr, [x0, #48]
  40b110:	ldr	x0, [sp, #40]
  40b114:	ldr	w0, [x0, #144]
  40b118:	cmp	w0, #0x1
  40b11c:	b.le	40b4b8 <error@@Base+0x9670>
  40b120:	mov	w0, #0xffffffff            	// #-1
  40b124:	str	w0, [sp, #80]
  40b128:	ldr	x0, [sp, #40]
  40b12c:	ldrb	w0, [x0, #137]
  40b130:	cmp	w0, #0x0
  40b134:	b.eq	40b344 <error@@Base+0x94fc>  // b.none
  40b138:	ldr	x0, [sp, #40]
  40b13c:	ldr	x0, [x0]
  40b140:	ldr	x1, [sp, #40]
  40b144:	ldr	x1, [x1, #40]
  40b148:	add	x0, x0, x1
  40b14c:	str	x0, [sp, #104]
  40b150:	ldr	x0, [sp, #40]
  40b154:	ldr	w0, [x0, #144]
  40b158:	sxtw	x0, w0
  40b15c:	ldr	x1, [sp, #184]
  40b160:	sub	x0, x1, x0
  40b164:	mov	x1, x0
  40b168:	ldr	x0, [sp, #104]
  40b16c:	add	x0, x0, x1
  40b170:	str	x0, [sp, #136]
  40b174:	ldr	x0, [sp, #40]
  40b178:	ldr	x0, [x0]
  40b17c:	ldr	x1, [sp, #136]
  40b180:	cmp	x1, x0
  40b184:	b.cs	40b194 <error@@Base+0x934c>  // b.hs, b.nlast
  40b188:	ldr	x0, [sp, #40]
  40b18c:	ldr	x0, [x0]
  40b190:	str	x0, [sp, #136]
  40b194:	ldr	x0, [sp, #184]
  40b198:	sub	x0, x0, #0x1
  40b19c:	ldr	x1, [sp, #104]
  40b1a0:	add	x0, x1, x0
  40b1a4:	str	x0, [sp, #144]
  40b1a8:	b	40b32c <error@@Base+0x94e4>
  40b1ac:	ldr	x0, [sp, #144]
  40b1b0:	ldrb	w0, [x0]
  40b1b4:	and	w0, w0, #0xc0
  40b1b8:	cmp	w0, #0x80
  40b1bc:	b.eq	40b320 <error@@Base+0x94d8>  // b.none
  40b1c0:	ldr	x0, [sp, #40]
  40b1c4:	ldr	x0, [x0, #88]
  40b1c8:	mov	x1, x0
  40b1cc:	ldr	x0, [sp, #104]
  40b1d0:	add	x1, x0, x1
  40b1d4:	ldr	x0, [sp, #144]
  40b1d8:	sub	x0, x1, x0
  40b1dc:	str	x0, [sp, #96]
  40b1e0:	ldr	x0, [sp, #144]
  40b1e4:	str	x0, [sp, #128]
  40b1e8:	ldr	x0, [sp, #40]
  40b1ec:	ldr	x0, [x0, #120]
  40b1f0:	cmp	x0, #0x0
  40b1f4:	cset	w0, ne  // ne = any
  40b1f8:	and	w0, w0, #0xff
  40b1fc:	and	x0, x0, #0xff
  40b200:	cmp	x0, #0x0
  40b204:	b.eq	40b274 <error@@Base+0x942c>  // b.none
  40b208:	ldr	x2, [sp, #96]
  40b20c:	ldr	x1, [sp, #96]
  40b210:	mov	x0, #0x6                   	// #6
  40b214:	cmp	x2, #0x6
  40b218:	csel	x0, x1, x0, le
  40b21c:	str	w0, [sp, #124]
  40b220:	b	40b254 <error@@Base+0x940c>
  40b224:	ldr	x0, [sp, #40]
  40b228:	ldr	x1, [x0, #120]
  40b22c:	ldrsw	x0, [sp, #124]
  40b230:	ldr	x2, [sp, #144]
  40b234:	add	x0, x2, x0
  40b238:	ldrb	w0, [x0]
  40b23c:	and	x0, x0, #0xff
  40b240:	add	x0, x1, x0
  40b244:	ldrb	w2, [x0]
  40b248:	ldrsw	x0, [sp, #124]
  40b24c:	add	x1, sp, #0x38
  40b250:	strb	w2, [x1, x0]
  40b254:	ldr	w0, [sp, #124]
  40b258:	sub	w0, w0, #0x1
  40b25c:	str	w0, [sp, #124]
  40b260:	ldr	w0, [sp, #124]
  40b264:	cmp	w0, #0x0
  40b268:	b.ge	40b224 <error@@Base+0x93dc>  // b.tcont
  40b26c:	add	x0, sp, #0x38
  40b270:	str	x0, [sp, #128]
  40b274:	add	x0, sp, #0x48
  40b278:	mov	x2, #0x8                   	// #8
  40b27c:	mov	w1, #0x0                   	// #0
  40b280:	bl	4018d0 <memset@plt>
  40b284:	ldr	x1, [sp, #96]
  40b288:	add	x2, sp, #0x48
  40b28c:	add	x0, sp, #0x44
  40b290:	mov	x3, x2
  40b294:	mov	x2, x1
  40b298:	ldr	x1, [sp, #128]
  40b29c:	bl	408e18 <error@@Base+0x6fd0>
  40b2a0:	str	x0, [sp, #88]
  40b2a4:	ldr	x0, [sp, #184]
  40b2a8:	ldr	x1, [sp, #104]
  40b2ac:	add	x1, x1, x0
  40b2b0:	ldr	x0, [sp, #144]
  40b2b4:	sub	x0, x1, x0
  40b2b8:	mov	x1, x0
  40b2bc:	ldr	x0, [sp, #88]
  40b2c0:	cmp	x0, x1
  40b2c4:	b.cc	40b340 <error@@Base+0x94f8>  // b.lo, b.ul, b.last
  40b2c8:	ldr	x0, [sp, #88]
  40b2cc:	cmn	x0, #0x3
  40b2d0:	b.hi	40b340 <error@@Base+0x94f8>  // b.pmore
  40b2d4:	ldr	x0, [sp, #40]
  40b2d8:	add	x0, x0, #0x20
  40b2dc:	mov	x2, #0x8                   	// #8
  40b2e0:	mov	w1, #0x0                   	// #0
  40b2e4:	bl	4018d0 <memset@plt>
  40b2e8:	ldr	x0, [sp, #184]
  40b2ec:	ldr	x1, [sp, #104]
  40b2f0:	add	x1, x1, x0
  40b2f4:	ldr	x0, [sp, #144]
  40b2f8:	sub	x0, x1, x0
  40b2fc:	mov	x1, x0
  40b300:	ldr	x0, [sp, #88]
  40b304:	sub	x0, x0, x1
  40b308:	mov	x1, x0
  40b30c:	ldr	x0, [sp, #40]
  40b310:	str	x1, [x0, #48]
  40b314:	ldr	w0, [sp, #68]
  40b318:	str	w0, [sp, #80]
  40b31c:	b	40b340 <error@@Base+0x94f8>
  40b320:	ldr	x0, [sp, #144]
  40b324:	sub	x0, x0, #0x1
  40b328:	str	x0, [sp, #144]
  40b32c:	ldr	x1, [sp, #144]
  40b330:	ldr	x0, [sp, #136]
  40b334:	cmp	x1, x0
  40b338:	b.cs	40b1ac <error@@Base+0x9364>  // b.hs, b.nlast
  40b33c:	b	40b344 <error@@Base+0x94fc>
  40b340:	nop
  40b344:	ldr	w0, [sp, #80]
  40b348:	cmn	w0, #0x1
  40b34c:	b.ne	40b378 <error@@Base+0x9530>  // b.any
  40b350:	add	x0, sp, #0x50
  40b354:	mov	x2, x0
  40b358:	ldr	x1, [sp, #32]
  40b35c:	ldr	x0, [sp, #40]
  40b360:	bl	40a72c <error@@Base+0x88e4>
  40b364:	mov	x1, x0
  40b368:	ldr	x0, [sp, #32]
  40b36c:	sub	x1, x1, x0
  40b370:	ldr	x0, [sp, #40]
  40b374:	str	x1, [x0, #48]
  40b378:	ldr	w0, [sp, #80]
  40b37c:	cmn	w0, #0x1
  40b380:	b.ne	40b3ac <error@@Base+0x9564>  // b.any
  40b384:	ldr	x0, [sp, #112]
  40b388:	sub	x0, x0, #0x1
  40b38c:	ldr	w2, [sp, #28]
  40b390:	mov	x1, x0
  40b394:	ldr	x0, [sp, #40]
  40b398:	bl	40ba5c <error@@Base+0x9c14>
  40b39c:	mov	w1, w0
  40b3a0:	ldr	x0, [sp, #40]
  40b3a4:	str	w1, [x0, #112]
  40b3a8:	b	40b420 <error@@Base+0x95d8>
  40b3ac:	ldr	x0, [sp, #40]
  40b3b0:	ldrb	w0, [x0, #142]
  40b3b4:	cmp	w0, #0x0
  40b3b8:	cset	w0, ne  // ne = any
  40b3bc:	and	w0, w0, #0xff
  40b3c0:	and	x0, x0, #0xff
  40b3c4:	cmp	x0, #0x0
  40b3c8:	b.eq	40b3e8 <error@@Base+0x95a0>  // b.none
  40b3cc:	ldr	w0, [sp, #80]
  40b3d0:	bl	401ac0 <iswalnum@plt>
  40b3d4:	cmp	w0, #0x0
  40b3d8:	b.ne	40b414 <error@@Base+0x95cc>  // b.any
  40b3dc:	ldr	w0, [sp, #80]
  40b3e0:	cmp	w0, #0x5f
  40b3e4:	b.eq	40b414 <error@@Base+0x95cc>  // b.none
  40b3e8:	ldr	w0, [sp, #80]
  40b3ec:	cmp	w0, #0xa
  40b3f0:	b.ne	40b40c <error@@Base+0x95c4>  // b.any
  40b3f4:	ldr	x0, [sp, #40]
  40b3f8:	ldrb	w0, [x0, #141]
  40b3fc:	cmp	w0, #0x0
  40b400:	b.eq	40b40c <error@@Base+0x95c4>  // b.none
  40b404:	mov	w0, #0x2                   	// #2
  40b408:	b	40b418 <error@@Base+0x95d0>
  40b40c:	mov	w0, #0x0                   	// #0
  40b410:	b	40b418 <error@@Base+0x95d0>
  40b414:	mov	w0, #0x1                   	// #1
  40b418:	ldr	x1, [sp, #40]
  40b41c:	str	w0, [x1, #112]
  40b420:	ldr	x0, [sp, #40]
  40b424:	ldr	x0, [x0, #48]
  40b428:	cmp	x0, #0x0
  40b42c:	b.eq	40b4a4 <error@@Base+0x965c>  // b.none
  40b430:	str	xzr, [sp, #152]
  40b434:	b	40b460 <error@@Base+0x9618>
  40b438:	ldr	x0, [sp, #40]
  40b43c:	ldr	x1, [x0, #16]
  40b440:	ldr	x0, [sp, #152]
  40b444:	lsl	x0, x0, #2
  40b448:	add	x0, x1, x0
  40b44c:	mov	w1, #0xffffffff            	// #-1
  40b450:	str	w1, [x0]
  40b454:	ldr	x0, [sp, #152]
  40b458:	add	x0, x0, #0x1
  40b45c:	str	x0, [sp, #152]
  40b460:	ldr	x0, [sp, #40]
  40b464:	ldr	x0, [x0, #48]
  40b468:	ldr	x1, [sp, #152]
  40b46c:	cmp	x1, x0
  40b470:	b.lt	40b438 <error@@Base+0x95f0>  // b.tstop
  40b474:	ldr	x0, [sp, #40]
  40b478:	ldrb	w0, [x0, #139]
  40b47c:	cmp	w0, #0x0
  40b480:	b.eq	40b4a4 <error@@Base+0x965c>  // b.none
  40b484:	ldr	x0, [sp, #40]
  40b488:	ldr	x3, [x0, #8]
  40b48c:	ldr	x0, [sp, #40]
  40b490:	ldr	x0, [x0, #48]
  40b494:	mov	x2, x0
  40b498:	mov	w1, #0xff                  	// #255
  40b49c:	mov	x0, x3
  40b4a0:	bl	4018d0 <memset@plt>
  40b4a4:	ldr	x0, [sp, #40]
  40b4a8:	ldr	x1, [x0, #48]
  40b4ac:	ldr	x0, [sp, #40]
  40b4b0:	str	x1, [x0, #56]
  40b4b4:	b	40b564 <error@@Base+0x971c>
  40b4b8:	ldr	x0, [sp, #40]
  40b4bc:	ldr	x1, [x0]
  40b4c0:	ldr	x0, [sp, #40]
  40b4c4:	ldr	x2, [x0, #40]
  40b4c8:	ldr	x0, [sp, #184]
  40b4cc:	add	x0, x2, x0
  40b4d0:	sub	x0, x0, #0x1
  40b4d4:	add	x0, x1, x0
  40b4d8:	ldrb	w0, [x0]
  40b4dc:	str	w0, [sp, #120]
  40b4e0:	ldr	x0, [sp, #40]
  40b4e4:	str	xzr, [x0, #56]
  40b4e8:	ldr	x0, [sp, #40]
  40b4ec:	ldr	x0, [x0, #120]
  40b4f0:	cmp	x0, #0x0
  40b4f4:	b.eq	40b510 <error@@Base+0x96c8>  // b.none
  40b4f8:	ldr	x0, [sp, #40]
  40b4fc:	ldr	x1, [x0, #120]
  40b500:	ldrsw	x0, [sp, #120]
  40b504:	add	x0, x1, x0
  40b508:	ldrb	w0, [x0]
  40b50c:	str	w0, [sp, #120]
  40b510:	ldr	x0, [sp, #40]
  40b514:	ldr	x0, [x0, #128]
  40b518:	ldrsw	x1, [sp, #120]
  40b51c:	bl	408fb8 <error@@Base+0x7170>
  40b520:	and	w0, w0, #0xff
  40b524:	cmp	w0, #0x0
  40b528:	b.ne	40b558 <error@@Base+0x9710>  // b.any
  40b52c:	ldr	w0, [sp, #120]
  40b530:	cmp	w0, #0xa
  40b534:	b.ne	40b550 <error@@Base+0x9708>  // b.any
  40b538:	ldr	x0, [sp, #40]
  40b53c:	ldrb	w0, [x0, #141]
  40b540:	cmp	w0, #0x0
  40b544:	b.eq	40b550 <error@@Base+0x9708>  // b.none
  40b548:	mov	w0, #0x2                   	// #2
  40b54c:	b	40b55c <error@@Base+0x9714>
  40b550:	mov	w0, #0x0                   	// #0
  40b554:	b	40b55c <error@@Base+0x9714>
  40b558:	mov	w0, #0x1                   	// #1
  40b55c:	ldr	x1, [sp, #40]
  40b560:	str	w0, [x1, #112]
  40b564:	ldr	x0, [sp, #40]
  40b568:	ldrb	w0, [x0, #139]
  40b56c:	and	x0, x0, #0xff
  40b570:	cmp	x0, #0x0
  40b574:	b.ne	40b590 <error@@Base+0x9748>  // b.any
  40b578:	ldr	x0, [sp, #40]
  40b57c:	ldr	x1, [x0, #8]
  40b580:	ldr	x0, [sp, #184]
  40b584:	add	x1, x1, x0
  40b588:	ldr	x0, [sp, #40]
  40b58c:	str	x1, [x0, #8]
  40b590:	ldr	x0, [sp, #40]
  40b594:	ldr	x1, [sp, #32]
  40b598:	str	x1, [x0, #40]
  40b59c:	ldr	x0, [sp, #40]
  40b5a0:	ldr	x1, [x0, #88]
  40b5a4:	ldr	x0, [sp, #184]
  40b5a8:	sub	x1, x1, x0
  40b5ac:	ldr	x0, [sp, #40]
  40b5b0:	str	x1, [x0, #88]
  40b5b4:	ldr	x0, [sp, #40]
  40b5b8:	ldr	x1, [x0, #104]
  40b5bc:	ldr	x0, [sp, #184]
  40b5c0:	sub	x1, x1, x0
  40b5c4:	ldr	x0, [sp, #40]
  40b5c8:	str	x1, [x0, #104]
  40b5cc:	ldr	x0, [sp, #40]
  40b5d0:	ldr	w0, [x0, #144]
  40b5d4:	cmp	w0, #0x1
  40b5d8:	b.le	40b628 <error@@Base+0x97e0>
  40b5dc:	ldr	x0, [sp, #40]
  40b5e0:	ldrb	w0, [x0, #136]
  40b5e4:	cmp	w0, #0x0
  40b5e8:	b.eq	40b61c <error@@Base+0x97d4>  // b.none
  40b5ec:	ldr	x0, [sp, #40]
  40b5f0:	bl	409c30 <error@@Base+0x7de8>
  40b5f4:	str	w0, [sp, #84]
  40b5f8:	ldr	w0, [sp, #84]
  40b5fc:	cmp	w0, #0x0
  40b600:	cset	w0, ne  // ne = any
  40b604:	and	w0, w0, #0xff
  40b608:	and	x0, x0, #0xff
  40b60c:	cmp	x0, #0x0
  40b610:	b.eq	40b684 <error@@Base+0x983c>  // b.none
  40b614:	ldr	w0, [sp, #84]
  40b618:	b	40b690 <error@@Base+0x9848>
  40b61c:	ldr	x0, [sp, #40]
  40b620:	bl	4098d8 <error@@Base+0x7a90>
  40b624:	b	40b684 <error@@Base+0x983c>
  40b628:	ldr	x0, [sp, #40]
  40b62c:	ldrb	w0, [x0, #139]
  40b630:	and	x0, x0, #0xff
  40b634:	cmp	x0, #0x0
  40b638:	b.eq	40b674 <error@@Base+0x982c>  // b.none
  40b63c:	ldr	x0, [sp, #40]
  40b640:	ldrb	w0, [x0, #136]
  40b644:	cmp	w0, #0x0
  40b648:	b.eq	40b658 <error@@Base+0x9810>  // b.none
  40b64c:	ldr	x0, [sp, #40]
  40b650:	bl	40a8a4 <error@@Base+0x8a5c>
  40b654:	b	40b684 <error@@Base+0x983c>
  40b658:	ldr	x0, [sp, #40]
  40b65c:	ldr	x0, [x0, #120]
  40b660:	cmp	x0, #0x0
  40b664:	b.eq	40b684 <error@@Base+0x983c>  // b.none
  40b668:	ldr	x0, [sp, #40]
  40b66c:	bl	40a99c <error@@Base+0x8b54>
  40b670:	b	40b684 <error@@Base+0x983c>
  40b674:	ldr	x0, [sp, #40]
  40b678:	ldr	x1, [x0, #88]
  40b67c:	ldr	x0, [sp, #40]
  40b680:	str	x1, [x0, #48]
  40b684:	ldr	x0, [sp, #40]
  40b688:	str	xzr, [x0, #72]
  40b68c:	mov	w0, #0x0                   	// #0
  40b690:	ldp	x29, x30, [sp], #192
  40b694:	ret
  40b698:	sub	sp, sp, #0x20
  40b69c:	str	x0, [sp, #8]
  40b6a0:	str	x1, [sp]
  40b6a4:	ldr	x0, [sp, #8]
  40b6a8:	ldrb	w0, [x0, #139]
  40b6ac:	cmp	w0, #0x0
  40b6b0:	cset	w0, eq  // eq = none
  40b6b4:	and	w0, w0, #0xff
  40b6b8:	and	x0, x0, #0xff
  40b6bc:	cmp	x0, #0x0
  40b6c0:	b.eq	40b6e8 <error@@Base+0x98a0>  // b.none
  40b6c4:	ldr	x0, [sp, #8]
  40b6c8:	ldr	x0, [x0, #8]
  40b6cc:	ldr	x1, [sp, #8]
  40b6d0:	ldr	x2, [x1, #72]
  40b6d4:	ldr	x1, [sp]
  40b6d8:	add	x1, x2, x1
  40b6dc:	add	x0, x0, x1
  40b6e0:	ldrb	w0, [x0]
  40b6e4:	b	40b84c <error@@Base+0x9a04>
  40b6e8:	ldr	x0, [sp, #8]
  40b6ec:	ldr	w0, [x0, #144]
  40b6f0:	cmp	w0, #0x1
  40b6f4:	b.le	40b79c <error@@Base+0x9954>
  40b6f8:	ldr	x0, [sp, #8]
  40b6fc:	ldr	x1, [x0, #16]
  40b700:	ldr	x0, [sp, #8]
  40b704:	ldr	x2, [x0, #72]
  40b708:	ldr	x0, [sp]
  40b70c:	add	x0, x2, x0
  40b710:	lsl	x0, x0, #2
  40b714:	add	x0, x1, x0
  40b718:	ldr	w0, [x0]
  40b71c:	cmn	w0, #0x1
  40b720:	b.eq	40b778 <error@@Base+0x9930>  // b.none
  40b724:	ldr	x0, [sp, #8]
  40b728:	ldr	x1, [x0, #48]
  40b72c:	ldr	x0, [sp, #8]
  40b730:	ldr	x2, [x0, #72]
  40b734:	ldr	x0, [sp]
  40b738:	add	x0, x2, x0
  40b73c:	add	x0, x0, #0x1
  40b740:	cmp	x1, x0
  40b744:	b.eq	40b79c <error@@Base+0x9954>  // b.none
  40b748:	ldr	x0, [sp, #8]
  40b74c:	ldr	x1, [x0, #16]
  40b750:	ldr	x0, [sp, #8]
  40b754:	ldr	x2, [x0, #72]
  40b758:	ldr	x0, [sp]
  40b75c:	add	x0, x2, x0
  40b760:	add	x0, x0, #0x1
  40b764:	lsl	x0, x0, #2
  40b768:	add	x0, x1, x0
  40b76c:	ldr	w0, [x0]
  40b770:	cmn	w0, #0x1
  40b774:	b.ne	40b79c <error@@Base+0x9954>  // b.any
  40b778:	ldr	x0, [sp, #8]
  40b77c:	ldr	x0, [x0, #8]
  40b780:	ldr	x1, [sp, #8]
  40b784:	ldr	x2, [x1, #72]
  40b788:	ldr	x1, [sp]
  40b78c:	add	x1, x2, x1
  40b790:	add	x0, x0, x1
  40b794:	ldrb	w0, [x0]
  40b798:	b	40b84c <error@@Base+0x9a04>
  40b79c:	ldr	x0, [sp, #8]
  40b7a0:	ldr	x0, [x0, #72]
  40b7a4:	ldr	x1, [sp]
  40b7a8:	add	x0, x1, x0
  40b7ac:	str	x0, [sp, #24]
  40b7b0:	ldr	x0, [sp, #8]
  40b7b4:	ldrb	w0, [x0, #140]
  40b7b8:	cmp	w0, #0x0
  40b7bc:	b.eq	40b7dc <error@@Base+0x9994>  // b.none
  40b7c0:	ldr	x0, [sp, #8]
  40b7c4:	ldr	x1, [x0, #24]
  40b7c8:	ldr	x0, [sp, #24]
  40b7cc:	lsl	x0, x0, #3
  40b7d0:	add	x0, x1, x0
  40b7d4:	ldr	x0, [x0]
  40b7d8:	str	x0, [sp, #24]
  40b7dc:	ldr	x0, [sp, #8]
  40b7e0:	ldr	x0, [x0]
  40b7e4:	ldr	x1, [sp, #8]
  40b7e8:	ldr	x2, [x1, #40]
  40b7ec:	ldr	x1, [sp, #24]
  40b7f0:	add	x1, x2, x1
  40b7f4:	add	x0, x0, x1
  40b7f8:	ldrb	w0, [x0]
  40b7fc:	str	w0, [sp, #20]
  40b800:	ldr	x0, [sp, #8]
  40b804:	ldrb	w0, [x0, #140]
  40b808:	cmp	w0, #0x0
  40b80c:	b.eq	40b844 <error@@Base+0x99fc>  // b.none
  40b810:	ldr	w0, [sp, #20]
  40b814:	and	w0, w0, #0xffffff80
  40b818:	cmp	w0, #0x0
  40b81c:	b.eq	40b844 <error@@Base+0x99fc>  // b.none
  40b820:	ldr	x0, [sp, #8]
  40b824:	ldr	x0, [x0, #8]
  40b828:	ldr	x1, [sp, #8]
  40b82c:	ldr	x2, [x1, #72]
  40b830:	ldr	x1, [sp]
  40b834:	add	x1, x2, x1
  40b838:	add	x0, x0, x1
  40b83c:	ldrb	w0, [x0]
  40b840:	b	40b84c <error@@Base+0x9a04>
  40b844:	ldr	w0, [sp, #20]
  40b848:	and	w0, w0, #0xff
  40b84c:	add	sp, sp, #0x20
  40b850:	ret
  40b854:	stp	x29, x30, [sp, #-64]!
  40b858:	mov	x29, sp
  40b85c:	str	x19, [sp, #16]
  40b860:	str	x0, [sp, #40]
  40b864:	ldr	x0, [sp, #40]
  40b868:	ldrb	w0, [x0, #139]
  40b86c:	cmp	w0, #0x0
  40b870:	cset	w0, eq  // eq = none
  40b874:	and	w0, w0, #0xff
  40b878:	and	x0, x0, #0xff
  40b87c:	cmp	x0, #0x0
  40b880:	b.eq	40b8ac <error@@Base+0x9a64>  // b.none
  40b884:	ldr	x0, [sp, #40]
  40b888:	ldr	x1, [x0, #8]
  40b88c:	ldr	x0, [sp, #40]
  40b890:	ldr	x0, [x0, #72]
  40b894:	add	x3, x0, #0x1
  40b898:	ldr	x2, [sp, #40]
  40b89c:	str	x3, [x2, #72]
  40b8a0:	add	x0, x1, x0
  40b8a4:	ldrb	w0, [x0]
  40b8a8:	b	40ba04 <error@@Base+0x9bbc>
  40b8ac:	ldr	x0, [sp, #40]
  40b8b0:	ldrb	w0, [x0, #140]
  40b8b4:	cmp	w0, #0x0
  40b8b8:	b.eq	40b9d4 <error@@Base+0x9b8c>  // b.none
  40b8bc:	ldr	x0, [sp, #40]
  40b8c0:	ldr	x1, [x0, #72]
  40b8c4:	ldr	x0, [sp, #40]
  40b8c8:	ldr	x0, [x0, #48]
  40b8cc:	cmp	x1, x0
  40b8d0:	b.eq	40b920 <error@@Base+0x9ad8>  // b.none
  40b8d4:	ldr	x0, [sp, #40]
  40b8d8:	ldr	x1, [x0, #16]
  40b8dc:	ldr	x0, [sp, #40]
  40b8e0:	ldr	x0, [x0, #72]
  40b8e4:	lsl	x0, x0, #2
  40b8e8:	add	x0, x1, x0
  40b8ec:	ldr	w0, [x0]
  40b8f0:	cmn	w0, #0x1
  40b8f4:	b.ne	40b920 <error@@Base+0x9ad8>  // b.any
  40b8f8:	ldr	x0, [sp, #40]
  40b8fc:	ldr	x1, [x0, #8]
  40b900:	ldr	x0, [sp, #40]
  40b904:	ldr	x0, [x0, #72]
  40b908:	add	x3, x0, #0x1
  40b90c:	ldr	x2, [sp, #40]
  40b910:	str	x3, [x2, #72]
  40b914:	add	x0, x1, x0
  40b918:	ldrb	w0, [x0]
  40b91c:	b	40ba04 <error@@Base+0x9bbc>
  40b920:	ldr	x0, [sp, #40]
  40b924:	ldr	x1, [x0, #24]
  40b928:	ldr	x0, [sp, #40]
  40b92c:	ldr	x0, [x0, #72]
  40b930:	lsl	x0, x0, #3
  40b934:	add	x0, x1, x0
  40b938:	ldr	x0, [x0]
  40b93c:	str	x0, [sp, #56]
  40b940:	ldr	x0, [sp, #40]
  40b944:	ldr	x0, [x0]
  40b948:	ldr	x1, [sp, #40]
  40b94c:	ldr	x2, [x1, #40]
  40b950:	ldr	x1, [sp, #56]
  40b954:	add	x1, x2, x1
  40b958:	add	x0, x0, x1
  40b95c:	ldrb	w0, [x0]
  40b960:	str	w0, [sp, #52]
  40b964:	ldr	w0, [sp, #52]
  40b968:	and	w0, w0, #0xffffff80
  40b96c:	cmp	w0, #0x0
  40b970:	b.eq	40b99c <error@@Base+0x9b54>  // b.none
  40b974:	ldr	x0, [sp, #40]
  40b978:	ldr	x1, [x0, #8]
  40b97c:	ldr	x0, [sp, #40]
  40b980:	ldr	x0, [x0, #72]
  40b984:	add	x3, x0, #0x1
  40b988:	ldr	x2, [sp, #40]
  40b98c:	str	x3, [x2, #72]
  40b990:	add	x0, x1, x0
  40b994:	ldrb	w0, [x0]
  40b998:	b	40ba04 <error@@Base+0x9bbc>
  40b99c:	ldr	x0, [sp, #40]
  40b9a0:	ldr	x19, [x0, #72]
  40b9a4:	ldr	x0, [sp, #40]
  40b9a8:	ldr	x0, [x0, #72]
  40b9ac:	mov	x1, x0
  40b9b0:	ldr	x0, [sp, #40]
  40b9b4:	bl	4091f0 <error@@Base+0x73a8>
  40b9b8:	sxtw	x0, w0
  40b9bc:	add	x1, x19, x0
  40b9c0:	ldr	x0, [sp, #40]
  40b9c4:	str	x1, [x0, #72]
  40b9c8:	ldr	w0, [sp, #52]
  40b9cc:	and	w0, w0, #0xff
  40b9d0:	b	40ba04 <error@@Base+0x9bbc>
  40b9d4:	ldr	x0, [sp, #40]
  40b9d8:	ldr	x1, [x0]
  40b9dc:	ldr	x0, [sp, #40]
  40b9e0:	ldr	x2, [x0, #40]
  40b9e4:	ldr	x0, [sp, #40]
  40b9e8:	ldr	x0, [x0, #72]
  40b9ec:	add	x4, x0, #0x1
  40b9f0:	ldr	x3, [sp, #40]
  40b9f4:	str	x4, [x3, #72]
  40b9f8:	add	x0, x2, x0
  40b9fc:	add	x0, x1, x0
  40ba00:	ldrb	w0, [x0]
  40ba04:	ldr	x19, [sp, #16]
  40ba08:	ldp	x29, x30, [sp], #64
  40ba0c:	ret
  40ba10:	stp	x29, x30, [sp, #-32]!
  40ba14:	mov	x29, sp
  40ba18:	str	x0, [sp, #24]
  40ba1c:	ldr	x0, [sp, #24]
  40ba20:	ldr	x0, [x0, #16]
  40ba24:	bl	401a40 <free@plt>
  40ba28:	ldr	x0, [sp, #24]
  40ba2c:	ldr	x0, [x0, #24]
  40ba30:	bl	401a40 <free@plt>
  40ba34:	ldr	x0, [sp, #24]
  40ba38:	ldrb	w0, [x0, #139]
  40ba3c:	cmp	w0, #0x0
  40ba40:	b.eq	40ba50 <error@@Base+0x9c08>  // b.none
  40ba44:	ldr	x0, [sp, #24]
  40ba48:	ldr	x0, [x0, #8]
  40ba4c:	bl	401a40 <free@plt>
  40ba50:	nop
  40ba54:	ldp	x29, x30, [sp], #32
  40ba58:	ret
  40ba5c:	stp	x29, x30, [sp, #-64]!
  40ba60:	mov	x29, sp
  40ba64:	str	x0, [sp, #40]
  40ba68:	str	x1, [sp, #32]
  40ba6c:	str	w2, [sp, #28]
  40ba70:	ldr	x0, [sp, #32]
  40ba74:	lsr	x0, x0, #63
  40ba78:	and	w0, w0, #0xff
  40ba7c:	and	x0, x0, #0xff
  40ba80:	cmp	x0, #0x0
  40ba84:	b.eq	40ba94 <error@@Base+0x9c4c>  // b.none
  40ba88:	ldr	x0, [sp, #40]
  40ba8c:	ldr	w0, [x0, #112]
  40ba90:	b	40bc28 <error@@Base+0x9de0>
  40ba94:	ldr	x0, [sp, #40]
  40ba98:	ldr	x0, [x0, #88]
  40ba9c:	ldr	x1, [sp, #32]
  40baa0:	cmp	x1, x0
  40baa4:	cset	w0, eq  // eq = none
  40baa8:	and	w0, w0, #0xff
  40baac:	and	x0, x0, #0xff
  40bab0:	cmp	x0, #0x0
  40bab4:	b.eq	40bad8 <error@@Base+0x9c90>  // b.none
  40bab8:	ldr	w0, [sp, #28]
  40babc:	and	w0, w0, #0x2
  40bac0:	cmp	w0, #0x0
  40bac4:	b.eq	40bad0 <error@@Base+0x9c88>  // b.none
  40bac8:	mov	w0, #0x8                   	// #8
  40bacc:	b	40bc28 <error@@Base+0x9de0>
  40bad0:	mov	w0, #0xa                   	// #10
  40bad4:	b	40bc28 <error@@Base+0x9de0>
  40bad8:	ldr	x0, [sp, #40]
  40badc:	ldr	w0, [x0, #144]
  40bae0:	cmp	w0, #0x1
  40bae4:	b.le	40bbc4 <error@@Base+0x9d7c>
  40bae8:	ldr	x0, [sp, #32]
  40baec:	str	x0, [sp, #56]
  40baf0:	b	40bb18 <error@@Base+0x9cd0>
  40baf4:	ldr	x0, [sp, #56]
  40baf8:	sub	x0, x0, #0x1
  40bafc:	str	x0, [sp, #56]
  40bb00:	ldr	x0, [sp, #56]
  40bb04:	cmp	x0, #0x0
  40bb08:	b.ge	40bb18 <error@@Base+0x9cd0>  // b.tcont
  40bb0c:	ldr	x0, [sp, #40]
  40bb10:	ldr	w0, [x0, #112]
  40bb14:	b	40bc28 <error@@Base+0x9de0>
  40bb18:	ldr	x0, [sp, #40]
  40bb1c:	ldr	x1, [x0, #16]
  40bb20:	ldr	x0, [sp, #56]
  40bb24:	lsl	x0, x0, #2
  40bb28:	add	x0, x1, x0
  40bb2c:	ldr	w0, [x0]
  40bb30:	cmn	w0, #0x1
  40bb34:	b.eq	40baf4 <error@@Base+0x9cac>  // b.none
  40bb38:	ldr	x0, [sp, #40]
  40bb3c:	ldr	x1, [x0, #16]
  40bb40:	ldr	x0, [sp, #56]
  40bb44:	lsl	x0, x0, #2
  40bb48:	add	x0, x1, x0
  40bb4c:	ldr	w0, [x0]
  40bb50:	str	w0, [sp, #48]
  40bb54:	ldr	x0, [sp, #40]
  40bb58:	ldrb	w0, [x0, #142]
  40bb5c:	cmp	w0, #0x0
  40bb60:	cset	w0, ne  // ne = any
  40bb64:	and	w0, w0, #0xff
  40bb68:	and	x0, x0, #0xff
  40bb6c:	cmp	x0, #0x0
  40bb70:	b.eq	40bb98 <error@@Base+0x9d50>  // b.none
  40bb74:	ldr	w0, [sp, #48]
  40bb78:	bl	401ac0 <iswalnum@plt>
  40bb7c:	cmp	w0, #0x0
  40bb80:	b.ne	40bb90 <error@@Base+0x9d48>  // b.any
  40bb84:	ldr	w0, [sp, #48]
  40bb88:	cmp	w0, #0x5f
  40bb8c:	b.ne	40bb98 <error@@Base+0x9d50>  // b.any
  40bb90:	mov	w0, #0x1                   	// #1
  40bb94:	b	40bc28 <error@@Base+0x9de0>
  40bb98:	ldr	w0, [sp, #48]
  40bb9c:	cmp	w0, #0xa
  40bba0:	b.ne	40bbbc <error@@Base+0x9d74>  // b.any
  40bba4:	ldr	x0, [sp, #40]
  40bba8:	ldrb	w0, [x0, #141]
  40bbac:	cmp	w0, #0x0
  40bbb0:	b.eq	40bbbc <error@@Base+0x9d74>  // b.none
  40bbb4:	mov	w0, #0x2                   	// #2
  40bbb8:	b	40bc28 <error@@Base+0x9de0>
  40bbbc:	mov	w0, #0x0                   	// #0
  40bbc0:	b	40bc28 <error@@Base+0x9de0>
  40bbc4:	ldr	x0, [sp, #40]
  40bbc8:	ldr	x1, [x0, #8]
  40bbcc:	ldr	x0, [sp, #32]
  40bbd0:	add	x0, x1, x0
  40bbd4:	ldrb	w0, [x0]
  40bbd8:	str	w0, [sp, #52]
  40bbdc:	ldr	x0, [sp, #40]
  40bbe0:	ldr	x0, [x0, #128]
  40bbe4:	ldrsw	x1, [sp, #52]
  40bbe8:	bl	408fb8 <error@@Base+0x7170>
  40bbec:	and	w0, w0, #0xff
  40bbf0:	cmp	w0, #0x0
  40bbf4:	b.eq	40bc00 <error@@Base+0x9db8>  // b.none
  40bbf8:	mov	w0, #0x1                   	// #1
  40bbfc:	b	40bc28 <error@@Base+0x9de0>
  40bc00:	ldr	w0, [sp, #52]
  40bc04:	cmp	w0, #0xa
  40bc08:	b.ne	40bc24 <error@@Base+0x9ddc>  // b.any
  40bc0c:	ldr	x0, [sp, #40]
  40bc10:	ldrb	w0, [x0, #141]
  40bc14:	cmp	w0, #0x0
  40bc18:	b.eq	40bc24 <error@@Base+0x9ddc>  // b.none
  40bc1c:	mov	w0, #0x2                   	// #2
  40bc20:	b	40bc28 <error@@Base+0x9de0>
  40bc24:	mov	w0, #0x0                   	// #0
  40bc28:	ldp	x29, x30, [sp], #64
  40bc2c:	ret
  40bc30:	stp	x29, x30, [sp, #-32]!
  40bc34:	mov	x29, sp
  40bc38:	str	x0, [sp, #24]
  40bc3c:	str	x1, [sp, #16]
  40bc40:	ldr	x0, [sp, #24]
  40bc44:	ldr	x1, [sp, #16]
  40bc48:	str	x1, [x0]
  40bc4c:	ldr	x0, [sp, #24]
  40bc50:	str	xzr, [x0, #8]
  40bc54:	ldr	x0, [sp, #16]
  40bc58:	lsl	x0, x0, #3
  40bc5c:	bl	401850 <malloc@plt>
  40bc60:	mov	x1, x0
  40bc64:	ldr	x0, [sp, #24]
  40bc68:	str	x1, [x0, #16]
  40bc6c:	ldr	x0, [sp, #24]
  40bc70:	ldr	x0, [x0, #16]
  40bc74:	cmp	x0, #0x0
  40bc78:	cset	w0, eq  // eq = none
  40bc7c:	and	w0, w0, #0xff
  40bc80:	and	x0, x0, #0xff
  40bc84:	cmp	x0, #0x0
  40bc88:	b.eq	40bc94 <error@@Base+0x9e4c>  // b.none
  40bc8c:	mov	w0, #0xc                   	// #12
  40bc90:	b	40bc98 <error@@Base+0x9e50>
  40bc94:	mov	w0, #0x0                   	// #0
  40bc98:	ldp	x29, x30, [sp], #32
  40bc9c:	ret
  40bca0:	stp	x29, x30, [sp, #-32]!
  40bca4:	mov	x29, sp
  40bca8:	str	x0, [sp, #24]
  40bcac:	str	x1, [sp, #16]
  40bcb0:	ldr	x0, [sp, #24]
  40bcb4:	mov	x1, #0x1                   	// #1
  40bcb8:	str	x1, [x0]
  40bcbc:	ldr	x0, [sp, #24]
  40bcc0:	mov	x1, #0x1                   	// #1
  40bcc4:	str	x1, [x0, #8]
  40bcc8:	mov	x0, #0x8                   	// #8
  40bccc:	bl	401850 <malloc@plt>
  40bcd0:	mov	x1, x0
  40bcd4:	ldr	x0, [sp, #24]
  40bcd8:	str	x1, [x0, #16]
  40bcdc:	ldr	x0, [sp, #24]
  40bce0:	ldr	x0, [x0, #16]
  40bce4:	cmp	x0, #0x0
  40bce8:	cset	w0, eq  // eq = none
  40bcec:	and	w0, w0, #0xff
  40bcf0:	and	x0, x0, #0xff
  40bcf4:	cmp	x0, #0x0
  40bcf8:	b.eq	40bd1c <error@@Base+0x9ed4>  // b.none
  40bcfc:	ldr	x0, [sp, #24]
  40bd00:	str	xzr, [x0, #8]
  40bd04:	ldr	x0, [sp, #24]
  40bd08:	ldr	x1, [x0, #8]
  40bd0c:	ldr	x0, [sp, #24]
  40bd10:	str	x1, [x0]
  40bd14:	mov	w0, #0xc                   	// #12
  40bd18:	b	40bd30 <error@@Base+0x9ee8>
  40bd1c:	ldr	x0, [sp, #24]
  40bd20:	ldr	x0, [x0, #16]
  40bd24:	ldr	x1, [sp, #16]
  40bd28:	str	x1, [x0]
  40bd2c:	mov	w0, #0x0                   	// #0
  40bd30:	ldp	x29, x30, [sp], #32
  40bd34:	ret
  40bd38:	stp	x29, x30, [sp, #-48]!
  40bd3c:	mov	x29, sp
  40bd40:	str	x0, [sp, #40]
  40bd44:	str	x1, [sp, #32]
  40bd48:	str	x2, [sp, #24]
  40bd4c:	ldr	x0, [sp, #40]
  40bd50:	mov	x1, #0x2                   	// #2
  40bd54:	str	x1, [x0]
  40bd58:	mov	x0, #0x10                  	// #16
  40bd5c:	bl	401850 <malloc@plt>
  40bd60:	mov	x1, x0
  40bd64:	ldr	x0, [sp, #40]
  40bd68:	str	x1, [x0, #16]
  40bd6c:	ldr	x0, [sp, #40]
  40bd70:	ldr	x0, [x0, #16]
  40bd74:	cmp	x0, #0x0
  40bd78:	cset	w0, eq  // eq = none
  40bd7c:	and	w0, w0, #0xff
  40bd80:	and	x0, x0, #0xff
  40bd84:	cmp	x0, #0x0
  40bd88:	b.eq	40bd94 <error@@Base+0x9f4c>  // b.none
  40bd8c:	mov	w0, #0xc                   	// #12
  40bd90:	b	40be30 <error@@Base+0x9fe8>
  40bd94:	ldr	x1, [sp, #32]
  40bd98:	ldr	x0, [sp, #24]
  40bd9c:	cmp	x1, x0
  40bda0:	b.ne	40bdc4 <error@@Base+0x9f7c>  // b.any
  40bda4:	ldr	x0, [sp, #40]
  40bda8:	mov	x1, #0x1                   	// #1
  40bdac:	str	x1, [x0, #8]
  40bdb0:	ldr	x0, [sp, #40]
  40bdb4:	ldr	x0, [x0, #16]
  40bdb8:	ldr	x1, [sp, #32]
  40bdbc:	str	x1, [x0]
  40bdc0:	b	40be2c <error@@Base+0x9fe4>
  40bdc4:	ldr	x0, [sp, #40]
  40bdc8:	mov	x1, #0x2                   	// #2
  40bdcc:	str	x1, [x0, #8]
  40bdd0:	ldr	x1, [sp, #32]
  40bdd4:	ldr	x0, [sp, #24]
  40bdd8:	cmp	x1, x0
  40bddc:	b.ge	40be08 <error@@Base+0x9fc0>  // b.tcont
  40bde0:	ldr	x0, [sp, #40]
  40bde4:	ldr	x0, [x0, #16]
  40bde8:	ldr	x1, [sp, #32]
  40bdec:	str	x1, [x0]
  40bdf0:	ldr	x0, [sp, #40]
  40bdf4:	ldr	x0, [x0, #16]
  40bdf8:	add	x0, x0, #0x8
  40bdfc:	ldr	x1, [sp, #24]
  40be00:	str	x1, [x0]
  40be04:	b	40be2c <error@@Base+0x9fe4>
  40be08:	ldr	x0, [sp, #40]
  40be0c:	ldr	x0, [x0, #16]
  40be10:	ldr	x1, [sp, #24]
  40be14:	str	x1, [x0]
  40be18:	ldr	x0, [sp, #40]
  40be1c:	ldr	x0, [x0, #16]
  40be20:	add	x0, x0, #0x8
  40be24:	ldr	x1, [sp, #32]
  40be28:	str	x1, [x0]
  40be2c:	mov	w0, #0x0                   	// #0
  40be30:	ldp	x29, x30, [sp], #48
  40be34:	ret
  40be38:	stp	x29, x30, [sp, #-32]!
  40be3c:	mov	x29, sp
  40be40:	str	x0, [sp, #24]
  40be44:	str	x1, [sp, #16]
  40be48:	ldr	x0, [sp, #16]
  40be4c:	ldr	x1, [x0, #8]
  40be50:	ldr	x0, [sp, #24]
  40be54:	str	x1, [x0, #8]
  40be58:	ldr	x0, [sp, #16]
  40be5c:	ldr	x0, [x0, #8]
  40be60:	cmp	x0, #0x0
  40be64:	b.le	40bf00 <error@@Base+0xa0b8>
  40be68:	ldr	x0, [sp, #24]
  40be6c:	ldr	x1, [x0, #8]
  40be70:	ldr	x0, [sp, #24]
  40be74:	str	x1, [x0]
  40be78:	ldr	x0, [sp, #24]
  40be7c:	ldr	x0, [x0]
  40be80:	lsl	x0, x0, #3
  40be84:	bl	401850 <malloc@plt>
  40be88:	mov	x1, x0
  40be8c:	ldr	x0, [sp, #24]
  40be90:	str	x1, [x0, #16]
  40be94:	ldr	x0, [sp, #24]
  40be98:	ldr	x0, [x0, #16]
  40be9c:	cmp	x0, #0x0
  40bea0:	cset	w0, eq  // eq = none
  40bea4:	and	w0, w0, #0xff
  40bea8:	and	x0, x0, #0xff
  40beac:	cmp	x0, #0x0
  40beb0:	b.eq	40bed4 <error@@Base+0xa08c>  // b.none
  40beb4:	ldr	x0, [sp, #24]
  40beb8:	str	xzr, [x0, #8]
  40bebc:	ldr	x0, [sp, #24]
  40bec0:	ldr	x1, [x0, #8]
  40bec4:	ldr	x0, [sp, #24]
  40bec8:	str	x1, [x0]
  40becc:	mov	w0, #0xc                   	// #12
  40bed0:	b	40bf14 <error@@Base+0xa0cc>
  40bed4:	ldr	x0, [sp, #24]
  40bed8:	ldr	x3, [x0, #16]
  40bedc:	ldr	x0, [sp, #16]
  40bee0:	ldr	x1, [x0, #16]
  40bee4:	ldr	x0, [sp, #16]
  40bee8:	ldr	x0, [x0, #8]
  40beec:	lsl	x0, x0, #3
  40bef0:	mov	x2, x0
  40bef4:	mov	x0, x3
  40bef8:	bl	401730 <memcpy@plt>
  40befc:	b	40bf10 <error@@Base+0xa0c8>
  40bf00:	mov	x2, #0x18                  	// #24
  40bf04:	mov	w1, #0x0                   	// #0
  40bf08:	ldr	x0, [sp, #24]
  40bf0c:	bl	4018d0 <memset@plt>
  40bf10:	mov	w0, #0x0                   	// #0
  40bf14:	ldp	x29, x30, [sp], #32
  40bf18:	ret
  40bf1c:	stp	x29, x30, [sp, #-112]!
  40bf20:	mov	x29, sp
  40bf24:	str	x0, [sp, #40]
  40bf28:	str	x1, [sp, #32]
  40bf2c:	str	x2, [sp, #24]
  40bf30:	ldr	x0, [sp, #32]
  40bf34:	ldr	x0, [x0, #8]
  40bf38:	cmp	x0, #0x0
  40bf3c:	b.eq	40bf50 <error@@Base+0xa108>  // b.none
  40bf40:	ldr	x0, [sp, #24]
  40bf44:	ldr	x0, [x0, #8]
  40bf48:	cmp	x0, #0x0
  40bf4c:	b.ne	40bf58 <error@@Base+0xa110>  // b.any
  40bf50:	mov	w0, #0x0                   	// #0
  40bf54:	b	40c3a8 <error@@Base+0xa560>
  40bf58:	ldr	x0, [sp, #32]
  40bf5c:	ldr	x1, [x0, #8]
  40bf60:	ldr	x0, [sp, #24]
  40bf64:	ldr	x0, [x0, #8]
  40bf68:	add	x1, x1, x0
  40bf6c:	ldr	x0, [sp, #40]
  40bf70:	ldr	x0, [x0, #8]
  40bf74:	add	x1, x1, x0
  40bf78:	ldr	x0, [sp, #40]
  40bf7c:	ldr	x0, [x0]
  40bf80:	cmp	x1, x0
  40bf84:	b.le	40c008 <error@@Base+0xa1c0>
  40bf88:	ldr	x0, [sp, #32]
  40bf8c:	ldr	x1, [x0, #8]
  40bf90:	ldr	x0, [sp, #24]
  40bf94:	ldr	x0, [x0, #8]
  40bf98:	add	x1, x1, x0
  40bf9c:	ldr	x0, [sp, #40]
  40bfa0:	ldr	x0, [x0]
  40bfa4:	add	x0, x1, x0
  40bfa8:	str	x0, [sp, #56]
  40bfac:	ldr	x0, [sp, #40]
  40bfb0:	ldr	x2, [x0, #16]
  40bfb4:	ldr	x0, [sp, #56]
  40bfb8:	lsl	x0, x0, #3
  40bfbc:	mov	x1, x0
  40bfc0:	mov	x0, x2
  40bfc4:	bl	4018f0 <realloc@plt>
  40bfc8:	str	x0, [sp, #48]
  40bfcc:	ldr	x0, [sp, #48]
  40bfd0:	cmp	x0, #0x0
  40bfd4:	cset	w0, eq  // eq = none
  40bfd8:	and	w0, w0, #0xff
  40bfdc:	and	x0, x0, #0xff
  40bfe0:	cmp	x0, #0x0
  40bfe4:	b.eq	40bff0 <error@@Base+0xa1a8>  // b.none
  40bfe8:	mov	w0, #0xc                   	// #12
  40bfec:	b	40c3a8 <error@@Base+0xa560>
  40bff0:	ldr	x0, [sp, #40]
  40bff4:	ldr	x1, [sp, #48]
  40bff8:	str	x1, [x0, #16]
  40bffc:	ldr	x0, [sp, #40]
  40c000:	ldr	x1, [sp, #56]
  40c004:	str	x1, [x0]
  40c008:	ldr	x0, [sp, #40]
  40c00c:	ldr	x1, [x0, #8]
  40c010:	ldr	x0, [sp, #32]
  40c014:	ldr	x0, [x0, #8]
  40c018:	add	x1, x1, x0
  40c01c:	ldr	x0, [sp, #24]
  40c020:	ldr	x0, [x0, #8]
  40c024:	add	x0, x1, x0
  40c028:	str	x0, [sp, #64]
  40c02c:	ldr	x0, [sp, #32]
  40c030:	ldr	x0, [x0, #8]
  40c034:	sub	x0, x0, #0x1
  40c038:	str	x0, [sp, #104]
  40c03c:	ldr	x0, [sp, #24]
  40c040:	ldr	x0, [x0, #8]
  40c044:	sub	x0, x0, #0x1
  40c048:	str	x0, [sp, #96]
  40c04c:	ldr	x0, [sp, #40]
  40c050:	ldr	x0, [x0, #8]
  40c054:	sub	x0, x0, #0x1
  40c058:	str	x0, [sp, #80]
  40c05c:	ldr	x0, [sp, #32]
  40c060:	ldr	x1, [x0, #16]
  40c064:	ldr	x0, [sp, #104]
  40c068:	lsl	x0, x0, #3
  40c06c:	add	x0, x1, x0
  40c070:	ldr	x1, [x0]
  40c074:	ldr	x0, [sp, #24]
  40c078:	ldr	x2, [x0, #16]
  40c07c:	ldr	x0, [sp, #96]
  40c080:	lsl	x0, x0, #3
  40c084:	add	x0, x2, x0
  40c088:	ldr	x0, [x0]
  40c08c:	cmp	x1, x0
  40c090:	b.ne	40c19c <error@@Base+0xa354>  // b.any
  40c094:	b	40c0a4 <error@@Base+0xa25c>
  40c098:	ldr	x0, [sp, #80]
  40c09c:	sub	x0, x0, #0x1
  40c0a0:	str	x0, [sp, #80]
  40c0a4:	ldr	x0, [sp, #80]
  40c0a8:	cmp	x0, #0x0
  40c0ac:	b.lt	40c0e8 <error@@Base+0xa2a0>  // b.tstop
  40c0b0:	ldr	x0, [sp, #40]
  40c0b4:	ldr	x1, [x0, #16]
  40c0b8:	ldr	x0, [sp, #80]
  40c0bc:	lsl	x0, x0, #3
  40c0c0:	add	x0, x1, x0
  40c0c4:	ldr	x1, [x0]
  40c0c8:	ldr	x0, [sp, #32]
  40c0cc:	ldr	x2, [x0, #16]
  40c0d0:	ldr	x0, [sp, #104]
  40c0d4:	lsl	x0, x0, #3
  40c0d8:	add	x0, x2, x0
  40c0dc:	ldr	x0, [x0]
  40c0e0:	cmp	x1, x0
  40c0e4:	b.gt	40c098 <error@@Base+0xa250>
  40c0e8:	ldr	x0, [sp, #80]
  40c0ec:	cmp	x0, #0x0
  40c0f0:	b.lt	40c12c <error@@Base+0xa2e4>  // b.tstop
  40c0f4:	ldr	x0, [sp, #40]
  40c0f8:	ldr	x1, [x0, #16]
  40c0fc:	ldr	x0, [sp, #80]
  40c100:	lsl	x0, x0, #3
  40c104:	add	x0, x1, x0
  40c108:	ldr	x1, [x0]
  40c10c:	ldr	x0, [sp, #32]
  40c110:	ldr	x2, [x0, #16]
  40c114:	ldr	x0, [sp, #104]
  40c118:	lsl	x0, x0, #3
  40c11c:	add	x0, x2, x0
  40c120:	ldr	x0, [x0]
  40c124:	cmp	x1, x0
  40c128:	b.eq	40c168 <error@@Base+0xa320>  // b.none
  40c12c:	ldr	x0, [sp, #32]
  40c130:	ldr	x1, [x0, #16]
  40c134:	ldr	x0, [sp, #104]
  40c138:	lsl	x0, x0, #3
  40c13c:	add	x1, x1, x0
  40c140:	ldr	x0, [sp, #40]
  40c144:	ldr	x2, [x0, #16]
  40c148:	ldr	x0, [sp, #64]
  40c14c:	sub	x0, x0, #0x1
  40c150:	str	x0, [sp, #64]
  40c154:	ldr	x0, [sp, #64]
  40c158:	lsl	x0, x0, #3
  40c15c:	add	x0, x2, x0
  40c160:	ldr	x1, [x1]
  40c164:	str	x1, [x0]
  40c168:	ldr	x0, [sp, #104]
  40c16c:	sub	x0, x0, #0x1
  40c170:	str	x0, [sp, #104]
  40c174:	ldr	x0, [sp, #104]
  40c178:	cmp	x0, #0x0
  40c17c:	b.lt	40c210 <error@@Base+0xa3c8>  // b.tstop
  40c180:	ldr	x0, [sp, #96]
  40c184:	sub	x0, x0, #0x1
  40c188:	str	x0, [sp, #96]
  40c18c:	ldr	x0, [sp, #96]
  40c190:	cmp	x0, #0x0
  40c194:	b.lt	40c210 <error@@Base+0xa3c8>  // b.tstop
  40c198:	b	40c05c <error@@Base+0xa214>
  40c19c:	ldr	x0, [sp, #32]
  40c1a0:	ldr	x1, [x0, #16]
  40c1a4:	ldr	x0, [sp, #104]
  40c1a8:	lsl	x0, x0, #3
  40c1ac:	add	x0, x1, x0
  40c1b0:	ldr	x1, [x0]
  40c1b4:	ldr	x0, [sp, #24]
  40c1b8:	ldr	x2, [x0, #16]
  40c1bc:	ldr	x0, [sp, #96]
  40c1c0:	lsl	x0, x0, #3
  40c1c4:	add	x0, x2, x0
  40c1c8:	ldr	x0, [x0]
  40c1cc:	cmp	x1, x0
  40c1d0:	b.ge	40c1f0 <error@@Base+0xa3a8>  // b.tcont
  40c1d4:	ldr	x0, [sp, #96]
  40c1d8:	sub	x0, x0, #0x1
  40c1dc:	str	x0, [sp, #96]
  40c1e0:	ldr	x0, [sp, #96]
  40c1e4:	cmp	x0, #0x0
  40c1e8:	b.ge	40c05c <error@@Base+0xa214>  // b.tcont
  40c1ec:	b	40c210 <error@@Base+0xa3c8>
  40c1f0:	ldr	x0, [sp, #104]
  40c1f4:	sub	x0, x0, #0x1
  40c1f8:	str	x0, [sp, #104]
  40c1fc:	ldr	x0, [sp, #104]
  40c200:	cmp	x0, #0x0
  40c204:	b.lt	40c20c <error@@Base+0xa3c4>  // b.tstop
  40c208:	b	40c05c <error@@Base+0xa214>
  40c20c:	nop
  40c210:	ldr	x0, [sp, #40]
  40c214:	ldr	x0, [x0, #8]
  40c218:	sub	x0, x0, #0x1
  40c21c:	str	x0, [sp, #80]
  40c220:	ldr	x0, [sp, #40]
  40c224:	ldr	x1, [x0, #8]
  40c228:	ldr	x0, [sp, #32]
  40c22c:	ldr	x0, [x0, #8]
  40c230:	add	x1, x1, x0
  40c234:	ldr	x0, [sp, #24]
  40c238:	ldr	x0, [x0, #8]
  40c23c:	add	x0, x1, x0
  40c240:	sub	x0, x0, #0x1
  40c244:	str	x0, [sp, #88]
  40c248:	ldr	x1, [sp, #88]
  40c24c:	ldr	x0, [sp, #64]
  40c250:	sub	x0, x1, x0
  40c254:	add	x0, x0, #0x1
  40c258:	str	x0, [sp, #72]
  40c25c:	ldr	x0, [sp, #40]
  40c260:	ldr	x1, [x0, #8]
  40c264:	ldr	x0, [sp, #72]
  40c268:	add	x1, x1, x0
  40c26c:	ldr	x0, [sp, #40]
  40c270:	str	x1, [x0, #8]
  40c274:	ldr	x0, [sp, #72]
  40c278:	cmp	x0, #0x0
  40c27c:	b.le	40c374 <error@@Base+0xa52c>
  40c280:	ldr	x0, [sp, #80]
  40c284:	cmp	x0, #0x0
  40c288:	b.lt	40c374 <error@@Base+0xa52c>  // b.tstop
  40c28c:	ldr	x0, [sp, #40]
  40c290:	ldr	x1, [x0, #16]
  40c294:	ldr	x0, [sp, #88]
  40c298:	lsl	x0, x0, #3
  40c29c:	add	x0, x1, x0
  40c2a0:	ldr	x1, [x0]
  40c2a4:	ldr	x0, [sp, #40]
  40c2a8:	ldr	x2, [x0, #16]
  40c2ac:	ldr	x0, [sp, #80]
  40c2b0:	lsl	x0, x0, #3
  40c2b4:	add	x0, x2, x0
  40c2b8:	ldr	x0, [x0]
  40c2bc:	cmp	x1, x0
  40c2c0:	b.le	40c31c <error@@Base+0xa4d4>
  40c2c4:	ldr	x0, [sp, #40]
  40c2c8:	ldr	x1, [x0, #16]
  40c2cc:	ldr	x0, [sp, #88]
  40c2d0:	sub	x2, x0, #0x1
  40c2d4:	str	x2, [sp, #88]
  40c2d8:	lsl	x0, x0, #3
  40c2dc:	add	x1, x1, x0
  40c2e0:	ldr	x0, [sp, #40]
  40c2e4:	ldr	x2, [x0, #16]
  40c2e8:	ldr	x0, [sp, #72]
  40c2ec:	sub	x3, x0, #0x1
  40c2f0:	str	x3, [sp, #72]
  40c2f4:	ldr	x3, [sp, #80]
  40c2f8:	add	x0, x0, x3
  40c2fc:	lsl	x0, x0, #3
  40c300:	add	x0, x2, x0
  40c304:	ldr	x1, [x1]
  40c308:	str	x1, [x0]
  40c30c:	ldr	x0, [sp, #72]
  40c310:	cmp	x0, #0x0
  40c314:	b.ne	40c28c <error@@Base+0xa444>  // b.any
  40c318:	b	40c374 <error@@Base+0xa52c>
  40c31c:	ldr	x0, [sp, #40]
  40c320:	ldr	x1, [x0, #16]
  40c324:	ldr	x0, [sp, #80]
  40c328:	lsl	x0, x0, #3
  40c32c:	add	x1, x1, x0
  40c330:	ldr	x0, [sp, #40]
  40c334:	ldr	x2, [x0, #16]
  40c338:	ldr	x3, [sp, #80]
  40c33c:	ldr	x0, [sp, #72]
  40c340:	add	x0, x3, x0
  40c344:	lsl	x0, x0, #3
  40c348:	add	x0, x2, x0
  40c34c:	ldr	x1, [x1]
  40c350:	str	x1, [x0]
  40c354:	ldr	x0, [sp, #80]
  40c358:	sub	x0, x0, #0x1
  40c35c:	str	x0, [sp, #80]
  40c360:	ldr	x0, [sp, #80]
  40c364:	cmp	x0, #0x0
  40c368:	b.lt	40c370 <error@@Base+0xa528>  // b.tstop
  40c36c:	b	40c28c <error@@Base+0xa444>
  40c370:	nop
  40c374:	ldr	x0, [sp, #40]
  40c378:	ldr	x3, [x0, #16]
  40c37c:	ldr	x0, [sp, #40]
  40c380:	ldr	x1, [x0, #16]
  40c384:	ldr	x0, [sp, #64]
  40c388:	lsl	x0, x0, #3
  40c38c:	add	x1, x1, x0
  40c390:	ldr	x0, [sp, #72]
  40c394:	lsl	x0, x0, #3
  40c398:	mov	x2, x0
  40c39c:	mov	x0, x3
  40c3a0:	bl	401730 <memcpy@plt>
  40c3a4:	mov	w0, #0x0                   	// #0
  40c3a8:	ldp	x29, x30, [sp], #112
  40c3ac:	ret
  40c3b0:	stp	x29, x30, [sp, #-80]!
  40c3b4:	mov	x29, sp
  40c3b8:	str	x0, [sp, #40]
  40c3bc:	str	x1, [sp, #32]
  40c3c0:	str	x2, [sp, #24]
  40c3c4:	ldr	x0, [sp, #32]
  40c3c8:	cmp	x0, #0x0
  40c3cc:	b.eq	40c45c <error@@Base+0xa614>  // b.none
  40c3d0:	ldr	x0, [sp, #32]
  40c3d4:	ldr	x0, [x0, #8]
  40c3d8:	cmp	x0, #0x0
  40c3dc:	b.le	40c45c <error@@Base+0xa614>
  40c3e0:	ldr	x0, [sp, #24]
  40c3e4:	cmp	x0, #0x0
  40c3e8:	b.eq	40c45c <error@@Base+0xa614>  // b.none
  40c3ec:	ldr	x0, [sp, #24]
  40c3f0:	ldr	x0, [x0, #8]
  40c3f4:	cmp	x0, #0x0
  40c3f8:	b.le	40c45c <error@@Base+0xa614>
  40c3fc:	ldr	x0, [sp, #32]
  40c400:	ldr	x1, [x0, #8]
  40c404:	ldr	x0, [sp, #24]
  40c408:	ldr	x0, [x0, #8]
  40c40c:	add	x1, x1, x0
  40c410:	ldr	x0, [sp, #40]
  40c414:	str	x1, [x0]
  40c418:	ldr	x0, [sp, #40]
  40c41c:	ldr	x0, [x0]
  40c420:	lsl	x0, x0, #3
  40c424:	bl	401850 <malloc@plt>
  40c428:	mov	x1, x0
  40c42c:	ldr	x0, [sp, #40]
  40c430:	str	x1, [x0, #16]
  40c434:	ldr	x0, [sp, #40]
  40c438:	ldr	x0, [x0, #16]
  40c43c:	cmp	x0, #0x0
  40c440:	cset	w0, eq  // eq = none
  40c444:	and	w0, w0, #0xff
  40c448:	and	x0, x0, #0xff
  40c44c:	cmp	x0, #0x0
  40c450:	b.eq	40c4cc <error@@Base+0xa684>  // b.none
  40c454:	mov	w0, #0xc                   	// #12
  40c458:	b	40c718 <error@@Base+0xa8d0>
  40c45c:	ldr	x0, [sp, #32]
  40c460:	cmp	x0, #0x0
  40c464:	b.eq	40c488 <error@@Base+0xa640>  // b.none
  40c468:	ldr	x0, [sp, #32]
  40c46c:	ldr	x0, [x0, #8]
  40c470:	cmp	x0, #0x0
  40c474:	b.le	40c488 <error@@Base+0xa640>
  40c478:	ldr	x1, [sp, #32]
  40c47c:	ldr	x0, [sp, #40]
  40c480:	bl	40be38 <error@@Base+0x9ff0>
  40c484:	b	40c718 <error@@Base+0xa8d0>
  40c488:	ldr	x0, [sp, #24]
  40c48c:	cmp	x0, #0x0
  40c490:	b.eq	40c4b4 <error@@Base+0xa66c>  // b.none
  40c494:	ldr	x0, [sp, #24]
  40c498:	ldr	x0, [x0, #8]
  40c49c:	cmp	x0, #0x0
  40c4a0:	b.le	40c4b4 <error@@Base+0xa66c>
  40c4a4:	ldr	x1, [sp, #24]
  40c4a8:	ldr	x0, [sp, #40]
  40c4ac:	bl	40be38 <error@@Base+0x9ff0>
  40c4b0:	b	40c718 <error@@Base+0xa8d0>
  40c4b4:	mov	x2, #0x18                  	// #24
  40c4b8:	mov	w1, #0x0                   	// #0
  40c4bc:	ldr	x0, [sp, #40]
  40c4c0:	bl	4018d0 <memset@plt>
  40c4c4:	mov	w0, #0x0                   	// #0
  40c4c8:	b	40c718 <error@@Base+0xa8d0>
  40c4cc:	str	xzr, [sp, #56]
  40c4d0:	ldr	x0, [sp, #56]
  40c4d4:	str	x0, [sp, #64]
  40c4d8:	ldr	x0, [sp, #64]
  40c4dc:	str	x0, [sp, #72]
  40c4e0:	b	40c5e4 <error@@Base+0xa79c>
  40c4e4:	ldr	x0, [sp, #32]
  40c4e8:	ldr	x1, [x0, #16]
  40c4ec:	ldr	x0, [sp, #72]
  40c4f0:	lsl	x0, x0, #3
  40c4f4:	add	x0, x1, x0
  40c4f8:	ldr	x1, [x0]
  40c4fc:	ldr	x0, [sp, #24]
  40c500:	ldr	x2, [x0, #16]
  40c504:	ldr	x0, [sp, #64]
  40c508:	lsl	x0, x0, #3
  40c50c:	add	x0, x2, x0
  40c510:	ldr	x0, [x0]
  40c514:	cmp	x1, x0
  40c518:	b.le	40c560 <error@@Base+0xa718>
  40c51c:	ldr	x0, [sp, #24]
  40c520:	ldr	x1, [x0, #16]
  40c524:	ldr	x0, [sp, #64]
  40c528:	add	x2, x0, #0x1
  40c52c:	str	x2, [sp, #64]
  40c530:	lsl	x0, x0, #3
  40c534:	add	x1, x1, x0
  40c538:	ldr	x0, [sp, #40]
  40c53c:	ldr	x2, [x0, #16]
  40c540:	ldr	x0, [sp, #56]
  40c544:	add	x3, x0, #0x1
  40c548:	str	x3, [sp, #56]
  40c54c:	lsl	x0, x0, #3
  40c550:	add	x0, x2, x0
  40c554:	ldr	x1, [x1]
  40c558:	str	x1, [x0]
  40c55c:	b	40c5e4 <error@@Base+0xa79c>
  40c560:	ldr	x0, [sp, #32]
  40c564:	ldr	x1, [x0, #16]
  40c568:	ldr	x0, [sp, #72]
  40c56c:	lsl	x0, x0, #3
  40c570:	add	x0, x1, x0
  40c574:	ldr	x1, [x0]
  40c578:	ldr	x0, [sp, #24]
  40c57c:	ldr	x2, [x0, #16]
  40c580:	ldr	x0, [sp, #64]
  40c584:	lsl	x0, x0, #3
  40c588:	add	x0, x2, x0
  40c58c:	ldr	x0, [x0]
  40c590:	cmp	x1, x0
  40c594:	b.ne	40c5a4 <error@@Base+0xa75c>  // b.any
  40c598:	ldr	x0, [sp, #64]
  40c59c:	add	x0, x0, #0x1
  40c5a0:	str	x0, [sp, #64]
  40c5a4:	ldr	x0, [sp, #32]
  40c5a8:	ldr	x1, [x0, #16]
  40c5ac:	ldr	x0, [sp, #72]
  40c5b0:	add	x2, x0, #0x1
  40c5b4:	str	x2, [sp, #72]
  40c5b8:	lsl	x0, x0, #3
  40c5bc:	add	x1, x1, x0
  40c5c0:	ldr	x0, [sp, #40]
  40c5c4:	ldr	x2, [x0, #16]
  40c5c8:	ldr	x0, [sp, #56]
  40c5cc:	add	x3, x0, #0x1
  40c5d0:	str	x3, [sp, #56]
  40c5d4:	lsl	x0, x0, #3
  40c5d8:	add	x0, x2, x0
  40c5dc:	ldr	x1, [x1]
  40c5e0:	str	x1, [x0]
  40c5e4:	ldr	x0, [sp, #32]
  40c5e8:	ldr	x0, [x0, #8]
  40c5ec:	ldr	x1, [sp, #72]
  40c5f0:	cmp	x1, x0
  40c5f4:	b.ge	40c60c <error@@Base+0xa7c4>  // b.tcont
  40c5f8:	ldr	x0, [sp, #24]
  40c5fc:	ldr	x0, [x0, #8]
  40c600:	ldr	x1, [sp, #64]
  40c604:	cmp	x1, x0
  40c608:	b.lt	40c4e4 <error@@Base+0xa69c>  // b.tstop
  40c60c:	ldr	x0, [sp, #32]
  40c610:	ldr	x0, [x0, #8]
  40c614:	ldr	x1, [sp, #72]
  40c618:	cmp	x1, x0
  40c61c:	b.ge	40c68c <error@@Base+0xa844>  // b.tcont
  40c620:	ldr	x0, [sp, #40]
  40c624:	ldr	x1, [x0, #16]
  40c628:	ldr	x0, [sp, #56]
  40c62c:	lsl	x0, x0, #3
  40c630:	add	x3, x1, x0
  40c634:	ldr	x0, [sp, #32]
  40c638:	ldr	x1, [x0, #16]
  40c63c:	ldr	x0, [sp, #72]
  40c640:	lsl	x0, x0, #3
  40c644:	add	x4, x1, x0
  40c648:	ldr	x0, [sp, #32]
  40c64c:	ldr	x1, [x0, #8]
  40c650:	ldr	x0, [sp, #72]
  40c654:	sub	x0, x1, x0
  40c658:	lsl	x0, x0, #3
  40c65c:	mov	x2, x0
  40c660:	mov	x1, x4
  40c664:	mov	x0, x3
  40c668:	bl	401730 <memcpy@plt>
  40c66c:	ldr	x0, [sp, #32]
  40c670:	ldr	x1, [x0, #8]
  40c674:	ldr	x0, [sp, #72]
  40c678:	sub	x0, x1, x0
  40c67c:	ldr	x1, [sp, #56]
  40c680:	add	x0, x1, x0
  40c684:	str	x0, [sp, #56]
  40c688:	b	40c708 <error@@Base+0xa8c0>
  40c68c:	ldr	x0, [sp, #24]
  40c690:	ldr	x0, [x0, #8]
  40c694:	ldr	x1, [sp, #64]
  40c698:	cmp	x1, x0
  40c69c:	b.ge	40c708 <error@@Base+0xa8c0>  // b.tcont
  40c6a0:	ldr	x0, [sp, #40]
  40c6a4:	ldr	x1, [x0, #16]
  40c6a8:	ldr	x0, [sp, #56]
  40c6ac:	lsl	x0, x0, #3
  40c6b0:	add	x3, x1, x0
  40c6b4:	ldr	x0, [sp, #24]
  40c6b8:	ldr	x1, [x0, #16]
  40c6bc:	ldr	x0, [sp, #64]
  40c6c0:	lsl	x0, x0, #3
  40c6c4:	add	x4, x1, x0
  40c6c8:	ldr	x0, [sp, #24]
  40c6cc:	ldr	x1, [x0, #8]
  40c6d0:	ldr	x0, [sp, #64]
  40c6d4:	sub	x0, x1, x0
  40c6d8:	lsl	x0, x0, #3
  40c6dc:	mov	x2, x0
  40c6e0:	mov	x1, x4
  40c6e4:	mov	x0, x3
  40c6e8:	bl	401730 <memcpy@plt>
  40c6ec:	ldr	x0, [sp, #24]
  40c6f0:	ldr	x1, [x0, #8]
  40c6f4:	ldr	x0, [sp, #64]
  40c6f8:	sub	x0, x1, x0
  40c6fc:	ldr	x1, [sp, #56]
  40c700:	add	x0, x1, x0
  40c704:	str	x0, [sp, #56]
  40c708:	ldr	x0, [sp, #40]
  40c70c:	ldr	x1, [sp, #56]
  40c710:	str	x1, [x0, #8]
  40c714:	mov	w0, #0x0                   	// #0
  40c718:	ldp	x29, x30, [sp], #80
  40c71c:	ret
  40c720:	stp	x29, x30, [sp, #-80]!
  40c724:	mov	x29, sp
  40c728:	str	x0, [sp, #24]
  40c72c:	str	x1, [sp, #16]
  40c730:	ldr	x0, [sp, #16]
  40c734:	cmp	x0, #0x0
  40c738:	b.eq	40c74c <error@@Base+0xa904>  // b.none
  40c73c:	ldr	x0, [sp, #16]
  40c740:	ldr	x0, [x0, #8]
  40c744:	cmp	x0, #0x0
  40c748:	b.ne	40c754 <error@@Base+0xa90c>  // b.any
  40c74c:	mov	w0, #0x0                   	// #0
  40c750:	b	40cb64 <error@@Base+0xad1c>
  40c754:	ldr	x0, [sp, #24]
  40c758:	ldr	x1, [x0]
  40c75c:	ldr	x0, [sp, #16]
  40c760:	ldr	x0, [x0, #8]
  40c764:	lsl	x2, x0, #1
  40c768:	ldr	x0, [sp, #24]
  40c76c:	ldr	x0, [x0, #8]
  40c770:	add	x0, x2, x0
  40c774:	cmp	x1, x0
  40c778:	b.ge	40c7f4 <error@@Base+0xa9ac>  // b.tcont
  40c77c:	ldr	x0, [sp, #16]
  40c780:	ldr	x1, [x0, #8]
  40c784:	ldr	x0, [sp, #24]
  40c788:	ldr	x0, [x0]
  40c78c:	add	x0, x1, x0
  40c790:	lsl	x0, x0, #1
  40c794:	str	x0, [sp, #40]
  40c798:	ldr	x0, [sp, #24]
  40c79c:	ldr	x2, [x0, #16]
  40c7a0:	ldr	x0, [sp, #40]
  40c7a4:	lsl	x0, x0, #3
  40c7a8:	mov	x1, x0
  40c7ac:	mov	x0, x2
  40c7b0:	bl	4018f0 <realloc@plt>
  40c7b4:	str	x0, [sp, #32]
  40c7b8:	ldr	x0, [sp, #32]
  40c7bc:	cmp	x0, #0x0
  40c7c0:	cset	w0, eq  // eq = none
  40c7c4:	and	w0, w0, #0xff
  40c7c8:	and	x0, x0, #0xff
  40c7cc:	cmp	x0, #0x0
  40c7d0:	b.eq	40c7dc <error@@Base+0xa994>  // b.none
  40c7d4:	mov	w0, #0xc                   	// #12
  40c7d8:	b	40cb64 <error@@Base+0xad1c>
  40c7dc:	ldr	x0, [sp, #24]
  40c7e0:	ldr	x1, [sp, #32]
  40c7e4:	str	x1, [x0, #16]
  40c7e8:	ldr	x0, [sp, #24]
  40c7ec:	ldr	x1, [sp, #40]
  40c7f0:	str	x1, [x0]
  40c7f4:	ldr	x0, [sp, #24]
  40c7f8:	ldr	x0, [x0, #8]
  40c7fc:	cmp	x0, #0x0
  40c800:	cset	w0, eq  // eq = none
  40c804:	and	w0, w0, #0xff
  40c808:	and	x0, x0, #0xff
  40c80c:	cmp	x0, #0x0
  40c810:	b.eq	40c854 <error@@Base+0xaa0c>  // b.none
  40c814:	ldr	x0, [sp, #16]
  40c818:	ldr	x1, [x0, #8]
  40c81c:	ldr	x0, [sp, #24]
  40c820:	str	x1, [x0, #8]
  40c824:	ldr	x0, [sp, #24]
  40c828:	ldr	x3, [x0, #16]
  40c82c:	ldr	x0, [sp, #16]
  40c830:	ldr	x1, [x0, #16]
  40c834:	ldr	x0, [sp, #16]
  40c838:	ldr	x0, [x0, #8]
  40c83c:	lsl	x0, x0, #3
  40c840:	mov	x2, x0
  40c844:	mov	x0, x3
  40c848:	bl	401730 <memcpy@plt>
  40c84c:	mov	w0, #0x0                   	// #0
  40c850:	b	40cb64 <error@@Base+0xad1c>
  40c854:	ldr	x0, [sp, #24]
  40c858:	ldr	x1, [x0, #8]
  40c85c:	ldr	x0, [sp, #16]
  40c860:	ldr	x0, [x0, #8]
  40c864:	lsl	x0, x0, #1
  40c868:	add	x0, x1, x0
  40c86c:	str	x0, [sp, #56]
  40c870:	ldr	x0, [sp, #16]
  40c874:	ldr	x0, [x0, #8]
  40c878:	sub	x0, x0, #0x1
  40c87c:	str	x0, [sp, #72]
  40c880:	ldr	x0, [sp, #24]
  40c884:	ldr	x0, [x0, #8]
  40c888:	sub	x0, x0, #0x1
  40c88c:	str	x0, [sp, #64]
  40c890:	b	40c974 <error@@Base+0xab2c>
  40c894:	ldr	x0, [sp, #24]
  40c898:	ldr	x1, [x0, #16]
  40c89c:	ldr	x0, [sp, #64]
  40c8a0:	lsl	x0, x0, #3
  40c8a4:	add	x0, x1, x0
  40c8a8:	ldr	x1, [x0]
  40c8ac:	ldr	x0, [sp, #16]
  40c8b0:	ldr	x2, [x0, #16]
  40c8b4:	ldr	x0, [sp, #72]
  40c8b8:	lsl	x0, x0, #3
  40c8bc:	add	x0, x2, x0
  40c8c0:	ldr	x0, [x0]
  40c8c4:	cmp	x1, x0
  40c8c8:	b.ne	40c8e8 <error@@Base+0xaaa0>  // b.any
  40c8cc:	ldr	x0, [sp, #72]
  40c8d0:	sub	x0, x0, #0x1
  40c8d4:	str	x0, [sp, #72]
  40c8d8:	ldr	x0, [sp, #64]
  40c8dc:	sub	x0, x0, #0x1
  40c8e0:	str	x0, [sp, #64]
  40c8e4:	b	40c974 <error@@Base+0xab2c>
  40c8e8:	ldr	x0, [sp, #24]
  40c8ec:	ldr	x1, [x0, #16]
  40c8f0:	ldr	x0, [sp, #64]
  40c8f4:	lsl	x0, x0, #3
  40c8f8:	add	x0, x1, x0
  40c8fc:	ldr	x1, [x0]
  40c900:	ldr	x0, [sp, #16]
  40c904:	ldr	x2, [x0, #16]
  40c908:	ldr	x0, [sp, #72]
  40c90c:	lsl	x0, x0, #3
  40c910:	add	x0, x2, x0
  40c914:	ldr	x0, [x0]
  40c918:	cmp	x1, x0
  40c91c:	b.ge	40c968 <error@@Base+0xab20>  // b.tcont
  40c920:	ldr	x0, [sp, #16]
  40c924:	ldr	x1, [x0, #16]
  40c928:	ldr	x0, [sp, #72]
  40c92c:	sub	x2, x0, #0x1
  40c930:	str	x2, [sp, #72]
  40c934:	lsl	x0, x0, #3
  40c938:	add	x1, x1, x0
  40c93c:	ldr	x0, [sp, #24]
  40c940:	ldr	x2, [x0, #16]
  40c944:	ldr	x0, [sp, #56]
  40c948:	sub	x0, x0, #0x1
  40c94c:	str	x0, [sp, #56]
  40c950:	ldr	x0, [sp, #56]
  40c954:	lsl	x0, x0, #3
  40c958:	add	x0, x2, x0
  40c95c:	ldr	x1, [x1]
  40c960:	str	x1, [x0]
  40c964:	b	40c974 <error@@Base+0xab2c>
  40c968:	ldr	x0, [sp, #64]
  40c96c:	sub	x0, x0, #0x1
  40c970:	str	x0, [sp, #64]
  40c974:	ldr	x0, [sp, #72]
  40c978:	cmp	x0, #0x0
  40c97c:	b.lt	40c98c <error@@Base+0xab44>  // b.tstop
  40c980:	ldr	x0, [sp, #64]
  40c984:	cmp	x0, #0x0
  40c988:	b.ge	40c894 <error@@Base+0xaa4c>  // b.tcont
  40c98c:	ldr	x0, [sp, #72]
  40c990:	cmp	x0, #0x0
  40c994:	b.lt	40c9e0 <error@@Base+0xab98>  // b.tstop
  40c998:	ldr	x0, [sp, #72]
  40c99c:	add	x0, x0, #0x1
  40c9a0:	ldr	x1, [sp, #56]
  40c9a4:	sub	x0, x1, x0
  40c9a8:	str	x0, [sp, #56]
  40c9ac:	ldr	x0, [sp, #24]
  40c9b0:	ldr	x1, [x0, #16]
  40c9b4:	ldr	x0, [sp, #56]
  40c9b8:	lsl	x0, x0, #3
  40c9bc:	add	x3, x1, x0
  40c9c0:	ldr	x0, [sp, #16]
  40c9c4:	ldr	x1, [x0, #16]
  40c9c8:	ldr	x0, [sp, #72]
  40c9cc:	add	x0, x0, #0x1
  40c9d0:	lsl	x0, x0, #3
  40c9d4:	mov	x2, x0
  40c9d8:	mov	x0, x3
  40c9dc:	bl	401730 <memcpy@plt>
  40c9e0:	ldr	x0, [sp, #24]
  40c9e4:	ldr	x0, [x0, #8]
  40c9e8:	sub	x0, x0, #0x1
  40c9ec:	str	x0, [sp, #64]
  40c9f0:	ldr	x0, [sp, #24]
  40c9f4:	ldr	x1, [x0, #8]
  40c9f8:	ldr	x0, [sp, #16]
  40c9fc:	ldr	x0, [x0, #8]
  40ca00:	lsl	x0, x0, #1
  40ca04:	add	x0, x1, x0
  40ca08:	sub	x0, x0, #0x1
  40ca0c:	str	x0, [sp, #72]
  40ca10:	ldr	x1, [sp, #72]
  40ca14:	ldr	x0, [sp, #56]
  40ca18:	sub	x0, x1, x0
  40ca1c:	add	x0, x0, #0x1
  40ca20:	str	x0, [sp, #48]
  40ca24:	ldr	x0, [sp, #48]
  40ca28:	cmp	x0, #0x0
  40ca2c:	b.ne	40ca38 <error@@Base+0xabf0>  // b.any
  40ca30:	mov	w0, #0x0                   	// #0
  40ca34:	b	40cb64 <error@@Base+0xad1c>
  40ca38:	ldr	x0, [sp, #24]
  40ca3c:	ldr	x1, [x0, #8]
  40ca40:	ldr	x0, [sp, #48]
  40ca44:	add	x1, x1, x0
  40ca48:	ldr	x0, [sp, #24]
  40ca4c:	str	x1, [x0, #8]
  40ca50:	ldr	x0, [sp, #24]
  40ca54:	ldr	x1, [x0, #16]
  40ca58:	ldr	x0, [sp, #72]
  40ca5c:	lsl	x0, x0, #3
  40ca60:	add	x0, x1, x0
  40ca64:	ldr	x1, [x0]
  40ca68:	ldr	x0, [sp, #24]
  40ca6c:	ldr	x2, [x0, #16]
  40ca70:	ldr	x0, [sp, #64]
  40ca74:	lsl	x0, x0, #3
  40ca78:	add	x0, x2, x0
  40ca7c:	ldr	x0, [x0]
  40ca80:	cmp	x1, x0
  40ca84:	b.le	40cae0 <error@@Base+0xac98>
  40ca88:	ldr	x0, [sp, #24]
  40ca8c:	ldr	x1, [x0, #16]
  40ca90:	ldr	x0, [sp, #72]
  40ca94:	sub	x2, x0, #0x1
  40ca98:	str	x2, [sp, #72]
  40ca9c:	lsl	x0, x0, #3
  40caa0:	add	x1, x1, x0
  40caa4:	ldr	x0, [sp, #24]
  40caa8:	ldr	x2, [x0, #16]
  40caac:	ldr	x0, [sp, #48]
  40cab0:	sub	x3, x0, #0x1
  40cab4:	str	x3, [sp, #48]
  40cab8:	ldr	x3, [sp, #64]
  40cabc:	add	x0, x0, x3
  40cac0:	lsl	x0, x0, #3
  40cac4:	add	x0, x2, x0
  40cac8:	ldr	x1, [x1]
  40cacc:	str	x1, [x0]
  40cad0:	ldr	x0, [sp, #48]
  40cad4:	cmp	x0, #0x0
  40cad8:	b.ne	40ca50 <error@@Base+0xac08>  // b.any
  40cadc:	b	40cb60 <error@@Base+0xad18>
  40cae0:	ldr	x0, [sp, #24]
  40cae4:	ldr	x1, [x0, #16]
  40cae8:	ldr	x0, [sp, #64]
  40caec:	lsl	x0, x0, #3
  40caf0:	add	x1, x1, x0
  40caf4:	ldr	x0, [sp, #24]
  40caf8:	ldr	x2, [x0, #16]
  40cafc:	ldr	x3, [sp, #64]
  40cb00:	ldr	x0, [sp, #48]
  40cb04:	add	x0, x3, x0
  40cb08:	lsl	x0, x0, #3
  40cb0c:	add	x0, x2, x0
  40cb10:	ldr	x1, [x1]
  40cb14:	str	x1, [x0]
  40cb18:	ldr	x0, [sp, #64]
  40cb1c:	sub	x0, x0, #0x1
  40cb20:	str	x0, [sp, #64]
  40cb24:	ldr	x0, [sp, #64]
  40cb28:	cmp	x0, #0x0
  40cb2c:	b.ge	40ca50 <error@@Base+0xac08>  // b.tcont
  40cb30:	ldr	x0, [sp, #24]
  40cb34:	ldr	x3, [x0, #16]
  40cb38:	ldr	x0, [sp, #24]
  40cb3c:	ldr	x1, [x0, #16]
  40cb40:	ldr	x0, [sp, #56]
  40cb44:	lsl	x0, x0, #3
  40cb48:	add	x1, x1, x0
  40cb4c:	ldr	x0, [sp, #48]
  40cb50:	lsl	x0, x0, #3
  40cb54:	mov	x2, x0
  40cb58:	mov	x0, x3
  40cb5c:	bl	401730 <memcpy@plt>
  40cb60:	mov	w0, #0x0                   	// #0
  40cb64:	ldp	x29, x30, [sp], #80
  40cb68:	ret
  40cb6c:	stp	x29, x30, [sp, #-48]!
  40cb70:	mov	x29, sp
  40cb74:	str	x0, [sp, #24]
  40cb78:	str	x1, [sp, #16]
  40cb7c:	ldr	x0, [sp, #24]
  40cb80:	ldr	x0, [x0]
  40cb84:	cmp	x0, #0x0
  40cb88:	b.ne	40cbb8 <error@@Base+0xad70>  // b.any
  40cb8c:	ldr	x1, [sp, #16]
  40cb90:	ldr	x0, [sp, #24]
  40cb94:	bl	40bca0 <error@@Base+0x9e58>
  40cb98:	cmp	w0, #0x0
  40cb9c:	cset	w0, eq  // eq = none
  40cba0:	and	w0, w0, #0xff
  40cba4:	and	x0, x0, #0xff
  40cba8:	cmp	x0, #0x0
  40cbac:	cset	w0, ne  // ne = any
  40cbb0:	and	w0, w0, #0xff
  40cbb4:	b	40cd9c <error@@Base+0xaf54>
  40cbb8:	ldr	x0, [sp, #24]
  40cbbc:	ldr	x0, [x0, #8]
  40cbc0:	cmp	x0, #0x0
  40cbc4:	b.ne	40cbf4 <error@@Base+0xadac>  // b.any
  40cbc8:	ldr	x0, [sp, #24]
  40cbcc:	ldr	x0, [x0, #16]
  40cbd0:	ldr	x1, [sp, #16]
  40cbd4:	str	x1, [x0]
  40cbd8:	ldr	x0, [sp, #24]
  40cbdc:	ldr	x0, [x0, #8]
  40cbe0:	add	x1, x0, #0x1
  40cbe4:	ldr	x0, [sp, #24]
  40cbe8:	str	x1, [x0, #8]
  40cbec:	mov	w0, #0x1                   	// #1
  40cbf0:	b	40cd9c <error@@Base+0xaf54>
  40cbf4:	ldr	x0, [sp, #24]
  40cbf8:	ldr	x1, [x0]
  40cbfc:	ldr	x0, [sp, #24]
  40cc00:	ldr	x0, [x0, #8]
  40cc04:	cmp	x1, x0
  40cc08:	b.ne	40cc74 <error@@Base+0xae2c>  // b.any
  40cc0c:	ldr	x0, [sp, #24]
  40cc10:	ldr	x0, [x0]
  40cc14:	lsl	x1, x0, #1
  40cc18:	ldr	x0, [sp, #24]
  40cc1c:	str	x1, [x0]
  40cc20:	ldr	x0, [sp, #24]
  40cc24:	ldr	x2, [x0, #16]
  40cc28:	ldr	x0, [sp, #24]
  40cc2c:	ldr	x0, [x0]
  40cc30:	lsl	x0, x0, #3
  40cc34:	mov	x1, x0
  40cc38:	mov	x0, x2
  40cc3c:	bl	4018f0 <realloc@plt>
  40cc40:	str	x0, [sp, #32]
  40cc44:	ldr	x0, [sp, #32]
  40cc48:	cmp	x0, #0x0
  40cc4c:	cset	w0, eq  // eq = none
  40cc50:	and	w0, w0, #0xff
  40cc54:	and	x0, x0, #0xff
  40cc58:	cmp	x0, #0x0
  40cc5c:	b.eq	40cc68 <error@@Base+0xae20>  // b.none
  40cc60:	mov	w0, #0x0                   	// #0
  40cc64:	b	40cd9c <error@@Base+0xaf54>
  40cc68:	ldr	x0, [sp, #24]
  40cc6c:	ldr	x1, [sp, #32]
  40cc70:	str	x1, [x0, #16]
  40cc74:	ldr	x0, [sp, #24]
  40cc78:	ldr	x0, [x0, #16]
  40cc7c:	ldr	x0, [x0]
  40cc80:	ldr	x1, [sp, #16]
  40cc84:	cmp	x1, x0
  40cc88:	b.ge	40ccf0 <error@@Base+0xaea8>  // b.tcont
  40cc8c:	str	xzr, [sp, #40]
  40cc90:	ldr	x0, [sp, #24]
  40cc94:	ldr	x0, [x0, #8]
  40cc98:	str	x0, [sp, #40]
  40cc9c:	b	40cce0 <error@@Base+0xae98>
  40cca0:	ldr	x0, [sp, #24]
  40cca4:	ldr	x1, [x0, #16]
  40cca8:	ldr	x0, [sp, #40]
  40ccac:	lsl	x0, x0, #3
  40ccb0:	sub	x0, x0, #0x8
  40ccb4:	add	x1, x1, x0
  40ccb8:	ldr	x0, [sp, #24]
  40ccbc:	ldr	x2, [x0, #16]
  40ccc0:	ldr	x0, [sp, #40]
  40ccc4:	lsl	x0, x0, #3
  40ccc8:	add	x0, x2, x0
  40cccc:	ldr	x1, [x1]
  40ccd0:	str	x1, [x0]
  40ccd4:	ldr	x0, [sp, #40]
  40ccd8:	sub	x0, x0, #0x1
  40ccdc:	str	x0, [sp, #40]
  40cce0:	ldr	x0, [sp, #40]
  40cce4:	cmp	x0, #0x0
  40cce8:	b.gt	40cca0 <error@@Base+0xae58>
  40ccec:	b	40cd68 <error@@Base+0xaf20>
  40ccf0:	ldr	x0, [sp, #24]
  40ccf4:	ldr	x0, [x0, #8]
  40ccf8:	str	x0, [sp, #40]
  40ccfc:	b	40cd40 <error@@Base+0xaef8>
  40cd00:	ldr	x0, [sp, #24]
  40cd04:	ldr	x1, [x0, #16]
  40cd08:	ldr	x0, [sp, #40]
  40cd0c:	lsl	x0, x0, #3
  40cd10:	sub	x0, x0, #0x8
  40cd14:	add	x1, x1, x0
  40cd18:	ldr	x0, [sp, #24]
  40cd1c:	ldr	x2, [x0, #16]
  40cd20:	ldr	x0, [sp, #40]
  40cd24:	lsl	x0, x0, #3
  40cd28:	add	x0, x2, x0
  40cd2c:	ldr	x1, [x1]
  40cd30:	str	x1, [x0]
  40cd34:	ldr	x0, [sp, #40]
  40cd38:	sub	x0, x0, #0x1
  40cd3c:	str	x0, [sp, #40]
  40cd40:	ldr	x0, [sp, #24]
  40cd44:	ldr	x1, [x0, #16]
  40cd48:	ldr	x0, [sp, #40]
  40cd4c:	lsl	x0, x0, #3
  40cd50:	sub	x0, x0, #0x8
  40cd54:	add	x0, x1, x0
  40cd58:	ldr	x0, [x0]
  40cd5c:	ldr	x1, [sp, #16]
  40cd60:	cmp	x1, x0
  40cd64:	b.lt	40cd00 <error@@Base+0xaeb8>  // b.tstop
  40cd68:	ldr	x0, [sp, #24]
  40cd6c:	ldr	x1, [x0, #16]
  40cd70:	ldr	x0, [sp, #40]
  40cd74:	lsl	x0, x0, #3
  40cd78:	add	x0, x1, x0
  40cd7c:	ldr	x1, [sp, #16]
  40cd80:	str	x1, [x0]
  40cd84:	ldr	x0, [sp, #24]
  40cd88:	ldr	x0, [x0, #8]
  40cd8c:	add	x1, x0, #0x1
  40cd90:	ldr	x0, [sp, #24]
  40cd94:	str	x1, [x0, #8]
  40cd98:	mov	w0, #0x1                   	// #1
  40cd9c:	ldp	x29, x30, [sp], #48
  40cda0:	ret
  40cda4:	stp	x29, x30, [sp, #-48]!
  40cda8:	mov	x29, sp
  40cdac:	str	x0, [sp, #24]
  40cdb0:	str	x1, [sp, #16]
  40cdb4:	ldr	x0, [sp, #24]
  40cdb8:	ldr	x1, [x0]
  40cdbc:	ldr	x0, [sp, #24]
  40cdc0:	ldr	x0, [x0, #8]
  40cdc4:	cmp	x1, x0
  40cdc8:	b.ne	40ce38 <error@@Base+0xaff0>  // b.any
  40cdcc:	ldr	x0, [sp, #24]
  40cdd0:	ldr	x0, [x0]
  40cdd4:	add	x0, x0, #0x1
  40cdd8:	lsl	x1, x0, #1
  40cddc:	ldr	x0, [sp, #24]
  40cde0:	str	x1, [x0]
  40cde4:	ldr	x0, [sp, #24]
  40cde8:	ldr	x2, [x0, #16]
  40cdec:	ldr	x0, [sp, #24]
  40cdf0:	ldr	x0, [x0]
  40cdf4:	lsl	x0, x0, #3
  40cdf8:	mov	x1, x0
  40cdfc:	mov	x0, x2
  40ce00:	bl	4018f0 <realloc@plt>
  40ce04:	str	x0, [sp, #40]
  40ce08:	ldr	x0, [sp, #40]
  40ce0c:	cmp	x0, #0x0
  40ce10:	cset	w0, eq  // eq = none
  40ce14:	and	w0, w0, #0xff
  40ce18:	and	x0, x0, #0xff
  40ce1c:	cmp	x0, #0x0
  40ce20:	b.eq	40ce2c <error@@Base+0xafe4>  // b.none
  40ce24:	mov	w0, #0x0                   	// #0
  40ce28:	b	40ce68 <error@@Base+0xb020>
  40ce2c:	ldr	x0, [sp, #24]
  40ce30:	ldr	x1, [sp, #40]
  40ce34:	str	x1, [x0, #16]
  40ce38:	ldr	x0, [sp, #24]
  40ce3c:	ldr	x1, [x0, #16]
  40ce40:	ldr	x0, [sp, #24]
  40ce44:	ldr	x0, [x0, #8]
  40ce48:	add	x3, x0, #0x1
  40ce4c:	ldr	x2, [sp, #24]
  40ce50:	str	x3, [x2, #8]
  40ce54:	lsl	x0, x0, #3
  40ce58:	add	x0, x1, x0
  40ce5c:	ldr	x1, [sp, #16]
  40ce60:	str	x1, [x0]
  40ce64:	mov	w0, #0x1                   	// #1
  40ce68:	ldp	x29, x30, [sp], #48
  40ce6c:	ret
  40ce70:	sub	sp, sp, #0x20
  40ce74:	str	x0, [sp, #8]
  40ce78:	str	x1, [sp]
  40ce7c:	ldr	x0, [sp, #8]
  40ce80:	cmp	x0, #0x0
  40ce84:	b.eq	40ceac <error@@Base+0xb064>  // b.none
  40ce88:	ldr	x0, [sp]
  40ce8c:	cmp	x0, #0x0
  40ce90:	b.eq	40ceac <error@@Base+0xb064>  // b.none
  40ce94:	ldr	x0, [sp, #8]
  40ce98:	ldr	x1, [x0, #8]
  40ce9c:	ldr	x0, [sp]
  40cea0:	ldr	x0, [x0, #8]
  40cea4:	cmp	x1, x0
  40cea8:	b.eq	40ceb4 <error@@Base+0xb06c>  // b.none
  40ceac:	mov	w0, #0x0                   	// #0
  40ceb0:	b	40cf20 <error@@Base+0xb0d8>
  40ceb4:	ldr	x0, [sp, #8]
  40ceb8:	ldr	x0, [x0, #8]
  40cebc:	str	x0, [sp, #24]
  40cec0:	b	40cf04 <error@@Base+0xb0bc>
  40cec4:	ldr	x0, [sp, #8]
  40cec8:	ldr	x1, [x0, #16]
  40cecc:	ldr	x0, [sp, #24]
  40ced0:	lsl	x0, x0, #3
  40ced4:	add	x0, x1, x0
  40ced8:	ldr	x1, [x0]
  40cedc:	ldr	x0, [sp]
  40cee0:	ldr	x2, [x0, #16]
  40cee4:	ldr	x0, [sp, #24]
  40cee8:	lsl	x0, x0, #3
  40ceec:	add	x0, x2, x0
  40cef0:	ldr	x0, [x0]
  40cef4:	cmp	x1, x0
  40cef8:	b.eq	40cf04 <error@@Base+0xb0bc>  // b.none
  40cefc:	mov	w0, #0x0                   	// #0
  40cf00:	b	40cf20 <error@@Base+0xb0d8>
  40cf04:	ldr	x0, [sp, #24]
  40cf08:	sub	x0, x0, #0x1
  40cf0c:	str	x0, [sp, #24]
  40cf10:	ldr	x0, [sp, #24]
  40cf14:	cmp	x0, #0x0
  40cf18:	b.ge	40cec4 <error@@Base+0xb07c>  // b.tcont
  40cf1c:	mov	w0, #0x1                   	// #1
  40cf20:	add	sp, sp, #0x20
  40cf24:	ret
  40cf28:	sub	sp, sp, #0x30
  40cf2c:	str	x0, [sp, #8]
  40cf30:	str	x1, [sp]
  40cf34:	ldr	x0, [sp, #8]
  40cf38:	ldr	x0, [x0, #8]
  40cf3c:	cmp	x0, #0x0
  40cf40:	b.gt	40cf4c <error@@Base+0xb104>
  40cf44:	mov	x0, #0x0                   	// #0
  40cf48:	b	40cff8 <error@@Base+0xb1b0>
  40cf4c:	str	xzr, [sp, #40]
  40cf50:	ldr	x0, [sp, #8]
  40cf54:	ldr	x0, [x0, #8]
  40cf58:	sub	x0, x0, #0x1
  40cf5c:	str	x0, [sp, #32]
  40cf60:	b	40cfb4 <error@@Base+0xb16c>
  40cf64:	ldr	x1, [sp, #40]
  40cf68:	ldr	x0, [sp, #32]
  40cf6c:	add	x0, x1, x0
  40cf70:	lsr	x0, x0, #1
  40cf74:	str	x0, [sp, #24]
  40cf78:	ldr	x0, [sp, #8]
  40cf7c:	ldr	x1, [x0, #16]
  40cf80:	ldr	x0, [sp, #24]
  40cf84:	lsl	x0, x0, #3
  40cf88:	add	x0, x1, x0
  40cf8c:	ldr	x0, [x0]
  40cf90:	ldr	x1, [sp]
  40cf94:	cmp	x1, x0
  40cf98:	b.le	40cfac <error@@Base+0xb164>
  40cf9c:	ldr	x0, [sp, #24]
  40cfa0:	add	x0, x0, #0x1
  40cfa4:	str	x0, [sp, #40]
  40cfa8:	b	40cfb4 <error@@Base+0xb16c>
  40cfac:	ldr	x0, [sp, #24]
  40cfb0:	str	x0, [sp, #32]
  40cfb4:	ldr	x1, [sp, #40]
  40cfb8:	ldr	x0, [sp, #32]
  40cfbc:	cmp	x1, x0
  40cfc0:	b.cc	40cf64 <error@@Base+0xb11c>  // b.lo, b.ul, b.last
  40cfc4:	ldr	x0, [sp, #8]
  40cfc8:	ldr	x1, [x0, #16]
  40cfcc:	ldr	x0, [sp, #40]
  40cfd0:	lsl	x0, x0, #3
  40cfd4:	add	x0, x1, x0
  40cfd8:	ldr	x0, [x0]
  40cfdc:	ldr	x1, [sp]
  40cfe0:	cmp	x1, x0
  40cfe4:	b.ne	40cff4 <error@@Base+0xb1ac>  // b.any
  40cfe8:	ldr	x0, [sp, #40]
  40cfec:	add	x0, x0, #0x1
  40cff0:	b	40cff8 <error@@Base+0xb1b0>
  40cff4:	mov	x0, #0x0                   	// #0
  40cff8:	add	sp, sp, #0x30
  40cffc:	ret
  40d000:	sub	sp, sp, #0x10
  40d004:	str	x0, [sp, #8]
  40d008:	str	x1, [sp]
  40d00c:	ldr	x0, [sp]
  40d010:	cmp	x0, #0x0
  40d014:	b.lt	40d09c <error@@Base+0xb254>  // b.tstop
  40d018:	ldr	x0, [sp, #8]
  40d01c:	ldr	x0, [x0, #8]
  40d020:	ldr	x1, [sp]
  40d024:	cmp	x1, x0
  40d028:	b.ge	40d09c <error@@Base+0xb254>  // b.tcont
  40d02c:	ldr	x0, [sp, #8]
  40d030:	ldr	x0, [x0, #8]
  40d034:	sub	x1, x0, #0x1
  40d038:	ldr	x0, [sp, #8]
  40d03c:	str	x1, [x0, #8]
  40d040:	b	40d084 <error@@Base+0xb23c>
  40d044:	ldr	x0, [sp, #8]
  40d048:	ldr	x1, [x0, #16]
  40d04c:	ldr	x0, [sp]
  40d050:	add	x0, x0, #0x1
  40d054:	lsl	x0, x0, #3
  40d058:	add	x1, x1, x0
  40d05c:	ldr	x0, [sp, #8]
  40d060:	ldr	x2, [x0, #16]
  40d064:	ldr	x0, [sp]
  40d068:	lsl	x0, x0, #3
  40d06c:	add	x0, x2, x0
  40d070:	ldr	x1, [x1]
  40d074:	str	x1, [x0]
  40d078:	ldr	x0, [sp]
  40d07c:	add	x0, x0, #0x1
  40d080:	str	x0, [sp]
  40d084:	ldr	x0, [sp, #8]
  40d088:	ldr	x0, [x0, #8]
  40d08c:	ldr	x1, [sp]
  40d090:	cmp	x1, x0
  40d094:	b.lt	40d044 <error@@Base+0xb1fc>  // b.tstop
  40d098:	b	40d0a0 <error@@Base+0xb258>
  40d09c:	nop
  40d0a0:	add	sp, sp, #0x10
  40d0a4:	ret
  40d0a8:	stp	x29, x30, [sp, #-112]!
  40d0ac:	mov	x29, sp
  40d0b0:	str	x0, [sp, #40]
  40d0b4:	stp	x1, x2, [sp, #24]
  40d0b8:	ldr	x0, [sp, #40]
  40d0bc:	ldr	x1, [x0, #16]
  40d0c0:	ldr	x0, [sp, #40]
  40d0c4:	ldr	x0, [x0, #8]
  40d0c8:	cmp	x1, x0
  40d0cc:	cset	w0, cs  // cs = hs, nlast
  40d0d0:	and	w0, w0, #0xff
  40d0d4:	and	x0, x0, #0xff
  40d0d8:	cmp	x0, #0x0
  40d0dc:	b.eq	40d328 <error@@Base+0xb4e0>  // b.none
  40d0e0:	ldr	x0, [sp, #40]
  40d0e4:	ldr	x0, [x0, #8]
  40d0e8:	lsl	x0, x0, #1
  40d0ec:	str	x0, [sp, #104]
  40d0f0:	mov	x0, #0x18                  	// #24
  40d0f4:	str	x0, [sp, #96]
  40d0f8:	mov	x1, #0xffffffffffffffff    	// #-1
  40d0fc:	ldr	x0, [sp, #96]
  40d100:	udiv	x0, x1, x0
  40d104:	cmp	x0, #0x0
  40d108:	b.lt	40d11c <error@@Base+0xb2d4>  // b.tstop
  40d10c:	mov	x1, #0xffffffffffffffff    	// #-1
  40d110:	ldr	x0, [sp, #96]
  40d114:	udiv	x0, x1, x0
  40d118:	b	40d120 <error@@Base+0xb2d8>
  40d11c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40d120:	ldr	x1, [sp, #104]
  40d124:	cmp	x0, x1
  40d128:	cset	w0, cc  // cc = lo, ul, last
  40d12c:	and	w0, w0, #0xff
  40d130:	and	x0, x0, #0xff
  40d134:	cmp	x0, #0x0
  40d138:	b.eq	40d144 <error@@Base+0xb2fc>  // b.none
  40d13c:	mov	x0, #0xffffffffffffffff    	// #-1
  40d140:	b	40d464 <error@@Base+0xb61c>
  40d144:	ldr	x0, [sp, #40]
  40d148:	ldr	x2, [x0]
  40d14c:	ldr	x0, [sp, #104]
  40d150:	lsl	x0, x0, #4
  40d154:	mov	x1, x0
  40d158:	mov	x0, x2
  40d15c:	bl	4018f0 <realloc@plt>
  40d160:	str	x0, [sp, #88]
  40d164:	ldr	x0, [sp, #88]
  40d168:	cmp	x0, #0x0
  40d16c:	cset	w0, eq  // eq = none
  40d170:	and	w0, w0, #0xff
  40d174:	and	x0, x0, #0xff
  40d178:	cmp	x0, #0x0
  40d17c:	b.eq	40d188 <error@@Base+0xb340>  // b.none
  40d180:	mov	x0, #0xffffffffffffffff    	// #-1
  40d184:	b	40d464 <error@@Base+0xb61c>
  40d188:	ldr	x0, [sp, #40]
  40d18c:	ldr	x1, [sp, #88]
  40d190:	str	x1, [x0]
  40d194:	ldr	x0, [sp, #40]
  40d198:	ldr	x2, [x0, #24]
  40d19c:	ldr	x0, [sp, #104]
  40d1a0:	lsl	x0, x0, #3
  40d1a4:	mov	x1, x0
  40d1a8:	mov	x0, x2
  40d1ac:	bl	4018f0 <realloc@plt>
  40d1b0:	str	x0, [sp, #80]
  40d1b4:	ldr	x0, [sp, #40]
  40d1b8:	ldr	x2, [x0, #32]
  40d1bc:	ldr	x0, [sp, #104]
  40d1c0:	lsl	x0, x0, #3
  40d1c4:	mov	x1, x0
  40d1c8:	mov	x0, x2
  40d1cc:	bl	4018f0 <realloc@plt>
  40d1d0:	str	x0, [sp, #72]
  40d1d4:	ldr	x0, [sp, #40]
  40d1d8:	ldr	x2, [x0, #40]
  40d1dc:	ldr	x1, [sp, #104]
  40d1e0:	mov	x0, x1
  40d1e4:	lsl	x0, x0, #1
  40d1e8:	add	x0, x0, x1
  40d1ec:	lsl	x0, x0, #3
  40d1f0:	mov	x1, x0
  40d1f4:	mov	x0, x2
  40d1f8:	bl	4018f0 <realloc@plt>
  40d1fc:	str	x0, [sp, #64]
  40d200:	ldr	x0, [sp, #40]
  40d204:	ldr	x2, [x0, #48]
  40d208:	ldr	x1, [sp, #104]
  40d20c:	mov	x0, x1
  40d210:	lsl	x0, x0, #1
  40d214:	add	x0, x0, x1
  40d218:	lsl	x0, x0, #3
  40d21c:	mov	x1, x0
  40d220:	mov	x0, x2
  40d224:	bl	4018f0 <realloc@plt>
  40d228:	str	x0, [sp, #56]
  40d22c:	ldr	x0, [sp, #80]
  40d230:	cmp	x0, #0x0
  40d234:	cset	w0, eq  // eq = none
  40d238:	and	w0, w0, #0xff
  40d23c:	and	x0, x0, #0xff
  40d240:	cmp	x0, #0x0
  40d244:	b.ne	40d264 <error@@Base+0xb41c>  // b.any
  40d248:	ldr	x0, [sp, #72]
  40d24c:	cmp	x0, #0x0
  40d250:	cset	w0, eq  // eq = none
  40d254:	and	w0, w0, #0xff
  40d258:	and	x0, x0, #0xff
  40d25c:	cmp	x0, #0x0
  40d260:	b.eq	40d26c <error@@Base+0xb424>  // b.none
  40d264:	mov	w0, #0x1                   	// #1
  40d268:	b	40d270 <error@@Base+0xb428>
  40d26c:	mov	w0, #0x0                   	// #0
  40d270:	cmp	w0, #0x0
  40d274:	b.ne	40d294 <error@@Base+0xb44c>  // b.any
  40d278:	ldr	x0, [sp, #64]
  40d27c:	cmp	x0, #0x0
  40d280:	cset	w0, eq  // eq = none
  40d284:	and	w0, w0, #0xff
  40d288:	and	x0, x0, #0xff
  40d28c:	cmp	x0, #0x0
  40d290:	b.eq	40d29c <error@@Base+0xb454>  // b.none
  40d294:	mov	w0, #0x1                   	// #1
  40d298:	b	40d2a0 <error@@Base+0xb458>
  40d29c:	mov	w0, #0x0                   	// #0
  40d2a0:	cmp	w0, #0x0
  40d2a4:	b.ne	40d2c4 <error@@Base+0xb47c>  // b.any
  40d2a8:	ldr	x0, [sp, #56]
  40d2ac:	cmp	x0, #0x0
  40d2b0:	cset	w0, eq  // eq = none
  40d2b4:	and	w0, w0, #0xff
  40d2b8:	and	x0, x0, #0xff
  40d2bc:	cmp	x0, #0x0
  40d2c0:	b.eq	40d2ec <error@@Base+0xb4a4>  // b.none
  40d2c4:	ldr	x0, [sp, #80]
  40d2c8:	bl	401a40 <free@plt>
  40d2cc:	ldr	x0, [sp, #72]
  40d2d0:	bl	401a40 <free@plt>
  40d2d4:	ldr	x0, [sp, #64]
  40d2d8:	bl	401a40 <free@plt>
  40d2dc:	ldr	x0, [sp, #56]
  40d2e0:	bl	401a40 <free@plt>
  40d2e4:	mov	x0, #0xffffffffffffffff    	// #-1
  40d2e8:	b	40d464 <error@@Base+0xb61c>
  40d2ec:	ldr	x0, [sp, #40]
  40d2f0:	ldr	x1, [sp, #80]
  40d2f4:	str	x1, [x0, #24]
  40d2f8:	ldr	x0, [sp, #40]
  40d2fc:	ldr	x1, [sp, #72]
  40d300:	str	x1, [x0, #32]
  40d304:	ldr	x0, [sp, #40]
  40d308:	ldr	x1, [sp, #64]
  40d30c:	str	x1, [x0, #40]
  40d310:	ldr	x0, [sp, #40]
  40d314:	ldr	x1, [sp, #56]
  40d318:	str	x1, [x0, #48]
  40d31c:	ldr	x0, [sp, #40]
  40d320:	ldr	x1, [sp, #104]
  40d324:	str	x1, [x0, #8]
  40d328:	ldr	x0, [sp, #40]
  40d32c:	ldr	x1, [x0]
  40d330:	ldr	x0, [sp, #40]
  40d334:	ldr	x0, [x0, #16]
  40d338:	lsl	x0, x0, #4
  40d33c:	add	x2, x1, x0
  40d340:	ldp	x0, x1, [sp, #24]
  40d344:	stp	x0, x1, [x2]
  40d348:	ldr	x0, [sp, #40]
  40d34c:	ldr	x1, [x0]
  40d350:	ldr	x0, [sp, #40]
  40d354:	ldr	x0, [x0, #16]
  40d358:	lsl	x0, x0, #4
  40d35c:	add	x0, x1, x0
  40d360:	ldr	w1, [x0, #8]
  40d364:	and	w1, w1, #0xfffc00ff
  40d368:	str	w1, [x0, #8]
  40d36c:	ldrb	w0, [sp, #32]
  40d370:	cmp	w0, #0x5
  40d374:	b.ne	40d388 <error@@Base+0xb540>  // b.any
  40d378:	ldr	x0, [sp, #40]
  40d37c:	ldr	w0, [x0, #180]
  40d380:	cmp	w0, #0x1
  40d384:	b.gt	40d394 <error@@Base+0xb54c>
  40d388:	ldrb	w0, [sp, #32]
  40d38c:	cmp	w0, #0x6
  40d390:	b.ne	40d39c <error@@Base+0xb554>  // b.any
  40d394:	mov	w2, #0x1                   	// #1
  40d398:	b	40d3a0 <error@@Base+0xb558>
  40d39c:	mov	w2, #0x0                   	// #0
  40d3a0:	ldr	x0, [sp, #40]
  40d3a4:	ldr	x1, [x0]
  40d3a8:	ldr	x0, [sp, #40]
  40d3ac:	ldr	x0, [x0, #16]
  40d3b0:	lsl	x0, x0, #4
  40d3b4:	add	x1, x1, x0
  40d3b8:	mov	w0, w2
  40d3bc:	and	w0, w0, #0x1
  40d3c0:	and	w2, w0, #0xff
  40d3c4:	ldrb	w0, [x1, #10]
  40d3c8:	bfi	w0, w2, #4, #1
  40d3cc:	strb	w0, [x1, #10]
  40d3d0:	ldr	x0, [sp, #40]
  40d3d4:	ldr	x1, [x0, #24]
  40d3d8:	ldr	x0, [sp, #40]
  40d3dc:	ldr	x0, [x0, #16]
  40d3e0:	lsl	x0, x0, #3
  40d3e4:	add	x0, x1, x0
  40d3e8:	mov	x1, #0xffffffffffffffff    	// #-1
  40d3ec:	str	x1, [x0]
  40d3f0:	ldr	x0, [sp, #40]
  40d3f4:	ldr	x2, [x0, #40]
  40d3f8:	ldr	x0, [sp, #40]
  40d3fc:	ldr	x1, [x0, #16]
  40d400:	mov	x0, x1
  40d404:	lsl	x0, x0, #1
  40d408:	add	x0, x0, x1
  40d40c:	lsl	x0, x0, #3
  40d410:	add	x0, x2, x0
  40d414:	mov	x2, #0x18                  	// #24
  40d418:	mov	w1, #0x0                   	// #0
  40d41c:	bl	4018d0 <memset@plt>
  40d420:	ldr	x0, [sp, #40]
  40d424:	ldr	x2, [x0, #48]
  40d428:	ldr	x0, [sp, #40]
  40d42c:	ldr	x1, [x0, #16]
  40d430:	mov	x0, x1
  40d434:	lsl	x0, x0, #1
  40d438:	add	x0, x0, x1
  40d43c:	lsl	x0, x0, #3
  40d440:	add	x0, x2, x0
  40d444:	mov	x2, #0x18                  	// #24
  40d448:	mov	w1, #0x0                   	// #0
  40d44c:	bl	4018d0 <memset@plt>
  40d450:	ldr	x0, [sp, #40]
  40d454:	ldr	x0, [x0, #16]
  40d458:	add	x2, x0, #0x1
  40d45c:	ldr	x1, [sp, #40]
  40d460:	str	x2, [x1, #16]
  40d464:	ldp	x29, x30, [sp], #112
  40d468:	ret
  40d46c:	sub	sp, sp, #0x20
  40d470:	str	x0, [sp, #8]
  40d474:	str	w1, [sp, #4]
  40d478:	ldr	x0, [sp, #8]
  40d47c:	ldr	x1, [x0, #8]
  40d480:	ldr	w0, [sp, #4]
  40d484:	add	x0, x1, x0
  40d488:	str	x0, [sp, #24]
  40d48c:	str	xzr, [sp, #16]
  40d490:	b	40d4c8 <error@@Base+0xb680>
  40d494:	ldr	x0, [sp, #8]
  40d498:	ldr	x1, [x0, #16]
  40d49c:	ldr	x0, [sp, #16]
  40d4a0:	lsl	x0, x0, #3
  40d4a4:	add	x0, x1, x0
  40d4a8:	ldr	x0, [x0]
  40d4ac:	mov	x1, x0
  40d4b0:	ldr	x0, [sp, #24]
  40d4b4:	add	x0, x0, x1
  40d4b8:	str	x0, [sp, #24]
  40d4bc:	ldr	x0, [sp, #16]
  40d4c0:	add	x0, x0, #0x1
  40d4c4:	str	x0, [sp, #16]
  40d4c8:	ldr	x0, [sp, #8]
  40d4cc:	ldr	x0, [x0, #8]
  40d4d0:	ldr	x1, [sp, #16]
  40d4d4:	cmp	x1, x0
  40d4d8:	b.lt	40d494 <error@@Base+0xb64c>  // b.tstop
  40d4dc:	ldr	x0, [sp, #24]
  40d4e0:	add	sp, sp, #0x20
  40d4e4:	ret
  40d4e8:	stp	x29, x30, [sp, #-96]!
  40d4ec:	mov	x29, sp
  40d4f0:	str	x0, [sp, #40]
  40d4f4:	str	x1, [sp, #32]
  40d4f8:	str	x2, [sp, #24]
  40d4fc:	ldr	x0, [sp, #24]
  40d500:	ldr	x0, [x0, #8]
  40d504:	cmp	x0, #0x0
  40d508:	cset	w0, eq  // eq = none
  40d50c:	and	w0, w0, #0xff
  40d510:	and	x0, x0, #0xff
  40d514:	cmp	x0, #0x0
  40d518:	b.eq	40d52c <error@@Base+0xb6e4>  // b.none
  40d51c:	ldr	x0, [sp, #40]
  40d520:	str	wzr, [x0]
  40d524:	mov	x0, #0x0                   	// #0
  40d528:	b	40d62c <error@@Base+0xb7e4>
  40d52c:	mov	w1, #0x0                   	// #0
  40d530:	ldr	x0, [sp, #24]
  40d534:	bl	40d46c <error@@Base+0xb624>
  40d538:	str	x0, [sp, #80]
  40d53c:	ldr	x0, [sp, #32]
  40d540:	ldr	x2, [x0, #64]
  40d544:	ldr	x0, [sp, #32]
  40d548:	ldr	x1, [x0, #136]
  40d54c:	ldr	x0, [sp, #80]
  40d550:	and	x1, x1, x0
  40d554:	mov	x0, x1
  40d558:	lsl	x0, x0, #1
  40d55c:	add	x0, x0, x1
  40d560:	lsl	x0, x0, #3
  40d564:	add	x0, x2, x0
  40d568:	str	x0, [sp, #72]
  40d56c:	str	xzr, [sp, #88]
  40d570:	b	40d5d8 <error@@Base+0xb790>
  40d574:	ldr	x0, [sp, #72]
  40d578:	ldr	x1, [x0, #16]
  40d57c:	ldr	x0, [sp, #88]
  40d580:	lsl	x0, x0, #3
  40d584:	add	x0, x1, x0
  40d588:	ldr	x0, [x0]
  40d58c:	str	x0, [sp, #56]
  40d590:	ldr	x0, [sp, #56]
  40d594:	ldr	x0, [x0]
  40d598:	ldr	x1, [sp, #80]
  40d59c:	cmp	x1, x0
  40d5a0:	b.ne	40d5c8 <error@@Base+0xb780>  // b.any
  40d5a4:	ldr	x0, [sp, #56]
  40d5a8:	add	x0, x0, #0x8
  40d5ac:	ldr	x1, [sp, #24]
  40d5b0:	bl	40ce70 <error@@Base+0xb028>
  40d5b4:	and	w0, w0, #0xff
  40d5b8:	cmp	w0, #0x0
  40d5bc:	b.eq	40d5cc <error@@Base+0xb784>  // b.none
  40d5c0:	ldr	x0, [sp, #56]
  40d5c4:	b	40d62c <error@@Base+0xb7e4>
  40d5c8:	nop
  40d5cc:	ldr	x0, [sp, #88]
  40d5d0:	add	x0, x0, #0x1
  40d5d4:	str	x0, [sp, #88]
  40d5d8:	ldr	x0, [sp, #72]
  40d5dc:	ldr	x0, [x0]
  40d5e0:	ldr	x1, [sp, #88]
  40d5e4:	cmp	x1, x0
  40d5e8:	b.lt	40d574 <error@@Base+0xb72c>  // b.tstop
  40d5ec:	ldr	x2, [sp, #80]
  40d5f0:	ldr	x1, [sp, #24]
  40d5f4:	ldr	x0, [sp, #32]
  40d5f8:	bl	40da1c <error@@Base+0xbbd4>
  40d5fc:	str	x0, [sp, #64]
  40d600:	ldr	x0, [sp, #64]
  40d604:	cmp	x0, #0x0
  40d608:	cset	w0, eq  // eq = none
  40d60c:	and	w0, w0, #0xff
  40d610:	and	x0, x0, #0xff
  40d614:	cmp	x0, #0x0
  40d618:	b.eq	40d628 <error@@Base+0xb7e0>  // b.none
  40d61c:	ldr	x0, [sp, #40]
  40d620:	mov	w1, #0xc                   	// #12
  40d624:	str	w1, [x0]
  40d628:	ldr	x0, [sp, #64]
  40d62c:	ldp	x29, x30, [sp], #96
  40d630:	ret
  40d634:	stp	x29, x30, [sp, #-96]!
  40d638:	mov	x29, sp
  40d63c:	str	x0, [sp, #40]
  40d640:	str	x1, [sp, #32]
  40d644:	str	x2, [sp, #24]
  40d648:	str	w3, [sp, #20]
  40d64c:	ldr	x0, [sp, #24]
  40d650:	ldr	x0, [x0, #8]
  40d654:	cmp	x0, #0x0
  40d658:	b.ne	40d66c <error@@Base+0xb824>  // b.any
  40d65c:	ldr	x0, [sp, #40]
  40d660:	str	wzr, [x0]
  40d664:	mov	x0, #0x0                   	// #0
  40d668:	b	40d78c <error@@Base+0xb944>
  40d66c:	ldr	w1, [sp, #20]
  40d670:	ldr	x0, [sp, #24]
  40d674:	bl	40d46c <error@@Base+0xb624>
  40d678:	str	x0, [sp, #80]
  40d67c:	ldr	x0, [sp, #32]
  40d680:	ldr	x2, [x0, #64]
  40d684:	ldr	x0, [sp, #32]
  40d688:	ldr	x1, [x0, #136]
  40d68c:	ldr	x0, [sp, #80]
  40d690:	and	x1, x1, x0
  40d694:	mov	x0, x1
  40d698:	lsl	x0, x0, #1
  40d69c:	add	x0, x0, x1
  40d6a0:	lsl	x0, x0, #3
  40d6a4:	add	x0, x2, x0
  40d6a8:	str	x0, [sp, #72]
  40d6ac:	str	xzr, [sp, #88]
  40d6b0:	b	40d734 <error@@Base+0xb8ec>
  40d6b4:	ldr	x0, [sp, #72]
  40d6b8:	ldr	x1, [x0, #16]
  40d6bc:	ldr	x0, [sp, #88]
  40d6c0:	lsl	x0, x0, #3
  40d6c4:	add	x0, x1, x0
  40d6c8:	ldr	x0, [x0]
  40d6cc:	str	x0, [sp, #56]
  40d6d0:	ldr	x0, [sp, #56]
  40d6d4:	ldr	x0, [x0]
  40d6d8:	ldr	x1, [sp, #80]
  40d6dc:	cmp	x1, x0
  40d6e0:	b.ne	40d728 <error@@Base+0xb8e0>  // b.any
  40d6e4:	ldr	x0, [sp, #56]
  40d6e8:	ldrb	w0, [x0, #104]
  40d6ec:	ubfx	x0, x0, #0, #4
  40d6f0:	and	w0, w0, #0xff
  40d6f4:	mov	w1, w0
  40d6f8:	ldr	w0, [sp, #20]
  40d6fc:	cmp	w0, w1
  40d700:	b.ne	40d728 <error@@Base+0xb8e0>  // b.any
  40d704:	ldr	x0, [sp, #56]
  40d708:	ldr	x0, [x0, #80]
  40d70c:	ldr	x1, [sp, #24]
  40d710:	bl	40ce70 <error@@Base+0xb028>
  40d714:	and	w0, w0, #0xff
  40d718:	cmp	w0, #0x0
  40d71c:	b.eq	40d728 <error@@Base+0xb8e0>  // b.none
  40d720:	ldr	x0, [sp, #56]
  40d724:	b	40d78c <error@@Base+0xb944>
  40d728:	ldr	x0, [sp, #88]
  40d72c:	add	x0, x0, #0x1
  40d730:	str	x0, [sp, #88]
  40d734:	ldr	x0, [sp, #72]
  40d738:	ldr	x0, [x0]
  40d73c:	ldr	x1, [sp, #88]
  40d740:	cmp	x1, x0
  40d744:	b.lt	40d6b4 <error@@Base+0xb86c>  // b.tstop
  40d748:	ldr	x3, [sp, #80]
  40d74c:	ldr	w2, [sp, #20]
  40d750:	ldr	x1, [sp, #24]
  40d754:	ldr	x0, [sp, #32]
  40d758:	bl	40dc2c <error@@Base+0xbde4>
  40d75c:	str	x0, [sp, #64]
  40d760:	ldr	x0, [sp, #64]
  40d764:	cmp	x0, #0x0
  40d768:	cset	w0, eq  // eq = none
  40d76c:	and	w0, w0, #0xff
  40d770:	and	x0, x0, #0xff
  40d774:	cmp	x0, #0x0
  40d778:	b.eq	40d788 <error@@Base+0xb940>  // b.none
  40d77c:	ldr	x0, [sp, #40]
  40d780:	mov	w1, #0xc                   	// #12
  40d784:	str	w1, [x0]
  40d788:	ldr	x0, [sp, #64]
  40d78c:	ldp	x29, x30, [sp], #96
  40d790:	ret
  40d794:	stp	x29, x30, [sp, #-96]!
  40d798:	mov	x29, sp
  40d79c:	str	x0, [sp, #40]
  40d7a0:	str	x1, [sp, #32]
  40d7a4:	str	x2, [sp, #24]
  40d7a8:	ldr	x0, [sp, #32]
  40d7ac:	ldr	x1, [sp, #24]
  40d7b0:	str	x1, [x0]
  40d7b4:	ldr	x0, [sp, #32]
  40d7b8:	add	x2, x0, #0x20
  40d7bc:	ldr	x0, [sp, #32]
  40d7c0:	ldr	x0, [x0, #16]
  40d7c4:	mov	x1, x0
  40d7c8:	mov	x0, x2
  40d7cc:	bl	40bc30 <error@@Base+0x9de8>
  40d7d0:	str	w0, [sp, #84]
  40d7d4:	ldr	w0, [sp, #84]
  40d7d8:	cmp	w0, #0x0
  40d7dc:	cset	w0, ne  // ne = any
  40d7e0:	and	w0, w0, #0xff
  40d7e4:	and	x0, x0, #0xff
  40d7e8:	cmp	x0, #0x0
  40d7ec:	b.eq	40d7f8 <error@@Base+0xb9b0>  // b.none
  40d7f0:	mov	w0, #0xc                   	// #12
  40d7f4:	b	40d984 <error@@Base+0xbb3c>
  40d7f8:	str	xzr, [sp, #88]
  40d7fc:	b	40d878 <error@@Base+0xba30>
  40d800:	ldr	x0, [sp, #32]
  40d804:	ldr	x1, [x0, #24]
  40d808:	ldr	x0, [sp, #88]
  40d80c:	lsl	x0, x0, #3
  40d810:	add	x0, x1, x0
  40d814:	ldr	x0, [x0]
  40d818:	str	x0, [sp, #48]
  40d81c:	ldr	x0, [sp, #40]
  40d820:	ldr	x1, [x0]
  40d824:	ldr	x0, [sp, #48]
  40d828:	lsl	x0, x0, #4
  40d82c:	add	x0, x1, x0
  40d830:	ldrb	w0, [x0, #8]
  40d834:	and	w0, w0, #0x8
  40d838:	cmp	w0, #0x0
  40d83c:	b.ne	40d86c <error@@Base+0xba24>  // b.any
  40d840:	ldr	x0, [sp, #32]
  40d844:	add	x0, x0, #0x20
  40d848:	ldr	x1, [sp, #48]
  40d84c:	bl	40cda4 <error@@Base+0xaf5c>
  40d850:	and	w0, w0, #0xff
  40d854:	eor	w0, w0, #0x1
  40d858:	and	w0, w0, #0xff
  40d85c:	cmp	w0, #0x0
  40d860:	b.eq	40d86c <error@@Base+0xba24>  // b.none
  40d864:	mov	w0, #0xc                   	// #12
  40d868:	b	40d984 <error@@Base+0xbb3c>
  40d86c:	ldr	x0, [sp, #88]
  40d870:	add	x0, x0, #0x1
  40d874:	str	x0, [sp, #88]
  40d878:	ldr	x0, [sp, #32]
  40d87c:	ldr	x0, [x0, #16]
  40d880:	ldr	x1, [sp, #88]
  40d884:	cmp	x1, x0
  40d888:	b.lt	40d800 <error@@Base+0xb9b8>  // b.tstop
  40d88c:	ldr	x0, [sp, #40]
  40d890:	ldr	x2, [x0, #64]
  40d894:	ldr	x0, [sp, #40]
  40d898:	ldr	x1, [x0, #136]
  40d89c:	ldr	x0, [sp, #24]
  40d8a0:	and	x1, x1, x0
  40d8a4:	mov	x0, x1
  40d8a8:	lsl	x0, x0, #1
  40d8ac:	add	x0, x0, x1
  40d8b0:	lsl	x0, x0, #3
  40d8b4:	add	x0, x2, x0
  40d8b8:	str	x0, [sp, #72]
  40d8bc:	ldr	x0, [sp, #72]
  40d8c0:	ldr	x1, [x0, #8]
  40d8c4:	ldr	x0, [sp, #72]
  40d8c8:	ldr	x0, [x0]
  40d8cc:	cmp	x1, x0
  40d8d0:	cset	w0, le
  40d8d4:	and	w0, w0, #0xff
  40d8d8:	and	x0, x0, #0xff
  40d8dc:	cmp	x0, #0x0
  40d8e0:	b.eq	40d954 <error@@Base+0xbb0c>  // b.none
  40d8e4:	ldr	x0, [sp, #72]
  40d8e8:	ldr	x0, [x0]
  40d8ec:	add	x0, x0, #0x1
  40d8f0:	lsl	x0, x0, #1
  40d8f4:	str	x0, [sp, #64]
  40d8f8:	ldr	x0, [sp, #72]
  40d8fc:	ldr	x2, [x0, #16]
  40d900:	ldr	x0, [sp, #64]
  40d904:	lsl	x0, x0, #3
  40d908:	mov	x1, x0
  40d90c:	mov	x0, x2
  40d910:	bl	4018f0 <realloc@plt>
  40d914:	str	x0, [sp, #56]
  40d918:	ldr	x0, [sp, #56]
  40d91c:	cmp	x0, #0x0
  40d920:	cset	w0, eq  // eq = none
  40d924:	and	w0, w0, #0xff
  40d928:	and	x0, x0, #0xff
  40d92c:	cmp	x0, #0x0
  40d930:	b.eq	40d93c <error@@Base+0xbaf4>  // b.none
  40d934:	mov	w0, #0xc                   	// #12
  40d938:	b	40d984 <error@@Base+0xbb3c>
  40d93c:	ldr	x0, [sp, #72]
  40d940:	ldr	x1, [sp, #56]
  40d944:	str	x1, [x0, #16]
  40d948:	ldr	x0, [sp, #72]
  40d94c:	ldr	x1, [sp, #64]
  40d950:	str	x1, [x0, #8]
  40d954:	ldr	x0, [sp, #72]
  40d958:	ldr	x1, [x0, #16]
  40d95c:	ldr	x0, [sp, #72]
  40d960:	ldr	x0, [x0]
  40d964:	add	x3, x0, #0x1
  40d968:	ldr	x2, [sp, #72]
  40d96c:	str	x3, [x2]
  40d970:	lsl	x0, x0, #3
  40d974:	add	x0, x1, x0
  40d978:	ldr	x1, [sp, #32]
  40d97c:	str	x1, [x0]
  40d980:	mov	w0, #0x0                   	// #0
  40d984:	ldp	x29, x30, [sp], #96
  40d988:	ret
  40d98c:	stp	x29, x30, [sp, #-32]!
  40d990:	mov	x29, sp
  40d994:	str	x0, [sp, #24]
  40d998:	ldr	x0, [sp, #24]
  40d99c:	ldr	x0, [x0, #48]
  40d9a0:	bl	401a40 <free@plt>
  40d9a4:	ldr	x0, [sp, #24]
  40d9a8:	ldr	x0, [x0, #72]
  40d9ac:	bl	401a40 <free@plt>
  40d9b0:	ldr	x0, [sp, #24]
  40d9b4:	ldr	x1, [x0, #80]
  40d9b8:	ldr	x0, [sp, #24]
  40d9bc:	add	x0, x0, #0x8
  40d9c0:	cmp	x1, x0
  40d9c4:	b.eq	40d9e4 <error@@Base+0xbb9c>  // b.none
  40d9c8:	ldr	x0, [sp, #24]
  40d9cc:	ldr	x0, [x0, #80]
  40d9d0:	ldr	x0, [x0, #16]
  40d9d4:	bl	401a40 <free@plt>
  40d9d8:	ldr	x0, [sp, #24]
  40d9dc:	ldr	x0, [x0, #80]
  40d9e0:	bl	401a40 <free@plt>
  40d9e4:	ldr	x0, [sp, #24]
  40d9e8:	ldr	x0, [x0, #24]
  40d9ec:	bl	401a40 <free@plt>
  40d9f0:	ldr	x0, [sp, #24]
  40d9f4:	ldr	x0, [x0, #96]
  40d9f8:	bl	401a40 <free@plt>
  40d9fc:	ldr	x0, [sp, #24]
  40da00:	ldr	x0, [x0, #88]
  40da04:	bl	401a40 <free@plt>
  40da08:	ldr	x0, [sp, #24]
  40da0c:	bl	401a40 <free@plt>
  40da10:	nop
  40da14:	ldp	x29, x30, [sp], #32
  40da18:	ret
  40da1c:	stp	x29, x30, [sp, #-96]!
  40da20:	mov	x29, sp
  40da24:	str	x0, [sp, #40]
  40da28:	str	x1, [sp, #32]
  40da2c:	str	x2, [sp, #24]
  40da30:	mov	x1, #0x1                   	// #1
  40da34:	mov	x0, #0x70                  	// #112
  40da38:	bl	4018e0 <calloc@plt>
  40da3c:	str	x0, [sp, #80]
  40da40:	ldr	x0, [sp, #80]
  40da44:	cmp	x0, #0x0
  40da48:	cset	w0, eq  // eq = none
  40da4c:	and	w0, w0, #0xff
  40da50:	and	x0, x0, #0xff
  40da54:	cmp	x0, #0x0
  40da58:	b.eq	40da64 <error@@Base+0xbc1c>  // b.none
  40da5c:	mov	x0, #0x0                   	// #0
  40da60:	b	40dc24 <error@@Base+0xbddc>
  40da64:	ldr	x0, [sp, #80]
  40da68:	add	x0, x0, #0x8
  40da6c:	ldr	x1, [sp, #32]
  40da70:	bl	40be38 <error@@Base+0x9ff0>
  40da74:	str	w0, [sp, #76]
  40da78:	ldr	w0, [sp, #76]
  40da7c:	cmp	w0, #0x0
  40da80:	cset	w0, ne  // ne = any
  40da84:	and	w0, w0, #0xff
  40da88:	and	x0, x0, #0xff
  40da8c:	cmp	x0, #0x0
  40da90:	b.eq	40daa4 <error@@Base+0xbc5c>  // b.none
  40da94:	ldr	x0, [sp, #80]
  40da98:	bl	401a40 <free@plt>
  40da9c:	mov	x0, #0x0                   	// #0
  40daa0:	b	40dc24 <error@@Base+0xbddc>
  40daa4:	ldr	x0, [sp, #80]
  40daa8:	add	x1, x0, #0x8
  40daac:	ldr	x0, [sp, #80]
  40dab0:	str	x1, [x0, #80]
  40dab4:	str	xzr, [sp, #88]
  40dab8:	b	40dbd0 <error@@Base+0xbd88>
  40dabc:	ldr	x0, [sp, #40]
  40dac0:	ldr	x1, [x0]
  40dac4:	ldr	x0, [sp, #32]
  40dac8:	ldr	x2, [x0, #16]
  40dacc:	ldr	x0, [sp, #88]
  40dad0:	lsl	x0, x0, #3
  40dad4:	add	x0, x2, x0
  40dad8:	ldr	x0, [x0]
  40dadc:	lsl	x0, x0, #4
  40dae0:	add	x0, x1, x0
  40dae4:	str	x0, [sp, #64]
  40dae8:	ldr	x0, [sp, #64]
  40daec:	ldrb	w0, [x0, #8]
  40daf0:	str	w0, [sp, #60]
  40daf4:	ldr	w0, [sp, #60]
  40daf8:	cmp	w0, #0x1
  40dafc:	b.ne	40db14 <error@@Base+0xbccc>  // b.any
  40db00:	ldr	x0, [sp, #64]
  40db04:	ldr	w0, [x0, #8]
  40db08:	and	w0, w0, #0x3ff00
  40db0c:	cmp	w0, #0x0
  40db10:	b.eq	40dbc0 <error@@Base+0xbd78>  // b.none
  40db14:	ldr	x0, [sp, #80]
  40db18:	ldrb	w0, [x0, #104]
  40db1c:	ubfx	x0, x0, #5, #1
  40db20:	and	w1, w0, #0xff
  40db24:	ldr	x0, [sp, #64]
  40db28:	ldrb	w0, [x0, #10]
  40db2c:	ubfx	x0, x0, #4, #1
  40db30:	and	w0, w0, #0xff
  40db34:	orr	w0, w1, w0
  40db38:	and	w2, w0, #0xff
  40db3c:	ldr	x1, [sp, #80]
  40db40:	ldrb	w0, [x1, #104]
  40db44:	bfi	w0, w2, #5, #1
  40db48:	strb	w0, [x1, #104]
  40db4c:	ldr	w0, [sp, #60]
  40db50:	cmp	w0, #0x2
  40db54:	b.ne	40db6c <error@@Base+0xbd24>  // b.any
  40db58:	ldr	x0, [sp, #80]
  40db5c:	ldrb	w1, [x0, #104]
  40db60:	orr	w1, w1, #0x10
  40db64:	strb	w1, [x0, #104]
  40db68:	b	40dbc4 <error@@Base+0xbd7c>
  40db6c:	ldr	w0, [sp, #60]
  40db70:	cmp	w0, #0x4
  40db74:	b.ne	40db8c <error@@Base+0xbd44>  // b.any
  40db78:	ldr	x0, [sp, #80]
  40db7c:	ldrb	w1, [x0, #104]
  40db80:	orr	w1, w1, #0x40
  40db84:	strb	w1, [x0, #104]
  40db88:	b	40dbc4 <error@@Base+0xbd7c>
  40db8c:	ldr	w0, [sp, #60]
  40db90:	cmp	w0, #0xc
  40db94:	b.eq	40dbac <error@@Base+0xbd64>  // b.none
  40db98:	ldr	x0, [sp, #64]
  40db9c:	ldr	w0, [x0, #8]
  40dba0:	and	w0, w0, #0x3ff00
  40dba4:	cmp	w0, #0x0
  40dba8:	b.eq	40dbc4 <error@@Base+0xbd7c>  // b.none
  40dbac:	ldr	x0, [sp, #80]
  40dbb0:	ldrb	w1, [x0, #104]
  40dbb4:	orr	w1, w1, #0xffffff80
  40dbb8:	strb	w1, [x0, #104]
  40dbbc:	b	40dbc4 <error@@Base+0xbd7c>
  40dbc0:	nop
  40dbc4:	ldr	x0, [sp, #88]
  40dbc8:	add	x0, x0, #0x1
  40dbcc:	str	x0, [sp, #88]
  40dbd0:	ldr	x0, [sp, #32]
  40dbd4:	ldr	x0, [x0, #8]
  40dbd8:	ldr	x1, [sp, #88]
  40dbdc:	cmp	x1, x0
  40dbe0:	b.lt	40dabc <error@@Base+0xbc74>  // b.tstop
  40dbe4:	ldr	x2, [sp, #24]
  40dbe8:	ldr	x1, [sp, #80]
  40dbec:	ldr	x0, [sp, #40]
  40dbf0:	bl	40d794 <error@@Base+0xb94c>
  40dbf4:	str	w0, [sp, #76]
  40dbf8:	ldr	w0, [sp, #76]
  40dbfc:	cmp	w0, #0x0
  40dc00:	cset	w0, ne  // ne = any
  40dc04:	and	w0, w0, #0xff
  40dc08:	and	x0, x0, #0xff
  40dc0c:	cmp	x0, #0x0
  40dc10:	b.eq	40dc20 <error@@Base+0xbdd8>  // b.none
  40dc14:	ldr	x0, [sp, #80]
  40dc18:	bl	40d98c <error@@Base+0xbb44>
  40dc1c:	str	xzr, [sp, #80]
  40dc20:	ldr	x0, [sp, #80]
  40dc24:	ldp	x29, x30, [sp], #96
  40dc28:	ret
  40dc2c:	stp	x29, x30, [sp, #-96]!
  40dc30:	mov	x29, sp
  40dc34:	str	x0, [sp, #40]
  40dc38:	str	x1, [sp, #32]
  40dc3c:	str	w2, [sp, #28]
  40dc40:	str	x3, [sp, #16]
  40dc44:	str	xzr, [sp, #80]
  40dc48:	mov	x1, #0x1                   	// #1
  40dc4c:	mov	x0, #0x70                  	// #112
  40dc50:	bl	4018e0 <calloc@plt>
  40dc54:	str	x0, [sp, #72]
  40dc58:	ldr	x0, [sp, #72]
  40dc5c:	cmp	x0, #0x0
  40dc60:	cset	w0, eq  // eq = none
  40dc64:	and	w0, w0, #0xff
  40dc68:	and	x0, x0, #0xff
  40dc6c:	cmp	x0, #0x0
  40dc70:	b.eq	40dc7c <error@@Base+0xbe34>  // b.none
  40dc74:	mov	x0, #0x0                   	// #0
  40dc78:	b	40df78 <error@@Base+0xc130>
  40dc7c:	ldr	x0, [sp, #72]
  40dc80:	add	x0, x0, #0x8
  40dc84:	ldr	x1, [sp, #32]
  40dc88:	bl	40be38 <error@@Base+0x9ff0>
  40dc8c:	str	w0, [sp, #68]
  40dc90:	ldr	w0, [sp, #68]
  40dc94:	cmp	w0, #0x0
  40dc98:	cset	w0, ne  // ne = any
  40dc9c:	and	w0, w0, #0xff
  40dca0:	and	x0, x0, #0xff
  40dca4:	cmp	x0, #0x0
  40dca8:	b.eq	40dcbc <error@@Base+0xbe74>  // b.none
  40dcac:	ldr	x0, [sp, #72]
  40dcb0:	bl	401a40 <free@plt>
  40dcb4:	mov	x0, #0x0                   	// #0
  40dcb8:	b	40df78 <error@@Base+0xc130>
  40dcbc:	ldr	w0, [sp, #28]
  40dcc0:	and	w0, w0, #0xf
  40dcc4:	and	w2, w0, #0xff
  40dcc8:	ldr	x1, [sp, #72]
  40dccc:	ldrb	w0, [x1, #104]
  40dcd0:	bfxil	w0, w2, #0, #4
  40dcd4:	strb	w0, [x1, #104]
  40dcd8:	ldr	x0, [sp, #72]
  40dcdc:	add	x1, x0, #0x8
  40dce0:	ldr	x0, [sp, #72]
  40dce4:	str	x1, [x0, #80]
  40dce8:	str	xzr, [sp, #88]
  40dcec:	b	40df24 <error@@Base+0xc0dc>
  40dcf0:	ldr	x0, [sp, #40]
  40dcf4:	ldr	x1, [x0]
  40dcf8:	ldr	x0, [sp, #32]
  40dcfc:	ldr	x2, [x0, #16]
  40dd00:	ldr	x0, [sp, #88]
  40dd04:	lsl	x0, x0, #3
  40dd08:	add	x0, x2, x0
  40dd0c:	ldr	x0, [x0]
  40dd10:	lsl	x0, x0, #4
  40dd14:	add	x0, x1, x0
  40dd18:	str	x0, [sp, #56]
  40dd1c:	ldr	x0, [sp, #56]
  40dd20:	ldrb	w0, [x0, #8]
  40dd24:	str	w0, [sp, #52]
  40dd28:	ldr	x0, [sp, #56]
  40dd2c:	ldr	w0, [x0, #8]
  40dd30:	ubfx	x0, x0, #8, #10
  40dd34:	and	w0, w0, #0xffff
  40dd38:	str	w0, [sp, #48]
  40dd3c:	ldr	w0, [sp, #52]
  40dd40:	cmp	w0, #0x1
  40dd44:	b.ne	40dd54 <error@@Base+0xbf0c>  // b.any
  40dd48:	ldr	w0, [sp, #48]
  40dd4c:	cmp	w0, #0x0
  40dd50:	b.eq	40df14 <error@@Base+0xc0cc>  // b.none
  40dd54:	ldr	x0, [sp, #72]
  40dd58:	ldrb	w0, [x0, #104]
  40dd5c:	ubfx	x0, x0, #5, #1
  40dd60:	and	w1, w0, #0xff
  40dd64:	ldr	x0, [sp, #56]
  40dd68:	ldrb	w0, [x0, #10]
  40dd6c:	ubfx	x0, x0, #4, #1
  40dd70:	and	w0, w0, #0xff
  40dd74:	orr	w0, w1, w0
  40dd78:	and	w2, w0, #0xff
  40dd7c:	ldr	x1, [sp, #72]
  40dd80:	ldrb	w0, [x1, #104]
  40dd84:	bfi	w0, w2, #5, #1
  40dd88:	strb	w0, [x1, #104]
  40dd8c:	ldr	w0, [sp, #52]
  40dd90:	cmp	w0, #0x2
  40dd94:	b.ne	40ddac <error@@Base+0xbf64>  // b.any
  40dd98:	ldr	x0, [sp, #72]
  40dd9c:	ldrb	w1, [x0, #104]
  40dda0:	orr	w1, w1, #0x10
  40dda4:	strb	w1, [x0, #104]
  40dda8:	b	40ddc8 <error@@Base+0xbf80>
  40ddac:	ldr	w0, [sp, #52]
  40ddb0:	cmp	w0, #0x4
  40ddb4:	b.ne	40ddc8 <error@@Base+0xbf80>  // b.any
  40ddb8:	ldr	x0, [sp, #72]
  40ddbc:	ldrb	w1, [x0, #104]
  40ddc0:	orr	w1, w1, #0x40
  40ddc4:	strb	w1, [x0, #104]
  40ddc8:	ldr	w0, [sp, #48]
  40ddcc:	cmp	w0, #0x0
  40ddd0:	b.eq	40df18 <error@@Base+0xc0d0>  // b.none
  40ddd4:	ldr	x0, [sp, #72]
  40ddd8:	ldr	x1, [x0, #80]
  40dddc:	ldr	x0, [sp, #72]
  40dde0:	add	x0, x0, #0x8
  40dde4:	cmp	x1, x0
  40dde8:	b.ne	40de64 <error@@Base+0xc01c>  // b.any
  40ddec:	mov	x0, #0x18                  	// #24
  40ddf0:	bl	401850 <malloc@plt>
  40ddf4:	mov	x1, x0
  40ddf8:	ldr	x0, [sp, #72]
  40ddfc:	str	x1, [x0, #80]
  40de00:	ldr	x0, [sp, #72]
  40de04:	ldr	x0, [x0, #80]
  40de08:	cmp	x0, #0x0
  40de0c:	cset	w0, eq  // eq = none
  40de10:	and	w0, w0, #0xff
  40de14:	and	x0, x0, #0xff
  40de18:	cmp	x0, #0x0
  40de1c:	b.eq	40de30 <error@@Base+0xbfe8>  // b.none
  40de20:	ldr	x0, [sp, #72]
  40de24:	bl	40d98c <error@@Base+0xbb44>
  40de28:	mov	x0, #0x0                   	// #0
  40de2c:	b	40df78 <error@@Base+0xc130>
  40de30:	ldr	x0, [sp, #72]
  40de34:	ldr	x0, [x0, #80]
  40de38:	ldr	x1, [sp, #32]
  40de3c:	bl	40be38 <error@@Base+0x9ff0>
  40de40:	cmp	w0, #0x0
  40de44:	b.eq	40de50 <error@@Base+0xc008>  // b.none
  40de48:	mov	x0, #0x0                   	// #0
  40de4c:	b	40df78 <error@@Base+0xc130>
  40de50:	str	xzr, [sp, #80]
  40de54:	ldr	x0, [sp, #72]
  40de58:	ldrb	w1, [x0, #104]
  40de5c:	orr	w1, w1, #0xffffff80
  40de60:	strb	w1, [x0, #104]
  40de64:	ldr	w0, [sp, #48]
  40de68:	and	w0, w0, #0x1
  40de6c:	cmp	w0, #0x0
  40de70:	b.eq	40de84 <error@@Base+0xc03c>  // b.none
  40de74:	ldr	w0, [sp, #28]
  40de78:	and	w0, w0, #0x1
  40de7c:	cmp	w0, #0x0
  40de80:	b.eq	40dee4 <error@@Base+0xc09c>  // b.none
  40de84:	ldr	w0, [sp, #48]
  40de88:	and	w0, w0, #0x2
  40de8c:	cmp	w0, #0x0
  40de90:	b.eq	40dea4 <error@@Base+0xc05c>  // b.none
  40de94:	ldr	w0, [sp, #28]
  40de98:	and	w0, w0, #0x1
  40de9c:	cmp	w0, #0x0
  40dea0:	b.ne	40dee4 <error@@Base+0xc09c>  // b.any
  40dea4:	ldr	w0, [sp, #48]
  40dea8:	and	w0, w0, #0x10
  40deac:	cmp	w0, #0x0
  40deb0:	b.eq	40dec4 <error@@Base+0xc07c>  // b.none
  40deb4:	ldr	w0, [sp, #28]
  40deb8:	and	w0, w0, #0x2
  40debc:	cmp	w0, #0x0
  40dec0:	b.eq	40dee4 <error@@Base+0xc09c>  // b.none
  40dec4:	ldr	w0, [sp, #48]
  40dec8:	and	w0, w0, #0x40
  40decc:	cmp	w0, #0x0
  40ded0:	b.eq	40df18 <error@@Base+0xc0d0>  // b.none
  40ded4:	ldr	w0, [sp, #28]
  40ded8:	and	w0, w0, #0x4
  40dedc:	cmp	w0, #0x0
  40dee0:	b.ne	40df18 <error@@Base+0xc0d0>  // b.any
  40dee4:	ldr	x0, [sp, #72]
  40dee8:	add	x2, x0, #0x8
  40deec:	ldr	x1, [sp, #88]
  40def0:	ldr	x0, [sp, #80]
  40def4:	sub	x0, x1, x0
  40def8:	mov	x1, x0
  40defc:	mov	x0, x2
  40df00:	bl	40d000 <error@@Base+0xb1b8>
  40df04:	ldr	x0, [sp, #80]
  40df08:	add	x0, x0, #0x1
  40df0c:	str	x0, [sp, #80]
  40df10:	b	40df18 <error@@Base+0xc0d0>
  40df14:	nop
  40df18:	ldr	x0, [sp, #88]
  40df1c:	add	x0, x0, #0x1
  40df20:	str	x0, [sp, #88]
  40df24:	ldr	x0, [sp, #32]
  40df28:	ldr	x0, [x0, #8]
  40df2c:	ldr	x1, [sp, #88]
  40df30:	cmp	x1, x0
  40df34:	b.lt	40dcf0 <error@@Base+0xbea8>  // b.tstop
  40df38:	ldr	x2, [sp, #16]
  40df3c:	ldr	x1, [sp, #72]
  40df40:	ldr	x0, [sp, #40]
  40df44:	bl	40d794 <error@@Base+0xb94c>
  40df48:	str	w0, [sp, #68]
  40df4c:	ldr	w0, [sp, #68]
  40df50:	cmp	w0, #0x0
  40df54:	cset	w0, ne  // ne = any
  40df58:	and	w0, w0, #0xff
  40df5c:	and	x0, x0, #0xff
  40df60:	cmp	x0, #0x0
  40df64:	b.eq	40df74 <error@@Base+0xc12c>  // b.none
  40df68:	ldr	x0, [sp, #72]
  40df6c:	bl	40d98c <error@@Base+0xbb44>
  40df70:	str	xzr, [sp, #72]
  40df74:	ldr	x0, [sp, #72]
  40df78:	ldp	x29, x30, [sp], #96
  40df7c:	ret
  40df80:	stp	x29, x30, [sp, #-64]!
  40df84:	mov	x29, sp
  40df88:	str	x0, [sp, #40]
  40df8c:	str	x1, [sp, #32]
  40df90:	str	x2, [sp, #24]
  40df94:	adrp	x0, 435000 <error@@Base+0x331b8>
  40df98:	add	x0, x0, #0x700
  40df9c:	ldr	x0, [x0]
  40dfa0:	and	x0, x0, #0x2000000
  40dfa4:	cmp	x0, #0x0
  40dfa8:	cset	w0, ne  // ne = any
  40dfac:	and	w2, w0, #0xff
  40dfb0:	ldr	x1, [sp, #24]
  40dfb4:	ldrb	w0, [x1, #56]
  40dfb8:	bfi	w0, w2, #4, #1
  40dfbc:	strb	w0, [x1, #56]
  40dfc0:	ldr	x0, [sp, #24]
  40dfc4:	ldrb	w1, [x0, #56]
  40dfc8:	orr	w1, w1, #0xffffff80
  40dfcc:	strb	w1, [x0, #56]
  40dfd0:	adrp	x0, 435000 <error@@Base+0x331b8>
  40dfd4:	add	x0, x0, #0x700
  40dfd8:	ldr	x0, [x0]
  40dfdc:	mov	x3, x0
  40dfe0:	ldr	x2, [sp, #32]
  40dfe4:	ldr	x1, [sp, #40]
  40dfe8:	ldr	x0, [sp, #24]
  40dfec:	bl	40edf4 <error@@Base+0xcfac>
  40dff0:	str	w0, [sp, #60]
  40dff4:	ldr	w0, [sp, #60]
  40dff8:	cmp	w0, #0x0
  40dffc:	b.ne	40e008 <error@@Base+0xc1c0>  // b.any
  40e000:	mov	x0, #0x0                   	// #0
  40e004:	b	40e028 <error@@Base+0xc1e0>
  40e008:	adrp	x0, 422000 <error@@Base+0x201b8>
  40e00c:	add	x0, x0, #0x688
  40e010:	ldrsw	x1, [sp, #60]
  40e014:	ldr	x1, [x0, x1, lsl #3]
  40e018:	adrp	x0, 422000 <error@@Base+0x201b8>
  40e01c:	add	x0, x0, #0x508
  40e020:	add	x0, x1, x0
  40e024:	bl	401b60 <gettext@plt>
  40e028:	ldp	x29, x30, [sp], #64
  40e02c:	ret
  40e030:	sub	sp, sp, #0x20
  40e034:	str	x0, [sp, #8]
  40e038:	adrp	x0, 435000 <error@@Base+0x331b8>
  40e03c:	add	x0, x0, #0x700
  40e040:	ldr	x0, [x0]
  40e044:	str	x0, [sp, #24]
  40e048:	adrp	x0, 435000 <error@@Base+0x331b8>
  40e04c:	add	x0, x0, #0x700
  40e050:	ldr	x1, [sp, #8]
  40e054:	str	x1, [x0]
  40e058:	ldr	x0, [sp, #24]
  40e05c:	add	sp, sp, #0x20
  40e060:	ret
  40e064:	stp	x29, x30, [sp, #-48]!
  40e068:	mov	x29, sp
  40e06c:	str	x0, [sp, #24]
  40e070:	ldr	x0, [sp, #24]
  40e074:	ldr	x0, [x0]
  40e078:	str	x0, [sp, #40]
  40e07c:	ldr	x0, [sp, #24]
  40e080:	ldr	x0, [x0, #32]
  40e084:	str	x0, [sp, #32]
  40e088:	mov	x2, #0x100                 	// #256
  40e08c:	mov	w1, #0x0                   	// #0
  40e090:	ldr	x0, [sp, #32]
  40e094:	bl	4018d0 <memset@plt>
  40e098:	ldr	x0, [sp, #40]
  40e09c:	ldr	x0, [x0, #72]
  40e0a0:	ldr	x2, [sp, #32]
  40e0a4:	mov	x1, x0
  40e0a8:	ldr	x0, [sp, #24]
  40e0ac:	bl	40e15c <error@@Base+0xc314>
  40e0b0:	ldr	x0, [sp, #40]
  40e0b4:	ldr	x1, [x0, #72]
  40e0b8:	ldr	x0, [sp, #40]
  40e0bc:	ldr	x0, [x0, #80]
  40e0c0:	cmp	x1, x0
  40e0c4:	b.eq	40e0e0 <error@@Base+0xc298>  // b.none
  40e0c8:	ldr	x0, [sp, #40]
  40e0cc:	ldr	x0, [x0, #80]
  40e0d0:	ldr	x2, [sp, #32]
  40e0d4:	mov	x1, x0
  40e0d8:	ldr	x0, [sp, #24]
  40e0dc:	bl	40e15c <error@@Base+0xc314>
  40e0e0:	ldr	x0, [sp, #40]
  40e0e4:	ldr	x1, [x0, #72]
  40e0e8:	ldr	x0, [sp, #40]
  40e0ec:	ldr	x0, [x0, #88]
  40e0f0:	cmp	x1, x0
  40e0f4:	b.eq	40e110 <error@@Base+0xc2c8>  // b.none
  40e0f8:	ldr	x0, [sp, #40]
  40e0fc:	ldr	x0, [x0, #88]
  40e100:	ldr	x2, [sp, #32]
  40e104:	mov	x1, x0
  40e108:	ldr	x0, [sp, #24]
  40e10c:	bl	40e15c <error@@Base+0xc314>
  40e110:	ldr	x0, [sp, #40]
  40e114:	ldr	x1, [x0, #72]
  40e118:	ldr	x0, [sp, #40]
  40e11c:	ldr	x0, [x0, #96]
  40e120:	cmp	x1, x0
  40e124:	b.eq	40e140 <error@@Base+0xc2f8>  // b.none
  40e128:	ldr	x0, [sp, #40]
  40e12c:	ldr	x0, [x0, #96]
  40e130:	ldr	x2, [sp, #32]
  40e134:	mov	x1, x0
  40e138:	ldr	x0, [sp, #24]
  40e13c:	bl	40e15c <error@@Base+0xc314>
  40e140:	ldr	x0, [sp, #24]
  40e144:	ldrb	w1, [x0, #56]
  40e148:	orr	w1, w1, #0x8
  40e14c:	strb	w1, [x0, #56]
  40e150:	mov	w0, #0x0                   	// #0
  40e154:	ldp	x29, x30, [sp], #48
  40e158:	ret
  40e15c:	sub	sp, sp, #0x220
  40e160:	stp	x29, x30, [sp]
  40e164:	mov	x29, sp
  40e168:	str	x0, [sp, #40]
  40e16c:	str	x1, [sp, #32]
  40e170:	str	x2, [sp, #24]
  40e174:	ldr	x0, [sp, #40]
  40e178:	ldr	x0, [x0]
  40e17c:	str	x0, [sp, #488]
  40e180:	ldr	x0, [sp, #488]
  40e184:	ldr	w0, [x0, #180]
  40e188:	cmp	w0, #0x1
  40e18c:	b.ne	40e1ac <error@@Base+0xc364>  // b.any
  40e190:	ldr	x0, [sp, #40]
  40e194:	ldr	x0, [x0, #24]
  40e198:	and	x0, x0, #0x400000
  40e19c:	cmp	x0, #0x0
  40e1a0:	b.eq	40e1ac <error@@Base+0xc364>  // b.none
  40e1a4:	mov	w0, #0x1                   	// #1
  40e1a8:	b	40e1b0 <error@@Base+0xc368>
  40e1ac:	mov	w0, #0x0                   	// #0
  40e1b0:	strb	w0, [sp, #487]
  40e1b4:	ldrb	w0, [sp, #487]
  40e1b8:	and	w0, w0, #0x1
  40e1bc:	strb	w0, [sp, #487]
  40e1c0:	str	xzr, [sp, #536]
  40e1c4:	b	40e838 <error@@Base+0xc9f0>
  40e1c8:	ldr	x0, [sp, #32]
  40e1cc:	ldr	x1, [x0, #24]
  40e1d0:	ldr	x0, [sp, #536]
  40e1d4:	lsl	x0, x0, #3
  40e1d8:	add	x0, x1, x0
  40e1dc:	ldr	x0, [x0]
  40e1e0:	str	x0, [sp, #528]
  40e1e4:	ldr	x0, [sp, #488]
  40e1e8:	ldr	x1, [x0]
  40e1ec:	ldr	x0, [sp, #528]
  40e1f0:	lsl	x0, x0, #4
  40e1f4:	add	x0, x1, x0
  40e1f8:	ldrb	w0, [x0, #8]
  40e1fc:	str	w0, [sp, #480]
  40e200:	ldr	w0, [sp, #480]
  40e204:	cmp	w0, #0x1
  40e208:	b.ne	40e434 <error@@Base+0xc5ec>  // b.any
  40e20c:	ldr	x0, [sp, #488]
  40e210:	ldr	x1, [x0]
  40e214:	ldr	x0, [sp, #528]
  40e218:	lsl	x0, x0, #4
  40e21c:	add	x0, x1, x0
  40e220:	ldrb	w0, [x0]
  40e224:	mov	w1, w0
  40e228:	ldr	x0, [sp, #24]
  40e22c:	str	x0, [sp, #456]
  40e230:	ldrb	w0, [sp, #487]
  40e234:	strb	w0, [sp, #455]
  40e238:	str	w1, [sp, #448]
  40e23c:	ldrsw	x0, [sp, #448]
  40e240:	ldr	x1, [sp, #456]
  40e244:	add	x0, x1, x0
  40e248:	mov	w1, #0x1                   	// #1
  40e24c:	strb	w1, [x0]
  40e250:	ldrb	w0, [sp, #455]
  40e254:	cmp	w0, #0x0
  40e258:	b.eq	40e278 <error@@Base+0xc430>  // b.none
  40e25c:	ldr	w0, [sp, #448]
  40e260:	bl	401b40 <tolower@plt>
  40e264:	sxtw	x0, w0
  40e268:	ldr	x1, [sp, #456]
  40e26c:	add	x0, x1, x0
  40e270:	mov	w1, #0x1                   	// #1
  40e274:	strb	w1, [x0]
  40e278:	nop
  40e27c:	ldr	x0, [sp, #40]
  40e280:	ldr	x0, [x0, #24]
  40e284:	and	x0, x0, #0x400000
  40e288:	cmp	x0, #0x0
  40e28c:	b.eq	40e82c <error@@Base+0xc9e4>  // b.none
  40e290:	ldr	x0, [sp, #488]
  40e294:	ldr	w0, [x0, #180]
  40e298:	cmp	w0, #0x1
  40e29c:	b.le	40e82c <error@@Base+0xc9e4>
  40e2a0:	add	x0, sp, #0x160
  40e2a4:	str	x0, [sp, #520]
  40e2a8:	ldr	x0, [sp, #488]
  40e2ac:	ldr	x1, [x0]
  40e2b0:	ldr	x0, [sp, #528]
  40e2b4:	lsl	x0, x0, #4
  40e2b8:	add	x1, x1, x0
  40e2bc:	ldr	x0, [sp, #520]
  40e2c0:	add	x2, x0, #0x1
  40e2c4:	str	x2, [sp, #520]
  40e2c8:	ldrb	w1, [x1]
  40e2cc:	strb	w1, [x0]
  40e2d0:	b	40e2fc <error@@Base+0xc4b4>
  40e2d4:	ldr	x0, [sp, #488]
  40e2d8:	ldr	x1, [x0]
  40e2dc:	ldr	x0, [sp, #528]
  40e2e0:	lsl	x0, x0, #4
  40e2e4:	add	x1, x1, x0
  40e2e8:	ldr	x0, [sp, #520]
  40e2ec:	add	x2, x0, #0x1
  40e2f0:	str	x2, [sp, #520]
  40e2f4:	ldrb	w1, [x1]
  40e2f8:	strb	w1, [x0]
  40e2fc:	ldr	x0, [sp, #528]
  40e300:	add	x0, x0, #0x1
  40e304:	str	x0, [sp, #528]
  40e308:	ldr	x1, [sp, #528]
  40e30c:	ldr	x0, [sp, #488]
  40e310:	ldr	x0, [x0, #16]
  40e314:	cmp	x1, x0
  40e318:	b.cs	40e364 <error@@Base+0xc51c>  // b.hs, b.nlast
  40e31c:	ldr	x0, [sp, #488]
  40e320:	ldr	x1, [x0]
  40e324:	ldr	x0, [sp, #528]
  40e328:	lsl	x0, x0, #4
  40e32c:	add	x0, x1, x0
  40e330:	ldrb	w0, [x0, #8]
  40e334:	cmp	w0, #0x1
  40e338:	b.ne	40e364 <error@@Base+0xc51c>  // b.any
  40e33c:	ldr	x0, [sp, #488]
  40e340:	ldr	x1, [x0]
  40e344:	ldr	x0, [sp, #528]
  40e348:	lsl	x0, x0, #4
  40e34c:	add	x0, x1, x0
  40e350:	ldrb	w0, [x0, #10]
  40e354:	and	w0, w0, #0x20
  40e358:	and	w0, w0, #0xff
  40e35c:	cmp	w0, #0x0
  40e360:	b.ne	40e2d4 <error@@Base+0xc48c>  // b.any
  40e364:	add	x0, sp, #0x150
  40e368:	mov	x2, #0x8                   	// #8
  40e36c:	mov	w1, #0x0                   	// #0
  40e370:	bl	4018d0 <memset@plt>
  40e374:	add	x0, sp, #0x160
  40e378:	ldr	x1, [sp, #520]
  40e37c:	sub	x0, x1, x0
  40e380:	mov	x4, x0
  40e384:	add	x2, sp, #0x150
  40e388:	add	x1, sp, #0x160
  40e38c:	add	x0, sp, #0x15c
  40e390:	mov	x3, x2
  40e394:	mov	x2, x4
  40e398:	bl	408e18 <error@@Base+0x6fd0>
  40e39c:	mov	x2, x0
  40e3a0:	add	x0, sp, #0x160
  40e3a4:	ldr	x1, [sp, #520]
  40e3a8:	sub	x0, x1, x0
  40e3ac:	cmp	x2, x0
  40e3b0:	b.ne	40e82c <error@@Base+0xc9e4>  // b.any
  40e3b4:	ldr	w0, [sp, #348]
  40e3b8:	bl	401b70 <towlower@plt>
  40e3bc:	mov	w3, w0
  40e3c0:	add	x1, sp, #0x150
  40e3c4:	add	x0, sp, #0x160
  40e3c8:	mov	x2, x1
  40e3cc:	mov	w1, w3
  40e3d0:	bl	401ba0 <wcrtomb@plt>
  40e3d4:	cmn	x0, #0x1
  40e3d8:	b.eq	40e82c <error@@Base+0xc9e4>  // b.none
  40e3dc:	ldrb	w0, [sp, #352]
  40e3e0:	mov	w1, w0
  40e3e4:	ldr	x0, [sp, #24]
  40e3e8:	str	x0, [sp, #440]
  40e3ec:	strb	wzr, [sp, #439]
  40e3f0:	str	w1, [sp, #432]
  40e3f4:	ldrsw	x0, [sp, #432]
  40e3f8:	ldr	x1, [sp, #440]
  40e3fc:	add	x0, x1, x0
  40e400:	mov	w1, #0x1                   	// #1
  40e404:	strb	w1, [x0]
  40e408:	ldrb	w0, [sp, #439]
  40e40c:	cmp	w0, #0x0
  40e410:	b.eq	40e828 <error@@Base+0xc9e0>  // b.none
  40e414:	ldr	w0, [sp, #432]
  40e418:	bl	401b40 <tolower@plt>
  40e41c:	sxtw	x0, w0
  40e420:	ldr	x1, [sp, #440]
  40e424:	add	x0, x1, x0
  40e428:	mov	w1, #0x1                   	// #1
  40e42c:	strb	w1, [x0]
  40e430:	b	40e828 <error@@Base+0xc9e0>
  40e434:	ldr	w0, [sp, #480]
  40e438:	cmp	w0, #0x3
  40e43c:	b.ne	40e530 <error@@Base+0xc6e8>  // b.any
  40e440:	str	wzr, [sp, #516]
  40e444:	str	wzr, [sp, #512]
  40e448:	b	40e520 <error@@Base+0xc6d8>
  40e44c:	ldr	x0, [sp, #488]
  40e450:	ldr	x1, [x0]
  40e454:	ldr	x0, [sp, #528]
  40e458:	lsl	x0, x0, #4
  40e45c:	add	x0, x1, x0
  40e460:	ldr	x1, [x0]
  40e464:	ldrsw	x0, [sp, #516]
  40e468:	lsl	x0, x0, #3
  40e46c:	add	x0, x1, x0
  40e470:	ldr	x0, [x0]
  40e474:	str	x0, [sp, #464]
  40e478:	str	wzr, [sp, #508]
  40e47c:	b	40e508 <error@@Base+0xc6c0>
  40e480:	ldr	w0, [sp, #508]
  40e484:	ldr	x1, [sp, #464]
  40e488:	lsr	x0, x1, x0
  40e48c:	and	x0, x0, #0x1
  40e490:	cmp	x0, #0x0
  40e494:	b.eq	40e4f0 <error@@Base+0xc6a8>  // b.none
  40e498:	ldr	x0, [sp, #24]
  40e49c:	str	x0, [sp, #424]
  40e4a0:	ldrb	w0, [sp, #487]
  40e4a4:	strb	w0, [sp, #423]
  40e4a8:	ldr	w0, [sp, #512]
  40e4ac:	str	w0, [sp, #416]
  40e4b0:	ldrsw	x0, [sp, #416]
  40e4b4:	ldr	x1, [sp, #424]
  40e4b8:	add	x0, x1, x0
  40e4bc:	mov	w1, #0x1                   	// #1
  40e4c0:	strb	w1, [x0]
  40e4c4:	ldrb	w0, [sp, #423]
  40e4c8:	cmp	w0, #0x0
  40e4cc:	b.eq	40e4ec <error@@Base+0xc6a4>  // b.none
  40e4d0:	ldr	w0, [sp, #416]
  40e4d4:	bl	401b40 <tolower@plt>
  40e4d8:	sxtw	x0, w0
  40e4dc:	ldr	x1, [sp, #424]
  40e4e0:	add	x0, x1, x0
  40e4e4:	mov	w1, #0x1                   	// #1
  40e4e8:	strb	w1, [x0]
  40e4ec:	nop
  40e4f0:	ldr	w0, [sp, #508]
  40e4f4:	add	w0, w0, #0x1
  40e4f8:	str	w0, [sp, #508]
  40e4fc:	ldr	w0, [sp, #512]
  40e500:	add	w0, w0, #0x1
  40e504:	str	w0, [sp, #512]
  40e508:	ldr	w0, [sp, #508]
  40e50c:	cmp	w0, #0x3f
  40e510:	b.le	40e480 <error@@Base+0xc638>
  40e514:	ldr	w0, [sp, #516]
  40e518:	add	w0, w0, #0x1
  40e51c:	str	w0, [sp, #516]
  40e520:	ldr	w0, [sp, #516]
  40e524:	cmp	w0, #0x3
  40e528:	b.le	40e44c <error@@Base+0xc604>
  40e52c:	b	40e82c <error@@Base+0xc9e4>
  40e530:	ldr	w0, [sp, #480]
  40e534:	cmp	w0, #0x6
  40e538:	b.ne	40e7d4 <error@@Base+0xc98c>  // b.any
  40e53c:	ldr	x0, [sp, #488]
  40e540:	ldr	x1, [x0]
  40e544:	ldr	x0, [sp, #528]
  40e548:	lsl	x0, x0, #4
  40e54c:	add	x0, x1, x0
  40e550:	ldr	x0, [x0]
  40e554:	str	x0, [sp, #472]
  40e558:	ldr	x0, [sp, #488]
  40e55c:	ldr	w0, [x0, #180]
  40e560:	cmp	w0, #0x1
  40e564:	b.le	40e650 <error@@Base+0xc808>
  40e568:	ldr	x0, [sp, #472]
  40e56c:	ldr	x0, [x0, #72]
  40e570:	cmp	x0, #0x0
  40e574:	b.ne	40e5a0 <error@@Base+0xc758>  // b.any
  40e578:	ldr	x0, [sp, #472]
  40e57c:	ldrb	w0, [x0, #32]
  40e580:	and	w0, w0, #0x1
  40e584:	and	w0, w0, #0xff
  40e588:	cmp	w0, #0x0
  40e58c:	b.ne	40e5a0 <error@@Base+0xc758>  // b.any
  40e590:	ldr	x0, [sp, #472]
  40e594:	ldr	x0, [x0, #64]
  40e598:	cmp	x0, #0x0
  40e59c:	b.eq	40e650 <error@@Base+0xc808>  // b.none
  40e5a0:	strb	wzr, [sp, #335]
  40e5a4:	add	x0, sp, #0x140
  40e5a8:	mov	x2, #0x8                   	// #8
  40e5ac:	mov	w1, #0x0                   	// #0
  40e5b0:	bl	4018d0 <memset@plt>
  40e5b4:	add	x1, sp, #0x140
  40e5b8:	add	x0, sp, #0x14f
  40e5bc:	mov	x3, x1
  40e5c0:	mov	x2, #0x1                   	// #1
  40e5c4:	mov	x1, x0
  40e5c8:	mov	x0, #0x0                   	// #0
  40e5cc:	bl	408e18 <error@@Base+0x6fd0>
  40e5d0:	cmn	x0, #0x2
  40e5d4:	b.ne	40e630 <error@@Base+0xc7e8>  // b.any
  40e5d8:	ldrb	w0, [sp, #335]
  40e5dc:	mov	w1, w0
  40e5e0:	ldr	x0, [sp, #24]
  40e5e4:	str	x0, [sp, #408]
  40e5e8:	strb	wzr, [sp, #407]
  40e5ec:	str	w1, [sp, #400]
  40e5f0:	ldrsw	x0, [sp, #400]
  40e5f4:	ldr	x1, [sp, #408]
  40e5f8:	add	x0, x1, x0
  40e5fc:	mov	w1, #0x1                   	// #1
  40e600:	strb	w1, [x0]
  40e604:	ldrb	w0, [sp, #407]
  40e608:	cmp	w0, #0x0
  40e60c:	b.eq	40e62c <error@@Base+0xc7e4>  // b.none
  40e610:	ldr	w0, [sp, #400]
  40e614:	bl	401b40 <tolower@plt>
  40e618:	sxtw	x0, w0
  40e61c:	ldr	x1, [sp, #408]
  40e620:	add	x0, x1, x0
  40e624:	mov	w1, #0x1                   	// #1
  40e628:	strb	w1, [x0]
  40e62c:	nop
  40e630:	ldrb	w0, [sp, #335]
  40e634:	add	w0, w0, #0x1
  40e638:	and	w0, w0, #0xff
  40e63c:	strb	w0, [sp, #335]
  40e640:	ldrb	w0, [sp, #335]
  40e644:	cmp	w0, #0x0
  40e648:	b.ne	40e5a4 <error@@Base+0xc75c>  // b.any
  40e64c:	b	40e82c <error@@Base+0xc9e4>
  40e650:	str	xzr, [sp, #496]
  40e654:	b	40e7bc <error@@Base+0xc974>
  40e658:	add	x0, sp, #0x138
  40e65c:	mov	x2, #0x8                   	// #8
  40e660:	mov	w1, #0x0                   	// #0
  40e664:	bl	4018d0 <memset@plt>
  40e668:	ldr	x0, [sp, #472]
  40e66c:	ldr	x1, [x0]
  40e670:	ldr	x0, [sp, #496]
  40e674:	lsl	x0, x0, #2
  40e678:	add	x0, x1, x0
  40e67c:	ldr	w1, [x0]
  40e680:	add	x2, sp, #0x138
  40e684:	add	x0, sp, #0x38
  40e688:	bl	401ba0 <wcrtomb@plt>
  40e68c:	cmn	x0, #0x1
  40e690:	b.eq	40e6f4 <error@@Base+0xc8ac>  // b.none
  40e694:	add	x0, sp, #0x38
  40e698:	ldrb	w0, [x0]
  40e69c:	mov	w1, w0
  40e6a0:	ldr	x0, [sp, #24]
  40e6a4:	str	x0, [sp, #392]
  40e6a8:	ldrb	w0, [sp, #487]
  40e6ac:	strb	w0, [sp, #391]
  40e6b0:	str	w1, [sp, #384]
  40e6b4:	ldrsw	x0, [sp, #384]
  40e6b8:	ldr	x1, [sp, #392]
  40e6bc:	add	x0, x1, x0
  40e6c0:	mov	w1, #0x1                   	// #1
  40e6c4:	strb	w1, [x0]
  40e6c8:	ldrb	w0, [sp, #391]
  40e6cc:	cmp	w0, #0x0
  40e6d0:	b.eq	40e6f0 <error@@Base+0xc8a8>  // b.none
  40e6d4:	ldr	w0, [sp, #384]
  40e6d8:	bl	401b40 <tolower@plt>
  40e6dc:	sxtw	x0, w0
  40e6e0:	ldr	x1, [sp, #392]
  40e6e4:	add	x0, x1, x0
  40e6e8:	mov	w1, #0x1                   	// #1
  40e6ec:	strb	w1, [x0]
  40e6f0:	nop
  40e6f4:	ldr	x0, [sp, #40]
  40e6f8:	ldr	x0, [x0, #24]
  40e6fc:	and	x0, x0, #0x400000
  40e700:	cmp	x0, #0x0
  40e704:	b.eq	40e7b0 <error@@Base+0xc968>  // b.none
  40e708:	ldr	x0, [sp, #488]
  40e70c:	ldr	w0, [x0, #180]
  40e710:	cmp	w0, #0x1
  40e714:	b.le	40e7b0 <error@@Base+0xc968>
  40e718:	ldr	x0, [sp, #472]
  40e71c:	ldr	x1, [x0]
  40e720:	ldr	x0, [sp, #496]
  40e724:	lsl	x0, x0, #2
  40e728:	add	x0, x1, x0
  40e72c:	ldr	w0, [x0]
  40e730:	bl	401b70 <towlower@plt>
  40e734:	mov	w3, w0
  40e738:	add	x1, sp, #0x138
  40e73c:	add	x0, sp, #0x38
  40e740:	mov	x2, x1
  40e744:	mov	w1, w3
  40e748:	bl	401ba0 <wcrtomb@plt>
  40e74c:	cmn	x0, #0x1
  40e750:	b.eq	40e7b0 <error@@Base+0xc968>  // b.none
  40e754:	add	x0, sp, #0x38
  40e758:	ldrb	w0, [x0]
  40e75c:	mov	w1, w0
  40e760:	ldr	x0, [sp, #24]
  40e764:	str	x0, [sp, #376]
  40e768:	strb	wzr, [sp, #375]
  40e76c:	str	w1, [sp, #368]
  40e770:	ldrsw	x0, [sp, #368]
  40e774:	ldr	x1, [sp, #376]
  40e778:	add	x0, x1, x0
  40e77c:	mov	w1, #0x1                   	// #1
  40e780:	strb	w1, [x0]
  40e784:	ldrb	w0, [sp, #375]
  40e788:	cmp	w0, #0x0
  40e78c:	b.eq	40e7ac <error@@Base+0xc964>  // b.none
  40e790:	ldr	w0, [sp, #368]
  40e794:	bl	401b40 <tolower@plt>
  40e798:	sxtw	x0, w0
  40e79c:	ldr	x1, [sp, #376]
  40e7a0:	add	x0, x1, x0
  40e7a4:	mov	w1, #0x1                   	// #1
  40e7a8:	strb	w1, [x0]
  40e7ac:	nop
  40e7b0:	ldr	x0, [sp, #496]
  40e7b4:	add	x0, x0, #0x1
  40e7b8:	str	x0, [sp, #496]
  40e7bc:	ldr	x0, [sp, #472]
  40e7c0:	ldr	x0, [x0, #40]
  40e7c4:	ldr	x1, [sp, #496]
  40e7c8:	cmp	x1, x0
  40e7cc:	b.lt	40e658 <error@@Base+0xc810>  // b.tstop
  40e7d0:	b	40e82c <error@@Base+0xc9e4>
  40e7d4:	ldr	w0, [sp, #480]
  40e7d8:	cmp	w0, #0x5
  40e7dc:	b.eq	40e7f8 <error@@Base+0xc9b0>  // b.none
  40e7e0:	ldr	w0, [sp, #480]
  40e7e4:	cmp	w0, #0x7
  40e7e8:	b.eq	40e7f8 <error@@Base+0xc9b0>  // b.none
  40e7ec:	ldr	w0, [sp, #480]
  40e7f0:	cmp	w0, #0x2
  40e7f4:	b.ne	40e82c <error@@Base+0xc9e4>  // b.any
  40e7f8:	mov	x2, #0x100                 	// #256
  40e7fc:	mov	w1, #0x1                   	// #1
  40e800:	ldr	x0, [sp, #24]
  40e804:	bl	4018d0 <memset@plt>
  40e808:	ldr	w0, [sp, #480]
  40e80c:	cmp	w0, #0x2
  40e810:	b.ne	40e850 <error@@Base+0xca08>  // b.any
  40e814:	ldr	x0, [sp, #40]
  40e818:	ldrb	w1, [x0, #56]
  40e81c:	orr	w1, w1, #0x1
  40e820:	strb	w1, [x0, #56]
  40e824:	b	40e850 <error@@Base+0xca08>
  40e828:	nop
  40e82c:	ldr	x0, [sp, #536]
  40e830:	add	x0, x0, #0x1
  40e834:	str	x0, [sp, #536]
  40e838:	ldr	x0, [sp, #32]
  40e83c:	ldr	x0, [x0, #16]
  40e840:	ldr	x1, [sp, #536]
  40e844:	cmp	x1, x0
  40e848:	b.lt	40e1c8 <error@@Base+0xc380>  // b.tstop
  40e84c:	b	40e854 <error@@Base+0xca0c>
  40e850:	nop
  40e854:	ldp	x29, x30, [sp]
  40e858:	add	sp, sp, #0x220
  40e85c:	ret
  40e860:	stp	x29, x30, [sp, #-64]!
  40e864:	mov	x29, sp
  40e868:	str	x0, [sp, #40]
  40e86c:	str	x1, [sp, #32]
  40e870:	str	w2, [sp, #28]
  40e874:	ldr	w0, [sp, #28]
  40e878:	and	w0, w0, #0x1
  40e87c:	cmp	w0, #0x0
  40e880:	b.eq	40e890 <error@@Base+0xca48>  // b.none
  40e884:	mov	x0, #0xb2fc                	// #45820
  40e888:	movk	x0, #0x3, lsl #16
  40e88c:	b	40e898 <error@@Base+0xca50>
  40e890:	mov	x0, #0x2c6                 	// #710
  40e894:	movk	x0, #0x101, lsl #16
  40e898:	str	x0, [sp, #48]
  40e89c:	ldr	x0, [sp, #40]
  40e8a0:	str	xzr, [x0]
  40e8a4:	ldr	x0, [sp, #40]
  40e8a8:	str	xzr, [x0, #8]
  40e8ac:	ldr	x0, [sp, #40]
  40e8b0:	str	xzr, [x0, #16]
  40e8b4:	mov	x0, #0x100                 	// #256
  40e8b8:	bl	401850 <malloc@plt>
  40e8bc:	mov	x1, x0
  40e8c0:	ldr	x0, [sp, #40]
  40e8c4:	str	x1, [x0, #32]
  40e8c8:	ldr	x0, [sp, #40]
  40e8cc:	ldr	x0, [x0, #32]
  40e8d0:	cmp	x0, #0x0
  40e8d4:	cset	w0, eq  // eq = none
  40e8d8:	and	w0, w0, #0xff
  40e8dc:	and	x0, x0, #0xff
  40e8e0:	cmp	x0, #0x0
  40e8e4:	b.eq	40e8f0 <error@@Base+0xcaa8>  // b.none
  40e8e8:	mov	w0, #0xc                   	// #12
  40e8ec:	b	40e9f4 <error@@Base+0xcbac>
  40e8f0:	ldrsw	x0, [sp, #28]
  40e8f4:	lsl	x0, x0, #21
  40e8f8:	and	x0, x0, #0x400000
  40e8fc:	ldr	x1, [sp, #48]
  40e900:	orr	x0, x1, x0
  40e904:	str	x0, [sp, #48]
  40e908:	ldr	w0, [sp, #28]
  40e90c:	and	w0, w0, #0x4
  40e910:	cmp	w0, #0x0
  40e914:	b.eq	40e944 <error@@Base+0xcafc>  // b.none
  40e918:	ldr	x0, [sp, #48]
  40e91c:	and	x0, x0, #0xffffffffffffffbf
  40e920:	str	x0, [sp, #48]
  40e924:	ldr	x0, [sp, #48]
  40e928:	orr	x0, x0, #0x100
  40e92c:	str	x0, [sp, #48]
  40e930:	ldr	x0, [sp, #40]
  40e934:	ldrb	w1, [x0, #56]
  40e938:	orr	w1, w1, #0xffffff80
  40e93c:	strb	w1, [x0, #56]
  40e940:	b	40e954 <error@@Base+0xcb0c>
  40e944:	ldr	x0, [sp, #40]
  40e948:	ldrb	w1, [x0, #56]
  40e94c:	and	w1, w1, #0x7f
  40e950:	strb	w1, [x0, #56]
  40e954:	ldr	w0, [sp, #28]
  40e958:	and	w0, w0, #0x8
  40e95c:	cmp	w0, #0x0
  40e960:	cset	w0, ne  // ne = any
  40e964:	and	w2, w0, #0xff
  40e968:	ldr	x1, [sp, #40]
  40e96c:	ldrb	w0, [x1, #56]
  40e970:	bfi	w0, w2, #4, #1
  40e974:	strb	w0, [x1, #56]
  40e978:	ldr	x0, [sp, #40]
  40e97c:	str	xzr, [x0, #40]
  40e980:	ldr	x0, [sp, #32]
  40e984:	bl	401760 <strlen@plt>
  40e988:	ldr	x3, [sp, #48]
  40e98c:	mov	x2, x0
  40e990:	ldr	x1, [sp, #32]
  40e994:	ldr	x0, [sp, #40]
  40e998:	bl	40edf4 <error@@Base+0xcfac>
  40e99c:	str	w0, [sp, #60]
  40e9a0:	ldr	w0, [sp, #60]
  40e9a4:	cmp	w0, #0x10
  40e9a8:	b.ne	40e9b4 <error@@Base+0xcb6c>  // b.any
  40e9ac:	mov	w0, #0x8                   	// #8
  40e9b0:	str	w0, [sp, #60]
  40e9b4:	ldr	w0, [sp, #60]
  40e9b8:	cmp	w0, #0x0
  40e9bc:	cset	w0, eq  // eq = none
  40e9c0:	and	w0, w0, #0xff
  40e9c4:	and	x0, x0, #0xff
  40e9c8:	cmp	x0, #0x0
  40e9cc:	b.eq	40e9dc <error@@Base+0xcb94>  // b.none
  40e9d0:	ldr	x0, [sp, #40]
  40e9d4:	bl	40e064 <error@@Base+0xc21c>
  40e9d8:	b	40e9f0 <error@@Base+0xcba8>
  40e9dc:	ldr	x0, [sp, #40]
  40e9e0:	ldr	x0, [x0, #32]
  40e9e4:	bl	401a40 <free@plt>
  40e9e8:	ldr	x0, [sp, #40]
  40e9ec:	str	xzr, [x0, #32]
  40e9f0:	ldr	w0, [sp, #60]
  40e9f4:	ldp	x29, x30, [sp], #64
  40e9f8:	ret
  40e9fc:	stp	x29, x30, [sp, #-80]!
  40ea00:	mov	x29, sp
  40ea04:	str	w0, [sp, #44]
  40ea08:	str	x1, [sp, #32]
  40ea0c:	str	x2, [sp, #24]
  40ea10:	str	x3, [sp, #16]
  40ea14:	mov	w0, #0x11                  	// #17
  40ea18:	str	w0, [sp, #68]
  40ea1c:	ldr	w0, [sp, #44]
  40ea20:	lsr	w0, w0, #31
  40ea24:	and	w0, w0, #0xff
  40ea28:	and	x0, x0, #0xff
  40ea2c:	cmp	x0, #0x0
  40ea30:	b.ne	40ea54 <error@@Base+0xcc0c>  // b.any
  40ea34:	ldr	w1, [sp, #44]
  40ea38:	ldr	w0, [sp, #68]
  40ea3c:	cmp	w1, w0
  40ea40:	cset	w0, ge  // ge = tcont
  40ea44:	and	w0, w0, #0xff
  40ea48:	and	x0, x0, #0xff
  40ea4c:	cmp	x0, #0x0
  40ea50:	b.eq	40ea58 <error@@Base+0xcc10>  // b.none
  40ea54:	bl	401980 <abort@plt>
  40ea58:	adrp	x0, 422000 <error@@Base+0x201b8>
  40ea5c:	add	x0, x0, #0x688
  40ea60:	ldrsw	x1, [sp, #44]
  40ea64:	ldr	x1, [x0, x1, lsl #3]
  40ea68:	adrp	x0, 422000 <error@@Base+0x201b8>
  40ea6c:	add	x0, x0, #0x508
  40ea70:	add	x0, x1, x0
  40ea74:	bl	401b60 <gettext@plt>
  40ea78:	str	x0, [sp, #56]
  40ea7c:	ldr	x0, [sp, #56]
  40ea80:	bl	401760 <strlen@plt>
  40ea84:	add	x0, x0, #0x1
  40ea88:	str	x0, [sp, #48]
  40ea8c:	ldr	x0, [sp, #16]
  40ea90:	cmp	x0, #0x0
  40ea94:	cset	w0, ne  // ne = any
  40ea98:	and	w0, w0, #0xff
  40ea9c:	and	x0, x0, #0xff
  40eaa0:	cmp	x0, #0x0
  40eaa4:	b.eq	40eafc <error@@Base+0xccb4>  // b.none
  40eaa8:	ldr	x0, [sp, #48]
  40eaac:	str	x0, [sp, #72]
  40eab0:	ldr	x1, [sp, #48]
  40eab4:	ldr	x0, [sp, #16]
  40eab8:	cmp	x1, x0
  40eabc:	cset	w0, hi  // hi = pmore
  40eac0:	and	w0, w0, #0xff
  40eac4:	and	x0, x0, #0xff
  40eac8:	cmp	x0, #0x0
  40eacc:	b.eq	40eaec <error@@Base+0xcca4>  // b.none
  40ead0:	ldr	x0, [sp, #16]
  40ead4:	sub	x0, x0, #0x1
  40ead8:	str	x0, [sp, #72]
  40eadc:	ldr	x1, [sp, #24]
  40eae0:	ldr	x0, [sp, #72]
  40eae4:	add	x0, x1, x0
  40eae8:	strb	wzr, [x0]
  40eaec:	ldr	x2, [sp, #72]
  40eaf0:	ldr	x1, [sp, #56]
  40eaf4:	ldr	x0, [sp, #24]
  40eaf8:	bl	401730 <memcpy@plt>
  40eafc:	ldr	x0, [sp, #48]
  40eb00:	ldp	x29, x30, [sp], #80
  40eb04:	ret
  40eb08:	stp	x29, x30, [sp, #-64]!
  40eb0c:	mov	x29, sp
  40eb10:	str	x0, [sp, #24]
  40eb14:	ldr	x0, [sp, #24]
  40eb18:	ldr	x0, [x0]
  40eb1c:	cmp	x0, #0x0
  40eb20:	b.eq	40eb64 <error@@Base+0xcd1c>  // b.none
  40eb24:	str	xzr, [sp, #56]
  40eb28:	b	40eb50 <error@@Base+0xcd08>
  40eb2c:	ldr	x0, [sp, #24]
  40eb30:	ldr	x1, [x0]
  40eb34:	ldr	x0, [sp, #56]
  40eb38:	lsl	x0, x0, #4
  40eb3c:	add	x0, x1, x0
  40eb40:	bl	4165e4 <error@@Base+0x1479c>
  40eb44:	ldr	x0, [sp, #56]
  40eb48:	add	x0, x0, #0x1
  40eb4c:	str	x0, [sp, #56]
  40eb50:	ldr	x0, [sp, #24]
  40eb54:	ldr	x1, [x0, #16]
  40eb58:	ldr	x0, [sp, #56]
  40eb5c:	cmp	x1, x0
  40eb60:	b.hi	40eb2c <error@@Base+0xcce4>  // b.pmore
  40eb64:	ldr	x0, [sp, #24]
  40eb68:	ldr	x0, [x0, #24]
  40eb6c:	bl	401a40 <free@plt>
  40eb70:	str	xzr, [sp, #56]
  40eb74:	b	40ec2c <error@@Base+0xcde4>
  40eb78:	ldr	x0, [sp, #24]
  40eb7c:	ldr	x0, [x0, #48]
  40eb80:	cmp	x0, #0x0
  40eb84:	b.eq	40ebb0 <error@@Base+0xcd68>  // b.none
  40eb88:	ldr	x0, [sp, #24]
  40eb8c:	ldr	x2, [x0, #48]
  40eb90:	ldr	x1, [sp, #56]
  40eb94:	mov	x0, x1
  40eb98:	lsl	x0, x0, #1
  40eb9c:	add	x0, x0, x1
  40eba0:	lsl	x0, x0, #3
  40eba4:	add	x0, x2, x0
  40eba8:	ldr	x0, [x0, #16]
  40ebac:	bl	401a40 <free@plt>
  40ebb0:	ldr	x0, [sp, #24]
  40ebb4:	ldr	x0, [x0, #56]
  40ebb8:	cmp	x0, #0x0
  40ebbc:	b.eq	40ebe8 <error@@Base+0xcda0>  // b.none
  40ebc0:	ldr	x0, [sp, #24]
  40ebc4:	ldr	x2, [x0, #56]
  40ebc8:	ldr	x1, [sp, #56]
  40ebcc:	mov	x0, x1
  40ebd0:	lsl	x0, x0, #1
  40ebd4:	add	x0, x0, x1
  40ebd8:	lsl	x0, x0, #3
  40ebdc:	add	x0, x2, x0
  40ebe0:	ldr	x0, [x0, #16]
  40ebe4:	bl	401a40 <free@plt>
  40ebe8:	ldr	x0, [sp, #24]
  40ebec:	ldr	x0, [x0, #40]
  40ebf0:	cmp	x0, #0x0
  40ebf4:	b.eq	40ec20 <error@@Base+0xcdd8>  // b.none
  40ebf8:	ldr	x0, [sp, #24]
  40ebfc:	ldr	x2, [x0, #40]
  40ec00:	ldr	x1, [sp, #56]
  40ec04:	mov	x0, x1
  40ec08:	lsl	x0, x0, #1
  40ec0c:	add	x0, x0, x1
  40ec10:	lsl	x0, x0, #3
  40ec14:	add	x0, x2, x0
  40ec18:	ldr	x0, [x0, #16]
  40ec1c:	bl	401a40 <free@plt>
  40ec20:	ldr	x0, [sp, #56]
  40ec24:	add	x0, x0, #0x1
  40ec28:	str	x0, [sp, #56]
  40ec2c:	ldr	x0, [sp, #24]
  40ec30:	ldr	x1, [x0, #16]
  40ec34:	ldr	x0, [sp, #56]
  40ec38:	cmp	x1, x0
  40ec3c:	b.hi	40eb78 <error@@Base+0xcd30>  // b.pmore
  40ec40:	ldr	x0, [sp, #24]
  40ec44:	ldr	x0, [x0, #40]
  40ec48:	bl	401a40 <free@plt>
  40ec4c:	ldr	x0, [sp, #24]
  40ec50:	ldr	x0, [x0, #48]
  40ec54:	bl	401a40 <free@plt>
  40ec58:	ldr	x0, [sp, #24]
  40ec5c:	ldr	x0, [x0, #56]
  40ec60:	bl	401a40 <free@plt>
  40ec64:	ldr	x0, [sp, #24]
  40ec68:	ldr	x0, [x0]
  40ec6c:	bl	401a40 <free@plt>
  40ec70:	ldr	x0, [sp, #24]
  40ec74:	ldr	x0, [x0, #64]
  40ec78:	cmp	x0, #0x0
  40ec7c:	b.eq	40ed24 <error@@Base+0xcedc>  // b.none
  40ec80:	str	xzr, [sp, #56]
  40ec84:	b	40ed10 <error@@Base+0xcec8>
  40ec88:	ldr	x0, [sp, #24]
  40ec8c:	ldr	x2, [x0, #64]
  40ec90:	ldr	x1, [sp, #56]
  40ec94:	mov	x0, x1
  40ec98:	lsl	x0, x0, #1
  40ec9c:	add	x0, x0, x1
  40eca0:	lsl	x0, x0, #3
  40eca4:	add	x0, x2, x0
  40eca8:	str	x0, [sp, #40]
  40ecac:	str	xzr, [sp, #48]
  40ecb0:	b	40ece4 <error@@Base+0xce9c>
  40ecb4:	ldr	x0, [sp, #40]
  40ecb8:	ldr	x1, [x0, #16]
  40ecbc:	ldr	x0, [sp, #48]
  40ecc0:	lsl	x0, x0, #3
  40ecc4:	add	x0, x1, x0
  40ecc8:	ldr	x0, [x0]
  40eccc:	str	x0, [sp, #32]
  40ecd0:	ldr	x0, [sp, #32]
  40ecd4:	bl	40d98c <error@@Base+0xbb44>
  40ecd8:	ldr	x0, [sp, #48]
  40ecdc:	add	x0, x0, #0x1
  40ece0:	str	x0, [sp, #48]
  40ece4:	ldr	x0, [sp, #40]
  40ece8:	ldr	x0, [x0]
  40ecec:	ldr	x1, [sp, #48]
  40ecf0:	cmp	x1, x0
  40ecf4:	b.lt	40ecb4 <error@@Base+0xce6c>  // b.tstop
  40ecf8:	ldr	x0, [sp, #40]
  40ecfc:	ldr	x0, [x0, #16]
  40ed00:	bl	401a40 <free@plt>
  40ed04:	ldr	x0, [sp, #56]
  40ed08:	add	x0, x0, #0x1
  40ed0c:	str	x0, [sp, #56]
  40ed10:	ldr	x0, [sp, #24]
  40ed14:	ldr	x1, [x0, #136]
  40ed18:	ldr	x0, [sp, #56]
  40ed1c:	cmp	x1, x0
  40ed20:	b.cs	40ec88 <error@@Base+0xce40>  // b.hs, b.nlast
  40ed24:	ldr	x0, [sp, #24]
  40ed28:	ldr	x0, [x0, #64]
  40ed2c:	bl	401a40 <free@plt>
  40ed30:	ldr	x0, [sp, #24]
  40ed34:	ldr	x1, [x0, #120]
  40ed38:	adrp	x0, 422000 <error@@Base+0x201b8>
  40ed3c:	add	x0, x0, #0x710
  40ed40:	cmp	x1, x0
  40ed44:	b.eq	40ed54 <error@@Base+0xcf0c>  // b.none
  40ed48:	ldr	x0, [sp, #24]
  40ed4c:	ldr	x0, [x0, #120]
  40ed50:	bl	401a40 <free@plt>
  40ed54:	ldr	x0, [sp, #24]
  40ed58:	ldr	x0, [x0, #224]
  40ed5c:	bl	401a40 <free@plt>
  40ed60:	ldr	x0, [sp, #24]
  40ed64:	bl	401a40 <free@plt>
  40ed68:	nop
  40ed6c:	ldp	x29, x30, [sp], #64
  40ed70:	ret
  40ed74:	stp	x29, x30, [sp, #-48]!
  40ed78:	mov	x29, sp
  40ed7c:	str	x0, [sp, #24]
  40ed80:	ldr	x0, [sp, #24]
  40ed84:	ldr	x0, [x0]
  40ed88:	str	x0, [sp, #40]
  40ed8c:	ldr	x0, [sp, #40]
  40ed90:	cmp	x0, #0x0
  40ed94:	cset	w0, ne  // ne = any
  40ed98:	and	w0, w0, #0xff
  40ed9c:	and	x0, x0, #0xff
  40eda0:	cmp	x0, #0x0
  40eda4:	b.eq	40edb0 <error@@Base+0xcf68>  // b.none
  40eda8:	ldr	x0, [sp, #40]
  40edac:	bl	40eb08 <error@@Base+0xccc0>
  40edb0:	ldr	x0, [sp, #24]
  40edb4:	str	xzr, [x0]
  40edb8:	ldr	x0, [sp, #24]
  40edbc:	str	xzr, [x0, #8]
  40edc0:	ldr	x0, [sp, #24]
  40edc4:	ldr	x0, [x0, #32]
  40edc8:	bl	401a40 <free@plt>
  40edcc:	ldr	x0, [sp, #24]
  40edd0:	str	xzr, [x0, #32]
  40edd4:	ldr	x0, [sp, #24]
  40edd8:	ldr	x0, [x0, #40]
  40eddc:	bl	401a40 <free@plt>
  40ede0:	ldr	x0, [sp, #24]
  40ede4:	str	xzr, [x0, #40]
  40ede8:	nop
  40edec:	ldp	x29, x30, [sp], #48
  40edf0:	ret
  40edf4:	stp	x29, x30, [sp, #-224]!
  40edf8:	mov	x29, sp
  40edfc:	str	x0, [sp, #40]
  40ee00:	str	x1, [sp, #32]
  40ee04:	str	x2, [sp, #24]
  40ee08:	str	x3, [sp, #16]
  40ee0c:	str	wzr, [sp, #212]
  40ee10:	ldr	x0, [sp, #40]
  40ee14:	ldrb	w1, [x0, #56]
  40ee18:	and	w1, w1, #0xfffffff7
  40ee1c:	strb	w1, [x0, #56]
  40ee20:	ldr	x0, [sp, #40]
  40ee24:	ldr	x1, [sp, #16]
  40ee28:	str	x1, [x0, #24]
  40ee2c:	ldr	x0, [sp, #40]
  40ee30:	ldrb	w1, [x0, #56]
  40ee34:	and	w1, w1, #0xffffffbf
  40ee38:	strb	w1, [x0, #56]
  40ee3c:	ldr	x0, [sp, #40]
  40ee40:	ldrb	w0, [x0, #56]
  40ee44:	ubfx	x0, x0, #6, #1
  40ee48:	and	w2, w0, #0xff
  40ee4c:	ldr	x1, [sp, #40]
  40ee50:	ldrb	w0, [x1, #56]
  40ee54:	bfi	w0, w2, #5, #1
  40ee58:	strb	w0, [x1, #56]
  40ee5c:	ldr	x0, [sp, #40]
  40ee60:	str	xzr, [x0, #16]
  40ee64:	ldr	x0, [sp, #40]
  40ee68:	str	xzr, [x0, #48]
  40ee6c:	ldr	x0, [sp, #40]
  40ee70:	ldrb	w1, [x0, #56]
  40ee74:	and	w1, w1, #0xfffffffe
  40ee78:	strb	w1, [x0, #56]
  40ee7c:	ldr	x0, [sp, #40]
  40ee80:	ldrb	w1, [x0, #56]
  40ee84:	and	w1, w1, #0xfffffff9
  40ee88:	strb	w1, [x0, #56]
  40ee8c:	ldr	x0, [sp, #40]
  40ee90:	ldr	x0, [x0]
  40ee94:	str	x0, [sp, #216]
  40ee98:	ldr	x0, [sp, #40]
  40ee9c:	ldr	x0, [x0, #8]
  40eea0:	cmp	x0, #0xe7
  40eea4:	cset	w0, ls  // ls = plast
  40eea8:	and	w0, w0, #0xff
  40eeac:	and	x0, x0, #0xff
  40eeb0:	cmp	x0, #0x0
  40eeb4:	b.eq	40eef8 <error@@Base+0xd0b0>  // b.none
  40eeb8:	ldr	x0, [sp, #40]
  40eebc:	ldr	x0, [x0]
  40eec0:	mov	x1, #0xe8                  	// #232
  40eec4:	bl	4018f0 <realloc@plt>
  40eec8:	str	x0, [sp, #216]
  40eecc:	ldr	x0, [sp, #216]
  40eed0:	cmp	x0, #0x0
  40eed4:	b.ne	40eee0 <error@@Base+0xd098>  // b.any
  40eed8:	mov	w0, #0xc                   	// #12
  40eedc:	b	40f0f8 <error@@Base+0xd2b0>
  40eee0:	ldr	x0, [sp, #40]
  40eee4:	mov	x1, #0xe8                  	// #232
  40eee8:	str	x1, [x0, #8]
  40eeec:	ldr	x0, [sp, #40]
  40eef0:	ldr	x1, [sp, #216]
  40eef4:	str	x1, [x0]
  40eef8:	ldr	x0, [sp, #40]
  40eefc:	mov	x1, #0xe8                  	// #232
  40ef00:	str	x1, [x0, #16]
  40ef04:	ldr	x1, [sp, #24]
  40ef08:	ldr	x0, [sp, #216]
  40ef0c:	bl	40f100 <error@@Base+0xd2b8>
  40ef10:	str	w0, [sp, #212]
  40ef14:	ldr	w0, [sp, #212]
  40ef18:	cmp	w0, #0x0
  40ef1c:	cset	w0, ne  // ne = any
  40ef20:	and	w0, w0, #0xff
  40ef24:	and	x0, x0, #0xff
  40ef28:	cmp	x0, #0x0
  40ef2c:	b.eq	40ef50 <error@@Base+0xd108>  // b.none
  40ef30:	ldr	x0, [sp, #216]
  40ef34:	bl	40eb08 <error@@Base+0xccc0>
  40ef38:	ldr	x0, [sp, #40]
  40ef3c:	str	xzr, [x0]
  40ef40:	ldr	x0, [sp, #40]
  40ef44:	str	xzr, [x0, #8]
  40ef48:	ldr	w0, [sp, #212]
  40ef4c:	b	40f0f8 <error@@Base+0xd2b0>
  40ef50:	ldr	x1, [sp, #24]
  40ef54:	ldr	x0, [sp, #40]
  40ef58:	ldr	x2, [x0, #40]
  40ef5c:	ldr	x0, [sp, #16]
  40ef60:	and	x0, x0, #0x400000
  40ef64:	cmp	x0, #0x0
  40ef68:	cset	w0, ne  // ne = any
  40ef6c:	and	w3, w0, #0xff
  40ef70:	add	x0, sp, #0x38
  40ef74:	ldr	x5, [sp, #216]
  40ef78:	mov	w4, w3
  40ef7c:	mov	x3, x2
  40ef80:	mov	x2, x1
  40ef84:	ldr	x1, [sp, #32]
  40ef88:	bl	40944c <error@@Base+0x7604>
  40ef8c:	str	w0, [sp, #212]
  40ef90:	ldr	w0, [sp, #212]
  40ef94:	cmp	w0, #0x0
  40ef98:	cset	w0, ne  // ne = any
  40ef9c:	and	w0, w0, #0xff
  40efa0:	and	x0, x0, #0xff
  40efa4:	cmp	x0, #0x0
  40efa8:	b.eq	40eff0 <error@@Base+0xd1a8>  // b.none
  40efac:	nop
  40efb0:	b	40efc0 <error@@Base+0xd178>
  40efb4:	nop
  40efb8:	b	40efc0 <error@@Base+0xd178>
  40efbc:	nop
  40efc0:	ldr	x0, [sp, #40]
  40efc4:	bl	40f6f8 <error@@Base+0xd8b0>
  40efc8:	add	x0, sp, #0x38
  40efcc:	bl	40ba10 <error@@Base+0x9bc8>
  40efd0:	ldr	x0, [sp, #216]
  40efd4:	bl	40eb08 <error@@Base+0xccc0>
  40efd8:	ldr	x0, [sp, #40]
  40efdc:	str	xzr, [x0]
  40efe0:	ldr	x0, [sp, #40]
  40efe4:	str	xzr, [x0, #8]
  40efe8:	ldr	w0, [sp, #212]
  40efec:	b	40f0f8 <error@@Base+0xd2b0>
  40eff0:	ldr	x0, [sp, #40]
  40eff4:	str	xzr, [x0, #48]
  40eff8:	add	x1, sp, #0xd4
  40effc:	add	x0, sp, #0x38
  40f000:	mov	x3, x1
  40f004:	ldr	x2, [sp, #16]
  40f008:	ldr	x1, [sp, #40]
  40f00c:	bl	4129b4 <error@@Base+0x10b6c>
  40f010:	mov	x1, x0
  40f014:	ldr	x0, [sp, #216]
  40f018:	str	x1, [x0, #104]
  40f01c:	ldr	x0, [sp, #216]
  40f020:	ldr	x0, [x0, #104]
  40f024:	cmp	x0, #0x0
  40f028:	cset	w0, eq  // eq = none
  40f02c:	and	w0, w0, #0xff
  40f030:	and	x0, x0, #0xff
  40f034:	cmp	x0, #0x0
  40f038:	b.ne	40efb4 <error@@Base+0xd16c>  // b.any
  40f03c:	ldr	x0, [sp, #40]
  40f040:	bl	40fe88 <error@@Base+0xe040>
  40f044:	str	w0, [sp, #212]
  40f048:	ldr	w0, [sp, #212]
  40f04c:	cmp	w0, #0x0
  40f050:	cset	w0, ne  // ne = any
  40f054:	and	w0, w0, #0xff
  40f058:	and	x0, x0, #0xff
  40f05c:	cmp	x0, #0x0
  40f060:	b.ne	40efbc <error@@Base+0xd174>  // b.any
  40f064:	ldr	x0, [sp, #216]
  40f068:	ldrb	w0, [x0, #176]
  40f06c:	and	w0, w0, #0x4
  40f070:	and	w0, w0, #0xff
  40f074:	cmp	w0, #0x0
  40f078:	b.eq	40f0a4 <error@@Base+0xd25c>  // b.none
  40f07c:	ldr	x0, [sp, #16]
  40f080:	and	x0, x0, #0x400000
  40f084:	cmp	x0, #0x0
  40f088:	b.ne	40f0a4 <error@@Base+0xd25c>  // b.any
  40f08c:	ldr	x0, [sp, #40]
  40f090:	ldr	x0, [x0, #40]
  40f094:	cmp	x0, #0x0
  40f098:	b.ne	40f0a4 <error@@Base+0xd25c>  // b.any
  40f09c:	ldr	x0, [sp, #216]
  40f0a0:	bl	40fb44 <error@@Base+0xdcfc>
  40f0a4:	ldr	x0, [sp, #216]
  40f0a8:	bl	40f784 <error@@Base+0xd93c>
  40f0ac:	str	w0, [sp, #212]
  40f0b0:	ldr	x0, [sp, #40]
  40f0b4:	bl	40f6f8 <error@@Base+0xd8b0>
  40f0b8:	add	x0, sp, #0x38
  40f0bc:	bl	40ba10 <error@@Base+0x9bc8>
  40f0c0:	ldr	w0, [sp, #212]
  40f0c4:	cmp	w0, #0x0
  40f0c8:	cset	w0, ne  // ne = any
  40f0cc:	and	w0, w0, #0xff
  40f0d0:	and	x0, x0, #0xff
  40f0d4:	cmp	x0, #0x0
  40f0d8:	b.eq	40f0f4 <error@@Base+0xd2ac>  // b.none
  40f0dc:	ldr	x0, [sp, #216]
  40f0e0:	bl	40eb08 <error@@Base+0xccc0>
  40f0e4:	ldr	x0, [sp, #40]
  40f0e8:	str	xzr, [x0]
  40f0ec:	ldr	x0, [sp, #40]
  40f0f0:	str	xzr, [x0, #8]
  40f0f4:	ldr	w0, [sp, #212]
  40f0f8:	ldp	x29, x30, [sp], #224
  40f0fc:	ret
  40f100:	stp	x29, x30, [sp, #-96]!
  40f104:	mov	x29, sp
  40f108:	str	x0, [sp, #24]
  40f10c:	str	x1, [sp, #16]
  40f110:	mov	x0, #0x8                   	// #8
  40f114:	str	x0, [sp, #64]
  40f118:	ldr	x0, [sp, #64]
  40f11c:	cmp	x0, #0x18
  40f120:	b.ls	40f130 <error@@Base+0xd2e8>  // b.plast
  40f124:	ldr	x0, [sp, #64]
  40f128:	cmp	x0, #0x10
  40f12c:	b.ls	40f198 <error@@Base+0xd350>  // b.plast
  40f130:	ldr	x0, [sp, #64]
  40f134:	cmp	x0, #0x18
  40f138:	b.ls	40f198 <error@@Base+0xd350>  // b.plast
  40f13c:	ldr	x0, [sp, #64]
  40f140:	cmp	x0, #0x18
  40f144:	b.ls	40f198 <error@@Base+0xd350>  // b.plast
  40f148:	ldr	x0, [sp, #64]
  40f14c:	cmp	x0, #0x18
  40f150:	b.ls	40f160 <error@@Base+0xd318>  // b.plast
  40f154:	ldr	x0, [sp, #64]
  40f158:	cmp	x0, #0x10
  40f15c:	b.ls	40f18c <error@@Base+0xd344>  // b.plast
  40f160:	ldr	x0, [sp, #64]
  40f164:	cmp	x0, #0x18
  40f168:	b.ls	40f184 <error@@Base+0xd33c>  // b.plast
  40f16c:	ldr	x2, [sp, #64]
  40f170:	ldr	x1, [sp, #64]
  40f174:	mov	x0, #0x10                  	// #16
  40f178:	cmp	x2, #0x10
  40f17c:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40f180:	b	40f194 <error@@Base+0xd34c>
  40f184:	mov	x0, #0x18                  	// #24
  40f188:	b	40f194 <error@@Base+0xd34c>
  40f18c:	mov	x0, #0x10                  	// #16
  40f190:	b	40f19c <error@@Base+0xd354>
  40f194:	b	40f19c <error@@Base+0xd354>
  40f198:	mov	x0, #0x18                  	// #24
  40f19c:	str	x0, [sp, #56]
  40f1a0:	mov	x2, #0xe8                  	// #232
  40f1a4:	mov	w1, #0x0                   	// #0
  40f1a8:	ldr	x0, [sp, #24]
  40f1ac:	bl	4018d0 <memset@plt>
  40f1b0:	ldr	x0, [sp, #24]
  40f1b4:	mov	w1, #0xf                   	// #15
  40f1b8:	str	w1, [x0, #128]
  40f1bc:	mov	x1, #0xffffffffffffffff    	// #-1
  40f1c0:	ldr	x0, [sp, #56]
  40f1c4:	udiv	x0, x1, x0
  40f1c8:	cmp	x0, #0x0
  40f1cc:	b.lt	40f1e4 <error@@Base+0xd39c>  // b.tstop
  40f1d0:	mov	x1, #0xffffffffffffffff    	// #-1
  40f1d4:	ldr	x0, [sp, #56]
  40f1d8:	udiv	x0, x1, x0
  40f1dc:	lsr	x0, x0, #1
  40f1e0:	b	40f1e8 <error@@Base+0xd3a0>
  40f1e4:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  40f1e8:	ldr	x1, [sp, #16]
  40f1ec:	cmp	x0, x1
  40f1f0:	cset	w0, ls  // ls = plast
  40f1f4:	and	w0, w0, #0xff
  40f1f8:	and	x0, x0, #0xff
  40f1fc:	cmp	x0, #0x0
  40f200:	b.eq	40f20c <error@@Base+0xd3c4>  // b.none
  40f204:	mov	w0, #0xc                   	// #12
  40f208:	b	40f518 <error@@Base+0xd6d0>
  40f20c:	ldr	x0, [sp, #16]
  40f210:	add	x1, x0, #0x1
  40f214:	ldr	x0, [sp, #24]
  40f218:	str	x1, [x0, #8]
  40f21c:	ldr	x0, [sp, #24]
  40f220:	ldr	x0, [x0, #8]
  40f224:	lsl	x0, x0, #4
  40f228:	bl	401850 <malloc@plt>
  40f22c:	mov	x1, x0
  40f230:	ldr	x0, [sp, #24]
  40f234:	str	x1, [x0]
  40f238:	mov	x0, #0x1                   	// #1
  40f23c:	str	x0, [sp, #88]
  40f240:	ldr	x1, [sp, #88]
  40f244:	ldr	x0, [sp, #16]
  40f248:	cmp	x1, x0
  40f24c:	b.hi	40f260 <error@@Base+0xd418>  // b.pmore
  40f250:	ldr	x0, [sp, #88]
  40f254:	lsl	x0, x0, #1
  40f258:	str	x0, [sp, #88]
  40f25c:	b	40f240 <error@@Base+0xd3f8>
  40f260:	nop
  40f264:	ldr	x1, [sp, #88]
  40f268:	mov	x0, #0x18                  	// #24
  40f26c:	bl	4018e0 <calloc@plt>
  40f270:	mov	x1, x0
  40f274:	ldr	x0, [sp, #24]
  40f278:	str	x1, [x0, #64]
  40f27c:	ldr	x0, [sp, #88]
  40f280:	sub	x1, x0, #0x1
  40f284:	ldr	x0, [sp, #24]
  40f288:	str	x1, [x0, #136]
  40f28c:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  40f290:	mov	w1, w0
  40f294:	ldr	x0, [sp, #24]
  40f298:	str	w1, [x0, #180]
  40f29c:	mov	w0, #0xe                   	// #14
  40f2a0:	bl	401820 <nl_langinfo@plt>
  40f2a4:	str	x0, [sp, #48]
  40f2a8:	ldr	x0, [sp, #48]
  40f2ac:	ldrb	w0, [x0]
  40f2b0:	cmp	w0, #0x55
  40f2b4:	b.eq	40f2c8 <error@@Base+0xd480>  // b.none
  40f2b8:	ldr	x0, [sp, #48]
  40f2bc:	ldrb	w0, [x0]
  40f2c0:	cmp	w0, #0x75
  40f2c4:	b.ne	40f368 <error@@Base+0xd520>  // b.any
  40f2c8:	ldr	x0, [sp, #48]
  40f2cc:	add	x0, x0, #0x1
  40f2d0:	ldrb	w0, [x0]
  40f2d4:	cmp	w0, #0x54
  40f2d8:	b.eq	40f2f0 <error@@Base+0xd4a8>  // b.none
  40f2dc:	ldr	x0, [sp, #48]
  40f2e0:	add	x0, x0, #0x1
  40f2e4:	ldrb	w0, [x0]
  40f2e8:	cmp	w0, #0x74
  40f2ec:	b.ne	40f368 <error@@Base+0xd520>  // b.any
  40f2f0:	ldr	x0, [sp, #48]
  40f2f4:	add	x0, x0, #0x2
  40f2f8:	ldrb	w0, [x0]
  40f2fc:	cmp	w0, #0x46
  40f300:	b.eq	40f318 <error@@Base+0xd4d0>  // b.none
  40f304:	ldr	x0, [sp, #48]
  40f308:	add	x0, x0, #0x2
  40f30c:	ldrb	w0, [x0]
  40f310:	cmp	w0, #0x66
  40f314:	b.ne	40f368 <error@@Base+0xd520>  // b.any
  40f318:	ldr	x0, [sp, #48]
  40f31c:	add	x0, x0, #0x3
  40f320:	ldrb	w0, [x0]
  40f324:	cmp	w0, #0x2d
  40f328:	b.ne	40f334 <error@@Base+0xd4ec>  // b.any
  40f32c:	mov	x0, #0x4                   	// #4
  40f330:	b	40f338 <error@@Base+0xd4f0>
  40f334:	mov	x0, #0x3                   	// #3
  40f338:	ldr	x1, [sp, #48]
  40f33c:	add	x2, x1, x0
  40f340:	adrp	x0, 422000 <error@@Base+0x201b8>
  40f344:	add	x1, x0, #0x730
  40f348:	mov	x0, x2
  40f34c:	bl	401a10 <strcmp@plt>
  40f350:	cmp	w0, #0x0
  40f354:	b.ne	40f368 <error@@Base+0xd520>  // b.any
  40f358:	ldr	x0, [sp, #24]
  40f35c:	ldrb	w1, [x0, #176]
  40f360:	orr	w1, w1, #0x4
  40f364:	strb	w1, [x0, #176]
  40f368:	ldr	x0, [sp, #24]
  40f36c:	ldrb	w1, [x0, #176]
  40f370:	and	w1, w1, #0xfffffff7
  40f374:	strb	w1, [x0, #176]
  40f378:	ldr	x0, [sp, #24]
  40f37c:	ldr	w0, [x0, #180]
  40f380:	cmp	w0, #0x1
  40f384:	b.le	40f4cc <error@@Base+0xd684>
  40f388:	ldr	x0, [sp, #24]
  40f38c:	ldrb	w0, [x0, #176]
  40f390:	and	w0, w0, #0x4
  40f394:	and	w0, w0, #0xff
  40f398:	cmp	w0, #0x0
  40f39c:	b.eq	40f3b4 <error@@Base+0xd56c>  // b.none
  40f3a0:	ldr	x0, [sp, #24]
  40f3a4:	adrp	x1, 422000 <error@@Base+0x201b8>
  40f3a8:	add	x1, x1, #0x710
  40f3ac:	str	x1, [x0, #120]
  40f3b0:	b	40f4cc <error@@Base+0xd684>
  40f3b4:	mov	x1, #0x1                   	// #1
  40f3b8:	mov	x0, #0x20                  	// #32
  40f3bc:	bl	4018e0 <calloc@plt>
  40f3c0:	mov	x1, x0
  40f3c4:	ldr	x0, [sp, #24]
  40f3c8:	str	x1, [x0, #120]
  40f3cc:	ldr	x0, [sp, #24]
  40f3d0:	ldr	x0, [x0, #120]
  40f3d4:	cmp	x0, #0x0
  40f3d8:	cset	w0, eq  // eq = none
  40f3dc:	and	w0, w0, #0xff
  40f3e0:	and	x0, x0, #0xff
  40f3e4:	cmp	x0, #0x0
  40f3e8:	b.eq	40f3f4 <error@@Base+0xd5ac>  // b.none
  40f3ec:	mov	w0, #0xc                   	// #12
  40f3f0:	b	40f518 <error@@Base+0xd6d0>
  40f3f4:	str	wzr, [sp, #84]
  40f3f8:	str	wzr, [sp, #76]
  40f3fc:	b	40f4c0 <error@@Base+0xd678>
  40f400:	str	wzr, [sp, #80]
  40f404:	b	40f4a8 <error@@Base+0xd660>
  40f408:	ldr	w0, [sp, #76]
  40f40c:	bl	401960 <btowc@plt>
  40f410:	str	w0, [sp, #44]
  40f414:	ldr	w0, [sp, #44]
  40f418:	cmn	w0, #0x1
  40f41c:	b.eq	40f460 <error@@Base+0xd618>  // b.none
  40f420:	ldr	x0, [sp, #24]
  40f424:	ldr	x1, [x0, #120]
  40f428:	ldrsw	x0, [sp, #84]
  40f42c:	lsl	x0, x0, #3
  40f430:	add	x0, x1, x0
  40f434:	ldr	x2, [x0]
  40f438:	ldr	w0, [sp, #80]
  40f43c:	mov	x1, #0x1                   	// #1
  40f440:	lsl	x1, x1, x0
  40f444:	ldr	x0, [sp, #24]
  40f448:	ldr	x3, [x0, #120]
  40f44c:	ldrsw	x0, [sp, #84]
  40f450:	lsl	x0, x0, #3
  40f454:	add	x0, x3, x0
  40f458:	orr	x1, x2, x1
  40f45c:	str	x1, [x0]
  40f460:	ldr	w0, [sp, #76]
  40f464:	and	w0, w0, #0xffffff80
  40f468:	cmp	w0, #0x0
  40f46c:	b.ne	40f490 <error@@Base+0xd648>  // b.any
  40f470:	ldr	w0, [sp, #76]
  40f474:	ldr	w1, [sp, #44]
  40f478:	cmp	w1, w0
  40f47c:	b.eq	40f490 <error@@Base+0xd648>  // b.none
  40f480:	ldr	x0, [sp, #24]
  40f484:	ldrb	w1, [x0, #176]
  40f488:	orr	w1, w1, #0x8
  40f48c:	strb	w1, [x0, #176]
  40f490:	ldr	w0, [sp, #80]
  40f494:	add	w0, w0, #0x1
  40f498:	str	w0, [sp, #80]
  40f49c:	ldr	w0, [sp, #76]
  40f4a0:	add	w0, w0, #0x1
  40f4a4:	str	w0, [sp, #76]
  40f4a8:	ldr	w0, [sp, #80]
  40f4ac:	cmp	w0, #0x3f
  40f4b0:	b.le	40f408 <error@@Base+0xd5c0>
  40f4b4:	ldr	w0, [sp, #84]
  40f4b8:	add	w0, w0, #0x1
  40f4bc:	str	w0, [sp, #84]
  40f4c0:	ldr	w0, [sp, #84]
  40f4c4:	cmp	w0, #0x3
  40f4c8:	b.le	40f400 <error@@Base+0xd5b8>
  40f4cc:	ldr	x0, [sp, #24]
  40f4d0:	ldr	x0, [x0]
  40f4d4:	cmp	x0, #0x0
  40f4d8:	cset	w0, eq  // eq = none
  40f4dc:	and	w0, w0, #0xff
  40f4e0:	and	x0, x0, #0xff
  40f4e4:	cmp	x0, #0x0
  40f4e8:	b.ne	40f50c <error@@Base+0xd6c4>  // b.any
  40f4ec:	ldr	x0, [sp, #24]
  40f4f0:	ldr	x0, [x0, #64]
  40f4f4:	cmp	x0, #0x0
  40f4f8:	cset	w0, eq  // eq = none
  40f4fc:	and	w0, w0, #0xff
  40f500:	and	x0, x0, #0xff
  40f504:	cmp	x0, #0x0
  40f508:	b.eq	40f514 <error@@Base+0xd6cc>  // b.none
  40f50c:	mov	w0, #0xc                   	// #12
  40f510:	b	40f518 <error@@Base+0xd6d0>
  40f514:	mov	w0, #0x0                   	// #0
  40f518:	ldp	x29, x30, [sp], #96
  40f51c:	ret
  40f520:	stp	x29, x30, [sp, #-80]!
  40f524:	mov	x29, sp
  40f528:	str	x0, [sp, #24]
  40f52c:	str	wzr, [sp, #76]
  40f530:	str	wzr, [sp, #68]
  40f534:	ldr	x0, [sp, #24]
  40f538:	ldrb	w1, [x0, #176]
  40f53c:	orr	w1, w1, #0x10
  40f540:	strb	w1, [x0, #176]
  40f544:	ldr	x0, [sp, #24]
  40f548:	ldrb	w0, [x0, #176]
  40f54c:	and	w0, w0, #0x8
  40f550:	and	w0, w0, #0xff
  40f554:	cmp	w0, #0x0
  40f558:	cset	w0, eq  // eq = none
  40f55c:	and	w0, w0, #0xff
  40f560:	and	x0, x0, #0xff
  40f564:	cmp	x0, #0x0
  40f568:	b.eq	40f634 <error@@Base+0xd7ec>  // b.none
  40f56c:	str	xzr, [sp, #56]
  40f570:	mov	x0, #0x3ff0000             	// #67043328
  40f574:	str	x0, [sp, #48]
  40f578:	mov	x0, #0xfffe                	// #65534
  40f57c:	movk	x0, #0x87ff, lsl #16
  40f580:	str	x0, [sp, #40]
  40f584:	mov	x0, #0x7fffffe             	// #134217726
  40f588:	str	x0, [sp, #32]
  40f58c:	ldr	x0, [sp, #48]
  40f590:	lsl	x1, x0, #32
  40f594:	ldr	x0, [sp, #56]
  40f598:	orr	x1, x1, x0
  40f59c:	ldr	x0, [sp, #24]
  40f5a0:	str	x1, [x0, #184]
  40f5a4:	ldr	x0, [sp, #32]
  40f5a8:	lsl	x1, x0, #32
  40f5ac:	ldr	x0, [sp, #40]
  40f5b0:	orr	x1, x1, x0
  40f5b4:	ldr	x0, [sp, #24]
  40f5b8:	str	x1, [x0, #192]
  40f5bc:	mov	w0, #0x2                   	// #2
  40f5c0:	str	w0, [sp, #76]
  40f5c4:	mov	w0, #0x80                  	// #128
  40f5c8:	str	w0, [sp, #68]
  40f5cc:	ldr	x0, [sp, #24]
  40f5d0:	ldrb	w0, [x0, #176]
  40f5d4:	ubfx	x0, x0, #2, #1
  40f5d8:	and	w0, w0, #0xff
  40f5dc:	and	x0, x0, #0xff
  40f5e0:	cmp	x0, #0x0
  40f5e4:	b.eq	40f634 <error@@Base+0xd7ec>  // b.none
  40f5e8:	ldrsw	x0, [sp, #76]
  40f5ec:	add	x0, x0, #0x16
  40f5f0:	lsl	x0, x0, #3
  40f5f4:	ldr	x1, [sp, #24]
  40f5f8:	add	x0, x1, x0
  40f5fc:	add	x3, x0, #0x8
  40f600:	mov	w1, #0x100                 	// #256
  40f604:	ldr	w0, [sp, #68]
  40f608:	sub	w0, w1, w0
  40f60c:	add	w1, w0, #0x7
  40f610:	cmp	w0, #0x0
  40f614:	csel	w0, w1, w0, lt  // lt = tstop
  40f618:	asr	w0, w0, #3
  40f61c:	sxtw	x0, w0
  40f620:	mov	x2, x0
  40f624:	mov	w1, #0x0                   	// #0
  40f628:	mov	x0, x3
  40f62c:	bl	4018d0 <memset@plt>
  40f630:	b	40f6f0 <error@@Base+0xd8a8>
  40f634:	nop
  40f638:	b	40f6e4 <error@@Base+0xd89c>
  40f63c:	str	wzr, [sp, #72]
  40f640:	b	40f6cc <error@@Base+0xd884>
  40f644:	bl	401a20 <__ctype_b_loc@plt>
  40f648:	ldr	x1, [x0]
  40f64c:	ldrsw	x0, [sp, #68]
  40f650:	lsl	x0, x0, #1
  40f654:	add	x0, x1, x0
  40f658:	ldrh	w0, [x0]
  40f65c:	and	w0, w0, #0x8
  40f660:	cmp	w0, #0x0
  40f664:	b.ne	40f674 <error@@Base+0xd82c>  // b.any
  40f668:	ldr	w0, [sp, #68]
  40f66c:	cmp	w0, #0x5f
  40f670:	b.ne	40f6b4 <error@@Base+0xd86c>  // b.any
  40f674:	ldr	x1, [sp, #24]
  40f678:	ldrsw	x0, [sp, #76]
  40f67c:	add	x0, x0, #0x16
  40f680:	lsl	x0, x0, #3
  40f684:	add	x0, x1, x0
  40f688:	ldr	x1, [x0, #8]
  40f68c:	ldr	w0, [sp, #72]
  40f690:	mov	x2, #0x1                   	// #1
  40f694:	lsl	x0, x2, x0
  40f698:	orr	x1, x1, x0
  40f69c:	ldr	x2, [sp, #24]
  40f6a0:	ldrsw	x0, [sp, #76]
  40f6a4:	add	x0, x0, #0x16
  40f6a8:	lsl	x0, x0, #3
  40f6ac:	add	x0, x2, x0
  40f6b0:	str	x1, [x0, #8]
  40f6b4:	ldr	w0, [sp, #72]
  40f6b8:	add	w0, w0, #0x1
  40f6bc:	str	w0, [sp, #72]
  40f6c0:	ldr	w0, [sp, #68]
  40f6c4:	add	w0, w0, #0x1
  40f6c8:	str	w0, [sp, #68]
  40f6cc:	ldr	w0, [sp, #72]
  40f6d0:	cmp	w0, #0x3f
  40f6d4:	b.le	40f644 <error@@Base+0xd7fc>
  40f6d8:	ldr	w0, [sp, #76]
  40f6dc:	add	w0, w0, #0x1
  40f6e0:	str	w0, [sp, #76]
  40f6e4:	ldr	w0, [sp, #76]
  40f6e8:	cmp	w0, #0x3
  40f6ec:	b.le	40f63c <error@@Base+0xd7f4>
  40f6f0:	ldp	x29, x30, [sp], #80
  40f6f4:	ret
  40f6f8:	stp	x29, x30, [sp, #-64]!
  40f6fc:	mov	x29, sp
  40f700:	str	x0, [sp, #24]
  40f704:	ldr	x0, [sp, #24]
  40f708:	ldr	x0, [x0]
  40f70c:	str	x0, [sp, #48]
  40f710:	ldr	x0, [sp, #48]
  40f714:	ldr	x0, [x0, #112]
  40f718:	str	x0, [sp, #56]
  40f71c:	b	40f73c <error@@Base+0xd8f4>
  40f720:	ldr	x0, [sp, #56]
  40f724:	ldr	x0, [x0]
  40f728:	str	x0, [sp, #40]
  40f72c:	ldr	x0, [sp, #56]
  40f730:	bl	401a40 <free@plt>
  40f734:	ldr	x0, [sp, #40]
  40f738:	str	x0, [sp, #56]
  40f73c:	ldr	x0, [sp, #56]
  40f740:	cmp	x0, #0x0
  40f744:	b.ne	40f720 <error@@Base+0xd8d8>  // b.any
  40f748:	ldr	x0, [sp, #48]
  40f74c:	str	xzr, [x0, #112]
  40f750:	ldr	x0, [sp, #48]
  40f754:	mov	w1, #0xf                   	// #15
  40f758:	str	w1, [x0, #128]
  40f75c:	ldr	x0, [sp, #48]
  40f760:	str	xzr, [x0, #104]
  40f764:	ldr	x0, [sp, #48]
  40f768:	ldr	x0, [x0, #32]
  40f76c:	bl	401a40 <free@plt>
  40f770:	ldr	x0, [sp, #48]
  40f774:	str	xzr, [x0, #32]
  40f778:	nop
  40f77c:	ldp	x29, x30, [sp], #64
  40f780:	ret
  40f784:	stp	x29, x30, [sp, #-128]!
  40f788:	mov	x29, sp
  40f78c:	str	x0, [sp, #24]
  40f790:	ldr	x0, [sp, #24]
  40f794:	ldr	x0, [x0, #104]
  40f798:	ldr	x0, [x0, #24]
  40f79c:	ldr	x0, [x0, #56]
  40f7a0:	str	x0, [sp, #104]
  40f7a4:	ldr	x0, [sp, #24]
  40f7a8:	ldr	x1, [sp, #104]
  40f7ac:	str	x1, [x0, #144]
  40f7b0:	ldr	x0, [sp, #24]
  40f7b4:	ldr	x2, [x0, #48]
  40f7b8:	ldr	x1, [sp, #104]
  40f7bc:	mov	x0, x1
  40f7c0:	lsl	x0, x0, #1
  40f7c4:	add	x0, x0, x1
  40f7c8:	lsl	x0, x0, #3
  40f7cc:	add	x1, x2, x0
  40f7d0:	add	x0, sp, #0x28
  40f7d4:	bl	40be38 <error@@Base+0x9ff0>
  40f7d8:	str	w0, [sp, #64]
  40f7dc:	ldr	w0, [sp, #64]
  40f7e0:	cmp	w0, #0x0
  40f7e4:	cset	w0, ne  // ne = any
  40f7e8:	and	w0, w0, #0xff
  40f7ec:	and	x0, x0, #0xff
  40f7f0:	cmp	x0, #0x0
  40f7f4:	b.eq	40f800 <error@@Base+0xd9b8>  // b.none
  40f7f8:	ldr	w0, [sp, #64]
  40f7fc:	b	40fb3c <error@@Base+0xdcf4>
  40f800:	ldr	x0, [sp, #24]
  40f804:	ldr	x0, [x0, #152]
  40f808:	cmp	x0, #0x0
  40f80c:	b.le	40f9b0 <error@@Base+0xdb68>
  40f810:	str	xzr, [sp, #120]
  40f814:	b	40f9a0 <error@@Base+0xdb58>
  40f818:	ldr	x1, [sp, #56]
  40f81c:	ldr	x0, [sp, #120]
  40f820:	lsl	x0, x0, #3
  40f824:	add	x0, x1, x0
  40f828:	ldr	x0, [x0]
  40f82c:	str	x0, [sp, #96]
  40f830:	ldr	x0, [sp, #24]
  40f834:	ldr	x1, [x0]
  40f838:	ldr	x0, [sp, #96]
  40f83c:	lsl	x0, x0, #4
  40f840:	add	x0, x1, x0
  40f844:	ldrb	w0, [x0, #8]
  40f848:	str	w0, [sp, #92]
  40f84c:	ldr	w0, [sp, #92]
  40f850:	cmp	w0, #0x4
  40f854:	b.ne	40f988 <error@@Base+0xdb40>  // b.any
  40f858:	str	xzr, [sp, #112]
  40f85c:	b	40f8cc <error@@Base+0xda84>
  40f860:	ldr	x0, [sp, #24]
  40f864:	ldr	x1, [x0]
  40f868:	ldr	x2, [sp, #56]
  40f86c:	ldr	x0, [sp, #112]
  40f870:	lsl	x0, x0, #3
  40f874:	add	x0, x2, x0
  40f878:	ldr	x0, [x0]
  40f87c:	lsl	x0, x0, #4
  40f880:	add	x0, x1, x0
  40f884:	str	x0, [sp, #80]
  40f888:	ldr	x0, [sp, #80]
  40f88c:	ldrb	w0, [x0, #8]
  40f890:	cmp	w0, #0x9
  40f894:	b.ne	40f8c0 <error@@Base+0xda78>  // b.any
  40f898:	ldr	x0, [sp, #80]
  40f89c:	ldr	x1, [x0]
  40f8a0:	ldr	x0, [sp, #24]
  40f8a4:	ldr	x2, [x0]
  40f8a8:	ldr	x0, [sp, #96]
  40f8ac:	lsl	x0, x0, #4
  40f8b0:	add	x0, x2, x0
  40f8b4:	ldr	x0, [x0]
  40f8b8:	cmp	x1, x0
  40f8bc:	b.eq	40f8e0 <error@@Base+0xda98>  // b.none
  40f8c0:	ldr	x0, [sp, #112]
  40f8c4:	add	x0, x0, #0x1
  40f8c8:	str	x0, [sp, #112]
  40f8cc:	ldr	x0, [sp, #48]
  40f8d0:	ldr	x1, [sp, #112]
  40f8d4:	cmp	x1, x0
  40f8d8:	b.lt	40f860 <error@@Base+0xda18>  // b.tstop
  40f8dc:	b	40f8e4 <error@@Base+0xda9c>
  40f8e0:	nop
  40f8e4:	ldr	x0, [sp, #48]
  40f8e8:	ldr	x1, [sp, #112]
  40f8ec:	cmp	x1, x0
  40f8f0:	b.eq	40f990 <error@@Base+0xdb48>  // b.none
  40f8f4:	ldr	w0, [sp, #92]
  40f8f8:	cmp	w0, #0x4
  40f8fc:	b.ne	40f994 <error@@Base+0xdb4c>  // b.any
  40f900:	ldr	x0, [sp, #24]
  40f904:	ldr	x2, [x0, #40]
  40f908:	ldr	x1, [sp, #96]
  40f90c:	mov	x0, x1
  40f910:	lsl	x0, x0, #1
  40f914:	add	x0, x0, x1
  40f918:	lsl	x0, x0, #3
  40f91c:	add	x0, x2, x0
  40f920:	ldr	x0, [x0, #16]
  40f924:	ldr	x0, [x0]
  40f928:	str	x0, [sp, #72]
  40f92c:	add	x0, sp, #0x28
  40f930:	ldr	x1, [sp, #72]
  40f934:	bl	40cf28 <error@@Base+0xb0e0>
  40f938:	cmp	x0, #0x0
  40f93c:	b.ne	40f994 <error@@Base+0xdb4c>  // b.any
  40f940:	ldr	x0, [sp, #24]
  40f944:	ldr	x2, [x0, #48]
  40f948:	ldr	x1, [sp, #72]
  40f94c:	mov	x0, x1
  40f950:	lsl	x0, x0, #1
  40f954:	add	x0, x0, x1
  40f958:	lsl	x0, x0, #3
  40f95c:	add	x1, x2, x0
  40f960:	add	x0, sp, #0x28
  40f964:	bl	40c720 <error@@Base+0xa8d8>
  40f968:	str	w0, [sp, #68]
  40f96c:	ldr	w0, [sp, #68]
  40f970:	cmp	w0, #0x0
  40f974:	b.eq	40f980 <error@@Base+0xdb38>  // b.none
  40f978:	ldr	w0, [sp, #68]
  40f97c:	b	40fb3c <error@@Base+0xdcf4>
  40f980:	str	xzr, [sp, #120]
  40f984:	b	40f994 <error@@Base+0xdb4c>
  40f988:	nop
  40f98c:	b	40f994 <error@@Base+0xdb4c>
  40f990:	nop
  40f994:	ldr	x0, [sp, #120]
  40f998:	add	x0, x0, #0x1
  40f99c:	str	x0, [sp, #120]
  40f9a0:	ldr	x0, [sp, #48]
  40f9a4:	ldr	x1, [sp, #120]
  40f9a8:	cmp	x1, x0
  40f9ac:	b.lt	40f818 <error@@Base+0xd9d0>  // b.tstop
  40f9b0:	add	x1, sp, #0x28
  40f9b4:	add	x0, sp, #0x40
  40f9b8:	mov	w3, #0x0                   	// #0
  40f9bc:	mov	x2, x1
  40f9c0:	ldr	x1, [sp, #24]
  40f9c4:	bl	40d634 <error@@Base+0xb7ec>
  40f9c8:	mov	x1, x0
  40f9cc:	ldr	x0, [sp, #24]
  40f9d0:	str	x1, [x0, #72]
  40f9d4:	ldr	x0, [sp, #24]
  40f9d8:	ldr	x0, [x0, #72]
  40f9dc:	cmp	x0, #0x0
  40f9e0:	cset	w0, eq  // eq = none
  40f9e4:	and	w0, w0, #0xff
  40f9e8:	and	x0, x0, #0xff
  40f9ec:	cmp	x0, #0x0
  40f9f0:	b.eq	40f9fc <error@@Base+0xdbb4>  // b.none
  40f9f4:	ldr	w0, [sp, #64]
  40f9f8:	b	40fb3c <error@@Base+0xdcf4>
  40f9fc:	ldr	x0, [sp, #24]
  40fa00:	ldr	x0, [x0, #72]
  40fa04:	ldrb	w0, [x0, #104]
  40fa08:	and	w0, w0, #0xffffff80
  40fa0c:	and	w0, w0, #0xff
  40fa10:	cmp	w0, #0x0
  40fa14:	b.eq	40fb00 <error@@Base+0xdcb8>  // b.none
  40fa18:	add	x1, sp, #0x28
  40fa1c:	add	x0, sp, #0x40
  40fa20:	mov	w3, #0x1                   	// #1
  40fa24:	mov	x2, x1
  40fa28:	ldr	x1, [sp, #24]
  40fa2c:	bl	40d634 <error@@Base+0xb7ec>
  40fa30:	mov	x1, x0
  40fa34:	ldr	x0, [sp, #24]
  40fa38:	str	x1, [x0, #80]
  40fa3c:	add	x1, sp, #0x28
  40fa40:	add	x0, sp, #0x40
  40fa44:	mov	w3, #0x2                   	// #2
  40fa48:	mov	x2, x1
  40fa4c:	ldr	x1, [sp, #24]
  40fa50:	bl	40d634 <error@@Base+0xb7ec>
  40fa54:	mov	x1, x0
  40fa58:	ldr	x0, [sp, #24]
  40fa5c:	str	x1, [x0, #88]
  40fa60:	add	x1, sp, #0x28
  40fa64:	add	x0, sp, #0x40
  40fa68:	mov	w3, #0x6                   	// #6
  40fa6c:	mov	x2, x1
  40fa70:	ldr	x1, [sp, #24]
  40fa74:	bl	40d634 <error@@Base+0xb7ec>
  40fa78:	mov	x1, x0
  40fa7c:	ldr	x0, [sp, #24]
  40fa80:	str	x1, [x0, #96]
  40fa84:	ldr	x0, [sp, #24]
  40fa88:	ldr	x0, [x0, #80]
  40fa8c:	cmp	x0, #0x0
  40fa90:	cset	w0, eq  // eq = none
  40fa94:	and	w0, w0, #0xff
  40fa98:	and	x0, x0, #0xff
  40fa9c:	cmp	x0, #0x0
  40faa0:	b.ne	40fac4 <error@@Base+0xdc7c>  // b.any
  40faa4:	ldr	x0, [sp, #24]
  40faa8:	ldr	x0, [x0, #88]
  40faac:	cmp	x0, #0x0
  40fab0:	cset	w0, eq  // eq = none
  40fab4:	and	w0, w0, #0xff
  40fab8:	and	x0, x0, #0xff
  40fabc:	cmp	x0, #0x0
  40fac0:	b.eq	40facc <error@@Base+0xdc84>  // b.none
  40fac4:	mov	w0, #0x1                   	// #1
  40fac8:	b	40fad0 <error@@Base+0xdc88>
  40facc:	mov	w0, #0x0                   	// #0
  40fad0:	cmp	w0, #0x0
  40fad4:	b.ne	40faf8 <error@@Base+0xdcb0>  // b.any
  40fad8:	ldr	x0, [sp, #24]
  40fadc:	ldr	x0, [x0, #96]
  40fae0:	cmp	x0, #0x0
  40fae4:	cset	w0, eq  // eq = none
  40fae8:	and	w0, w0, #0xff
  40faec:	and	x0, x0, #0xff
  40faf0:	cmp	x0, #0x0
  40faf4:	b.eq	40fb30 <error@@Base+0xdce8>  // b.none
  40faf8:	ldr	w0, [sp, #64]
  40fafc:	b	40fb3c <error@@Base+0xdcf4>
  40fb00:	ldr	x0, [sp, #24]
  40fb04:	ldr	x1, [x0, #72]
  40fb08:	ldr	x0, [sp, #24]
  40fb0c:	str	x1, [x0, #96]
  40fb10:	ldr	x0, [sp, #24]
  40fb14:	ldr	x1, [x0, #96]
  40fb18:	ldr	x0, [sp, #24]
  40fb1c:	str	x1, [x0, #88]
  40fb20:	ldr	x0, [sp, #24]
  40fb24:	ldr	x1, [x0, #88]
  40fb28:	ldr	x0, [sp, #24]
  40fb2c:	str	x1, [x0, #80]
  40fb30:	ldr	x0, [sp, #56]
  40fb34:	bl	401a40 <free@plt>
  40fb38:	mov	w0, #0x0                   	// #0
  40fb3c:	ldp	x29, x30, [sp], #128
  40fb40:	ret
  40fb44:	stp	x29, x30, [sp, #-64]!
  40fb48:	mov	x29, sp
  40fb4c:	str	x0, [sp, #24]
  40fb50:	strb	wzr, [sp, #51]
  40fb54:	strb	wzr, [sp, #50]
  40fb58:	str	xzr, [sp, #56]
  40fb5c:	b	40fd14 <error@@Base+0xdecc>
  40fb60:	ldr	x0, [sp, #24]
  40fb64:	ldr	x1, [x0]
  40fb68:	ldr	x0, [sp, #56]
  40fb6c:	lsl	x0, x0, #4
  40fb70:	add	x0, x1, x0
  40fb74:	ldrb	w0, [x0, #8]
  40fb78:	cmp	w0, #0xc
  40fb7c:	b.eq	40fc1c <error@@Base+0xddd4>  // b.none
  40fb80:	cmp	w0, #0xc
  40fb84:	b.gt	40fcf8 <error@@Base+0xdeb0>
  40fb88:	cmp	w0, #0xb
  40fb8c:	b.gt	40fcf8 <error@@Base+0xdeb0>
  40fb90:	cmp	w0, #0x8
  40fb94:	b.ge	40fcfc <error@@Base+0xdeb4>  // b.tcont
  40fb98:	cmp	w0, #0x6
  40fb9c:	b.eq	40fe6c <error@@Base+0xe024>  // b.none
  40fba0:	cmp	w0, #0x6
  40fba4:	b.gt	40fcf8 <error@@Base+0xdeb0>
  40fba8:	cmp	w0, #0x5
  40fbac:	b.eq	40fc84 <error@@Base+0xde3c>  // b.none
  40fbb0:	cmp	w0, #0x5
  40fbb4:	b.gt	40fcf8 <error@@Base+0xdeb0>
  40fbb8:	cmp	w0, #0x4
  40fbbc:	b.eq	40fcfc <error@@Base+0xdeb4>  // b.none
  40fbc0:	cmp	w0, #0x4
  40fbc4:	b.gt	40fcf8 <error@@Base+0xdeb0>
  40fbc8:	cmp	w0, #0x3
  40fbcc:	b.eq	40fc90 <error@@Base+0xde48>  // b.none
  40fbd0:	cmp	w0, #0x3
  40fbd4:	b.gt	40fcf8 <error@@Base+0xdeb0>
  40fbd8:	cmp	w0, #0x1
  40fbdc:	b.eq	40fbec <error@@Base+0xdda4>  // b.none
  40fbe0:	cmp	w0, #0x2
  40fbe4:	b.eq	40fcfc <error@@Base+0xdeb4>  // b.none
  40fbe8:	b	40fcf8 <error@@Base+0xdeb0>
  40fbec:	ldr	x0, [sp, #24]
  40fbf0:	ldr	x1, [x0]
  40fbf4:	ldr	x0, [sp, #56]
  40fbf8:	lsl	x0, x0, #4
  40fbfc:	add	x0, x1, x0
  40fc00:	ldrb	w0, [x0]
  40fc04:	sxtb	w0, w0
  40fc08:	cmp	w0, #0x0
  40fc0c:	b.ge	40fd04 <error@@Base+0xdebc>  // b.tcont
  40fc10:	mov	w0, #0x1                   	// #1
  40fc14:	strb	w0, [sp, #51]
  40fc18:	b	40fd04 <error@@Base+0xdebc>
  40fc1c:	ldr	x0, [sp, #24]
  40fc20:	ldr	x1, [x0]
  40fc24:	ldr	x0, [sp, #56]
  40fc28:	lsl	x0, x0, #4
  40fc2c:	add	x0, x1, x0
  40fc30:	ldr	w0, [x0]
  40fc34:	cmp	w0, #0x40
  40fc38:	b.hi	40fc74 <error@@Base+0xde2c>  // b.pmore
  40fc3c:	cmp	w0, #0x10
  40fc40:	b.cc	40fe74 <error@@Base+0xe02c>  // b.lo, b.ul, b.last
  40fc44:	sub	w0, w0, #0x10
  40fc48:	mov	x1, #0x1                   	// #1
  40fc4c:	lsl	x1, x1, x0
  40fc50:	mov	w0, #0x10001               	// #65537
  40fc54:	movk	x0, #0x1, lsl #48
  40fc58:	and	x0, x1, x0
  40fc5c:	cmp	x0, #0x0
  40fc60:	cset	w0, ne  // ne = any
  40fc64:	and	w0, w0, #0xff
  40fc68:	cmp	w0, #0x0
  40fc6c:	b.ne	40fc7c <error@@Base+0xde34>  // b.any
  40fc70:	b	40fe74 <error@@Base+0xe02c>
  40fc74:	cmp	w0, #0x80
  40fc78:	b.ne	40fe74 <error@@Base+0xe02c>  // b.any
  40fc7c:	nop
  40fc80:	b	40fd08 <error@@Base+0xdec0>
  40fc84:	mov	w0, #0x1                   	// #1
  40fc88:	strb	w0, [sp, #50]
  40fc8c:	b	40fd08 <error@@Base+0xdec0>
  40fc90:	str	wzr, [sp, #44]
  40fc94:	mov	w0, #0x2                   	// #2
  40fc98:	str	w0, [sp, #52]
  40fc9c:	b	40fce8 <error@@Base+0xdea0>
  40fca0:	ldr	x0, [sp, #24]
  40fca4:	ldr	x1, [x0]
  40fca8:	ldr	x0, [sp, #56]
  40fcac:	lsl	x0, x0, #4
  40fcb0:	add	x0, x1, x0
  40fcb4:	ldr	x1, [x0]
  40fcb8:	ldrsw	x0, [sp, #52]
  40fcbc:	lsl	x0, x0, #3
  40fcc0:	add	x0, x1, x0
  40fcc4:	ldr	x1, [x0]
  40fcc8:	ldr	w0, [sp, #44]
  40fccc:	lsr	x0, x1, x0
  40fcd0:	cmp	x0, #0x0
  40fcd4:	b.ne	40fe7c <error@@Base+0xe034>  // b.any
  40fcd8:	str	wzr, [sp, #44]
  40fcdc:	ldr	w0, [sp, #52]
  40fce0:	add	w0, w0, #0x1
  40fce4:	str	w0, [sp, #52]
  40fce8:	ldr	w0, [sp, #52]
  40fcec:	cmp	w0, #0x3
  40fcf0:	b.le	40fca0 <error@@Base+0xde58>
  40fcf4:	b	40fd08 <error@@Base+0xdec0>
  40fcf8:	bl	401980 <abort@plt>
  40fcfc:	nop
  40fd00:	b	40fd08 <error@@Base+0xdec0>
  40fd04:	nop
  40fd08:	ldr	x0, [sp, #56]
  40fd0c:	add	x0, x0, #0x1
  40fd10:	str	x0, [sp, #56]
  40fd14:	ldr	x0, [sp, #24]
  40fd18:	ldr	x1, [x0, #16]
  40fd1c:	ldr	x0, [sp, #56]
  40fd20:	cmp	x1, x0
  40fd24:	b.hi	40fb60 <error@@Base+0xdd18>  // b.pmore
  40fd28:	ldrb	w0, [sp, #51]
  40fd2c:	cmp	w0, #0x0
  40fd30:	b.ne	40fd40 <error@@Base+0xdef8>  // b.any
  40fd34:	ldrb	w0, [sp, #50]
  40fd38:	cmp	w0, #0x0
  40fd3c:	b.eq	40fe0c <error@@Base+0xdfc4>  // b.none
  40fd40:	str	xzr, [sp, #56]
  40fd44:	b	40fdf8 <error@@Base+0xdfb0>
  40fd48:	ldr	x0, [sp, #24]
  40fd4c:	ldr	x1, [x0]
  40fd50:	ldr	x0, [sp, #56]
  40fd54:	lsl	x0, x0, #4
  40fd58:	add	x0, x1, x0
  40fd5c:	ldrb	w0, [x0, #8]
  40fd60:	cmp	w0, #0x1
  40fd64:	b.ne	40fdb0 <error@@Base+0xdf68>  // b.any
  40fd68:	ldr	x0, [sp, #24]
  40fd6c:	ldr	x1, [x0]
  40fd70:	ldr	x0, [sp, #56]
  40fd74:	lsl	x0, x0, #4
  40fd78:	add	x0, x1, x0
  40fd7c:	ldrb	w0, [x0]
  40fd80:	sxtb	w0, w0
  40fd84:	cmp	w0, #0x0
  40fd88:	b.ge	40fdb0 <error@@Base+0xdf68>  // b.tcont
  40fd8c:	ldr	x0, [sp, #24]
  40fd90:	ldr	x1, [x0]
  40fd94:	ldr	x0, [sp, #56]
  40fd98:	lsl	x0, x0, #4
  40fd9c:	add	x0, x1, x0
  40fda0:	ldrb	w1, [x0, #10]
  40fda4:	and	w1, w1, #0xffffffdf
  40fda8:	strb	w1, [x0, #10]
  40fdac:	b	40fdec <error@@Base+0xdfa4>
  40fdb0:	ldr	x0, [sp, #24]
  40fdb4:	ldr	x1, [x0]
  40fdb8:	ldr	x0, [sp, #56]
  40fdbc:	lsl	x0, x0, #4
  40fdc0:	add	x0, x1, x0
  40fdc4:	ldrb	w0, [x0, #8]
  40fdc8:	cmp	w0, #0x5
  40fdcc:	b.ne	40fdec <error@@Base+0xdfa4>  // b.any
  40fdd0:	ldr	x0, [sp, #24]
  40fdd4:	ldr	x1, [x0]
  40fdd8:	ldr	x0, [sp, #56]
  40fddc:	lsl	x0, x0, #4
  40fde0:	add	x0, x1, x0
  40fde4:	mov	w1, #0x7                   	// #7
  40fde8:	strb	w1, [x0, #8]
  40fdec:	ldr	x0, [sp, #56]
  40fdf0:	add	x0, x0, #0x1
  40fdf4:	str	x0, [sp, #56]
  40fdf8:	ldr	x0, [sp, #24]
  40fdfc:	ldr	x1, [x0, #16]
  40fe00:	ldr	x0, [sp, #56]
  40fe04:	cmp	x1, x0
  40fe08:	b.hi	40fd48 <error@@Base+0xdf00>  // b.pmore
  40fe0c:	ldr	x0, [sp, #24]
  40fe10:	mov	w1, #0x1                   	// #1
  40fe14:	str	w1, [x0, #180]
  40fe18:	ldr	x0, [sp, #24]
  40fe1c:	ldrb	w1, [x0, #176]
  40fe20:	and	w1, w1, #0xfffffffb
  40fe24:	strb	w1, [x0, #176]
  40fe28:	ldr	x0, [sp, #24]
  40fe2c:	ldr	x0, [x0, #152]
  40fe30:	cmp	x0, #0x0
  40fe34:	b.gt	40fe44 <error@@Base+0xdffc>
  40fe38:	ldrb	w0, [sp, #50]
  40fe3c:	cmp	w0, #0x0
  40fe40:	b.eq	40fe4c <error@@Base+0xe004>  // b.none
  40fe44:	mov	w0, #0x1                   	// #1
  40fe48:	b	40fe50 <error@@Base+0xe008>
  40fe4c:	mov	w0, #0x0                   	// #0
  40fe50:	and	w0, w0, #0x1
  40fe54:	and	w2, w0, #0xff
  40fe58:	ldr	x1, [sp, #24]
  40fe5c:	ldrb	w0, [x1, #176]
  40fe60:	bfi	w0, w2, #1, #1
  40fe64:	strb	w0, [x1, #176]
  40fe68:	b	40fe80 <error@@Base+0xe038>
  40fe6c:	nop
  40fe70:	b	40fe80 <error@@Base+0xe038>
  40fe74:	nop
  40fe78:	b	40fe80 <error@@Base+0xe038>
  40fe7c:	nop
  40fe80:	ldp	x29, x30, [sp], #64
  40fe84:	ret
  40fe88:	stp	x29, x30, [sp, #-64]!
  40fe8c:	mov	x29, sp
  40fe90:	str	x0, [sp, #24]
  40fe94:	ldr	x0, [sp, #24]
  40fe98:	ldr	x0, [x0]
  40fe9c:	str	x0, [sp, #40]
  40fea0:	ldr	x0, [sp, #40]
  40fea4:	ldr	x0, [x0, #8]
  40fea8:	lsl	x0, x0, #3
  40feac:	bl	401850 <malloc@plt>
  40feb0:	mov	x1, x0
  40feb4:	ldr	x0, [sp, #40]
  40feb8:	str	x1, [x0, #24]
  40febc:	ldr	x0, [sp, #40]
  40fec0:	ldr	x0, [x0, #8]
  40fec4:	lsl	x0, x0, #3
  40fec8:	bl	401850 <malloc@plt>
  40fecc:	mov	x1, x0
  40fed0:	ldr	x0, [sp, #40]
  40fed4:	str	x1, [x0, #32]
  40fed8:	ldr	x0, [sp, #40]
  40fedc:	ldr	x1, [x0, #8]
  40fee0:	mov	x0, x1
  40fee4:	lsl	x0, x0, #1
  40fee8:	add	x0, x0, x1
  40feec:	lsl	x0, x0, #3
  40fef0:	bl	401850 <malloc@plt>
  40fef4:	mov	x1, x0
  40fef8:	ldr	x0, [sp, #40]
  40fefc:	str	x1, [x0, #40]
  40ff00:	ldr	x0, [sp, #40]
  40ff04:	ldr	x1, [x0, #8]
  40ff08:	mov	x0, x1
  40ff0c:	lsl	x0, x0, #1
  40ff10:	add	x0, x0, x1
  40ff14:	lsl	x0, x0, #3
  40ff18:	bl	401850 <malloc@plt>
  40ff1c:	mov	x1, x0
  40ff20:	ldr	x0, [sp, #40]
  40ff24:	str	x1, [x0, #48]
  40ff28:	ldr	x0, [sp, #40]
  40ff2c:	ldr	x0, [x0, #24]
  40ff30:	cmp	x0, #0x0
  40ff34:	cset	w0, eq  // eq = none
  40ff38:	and	w0, w0, #0xff
  40ff3c:	and	x0, x0, #0xff
  40ff40:	cmp	x0, #0x0
  40ff44:	b.ne	40ff68 <error@@Base+0xe120>  // b.any
  40ff48:	ldr	x0, [sp, #40]
  40ff4c:	ldr	x0, [x0, #32]
  40ff50:	cmp	x0, #0x0
  40ff54:	cset	w0, eq  // eq = none
  40ff58:	and	w0, w0, #0xff
  40ff5c:	and	x0, x0, #0xff
  40ff60:	cmp	x0, #0x0
  40ff64:	b.eq	40ff70 <error@@Base+0xe128>  // b.none
  40ff68:	mov	w0, #0x1                   	// #1
  40ff6c:	b	40ff74 <error@@Base+0xe12c>
  40ff70:	mov	w0, #0x0                   	// #0
  40ff74:	cmp	w0, #0x0
  40ff78:	b.ne	40ff9c <error@@Base+0xe154>  // b.any
  40ff7c:	ldr	x0, [sp, #40]
  40ff80:	ldr	x0, [x0, #40]
  40ff84:	cmp	x0, #0x0
  40ff88:	cset	w0, eq  // eq = none
  40ff8c:	and	w0, w0, #0xff
  40ff90:	and	x0, x0, #0xff
  40ff94:	cmp	x0, #0x0
  40ff98:	b.eq	40ffa4 <error@@Base+0xe15c>  // b.none
  40ff9c:	mov	w0, #0x1                   	// #1
  40ffa0:	b	40ffa8 <error@@Base+0xe160>
  40ffa4:	mov	w0, #0x0                   	// #0
  40ffa8:	cmp	w0, #0x0
  40ffac:	b.ne	40ffd0 <error@@Base+0xe188>  // b.any
  40ffb0:	ldr	x0, [sp, #40]
  40ffb4:	ldr	x0, [x0, #48]
  40ffb8:	cmp	x0, #0x0
  40ffbc:	cset	w0, eq  // eq = none
  40ffc0:	and	w0, w0, #0xff
  40ffc4:	and	x0, x0, #0xff
  40ffc8:	cmp	x0, #0x0
  40ffcc:	b.eq	40ffd8 <error@@Base+0xe190>  // b.none
  40ffd0:	mov	w0, #0xc                   	// #12
  40ffd4:	b	4102a8 <error@@Base+0xe460>
  40ffd8:	ldr	x0, [sp, #24]
  40ffdc:	ldr	x0, [x0, #48]
  40ffe0:	lsl	x0, x0, #3
  40ffe4:	bl	401850 <malloc@plt>
  40ffe8:	mov	x1, x0
  40ffec:	ldr	x0, [sp, #40]
  40fff0:	str	x1, [x0, #224]
  40fff4:	ldr	x0, [sp, #40]
  40fff8:	ldr	x0, [x0, #224]
  40fffc:	cmp	x0, #0x0
  410000:	b.eq	4100e0 <error@@Base+0xe298>  // b.none
  410004:	str	xzr, [sp, #48]
  410008:	b	410034 <error@@Base+0xe1ec>
  41000c:	ldr	x0, [sp, #40]
  410010:	ldr	x1, [x0, #224]
  410014:	ldr	x0, [sp, #48]
  410018:	lsl	x0, x0, #3
  41001c:	add	x0, x1, x0
  410020:	ldr	x1, [sp, #48]
  410024:	str	x1, [x0]
  410028:	ldr	x0, [sp, #48]
  41002c:	add	x0, x0, #0x1
  410030:	str	x0, [sp, #48]
  410034:	ldr	x0, [sp, #24]
  410038:	ldr	x1, [x0, #48]
  41003c:	ldr	x0, [sp, #48]
  410040:	cmp	x1, x0
  410044:	b.hi	41000c <error@@Base+0xe1c4>  // b.pmore
  410048:	ldr	x0, [sp, #40]
  41004c:	ldr	x3, [x0, #104]
  410050:	ldr	x2, [sp, #40]
  410054:	adrp	x0, 410000 <error@@Base+0xe1b8>
  410058:	add	x1, x0, #0x49c
  41005c:	mov	x0, x3
  410060:	bl	4103bc <error@@Base+0xe574>
  410064:	str	xzr, [sp, #48]
  410068:	b	41009c <error@@Base+0xe254>
  41006c:	ldr	x0, [sp, #40]
  410070:	ldr	x1, [x0, #224]
  410074:	ldr	x0, [sp, #48]
  410078:	lsl	x0, x0, #3
  41007c:	add	x0, x1, x0
  410080:	ldr	x0, [x0]
  410084:	ldr	x1, [sp, #48]
  410088:	cmp	x1, x0
  41008c:	b.ne	4100b4 <error@@Base+0xe26c>  // b.any
  410090:	ldr	x0, [sp, #48]
  410094:	add	x0, x0, #0x1
  410098:	str	x0, [sp, #48]
  41009c:	ldr	x0, [sp, #24]
  4100a0:	ldr	x1, [x0, #48]
  4100a4:	ldr	x0, [sp, #48]
  4100a8:	cmp	x1, x0
  4100ac:	b.hi	41006c <error@@Base+0xe224>  // b.pmore
  4100b0:	b	4100b8 <error@@Base+0xe270>
  4100b4:	nop
  4100b8:	ldr	x0, [sp, #24]
  4100bc:	ldr	x1, [x0, #48]
  4100c0:	ldr	x0, [sp, #48]
  4100c4:	cmp	x1, x0
  4100c8:	b.ne	4100e0 <error@@Base+0xe298>  // b.any
  4100cc:	ldr	x0, [sp, #40]
  4100d0:	ldr	x0, [x0, #224]
  4100d4:	bl	401a40 <free@plt>
  4100d8:	ldr	x0, [sp, #40]
  4100dc:	str	xzr, [x0, #224]
  4100e0:	ldr	x0, [sp, #40]
  4100e4:	ldr	x3, [x0, #104]
  4100e8:	ldr	x2, [sp, #24]
  4100ec:	adrp	x0, 410000 <error@@Base+0xe1b8>
  4100f0:	add	x1, x0, #0x618
  4100f4:	mov	x0, x3
  4100f8:	bl	4102b0 <error@@Base+0xe468>
  4100fc:	str	w0, [sp, #60]
  410100:	ldr	w0, [sp, #60]
  410104:	cmp	w0, #0x0
  410108:	cset	w0, ne  // ne = any
  41010c:	and	w0, w0, #0xff
  410110:	and	x0, x0, #0xff
  410114:	cmp	x0, #0x0
  410118:	b.eq	410124 <error@@Base+0xe2dc>  // b.none
  41011c:	ldr	w0, [sp, #60]
  410120:	b	4102a8 <error@@Base+0xe460>
  410124:	ldr	x0, [sp, #40]
  410128:	ldr	x3, [x0, #104]
  41012c:	ldr	x2, [sp, #40]
  410130:	adrp	x0, 410000 <error@@Base+0xe1b8>
  410134:	add	x1, x0, #0x92c
  410138:	mov	x0, x3
  41013c:	bl	4102b0 <error@@Base+0xe468>
  410140:	str	w0, [sp, #60]
  410144:	ldr	w0, [sp, #60]
  410148:	cmp	w0, #0x0
  41014c:	cset	w0, ne  // ne = any
  410150:	and	w0, w0, #0xff
  410154:	and	x0, x0, #0xff
  410158:	cmp	x0, #0x0
  41015c:	b.eq	410168 <error@@Base+0xe320>  // b.none
  410160:	ldr	w0, [sp, #60]
  410164:	b	4102a8 <error@@Base+0xe460>
  410168:	ldr	x0, [sp, #40]
  41016c:	ldr	x3, [x0, #104]
  410170:	ldr	x2, [sp, #40]
  410174:	adrp	x0, 410000 <error@@Base+0xe1b8>
  410178:	add	x1, x0, #0xa24
  41017c:	mov	x0, x3
  410180:	bl	4103bc <error@@Base+0xe574>
  410184:	ldr	x0, [sp, #40]
  410188:	ldr	x3, [x0, #104]
  41018c:	ldr	x2, [sp, #40]
  410190:	adrp	x0, 410000 <error@@Base+0xe1b8>
  410194:	add	x1, x0, #0xae8
  410198:	mov	x0, x3
  41019c:	bl	4103bc <error@@Base+0xe574>
  4101a0:	str	w0, [sp, #60]
  4101a4:	ldr	w0, [sp, #60]
  4101a8:	cmp	w0, #0x0
  4101ac:	cset	w0, ne  // ne = any
  4101b0:	and	w0, w0, #0xff
  4101b4:	and	x0, x0, #0xff
  4101b8:	cmp	x0, #0x0
  4101bc:	b.eq	4101c8 <error@@Base+0xe380>  // b.none
  4101c0:	ldr	w0, [sp, #60]
  4101c4:	b	4102a8 <error@@Base+0xe460>
  4101c8:	ldr	x0, [sp, #40]
  4101cc:	bl	4116d8 <error@@Base+0xf890>
  4101d0:	str	w0, [sp, #60]
  4101d4:	ldr	w0, [sp, #60]
  4101d8:	cmp	w0, #0x0
  4101dc:	cset	w0, ne  // ne = any
  4101e0:	and	w0, w0, #0xff
  4101e4:	and	x0, x0, #0xff
  4101e8:	cmp	x0, #0x0
  4101ec:	b.eq	4101f8 <error@@Base+0xe3b0>  // b.none
  4101f0:	ldr	w0, [sp, #60]
  4101f4:	b	4102a8 <error@@Base+0xe460>
  4101f8:	ldr	x0, [sp, #24]
  4101fc:	ldrb	w0, [x0, #56]
  410200:	and	w0, w0, #0x10
  410204:	and	w0, w0, #0xff
  410208:	cmp	w0, #0x0
  41020c:	b.ne	410238 <error@@Base+0xe3f0>  // b.any
  410210:	ldr	x0, [sp, #24]
  410214:	ldr	x0, [x0, #48]
  410218:	cmp	x0, #0x0
  41021c:	b.eq	410238 <error@@Base+0xe3f0>  // b.none
  410220:	ldr	x0, [sp, #40]
  410224:	ldrb	w0, [x0, #176]
  410228:	and	w0, w0, #0x1
  41022c:	and	w0, w0, #0xff
  410230:	cmp	w0, #0x0
  410234:	b.ne	410248 <error@@Base+0xe400>  // b.any
  410238:	ldr	x0, [sp, #40]
  41023c:	ldr	x0, [x0, #152]
  410240:	cmp	x0, #0x0
  410244:	b.eq	4102a4 <error@@Base+0xe45c>  // b.none
  410248:	ldr	x0, [sp, #40]
  41024c:	ldr	x1, [x0, #16]
  410250:	mov	x0, x1
  410254:	lsl	x0, x0, #1
  410258:	add	x0, x0, x1
  41025c:	lsl	x0, x0, #3
  410260:	bl	401850 <malloc@plt>
  410264:	mov	x1, x0
  410268:	ldr	x0, [sp, #40]
  41026c:	str	x1, [x0, #56]
  410270:	ldr	x0, [sp, #40]
  410274:	ldr	x0, [x0, #56]
  410278:	cmp	x0, #0x0
  41027c:	cset	w0, eq  // eq = none
  410280:	and	w0, w0, #0xff
  410284:	and	x0, x0, #0xff
  410288:	cmp	x0, #0x0
  41028c:	b.eq	410298 <error@@Base+0xe450>  // b.none
  410290:	mov	w0, #0xc                   	// #12
  410294:	b	4102a8 <error@@Base+0xe460>
  410298:	ldr	x0, [sp, #40]
  41029c:	bl	411578 <error@@Base+0xf730>
  4102a0:	str	w0, [sp, #60]
  4102a4:	ldr	w0, [sp, #60]
  4102a8:	ldp	x29, x30, [sp], #64
  4102ac:	ret
  4102b0:	stp	x29, x30, [sp, #-80]!
  4102b4:	mov	x29, sp
  4102b8:	str	x0, [sp, #40]
  4102bc:	str	x1, [sp, #32]
  4102c0:	str	x2, [sp, #24]
  4102c4:	ldr	x0, [sp, #40]
  4102c8:	str	x0, [sp, #72]
  4102cc:	b	4102fc <error@@Base+0xe4b4>
  4102d0:	ldr	x0, [sp, #72]
  4102d4:	ldr	x0, [x0, #8]
  4102d8:	cmp	x0, #0x0
  4102dc:	b.eq	4102f0 <error@@Base+0xe4a8>  // b.none
  4102e0:	ldr	x0, [sp, #72]
  4102e4:	ldr	x0, [x0, #8]
  4102e8:	str	x0, [sp, #72]
  4102ec:	b	4102fc <error@@Base+0xe4b4>
  4102f0:	ldr	x0, [sp, #72]
  4102f4:	ldr	x0, [x0, #16]
  4102f8:	str	x0, [sp, #72]
  4102fc:	ldr	x0, [sp, #72]
  410300:	ldr	x0, [x0, #8]
  410304:	cmp	x0, #0x0
  410308:	b.ne	4102d0 <error@@Base+0xe488>  // b.any
  41030c:	ldr	x0, [sp, #72]
  410310:	ldr	x0, [x0, #16]
  410314:	cmp	x0, #0x0
  410318:	b.ne	4102d0 <error@@Base+0xe488>  // b.any
  41031c:	ldr	x2, [sp, #32]
  410320:	ldr	x1, [sp, #72]
  410324:	ldr	x0, [sp, #24]
  410328:	blr	x2
  41032c:	str	w0, [sp, #68]
  410330:	ldr	w0, [sp, #68]
  410334:	cmp	w0, #0x0
  410338:	cset	w0, ne  // ne = any
  41033c:	and	w0, w0, #0xff
  410340:	and	x0, x0, #0xff
  410344:	cmp	x0, #0x0
  410348:	b.eq	410354 <error@@Base+0xe50c>  // b.none
  41034c:	ldr	w0, [sp, #68]
  410350:	b	4103b4 <error@@Base+0xe56c>
  410354:	ldr	x0, [sp, #72]
  410358:	ldr	x0, [x0]
  41035c:	cmp	x0, #0x0
  410360:	b.ne	41036c <error@@Base+0xe524>  // b.any
  410364:	mov	w0, #0x0                   	// #0
  410368:	b	4103b4 <error@@Base+0xe56c>
  41036c:	ldr	x0, [sp, #72]
  410370:	str	x0, [sp, #56]
  410374:	ldr	x0, [sp, #72]
  410378:	ldr	x0, [x0]
  41037c:	str	x0, [sp, #72]
  410380:	ldr	x0, [sp, #72]
  410384:	ldr	x0, [x0, #16]
  410388:	ldr	x1, [sp, #56]
  41038c:	cmp	x1, x0
  410390:	b.eq	41031c <error@@Base+0xe4d4>  // b.none
  410394:	ldr	x0, [sp, #72]
  410398:	ldr	x0, [x0, #16]
  41039c:	cmp	x0, #0x0
  4103a0:	b.eq	41031c <error@@Base+0xe4d4>  // b.none
  4103a4:	ldr	x0, [sp, #72]
  4103a8:	ldr	x0, [x0, #16]
  4103ac:	str	x0, [sp, #72]
  4103b0:	b	4102fc <error@@Base+0xe4b4>
  4103b4:	ldp	x29, x30, [sp], #80
  4103b8:	ret
  4103bc:	stp	x29, x30, [sp, #-80]!
  4103c0:	mov	x29, sp
  4103c4:	str	x0, [sp, #40]
  4103c8:	str	x1, [sp, #32]
  4103cc:	str	x2, [sp, #24]
  4103d0:	ldr	x0, [sp, #40]
  4103d4:	str	x0, [sp, #72]
  4103d8:	ldr	x2, [sp, #32]
  4103dc:	ldr	x1, [sp, #72]
  4103e0:	ldr	x0, [sp, #24]
  4103e4:	blr	x2
  4103e8:	str	w0, [sp, #60]
  4103ec:	ldr	w0, [sp, #60]
  4103f0:	cmp	w0, #0x0
  4103f4:	cset	w0, ne  // ne = any
  4103f8:	and	w0, w0, #0xff
  4103fc:	and	x0, x0, #0xff
  410400:	cmp	x0, #0x0
  410404:	b.eq	410410 <error@@Base+0xe5c8>  // b.none
  410408:	ldr	w0, [sp, #60]
  41040c:	b	410494 <error@@Base+0xe64c>
  410410:	ldr	x0, [sp, #72]
  410414:	ldr	x0, [x0, #8]
  410418:	cmp	x0, #0x0
  41041c:	b.eq	410430 <error@@Base+0xe5e8>  // b.none
  410420:	ldr	x0, [sp, #72]
  410424:	ldr	x0, [x0, #8]
  410428:	str	x0, [sp, #72]
  41042c:	b	4103d8 <error@@Base+0xe590>
  410430:	str	xzr, [sp, #64]
  410434:	b	410460 <error@@Base+0xe618>
  410438:	ldr	x0, [sp, #72]
  41043c:	str	x0, [sp, #64]
  410440:	ldr	x0, [sp, #72]
  410444:	ldr	x0, [x0]
  410448:	str	x0, [sp, #72]
  41044c:	ldr	x0, [sp, #72]
  410450:	cmp	x0, #0x0
  410454:	b.ne	410460 <error@@Base+0xe618>  // b.any
  410458:	mov	w0, #0x0                   	// #0
  41045c:	b	410494 <error@@Base+0xe64c>
  410460:	ldr	x0, [sp, #72]
  410464:	ldr	x0, [x0, #16]
  410468:	ldr	x1, [sp, #64]
  41046c:	cmp	x1, x0
  410470:	b.eq	410438 <error@@Base+0xe5f0>  // b.none
  410474:	ldr	x0, [sp, #72]
  410478:	ldr	x0, [x0, #16]
  41047c:	cmp	x0, #0x0
  410480:	b.eq	410438 <error@@Base+0xe5f0>  // b.none
  410484:	ldr	x0, [sp, #72]
  410488:	ldr	x0, [x0, #16]
  41048c:	str	x0, [sp, #72]
  410490:	b	4103d8 <error@@Base+0xe590>
  410494:	ldp	x29, x30, [sp], #80
  410498:	ret
  41049c:	sub	sp, sp, #0x30
  4104a0:	str	x0, [sp, #8]
  4104a4:	str	x1, [sp]
  4104a8:	ldr	x0, [sp, #8]
  4104ac:	str	x0, [sp, #40]
  4104b0:	ldr	x0, [sp]
  4104b4:	ldrb	w0, [x0, #48]
  4104b8:	cmp	w0, #0x4
  4104bc:	b.ne	41052c <error@@Base+0xe6e4>  // b.any
  4104c0:	ldr	x0, [sp, #40]
  4104c4:	ldr	x0, [x0, #224]
  4104c8:	cmp	x0, #0x0
  4104cc:	b.eq	41052c <error@@Base+0xe6e4>  // b.none
  4104d0:	ldr	x0, [sp]
  4104d4:	ldr	x0, [x0, #40]
  4104d8:	str	w0, [sp, #36]
  4104dc:	ldr	x0, [sp, #40]
  4104e0:	ldr	x1, [x0, #224]
  4104e4:	ldrsw	x0, [sp, #36]
  4104e8:	lsl	x0, x0, #3
  4104ec:	add	x0, x1, x0
  4104f0:	ldr	x1, [x0]
  4104f4:	ldr	x0, [sp]
  4104f8:	str	x1, [x0, #40]
  4104fc:	ldr	x0, [sp, #40]
  410500:	ldr	x1, [x0, #160]
  410504:	ldr	x0, [sp]
  410508:	ldr	x0, [x0, #40]
  41050c:	mov	w2, w0
  410510:	mov	w0, #0x1                   	// #1
  410514:	lsl	w0, w0, w2
  410518:	sxtw	x0, w0
  41051c:	orr	x1, x1, x0
  410520:	ldr	x0, [sp, #40]
  410524:	str	x1, [x0, #160]
  410528:	b	41060c <error@@Base+0xe7c4>
  41052c:	ldr	x0, [sp]
  410530:	ldrb	w0, [x0, #48]
  410534:	cmp	w0, #0x11
  410538:	b.ne	41060c <error@@Base+0xe7c4>  // b.any
  41053c:	ldr	x0, [sp]
  410540:	ldr	x0, [x0, #8]
  410544:	cmp	x0, #0x0
  410548:	b.eq	41060c <error@@Base+0xe7c4>  // b.none
  41054c:	ldr	x0, [sp]
  410550:	ldr	x0, [x0, #8]
  410554:	ldrb	w0, [x0, #48]
  410558:	cmp	w0, #0x11
  41055c:	b.ne	41060c <error@@Base+0xe7c4>  // b.any
  410560:	ldr	x0, [sp]
  410564:	ldr	x0, [x0, #8]
  410568:	ldr	x0, [x0, #40]
  41056c:	str	x0, [sp, #24]
  410570:	ldr	x0, [sp]
  410574:	ldr	x0, [x0, #8]
  410578:	ldr	x1, [x0, #8]
  41057c:	ldr	x0, [sp]
  410580:	str	x1, [x0, #8]
  410584:	ldr	x0, [sp]
  410588:	ldr	x0, [x0, #8]
  41058c:	cmp	x0, #0x0
  410590:	b.eq	4105a4 <error@@Base+0xe75c>  // b.none
  410594:	ldr	x0, [sp]
  410598:	ldr	x0, [x0, #8]
  41059c:	ldr	x1, [sp]
  4105a0:	str	x1, [x0]
  4105a4:	ldr	x0, [sp, #40]
  4105a8:	ldr	x1, [x0, #224]
  4105ac:	ldr	x0, [sp]
  4105b0:	ldr	x0, [x0, #40]
  4105b4:	lsl	x0, x0, #3
  4105b8:	add	x1, x1, x0
  4105bc:	ldr	x0, [sp, #40]
  4105c0:	ldr	x2, [x0, #224]
  4105c4:	ldr	x0, [sp, #24]
  4105c8:	lsl	x0, x0, #3
  4105cc:	add	x0, x2, x0
  4105d0:	ldr	x1, [x1]
  4105d4:	str	x1, [x0]
  4105d8:	ldr	x0, [sp, #24]
  4105dc:	cmp	x0, #0x3f
  4105e0:	b.gt	41060c <error@@Base+0xe7c4>
  4105e4:	ldr	x0, [sp, #40]
  4105e8:	ldr	x1, [x0, #160]
  4105ec:	ldr	x0, [sp, #24]
  4105f0:	mov	w2, w0
  4105f4:	mov	x0, #0x1                   	// #1
  4105f8:	lsl	x0, x0, x2
  4105fc:	mvn	x0, x0
  410600:	and	x1, x1, x0
  410604:	ldr	x0, [sp, #40]
  410608:	str	x1, [x0, #160]
  41060c:	mov	w0, #0x0                   	// #0
  410610:	add	sp, sp, #0x30
  410614:	ret
  410618:	stp	x29, x30, [sp, #-48]!
  41061c:	mov	x29, sp
  410620:	str	x0, [sp, #24]
  410624:	str	x1, [sp, #16]
  410628:	ldr	x0, [sp, #24]
  41062c:	str	x0, [sp, #40]
  410630:	str	wzr, [sp, #36]
  410634:	ldr	x0, [sp, #16]
  410638:	ldr	x0, [x0, #8]
  41063c:	cmp	x0, #0x0
  410640:	b.eq	41069c <error@@Base+0xe854>  // b.none
  410644:	ldr	x0, [sp, #16]
  410648:	ldr	x0, [x0, #8]
  41064c:	ldrb	w0, [x0, #48]
  410650:	cmp	w0, #0x11
  410654:	b.ne	41069c <error@@Base+0xe854>  // b.any
  410658:	ldr	x0, [sp, #16]
  41065c:	ldr	x1, [x0, #8]
  410660:	add	x0, sp, #0x24
  410664:	mov	x2, x1
  410668:	ldr	x1, [sp, #40]
  41066c:	bl	410710 <error@@Base+0xe8c8>
  410670:	mov	x1, x0
  410674:	ldr	x0, [sp, #16]
  410678:	str	x1, [x0, #8]
  41067c:	ldr	x0, [sp, #16]
  410680:	ldr	x0, [x0, #8]
  410684:	cmp	x0, #0x0
  410688:	b.eq	41069c <error@@Base+0xe854>  // b.none
  41068c:	ldr	x0, [sp, #16]
  410690:	ldr	x0, [x0, #8]
  410694:	ldr	x1, [sp, #16]
  410698:	str	x1, [x0]
  41069c:	ldr	x0, [sp, #16]
  4106a0:	ldr	x0, [x0, #16]
  4106a4:	cmp	x0, #0x0
  4106a8:	b.eq	410704 <error@@Base+0xe8bc>  // b.none
  4106ac:	ldr	x0, [sp, #16]
  4106b0:	ldr	x0, [x0, #16]
  4106b4:	ldrb	w0, [x0, #48]
  4106b8:	cmp	w0, #0x11
  4106bc:	b.ne	410704 <error@@Base+0xe8bc>  // b.any
  4106c0:	ldr	x0, [sp, #16]
  4106c4:	ldr	x1, [x0, #16]
  4106c8:	add	x0, sp, #0x24
  4106cc:	mov	x2, x1
  4106d0:	ldr	x1, [sp, #40]
  4106d4:	bl	410710 <error@@Base+0xe8c8>
  4106d8:	mov	x1, x0
  4106dc:	ldr	x0, [sp, #16]
  4106e0:	str	x1, [x0, #16]
  4106e4:	ldr	x0, [sp, #16]
  4106e8:	ldr	x0, [x0, #16]
  4106ec:	cmp	x0, #0x0
  4106f0:	b.eq	410704 <error@@Base+0xe8bc>  // b.none
  4106f4:	ldr	x0, [sp, #16]
  4106f8:	ldr	x0, [x0, #16]
  4106fc:	ldr	x1, [sp, #16]
  410700:	str	x1, [x0]
  410704:	ldr	w0, [sp, #36]
  410708:	ldp	x29, x30, [sp], #48
  41070c:	ret
  410710:	stp	x29, x30, [sp, #-96]!
  410714:	mov	x29, sp
  410718:	str	x0, [sp, #40]
  41071c:	str	x1, [sp, #32]
  410720:	str	x2, [sp, #24]
  410724:	ldr	x0, [sp, #32]
  410728:	ldr	x0, [x0]
  41072c:	str	x0, [sp, #88]
  410730:	ldr	x0, [sp, #24]
  410734:	ldr	x0, [x0, #8]
  410738:	str	x0, [sp, #80]
  41073c:	ldr	x0, [sp, #32]
  410740:	ldrb	w0, [x0, #56]
  410744:	and	w0, w0, #0x10
  410748:	and	w0, w0, #0xff
  41074c:	cmp	w0, #0x0
  410750:	b.eq	4107a0 <error@@Base+0xe958>  // b.none
  410754:	ldr	x0, [sp, #24]
  410758:	ldr	x0, [x0, #8]
  41075c:	cmp	x0, #0x0
  410760:	b.eq	4107a0 <error@@Base+0xe958>  // b.none
  410764:	ldr	x0, [sp, #24]
  410768:	ldr	x0, [x0, #40]
  41076c:	cmp	x0, #0x3f
  410770:	b.gt	410794 <error@@Base+0xe94c>
  410774:	ldr	x0, [sp, #88]
  410778:	ldr	x0, [x0, #160]
  41077c:	ldr	x1, [sp, #24]
  410780:	ldr	x1, [x1, #40]
  410784:	lsr	x0, x0, x1
  410788:	and	x0, x0, #0x1
  41078c:	cmp	x0, #0x0
  410790:	b.ne	4107a0 <error@@Base+0xe958>  // b.any
  410794:	ldr	x0, [sp, #24]
  410798:	ldr	x0, [x0, #8]
  41079c:	b	410924 <error@@Base+0xeadc>
  4107a0:	mov	w3, #0x8                   	// #8
  4107a4:	mov	x2, #0x0                   	// #0
  4107a8:	mov	x1, #0x0                   	// #0
  4107ac:	ldr	x0, [sp, #88]
  4107b0:	bl	4163f8 <error@@Base+0x145b0>
  4107b4:	str	x0, [sp, #72]
  4107b8:	mov	w3, #0x9                   	// #9
  4107bc:	mov	x2, #0x0                   	// #0
  4107c0:	mov	x1, #0x0                   	// #0
  4107c4:	ldr	x0, [sp, #88]
  4107c8:	bl	4163f8 <error@@Base+0x145b0>
  4107cc:	str	x0, [sp, #64]
  4107d0:	ldr	x0, [sp, #80]
  4107d4:	cmp	x0, #0x0
  4107d8:	b.eq	4107f4 <error@@Base+0xe9ac>  // b.none
  4107dc:	mov	w3, #0x10                  	// #16
  4107e0:	ldr	x2, [sp, #64]
  4107e4:	ldr	x1, [sp, #80]
  4107e8:	ldr	x0, [sp, #88]
  4107ec:	bl	4163f8 <error@@Base+0x145b0>
  4107f0:	b	4107f8 <error@@Base+0xe9b0>
  4107f4:	ldr	x0, [sp, #64]
  4107f8:	str	x0, [sp, #56]
  4107fc:	mov	w3, #0x10                  	// #16
  410800:	ldr	x2, [sp, #56]
  410804:	ldr	x1, [sp, #72]
  410808:	ldr	x0, [sp, #88]
  41080c:	bl	4163f8 <error@@Base+0x145b0>
  410810:	str	x0, [sp, #48]
  410814:	ldr	x0, [sp, #48]
  410818:	cmp	x0, #0x0
  41081c:	cset	w0, eq  // eq = none
  410820:	and	w0, w0, #0xff
  410824:	and	x0, x0, #0xff
  410828:	cmp	x0, #0x0
  41082c:	b.ne	41084c <error@@Base+0xea04>  // b.any
  410830:	ldr	x0, [sp, #56]
  410834:	cmp	x0, #0x0
  410838:	cset	w0, eq  // eq = none
  41083c:	and	w0, w0, #0xff
  410840:	and	x0, x0, #0xff
  410844:	cmp	x0, #0x0
  410848:	b.eq	410854 <error@@Base+0xea0c>  // b.none
  41084c:	mov	w0, #0x1                   	// #1
  410850:	b	410858 <error@@Base+0xea10>
  410854:	mov	w0, #0x0                   	// #0
  410858:	cmp	w0, #0x0
  41085c:	b.ne	41087c <error@@Base+0xea34>  // b.any
  410860:	ldr	x0, [sp, #72]
  410864:	cmp	x0, #0x0
  410868:	cset	w0, eq  // eq = none
  41086c:	and	w0, w0, #0xff
  410870:	and	x0, x0, #0xff
  410874:	cmp	x0, #0x0
  410878:	b.eq	410884 <error@@Base+0xea3c>  // b.none
  41087c:	mov	w0, #0x1                   	// #1
  410880:	b	410888 <error@@Base+0xea40>
  410884:	mov	w0, #0x0                   	// #0
  410888:	cmp	w0, #0x0
  41088c:	b.ne	4108ac <error@@Base+0xea64>  // b.any
  410890:	ldr	x0, [sp, #64]
  410894:	cmp	x0, #0x0
  410898:	cset	w0, eq  // eq = none
  41089c:	and	w0, w0, #0xff
  4108a0:	and	x0, x0, #0xff
  4108a4:	cmp	x0, #0x0
  4108a8:	b.eq	4108c0 <error@@Base+0xea78>  // b.none
  4108ac:	ldr	x0, [sp, #40]
  4108b0:	mov	w1, #0xc                   	// #12
  4108b4:	str	w1, [x0]
  4108b8:	mov	x0, #0x0                   	// #0
  4108bc:	b	410924 <error@@Base+0xeadc>
  4108c0:	ldr	x0, [sp, #24]
  4108c4:	ldr	x1, [x0, #40]
  4108c8:	ldr	x0, [sp, #64]
  4108cc:	str	x1, [x0, #40]
  4108d0:	ldr	x0, [sp, #64]
  4108d4:	ldr	x1, [x0, #40]
  4108d8:	ldr	x0, [sp, #72]
  4108dc:	str	x1, [x0, #40]
  4108e0:	ldr	x0, [sp, #24]
  4108e4:	ldrb	w0, [x0, #50]
  4108e8:	ubfx	x0, x0, #3, #1
  4108ec:	and	w2, w0, #0xff
  4108f0:	ldr	x1, [sp, #64]
  4108f4:	ldrb	w0, [x1, #50]
  4108f8:	bfi	w0, w2, #3, #1
  4108fc:	strb	w0, [x1, #50]
  410900:	ldr	x0, [sp, #64]
  410904:	ldrb	w0, [x0, #50]
  410908:	ubfx	x0, x0, #3, #1
  41090c:	and	w2, w0, #0xff
  410910:	ldr	x1, [sp, #72]
  410914:	ldrb	w0, [x1, #50]
  410918:	bfi	w0, w2, #3, #1
  41091c:	strb	w0, [x1, #50]
  410920:	ldr	x0, [sp, #48]
  410924:	ldp	x29, x30, [sp], #96
  410928:	ret
  41092c:	stp	x29, x30, [sp, #-48]!
  410930:	mov	x29, sp
  410934:	str	x0, [sp, #24]
  410938:	str	x1, [sp, #16]
  41093c:	ldr	x0, [sp, #24]
  410940:	str	x0, [sp, #40]
  410944:	ldr	x0, [sp, #16]
  410948:	ldrb	w0, [x0, #48]
  41094c:	cmp	w0, #0x10
  410950:	b.ne	410980 <error@@Base+0xeb38>  // b.any
  410954:	ldr	x0, [sp, #16]
  410958:	ldr	x0, [x0, #8]
  41095c:	ldr	x1, [x0, #24]
  410960:	ldr	x0, [sp, #16]
  410964:	str	x1, [x0, #24]
  410968:	ldr	x0, [sp, #16]
  41096c:	ldr	x0, [x0, #8]
  410970:	ldr	x1, [x0, #56]
  410974:	ldr	x0, [sp, #16]
  410978:	str	x1, [x0, #56]
  41097c:	b	410a18 <error@@Base+0xebd0>
  410980:	ldr	x0, [sp, #16]
  410984:	ldr	x1, [sp, #16]
  410988:	str	x1, [x0, #24]
  41098c:	ldr	x0, [sp, #16]
  410990:	ldp	x1, x2, [x0, #40]
  410994:	ldr	x0, [sp, #40]
  410998:	bl	40d0a8 <error@@Base+0xb260>
  41099c:	mov	x1, x0
  4109a0:	ldr	x0, [sp, #16]
  4109a4:	str	x1, [x0, #56]
  4109a8:	ldr	x0, [sp, #16]
  4109ac:	ldr	x0, [x0, #56]
  4109b0:	cmn	x0, #0x1
  4109b4:	cset	w0, eq  // eq = none
  4109b8:	and	w0, w0, #0xff
  4109bc:	and	x0, x0, #0xff
  4109c0:	cmp	x0, #0x0
  4109c4:	b.eq	4109d0 <error@@Base+0xeb88>  // b.none
  4109c8:	mov	w0, #0xc                   	// #12
  4109cc:	b	410a1c <error@@Base+0xebd4>
  4109d0:	ldr	x0, [sp, #16]
  4109d4:	ldrb	w0, [x0, #48]
  4109d8:	cmp	w0, #0xc
  4109dc:	b.ne	410a18 <error@@Base+0xebd0>  // b.any
  4109e0:	ldr	x0, [sp, #16]
  4109e4:	ldr	w2, [x0, #40]
  4109e8:	ldr	x0, [sp, #40]
  4109ec:	ldr	x1, [x0]
  4109f0:	ldr	x0, [sp, #16]
  4109f4:	ldr	x0, [x0, #56]
  4109f8:	lsl	x0, x0, #4
  4109fc:	add	x1, x1, x0
  410a00:	mov	w0, w2
  410a04:	and	w0, w0, #0x3ff
  410a08:	and	w2, w0, #0xffff
  410a0c:	ldr	w0, [x1, #8]
  410a10:	bfi	w0, w2, #8, #10
  410a14:	str	w0, [x1, #8]
  410a18:	mov	w0, #0x0                   	// #0
  410a1c:	ldp	x29, x30, [sp], #48
  410a20:	ret
  410a24:	sub	sp, sp, #0x10
  410a28:	str	x0, [sp, #8]
  410a2c:	str	x1, [sp]
  410a30:	ldr	x0, [sp]
  410a34:	ldrb	w0, [x0, #48]
  410a38:	cmp	w0, #0xb
  410a3c:	b.eq	410a4c <error@@Base+0xec04>  // b.none
  410a40:	cmp	w0, #0x10
  410a44:	b.eq	410a60 <error@@Base+0xec18>  // b.none
  410a48:	b	410a90 <error@@Base+0xec48>
  410a4c:	ldr	x0, [sp]
  410a50:	ldr	x0, [x0, #8]
  410a54:	ldr	x1, [sp]
  410a58:	str	x1, [x0, #32]
  410a5c:	b	410adc <error@@Base+0xec94>
  410a60:	ldr	x0, [sp]
  410a64:	ldr	x1, [x0, #16]
  410a68:	ldr	x0, [sp]
  410a6c:	ldr	x0, [x0, #8]
  410a70:	ldr	x1, [x1, #24]
  410a74:	str	x1, [x0, #32]
  410a78:	ldr	x0, [sp]
  410a7c:	ldr	x0, [x0, #16]
  410a80:	ldr	x1, [sp]
  410a84:	ldr	x1, [x1, #32]
  410a88:	str	x1, [x0, #32]
  410a8c:	b	410adc <error@@Base+0xec94>
  410a90:	ldr	x0, [sp]
  410a94:	ldr	x0, [x0, #8]
  410a98:	cmp	x0, #0x0
  410a9c:	b.eq	410ab4 <error@@Base+0xec6c>  // b.none
  410aa0:	ldr	x0, [sp]
  410aa4:	ldr	x0, [x0, #8]
  410aa8:	ldr	x1, [sp]
  410aac:	ldr	x1, [x1, #32]
  410ab0:	str	x1, [x0, #32]
  410ab4:	ldr	x0, [sp]
  410ab8:	ldr	x0, [x0, #16]
  410abc:	cmp	x0, #0x0
  410ac0:	b.eq	410ad8 <error@@Base+0xec90>  // b.none
  410ac4:	ldr	x0, [sp]
  410ac8:	ldr	x0, [x0, #16]
  410acc:	ldr	x1, [sp]
  410ad0:	ldr	x1, [x1, #32]
  410ad4:	str	x1, [x0, #32]
  410ad8:	nop
  410adc:	mov	w0, #0x0                   	// #0
  410ae0:	add	sp, sp, #0x10
  410ae4:	ret
  410ae8:	stp	x29, x30, [sp, #-80]!
  410aec:	mov	x29, sp
  410af0:	str	x0, [sp, #24]
  410af4:	str	x1, [sp, #16]
  410af8:	ldr	x0, [sp, #24]
  410afc:	str	x0, [sp, #48]
  410b00:	ldr	x0, [sp, #16]
  410b04:	ldr	x0, [x0, #56]
  410b08:	str	x0, [sp, #40]
  410b0c:	str	wzr, [sp, #76]
  410b10:	ldr	x0, [sp, #16]
  410b14:	ldrb	w0, [x0, #48]
  410b18:	cmp	w0, #0x10
  410b1c:	b.eq	410dc4 <error@@Base+0xef7c>  // b.none
  410b20:	cmp	w0, #0x10
  410b24:	b.gt	410d68 <error@@Base+0xef20>
  410b28:	cmp	w0, #0xc
  410b2c:	b.eq	410ca8 <error@@Base+0xee60>  // b.none
  410b30:	cmp	w0, #0xc
  410b34:	b.gt	410d68 <error@@Base+0xef20>
  410b38:	cmp	w0, #0xb
  410b3c:	b.gt	410d68 <error@@Base+0xef20>
  410b40:	cmp	w0, #0xa
  410b44:	b.ge	410b9c <error@@Base+0xed54>  // b.tcont
  410b48:	cmp	w0, #0x9
  410b4c:	b.gt	410d68 <error@@Base+0xef20>
  410b50:	cmp	w0, #0x8
  410b54:	b.ge	410ca8 <error@@Base+0xee60>  // b.tcont
  410b58:	cmp	w0, #0x2
  410b5c:	b.eq	410b6c <error@@Base+0xed24>  // b.none
  410b60:	cmp	w0, #0x4
  410b64:	b.eq	410ce8 <error@@Base+0xeea0>  // b.none
  410b68:	b	410d68 <error@@Base+0xef20>
  410b6c:	ldr	x0, [sp, #16]
  410b70:	ldr	x0, [x0, #32]
  410b74:	cmp	x0, #0x0
  410b78:	b.eq	410dcc <error@@Base+0xef84>  // b.none
  410b7c:	adrp	x0, 422000 <error@@Base+0x201b8>
  410b80:	add	x3, x0, #0xa08
  410b84:	mov	w2, #0x59f                 	// #1439
  410b88:	adrp	x0, 422000 <error@@Base+0x201b8>
  410b8c:	add	x1, x0, #0x738
  410b90:	adrp	x0, 422000 <error@@Base+0x201b8>
  410b94:	add	x0, x0, #0x748
  410b98:	bl	401b20 <__assert_fail@plt>
  410b9c:	ldr	x0, [sp, #48]
  410ba0:	ldrb	w1, [x0, #176]
  410ba4:	orr	w1, w1, #0x1
  410ba8:	strb	w1, [x0, #176]
  410bac:	ldr	x0, [sp, #16]
  410bb0:	ldr	x0, [x0, #8]
  410bb4:	cmp	x0, #0x0
  410bb8:	b.eq	410bd4 <error@@Base+0xed8c>  // b.none
  410bbc:	ldr	x0, [sp, #16]
  410bc0:	ldr	x0, [x0, #8]
  410bc4:	ldr	x0, [x0, #24]
  410bc8:	ldr	x0, [x0, #56]
  410bcc:	str	x0, [sp, #64]
  410bd0:	b	410be4 <error@@Base+0xed9c>
  410bd4:	ldr	x0, [sp, #16]
  410bd8:	ldr	x0, [x0, #32]
  410bdc:	ldr	x0, [x0, #56]
  410be0:	str	x0, [sp, #64]
  410be4:	ldr	x0, [sp, #16]
  410be8:	ldr	x0, [x0, #16]
  410bec:	cmp	x0, #0x0
  410bf0:	b.eq	410c0c <error@@Base+0xedc4>  // b.none
  410bf4:	ldr	x0, [sp, #16]
  410bf8:	ldr	x0, [x0, #16]
  410bfc:	ldr	x0, [x0, #24]
  410c00:	ldr	x0, [x0, #56]
  410c04:	str	x0, [sp, #56]
  410c08:	b	410c1c <error@@Base+0xedd4>
  410c0c:	ldr	x0, [sp, #16]
  410c10:	ldr	x0, [x0, #32]
  410c14:	ldr	x0, [x0, #56]
  410c18:	str	x0, [sp, #56]
  410c1c:	ldr	x0, [sp, #64]
  410c20:	cmp	x0, #0x0
  410c24:	b.ge	410c48 <error@@Base+0xee00>  // b.tcont
  410c28:	adrp	x0, 422000 <error@@Base+0x201b8>
  410c2c:	add	x3, x0, #0xa08
  410c30:	mov	w2, #0x5af                 	// #1455
  410c34:	adrp	x0, 422000 <error@@Base+0x201b8>
  410c38:	add	x1, x0, #0x738
  410c3c:	adrp	x0, 422000 <error@@Base+0x201b8>
  410c40:	add	x0, x0, #0x760
  410c44:	bl	401b20 <__assert_fail@plt>
  410c48:	ldr	x0, [sp, #56]
  410c4c:	cmp	x0, #0x0
  410c50:	b.ge	410c74 <error@@Base+0xee2c>  // b.tcont
  410c54:	adrp	x0, 422000 <error@@Base+0x201b8>
  410c58:	add	x3, x0, #0xa08
  410c5c:	mov	w2, #0x5b0                 	// #1456
  410c60:	adrp	x0, 422000 <error@@Base+0x201b8>
  410c64:	add	x1, x0, #0x738
  410c68:	adrp	x0, 422000 <error@@Base+0x201b8>
  410c6c:	add	x0, x0, #0x770
  410c70:	bl	401b20 <__assert_fail@plt>
  410c74:	ldr	x0, [sp, #48]
  410c78:	ldr	x2, [x0, #40]
  410c7c:	ldr	x1, [sp, #40]
  410c80:	mov	x0, x1
  410c84:	lsl	x0, x0, #1
  410c88:	add	x0, x0, x1
  410c8c:	lsl	x0, x0, #3
  410c90:	add	x0, x2, x0
  410c94:	ldr	x2, [sp, #56]
  410c98:	ldr	x1, [sp, #64]
  410c9c:	bl	40bd38 <error@@Base+0x9ef0>
  410ca0:	str	w0, [sp, #76]
  410ca4:	b	410dd8 <error@@Base+0xef90>
  410ca8:	ldr	x0, [sp, #48]
  410cac:	ldr	x2, [x0, #40]
  410cb0:	ldr	x1, [sp, #40]
  410cb4:	mov	x0, x1
  410cb8:	lsl	x0, x0, #1
  410cbc:	add	x0, x0, x1
  410cc0:	lsl	x0, x0, #3
  410cc4:	add	x2, x2, x0
  410cc8:	ldr	x0, [sp, #16]
  410ccc:	ldr	x0, [x0, #32]
  410cd0:	ldr	x0, [x0, #56]
  410cd4:	mov	x1, x0
  410cd8:	mov	x0, x2
  410cdc:	bl	40bca0 <error@@Base+0x9e58>
  410ce0:	str	w0, [sp, #76]
  410ce4:	b	410dd8 <error@@Base+0xef90>
  410ce8:	ldr	x0, [sp, #16]
  410cec:	ldr	x1, [x0, #32]
  410cf0:	ldr	x0, [sp, #48]
  410cf4:	ldr	x2, [x0, #24]
  410cf8:	ldr	x0, [sp, #40]
  410cfc:	lsl	x0, x0, #3
  410d00:	add	x0, x2, x0
  410d04:	ldr	x1, [x1, #56]
  410d08:	str	x1, [x0]
  410d0c:	ldr	x0, [sp, #16]
  410d10:	ldrb	w0, [x0, #48]
  410d14:	cmp	w0, #0x4
  410d18:	b.ne	410dd4 <error@@Base+0xef8c>  // b.any
  410d1c:	ldr	x0, [sp, #48]
  410d20:	ldr	x2, [x0, #40]
  410d24:	ldr	x1, [sp, #40]
  410d28:	mov	x0, x1
  410d2c:	lsl	x0, x0, #1
  410d30:	add	x0, x0, x1
  410d34:	lsl	x0, x0, #3
  410d38:	add	x2, x2, x0
  410d3c:	ldr	x0, [sp, #48]
  410d40:	ldr	x1, [x0, #24]
  410d44:	ldr	x0, [sp, #40]
  410d48:	lsl	x0, x0, #3
  410d4c:	add	x0, x1, x0
  410d50:	ldr	x0, [x0]
  410d54:	mov	x1, x0
  410d58:	mov	x0, x2
  410d5c:	bl	40bca0 <error@@Base+0x9e58>
  410d60:	str	w0, [sp, #76]
  410d64:	b	410dd4 <error@@Base+0xef8c>
  410d68:	ldr	x0, [sp, #16]
  410d6c:	ldrb	w0, [x0, #48]
  410d70:	and	w0, w0, #0x8
  410d74:	cmp	w0, #0x0
  410d78:	b.eq	410d9c <error@@Base+0xef54>  // b.none
  410d7c:	adrp	x0, 422000 <error@@Base+0x201b8>
  410d80:	add	x3, x0, #0xa08
  410d84:	mov	w2, #0x5c2                 	// #1474
  410d88:	adrp	x0, 422000 <error@@Base+0x201b8>
  410d8c:	add	x1, x0, #0x738
  410d90:	adrp	x0, 422000 <error@@Base+0x201b8>
  410d94:	add	x0, x0, #0x780
  410d98:	bl	401b20 <__assert_fail@plt>
  410d9c:	ldr	x0, [sp, #16]
  410da0:	ldr	x1, [x0, #32]
  410da4:	ldr	x0, [sp, #48]
  410da8:	ldr	x2, [x0, #24]
  410dac:	ldr	x0, [sp, #40]
  410db0:	lsl	x0, x0, #3
  410db4:	add	x0, x2, x0
  410db8:	ldr	x1, [x1, #56]
  410dbc:	str	x1, [x0]
  410dc0:	b	410dd8 <error@@Base+0xef90>
  410dc4:	nop
  410dc8:	b	410dd8 <error@@Base+0xef90>
  410dcc:	nop
  410dd0:	b	410dd8 <error@@Base+0xef90>
  410dd4:	nop
  410dd8:	ldr	w0, [sp, #76]
  410ddc:	ldp	x29, x30, [sp], #80
  410de0:	ret
  410de4:	stp	x29, x30, [sp, #-112]!
  410de8:	mov	x29, sp
  410dec:	str	x0, [sp, #56]
  410df0:	str	x1, [sp, #48]
  410df4:	str	x2, [sp, #40]
  410df8:	str	x3, [sp, #32]
  410dfc:	str	w4, [sp, #28]
  410e00:	ldr	w0, [sp, #28]
  410e04:	str	w0, [sp, #92]
  410e08:	ldr	x0, [sp, #48]
  410e0c:	str	x0, [sp, #104]
  410e10:	ldr	x0, [sp, #40]
  410e14:	str	x0, [sp, #96]
  410e18:	ldr	x0, [sp, #56]
  410e1c:	ldr	x1, [x0]
  410e20:	ldr	x0, [sp, #104]
  410e24:	lsl	x0, x0, #4
  410e28:	add	x0, x1, x0
  410e2c:	ldrb	w0, [x0, #8]
  410e30:	cmp	w0, #0x4
  410e34:	b.ne	410f2c <error@@Base+0xf0e4>  // b.any
  410e38:	ldr	x0, [sp, #56]
  410e3c:	ldr	x1, [x0, #24]
  410e40:	ldr	x0, [sp, #104]
  410e44:	lsl	x0, x0, #3
  410e48:	add	x0, x1, x0
  410e4c:	ldr	x0, [x0]
  410e50:	str	x0, [sp, #80]
  410e54:	ldr	x0, [sp, #56]
  410e58:	ldr	x2, [x0, #40]
  410e5c:	ldr	x1, [sp, #96]
  410e60:	mov	x0, x1
  410e64:	lsl	x0, x0, #1
  410e68:	add	x0, x0, x1
  410e6c:	lsl	x0, x0, #3
  410e70:	add	x0, x2, x0
  410e74:	str	xzr, [x0, #8]
  410e78:	ldr	w2, [sp, #92]
  410e7c:	ldr	x1, [sp, #80]
  410e80:	ldr	x0, [sp, #56]
  410e84:	bl	411448 <error@@Base+0xf600>
  410e88:	str	x0, [sp, #72]
  410e8c:	ldr	x0, [sp, #72]
  410e90:	cmn	x0, #0x1
  410e94:	cset	w0, eq  // eq = none
  410e98:	and	w0, w0, #0xff
  410e9c:	and	x0, x0, #0xff
  410ea0:	cmp	x0, #0x0
  410ea4:	b.eq	410eb0 <error@@Base+0xf068>  // b.none
  410ea8:	mov	w0, #0xc                   	// #12
  410eac:	b	411374 <error@@Base+0xf52c>
  410eb0:	ldr	x0, [sp, #56]
  410eb4:	ldr	x1, [x0, #24]
  410eb8:	ldr	x0, [sp, #104]
  410ebc:	lsl	x0, x0, #3
  410ec0:	add	x1, x1, x0
  410ec4:	ldr	x0, [sp, #56]
  410ec8:	ldr	x2, [x0, #24]
  410ecc:	ldr	x0, [sp, #96]
  410ed0:	lsl	x0, x0, #3
  410ed4:	add	x0, x2, x0
  410ed8:	ldr	x1, [x1]
  410edc:	str	x1, [x0]
  410ee0:	ldr	x0, [sp, #56]
  410ee4:	ldr	x2, [x0, #40]
  410ee8:	ldr	x1, [sp, #96]
  410eec:	mov	x0, x1
  410ef0:	lsl	x0, x0, #1
  410ef4:	add	x0, x0, x1
  410ef8:	lsl	x0, x0, #3
  410efc:	add	x0, x2, x0
  410f00:	ldr	x1, [sp, #72]
  410f04:	bl	40cb6c <error@@Base+0xad24>
  410f08:	strb	w0, [sp, #71]
  410f0c:	ldrb	w0, [sp, #71]
  410f10:	eor	w0, w0, #0x1
  410f14:	and	w0, w0, #0xff
  410f18:	and	x0, x0, #0xff
  410f1c:	cmp	x0, #0x0
  410f20:	b.eq	411358 <error@@Base+0xf510>  // b.none
  410f24:	mov	w0, #0xc                   	// #12
  410f28:	b	411374 <error@@Base+0xf52c>
  410f2c:	ldr	x0, [sp, #56]
  410f30:	ldr	x2, [x0, #40]
  410f34:	ldr	x1, [sp, #104]
  410f38:	mov	x0, x1
  410f3c:	lsl	x0, x0, #1
  410f40:	add	x0, x0, x1
  410f44:	lsl	x0, x0, #3
  410f48:	add	x0, x2, x0
  410f4c:	ldr	x0, [x0, #8]
  410f50:	cmp	x0, #0x0
  410f54:	b.ne	410f8c <error@@Base+0xf144>  // b.any
  410f58:	ldr	x0, [sp, #56]
  410f5c:	ldr	x1, [x0, #24]
  410f60:	ldr	x0, [sp, #104]
  410f64:	lsl	x0, x0, #3
  410f68:	add	x1, x1, x0
  410f6c:	ldr	x0, [sp, #56]
  410f70:	ldr	x2, [x0, #24]
  410f74:	ldr	x0, [sp, #96]
  410f78:	lsl	x0, x0, #3
  410f7c:	add	x0, x2, x0
  410f80:	ldr	x1, [x1]
  410f84:	str	x1, [x0]
  410f88:	b	411370 <error@@Base+0xf528>
  410f8c:	ldr	x0, [sp, #56]
  410f90:	ldr	x2, [x0, #40]
  410f94:	ldr	x1, [sp, #104]
  410f98:	mov	x0, x1
  410f9c:	lsl	x0, x0, #1
  410fa0:	add	x0, x0, x1
  410fa4:	lsl	x0, x0, #3
  410fa8:	add	x0, x2, x0
  410fac:	ldr	x0, [x0, #8]
  410fb0:	cmp	x0, #0x1
  410fb4:	b.ne	411128 <error@@Base+0xf2e0>  // b.any
  410fb8:	ldr	x0, [sp, #56]
  410fbc:	ldr	x2, [x0, #40]
  410fc0:	ldr	x1, [sp, #104]
  410fc4:	mov	x0, x1
  410fc8:	lsl	x0, x0, #1
  410fcc:	add	x0, x0, x1
  410fd0:	lsl	x0, x0, #3
  410fd4:	add	x0, x2, x0
  410fd8:	ldr	x0, [x0, #16]
  410fdc:	ldr	x0, [x0]
  410fe0:	str	x0, [sp, #80]
  410fe4:	ldr	x0, [sp, #56]
  410fe8:	ldr	x2, [x0, #40]
  410fec:	ldr	x1, [sp, #96]
  410ff0:	mov	x0, x1
  410ff4:	lsl	x0, x0, #1
  410ff8:	add	x0, x0, x1
  410ffc:	lsl	x0, x0, #3
  411000:	add	x0, x2, x0
  411004:	str	xzr, [x0, #8]
  411008:	ldr	x1, [sp, #104]
  41100c:	ldr	x0, [sp, #32]
  411010:	cmp	x1, x0
  411014:	b.ne	411074 <error@@Base+0xf22c>  // b.any
  411018:	ldr	x1, [sp, #96]
  41101c:	ldr	x0, [sp, #104]
  411020:	cmp	x1, x0
  411024:	b.eq	411074 <error@@Base+0xf22c>  // b.none
  411028:	ldr	x0, [sp, #56]
  41102c:	ldr	x2, [x0, #40]
  411030:	ldr	x1, [sp, #96]
  411034:	mov	x0, x1
  411038:	lsl	x0, x0, #1
  41103c:	add	x0, x0, x1
  411040:	lsl	x0, x0, #3
  411044:	add	x0, x2, x0
  411048:	ldr	x1, [sp, #80]
  41104c:	bl	40cb6c <error@@Base+0xad24>
  411050:	strb	w0, [sp, #71]
  411054:	ldrb	w0, [sp, #71]
  411058:	eor	w0, w0, #0x1
  41105c:	and	w0, w0, #0xff
  411060:	and	x0, x0, #0xff
  411064:	cmp	x0, #0x0
  411068:	b.eq	41136c <error@@Base+0xf524>  // b.none
  41106c:	mov	w0, #0xc                   	// #12
  411070:	b	411374 <error@@Base+0xf52c>
  411074:	ldr	x0, [sp, #56]
  411078:	ldr	x1, [x0]
  41107c:	ldr	x0, [sp, #104]
  411080:	lsl	x0, x0, #4
  411084:	add	x0, x1, x0
  411088:	ldr	w0, [x0, #8]
  41108c:	ubfx	x0, x0, #8, #10
  411090:	and	w0, w0, #0xffff
  411094:	mov	w1, w0
  411098:	ldr	w0, [sp, #92]
  41109c:	orr	w0, w0, w1
  4110a0:	str	w0, [sp, #92]
  4110a4:	ldr	w2, [sp, #92]
  4110a8:	ldr	x1, [sp, #80]
  4110ac:	ldr	x0, [sp, #56]
  4110b0:	bl	411448 <error@@Base+0xf600>
  4110b4:	str	x0, [sp, #72]
  4110b8:	ldr	x0, [sp, #72]
  4110bc:	cmn	x0, #0x1
  4110c0:	cset	w0, eq  // eq = none
  4110c4:	and	w0, w0, #0xff
  4110c8:	and	x0, x0, #0xff
  4110cc:	cmp	x0, #0x0
  4110d0:	b.eq	4110dc <error@@Base+0xf294>  // b.none
  4110d4:	mov	w0, #0xc                   	// #12
  4110d8:	b	411374 <error@@Base+0xf52c>
  4110dc:	ldr	x0, [sp, #56]
  4110e0:	ldr	x2, [x0, #40]
  4110e4:	ldr	x1, [sp, #96]
  4110e8:	mov	x0, x1
  4110ec:	lsl	x0, x0, #1
  4110f0:	add	x0, x0, x1
  4110f4:	lsl	x0, x0, #3
  4110f8:	add	x0, x2, x0
  4110fc:	ldr	x1, [sp, #72]
  411100:	bl	40cb6c <error@@Base+0xad24>
  411104:	strb	w0, [sp, #71]
  411108:	ldrb	w0, [sp, #71]
  41110c:	eor	w0, w0, #0x1
  411110:	and	w0, w0, #0xff
  411114:	and	x0, x0, #0xff
  411118:	cmp	x0, #0x0
  41111c:	b.eq	411358 <error@@Base+0xf510>  // b.none
  411120:	mov	w0, #0xc                   	// #12
  411124:	b	411374 <error@@Base+0xf52c>
  411128:	ldr	x0, [sp, #56]
  41112c:	ldr	x2, [x0, #40]
  411130:	ldr	x1, [sp, #104]
  411134:	mov	x0, x1
  411138:	lsl	x0, x0, #1
  41113c:	add	x0, x0, x1
  411140:	lsl	x0, x0, #3
  411144:	add	x0, x2, x0
  411148:	ldr	x0, [x0, #16]
  41114c:	ldr	x0, [x0]
  411150:	str	x0, [sp, #80]
  411154:	ldr	x0, [sp, #56]
  411158:	ldr	x2, [x0, #40]
  41115c:	ldr	x1, [sp, #96]
  411160:	mov	x0, x1
  411164:	lsl	x0, x0, #1
  411168:	add	x0, x0, x1
  41116c:	lsl	x0, x0, #3
  411170:	add	x0, x2, x0
  411174:	str	xzr, [x0, #8]
  411178:	ldr	w2, [sp, #92]
  41117c:	ldr	x1, [sp, #80]
  411180:	ldr	x0, [sp, #56]
  411184:	bl	41137c <error@@Base+0xf534>
  411188:	str	x0, [sp, #72]
  41118c:	ldr	x0, [sp, #72]
  411190:	cmn	x0, #0x1
  411194:	b.ne	41125c <error@@Base+0xf414>  // b.any
  411198:	ldr	w2, [sp, #92]
  41119c:	ldr	x1, [sp, #80]
  4111a0:	ldr	x0, [sp, #56]
  4111a4:	bl	411448 <error@@Base+0xf600>
  4111a8:	str	x0, [sp, #72]
  4111ac:	ldr	x0, [sp, #72]
  4111b0:	cmn	x0, #0x1
  4111b4:	cset	w0, eq  // eq = none
  4111b8:	and	w0, w0, #0xff
  4111bc:	and	x0, x0, #0xff
  4111c0:	cmp	x0, #0x0
  4111c4:	b.eq	4111d0 <error@@Base+0xf388>  // b.none
  4111c8:	mov	w0, #0xc                   	// #12
  4111cc:	b	411374 <error@@Base+0xf52c>
  4111d0:	ldr	x0, [sp, #56]
  4111d4:	ldr	x2, [x0, #40]
  4111d8:	ldr	x1, [sp, #96]
  4111dc:	mov	x0, x1
  4111e0:	lsl	x0, x0, #1
  4111e4:	add	x0, x0, x1
  4111e8:	lsl	x0, x0, #3
  4111ec:	add	x0, x2, x0
  4111f0:	ldr	x1, [sp, #72]
  4111f4:	bl	40cb6c <error@@Base+0xad24>
  4111f8:	strb	w0, [sp, #71]
  4111fc:	ldrb	w0, [sp, #71]
  411200:	eor	w0, w0, #0x1
  411204:	and	w0, w0, #0xff
  411208:	and	x0, x0, #0xff
  41120c:	cmp	x0, #0x0
  411210:	b.eq	41121c <error@@Base+0xf3d4>  // b.none
  411214:	mov	w0, #0xc                   	// #12
  411218:	b	411374 <error@@Base+0xf52c>
  41121c:	ldr	w4, [sp, #92]
  411220:	ldr	x3, [sp, #32]
  411224:	ldr	x2, [sp, #72]
  411228:	ldr	x1, [sp, #80]
  41122c:	ldr	x0, [sp, #56]
  411230:	bl	410de4 <error@@Base+0xef9c>
  411234:	str	w0, [sp, #64]
  411238:	ldr	w0, [sp, #64]
  41123c:	cmp	w0, #0x0
  411240:	cset	w0, ne  // ne = any
  411244:	and	w0, w0, #0xff
  411248:	and	x0, x0, #0xff
  41124c:	cmp	x0, #0x0
  411250:	b.eq	4112a8 <error@@Base+0xf460>  // b.none
  411254:	ldr	w0, [sp, #64]
  411258:	b	411374 <error@@Base+0xf52c>
  41125c:	ldr	x0, [sp, #56]
  411260:	ldr	x2, [x0, #40]
  411264:	ldr	x1, [sp, #96]
  411268:	mov	x0, x1
  41126c:	lsl	x0, x0, #1
  411270:	add	x0, x0, x1
  411274:	lsl	x0, x0, #3
  411278:	add	x0, x2, x0
  41127c:	ldr	x1, [sp, #72]
  411280:	bl	40cb6c <error@@Base+0xad24>
  411284:	strb	w0, [sp, #71]
  411288:	ldrb	w0, [sp, #71]
  41128c:	eor	w0, w0, #0x1
  411290:	and	w0, w0, #0xff
  411294:	and	x0, x0, #0xff
  411298:	cmp	x0, #0x0
  41129c:	b.eq	4112a8 <error@@Base+0xf460>  // b.none
  4112a0:	mov	w0, #0xc                   	// #12
  4112a4:	b	411374 <error@@Base+0xf52c>
  4112a8:	ldr	x0, [sp, #56]
  4112ac:	ldr	x2, [x0, #40]
  4112b0:	ldr	x1, [sp, #104]
  4112b4:	mov	x0, x1
  4112b8:	lsl	x0, x0, #1
  4112bc:	add	x0, x0, x1
  4112c0:	lsl	x0, x0, #3
  4112c4:	add	x0, x2, x0
  4112c8:	ldr	x0, [x0, #16]
  4112cc:	ldr	x0, [x0, #8]
  4112d0:	str	x0, [sp, #80]
  4112d4:	ldr	w2, [sp, #92]
  4112d8:	ldr	x1, [sp, #80]
  4112dc:	ldr	x0, [sp, #56]
  4112e0:	bl	411448 <error@@Base+0xf600>
  4112e4:	str	x0, [sp, #72]
  4112e8:	ldr	x0, [sp, #72]
  4112ec:	cmn	x0, #0x1
  4112f0:	cset	w0, eq  // eq = none
  4112f4:	and	w0, w0, #0xff
  4112f8:	and	x0, x0, #0xff
  4112fc:	cmp	x0, #0x0
  411300:	b.eq	41130c <error@@Base+0xf4c4>  // b.none
  411304:	mov	w0, #0xc                   	// #12
  411308:	b	411374 <error@@Base+0xf52c>
  41130c:	ldr	x0, [sp, #56]
  411310:	ldr	x2, [x0, #40]
  411314:	ldr	x1, [sp, #96]
  411318:	mov	x0, x1
  41131c:	lsl	x0, x0, #1
  411320:	add	x0, x0, x1
  411324:	lsl	x0, x0, #3
  411328:	add	x0, x2, x0
  41132c:	ldr	x1, [sp, #72]
  411330:	bl	40cb6c <error@@Base+0xad24>
  411334:	strb	w0, [sp, #71]
  411338:	ldrb	w0, [sp, #71]
  41133c:	eor	w0, w0, #0x1
  411340:	and	w0, w0, #0xff
  411344:	and	x0, x0, #0xff
  411348:	cmp	x0, #0x0
  41134c:	b.eq	411358 <error@@Base+0xf510>  // b.none
  411350:	mov	w0, #0xc                   	// #12
  411354:	b	411374 <error@@Base+0xf52c>
  411358:	ldr	x0, [sp, #80]
  41135c:	str	x0, [sp, #104]
  411360:	ldr	x0, [sp, #72]
  411364:	str	x0, [sp, #96]
  411368:	b	410e18 <error@@Base+0xefd0>
  41136c:	nop
  411370:	mov	w0, #0x0                   	// #0
  411374:	ldp	x29, x30, [sp], #112
  411378:	ret
  41137c:	sub	sp, sp, #0x30
  411380:	str	x0, [sp, #24]
  411384:	str	x1, [sp, #16]
  411388:	str	w2, [sp, #12]
  41138c:	ldr	x0, [sp, #24]
  411390:	ldr	x0, [x0, #16]
  411394:	sub	x0, x0, #0x1
  411398:	str	x0, [sp, #40]
  41139c:	b	411408 <error@@Base+0xf5c0>
  4113a0:	ldr	x0, [sp, #24]
  4113a4:	ldr	x1, [x0, #32]
  4113a8:	ldr	x0, [sp, #40]
  4113ac:	lsl	x0, x0, #3
  4113b0:	add	x0, x1, x0
  4113b4:	ldr	x0, [x0]
  4113b8:	ldr	x1, [sp, #16]
  4113bc:	cmp	x1, x0
  4113c0:	b.ne	4113fc <error@@Base+0xf5b4>  // b.any
  4113c4:	ldr	x0, [sp, #24]
  4113c8:	ldr	x1, [x0]
  4113cc:	ldr	x0, [sp, #40]
  4113d0:	lsl	x0, x0, #4
  4113d4:	add	x0, x1, x0
  4113d8:	ldr	w0, [x0, #8]
  4113dc:	ubfx	x0, x0, #8, #10
  4113e0:	and	w0, w0, #0xffff
  4113e4:	mov	w1, w0
  4113e8:	ldr	w0, [sp, #12]
  4113ec:	cmp	w0, w1
  4113f0:	b.ne	4113fc <error@@Base+0xf5b4>  // b.any
  4113f4:	ldr	x0, [sp, #40]
  4113f8:	b	411440 <error@@Base+0xf5f8>
  4113fc:	ldr	x0, [sp, #40]
  411400:	sub	x0, x0, #0x1
  411404:	str	x0, [sp, #40]
  411408:	ldr	x0, [sp, #24]
  41140c:	ldr	x1, [x0]
  411410:	ldr	x0, [sp, #40]
  411414:	lsl	x0, x0, #4
  411418:	add	x0, x1, x0
  41141c:	ldrb	w0, [x0, #10]
  411420:	and	w0, w0, #0x4
  411424:	and	w0, w0, #0xff
  411428:	cmp	w0, #0x0
  41142c:	b.eq	41143c <error@@Base+0xf5f4>  // b.none
  411430:	ldr	x0, [sp, #40]
  411434:	cmp	x0, #0x0
  411438:	b.gt	4113a0 <error@@Base+0xf558>
  41143c:	mov	x0, #0xffffffffffffffff    	// #-1
  411440:	add	sp, sp, #0x30
  411444:	ret
  411448:	stp	x29, x30, [sp, #-64]!
  41144c:	mov	x29, sp
  411450:	str	x0, [sp, #40]
  411454:	str	x1, [sp, #32]
  411458:	str	w2, [sp, #28]
  41145c:	ldr	x0, [sp, #40]
  411460:	ldr	x1, [x0]
  411464:	ldr	x0, [sp, #32]
  411468:	lsl	x0, x0, #4
  41146c:	add	x0, x1, x0
  411470:	ldp	x1, x2, [x0]
  411474:	ldr	x0, [sp, #40]
  411478:	bl	40d0a8 <error@@Base+0xb260>
  41147c:	str	x0, [sp, #56]
  411480:	ldr	x0, [sp, #56]
  411484:	cmn	x0, #0x1
  411488:	cset	w0, ne  // ne = any
  41148c:	and	w0, w0, #0xff
  411490:	and	x0, x0, #0xff
  411494:	cmp	x0, #0x0
  411498:	b.eq	41156c <error@@Base+0xf724>  // b.none
  41149c:	ldr	x0, [sp, #40]
  4114a0:	ldr	x1, [x0]
  4114a4:	ldr	x0, [sp, #56]
  4114a8:	lsl	x0, x0, #4
  4114ac:	add	x1, x1, x0
  4114b0:	ldr	w0, [sp, #28]
  4114b4:	and	w0, w0, #0x3ff
  4114b8:	and	w2, w0, #0xffff
  4114bc:	ldr	w0, [x1, #8]
  4114c0:	bfi	w0, w2, #8, #10
  4114c4:	str	w0, [x1, #8]
  4114c8:	ldr	x0, [sp, #40]
  4114cc:	ldr	x1, [x0]
  4114d0:	ldr	x0, [sp, #56]
  4114d4:	lsl	x0, x0, #4
  4114d8:	add	x0, x1, x0
  4114dc:	ldr	w0, [x0, #8]
  4114e0:	ubfx	x0, x0, #8, #10
  4114e4:	and	w2, w0, #0xffff
  4114e8:	ldr	x0, [sp, #40]
  4114ec:	ldr	x1, [x0]
  4114f0:	ldr	x0, [sp, #32]
  4114f4:	lsl	x0, x0, #4
  4114f8:	add	x0, x1, x0
  4114fc:	ldr	w0, [x0, #8]
  411500:	ubfx	x0, x0, #8, #10
  411504:	and	w0, w0, #0xffff
  411508:	ldr	x1, [sp, #40]
  41150c:	ldr	x3, [x1]
  411510:	ldr	x1, [sp, #56]
  411514:	lsl	x1, x1, #4
  411518:	add	x1, x3, x1
  41151c:	orr	w0, w2, w0
  411520:	and	w2, w0, #0xffff
  411524:	ldr	w0, [x1, #8]
  411528:	bfi	w0, w2, #8, #10
  41152c:	str	w0, [x1, #8]
  411530:	ldr	x0, [sp, #40]
  411534:	ldr	x1, [x0]
  411538:	ldr	x0, [sp, #56]
  41153c:	lsl	x0, x0, #4
  411540:	add	x0, x1, x0
  411544:	ldrb	w1, [x0, #10]
  411548:	orr	w1, w1, #0x4
  41154c:	strb	w1, [x0, #10]
  411550:	ldr	x0, [sp, #40]
  411554:	ldr	x1, [x0, #32]
  411558:	ldr	x0, [sp, #56]
  41155c:	lsl	x0, x0, #3
  411560:	add	x0, x1, x0
  411564:	ldr	x1, [sp, #32]
  411568:	str	x1, [x0]
  41156c:	ldr	x0, [sp, #56]
  411570:	ldp	x29, x30, [sp], #64
  411574:	ret
  411578:	stp	x29, x30, [sp, #-64]!
  41157c:	mov	x29, sp
  411580:	str	x0, [sp, #24]
  411584:	str	xzr, [sp, #48]
  411588:	b	4115c4 <error@@Base+0xf77c>
  41158c:	ldr	x0, [sp, #24]
  411590:	ldr	x2, [x0, #56]
  411594:	ldr	x1, [sp, #48]
  411598:	mov	x0, x1
  41159c:	lsl	x0, x0, #1
  4115a0:	add	x0, x0, x1
  4115a4:	lsl	x0, x0, #3
  4115a8:	add	x0, x2, x0
  4115ac:	mov	x2, #0x18                  	// #24
  4115b0:	mov	w1, #0x0                   	// #0
  4115b4:	bl	4018d0 <memset@plt>
  4115b8:	ldr	x0, [sp, #48]
  4115bc:	add	x0, x0, #0x1
  4115c0:	str	x0, [sp, #48]
  4115c4:	ldr	x0, [sp, #24]
  4115c8:	ldr	x1, [x0, #16]
  4115cc:	ldr	x0, [sp, #48]
  4115d0:	cmp	x1, x0
  4115d4:	b.hi	41158c <error@@Base+0xf744>  // b.pmore
  4115d8:	str	xzr, [sp, #56]
  4115dc:	b	4116b8 <error@@Base+0xf870>
  4115e0:	ldr	x0, [sp, #24]
  4115e4:	ldr	x2, [x0, #48]
  4115e8:	ldr	x1, [sp, #56]
  4115ec:	mov	x0, x1
  4115f0:	lsl	x0, x0, #1
  4115f4:	add	x0, x0, x1
  4115f8:	lsl	x0, x0, #3
  4115fc:	add	x0, x2, x0
  411600:	ldr	x0, [x0, #16]
  411604:	str	x0, [sp, #40]
  411608:	str	xzr, [sp, #48]
  41160c:	b	41167c <error@@Base+0xf834>
  411610:	ldr	x0, [sp, #24]
  411614:	ldr	x1, [x0, #56]
  411618:	ldr	x0, [sp, #48]
  41161c:	lsl	x0, x0, #3
  411620:	ldr	x2, [sp, #40]
  411624:	add	x0, x2, x0
  411628:	ldr	x0, [x0]
  41162c:	mov	x2, x0
  411630:	mov	x0, x2
  411634:	lsl	x0, x0, #1
  411638:	add	x0, x0, x2
  41163c:	lsl	x0, x0, #3
  411640:	add	x0, x1, x0
  411644:	ldr	x1, [sp, #56]
  411648:	bl	40cda4 <error@@Base+0xaf5c>
  41164c:	strb	w0, [sp, #39]
  411650:	ldrb	w0, [sp, #39]
  411654:	eor	w0, w0, #0x1
  411658:	and	w0, w0, #0xff
  41165c:	and	x0, x0, #0xff
  411660:	cmp	x0, #0x0
  411664:	b.eq	411670 <error@@Base+0xf828>  // b.none
  411668:	mov	w0, #0xc                   	// #12
  41166c:	b	4116d0 <error@@Base+0xf888>
  411670:	ldr	x0, [sp, #48]
  411674:	add	x0, x0, #0x1
  411678:	str	x0, [sp, #48]
  41167c:	ldr	x0, [sp, #24]
  411680:	ldr	x2, [x0, #48]
  411684:	ldr	x1, [sp, #56]
  411688:	mov	x0, x1
  41168c:	lsl	x0, x0, #1
  411690:	add	x0, x0, x1
  411694:	lsl	x0, x0, #3
  411698:	add	x0, x2, x0
  41169c:	ldr	x0, [x0, #8]
  4116a0:	ldr	x1, [sp, #48]
  4116a4:	cmp	x1, x0
  4116a8:	b.lt	411610 <error@@Base+0xf7c8>  // b.tstop
  4116ac:	ldr	x0, [sp, #56]
  4116b0:	add	x0, x0, #0x1
  4116b4:	str	x0, [sp, #56]
  4116b8:	ldr	x0, [sp, #24]
  4116bc:	ldr	x1, [x0, #16]
  4116c0:	ldr	x0, [sp, #56]
  4116c4:	cmp	x1, x0
  4116c8:	b.hi	4115e0 <error@@Base+0xf798>  // b.pmore
  4116cc:	mov	w0, #0x0                   	// #0
  4116d0:	ldp	x29, x30, [sp], #64
  4116d4:	ret
  4116d8:	stp	x29, x30, [sp, #-80]!
  4116dc:	mov	x29, sp
  4116e0:	str	x0, [sp, #24]
  4116e4:	strb	wzr, [sp, #71]
  4116e8:	str	xzr, [sp, #72]
  4116ec:	ldr	x0, [sp, #24]
  4116f0:	ldr	x1, [x0, #16]
  4116f4:	ldr	x0, [sp, #72]
  4116f8:	cmp	x1, x0
  4116fc:	b.ne	411724 <error@@Base+0xf8dc>  // b.any
  411700:	ldrb	w0, [sp, #71]
  411704:	eor	w0, w0, #0x1
  411708:	and	w0, w0, #0xff
  41170c:	cmp	w0, #0x0
  411710:	b.eq	41171c <error@@Base+0xf8d4>  // b.none
  411714:	mov	w0, #0x0                   	// #0
  411718:	b	4117e0 <error@@Base+0xf998>
  41171c:	strb	wzr, [sp, #71]
  411720:	str	xzr, [sp, #72]
  411724:	ldr	x0, [sp, #24]
  411728:	ldr	x2, [x0, #48]
  41172c:	ldr	x1, [sp, #72]
  411730:	mov	x0, x1
  411734:	lsl	x0, x0, #1
  411738:	add	x0, x0, x1
  41173c:	lsl	x0, x0, #3
  411740:	add	x0, x2, x0
  411744:	ldr	x0, [x0, #8]
  411748:	cmp	x0, #0x0
  41174c:	b.ne	4117cc <error@@Base+0xf984>  // b.any
  411750:	add	x0, sp, #0x28
  411754:	mov	w3, #0x1                   	// #1
  411758:	ldr	x2, [sp, #72]
  41175c:	ldr	x1, [sp, #24]
  411760:	bl	4117e8 <error@@Base+0xf9a0>
  411764:	str	w0, [sp, #64]
  411768:	ldr	w0, [sp, #64]
  41176c:	cmp	w0, #0x0
  411770:	cset	w0, ne  // ne = any
  411774:	and	w0, w0, #0xff
  411778:	and	x0, x0, #0xff
  41177c:	cmp	x0, #0x0
  411780:	b.eq	41178c <error@@Base+0xf944>  // b.none
  411784:	ldr	w0, [sp, #64]
  411788:	b	4117e0 <error@@Base+0xf998>
  41178c:	ldr	x0, [sp, #24]
  411790:	ldr	x2, [x0, #48]
  411794:	ldr	x1, [sp, #72]
  411798:	mov	x0, x1
  41179c:	lsl	x0, x0, #1
  4117a0:	add	x0, x0, x1
  4117a4:	lsl	x0, x0, #3
  4117a8:	add	x0, x2, x0
  4117ac:	ldr	x0, [x0, #8]
  4117b0:	cmp	x0, #0x0
  4117b4:	b.ne	4117d0 <error@@Base+0xf988>  // b.any
  4117b8:	mov	w0, #0x1                   	// #1
  4117bc:	strb	w0, [sp, #71]
  4117c0:	ldr	x0, [sp, #56]
  4117c4:	bl	401a40 <free@plt>
  4117c8:	b	4117d0 <error@@Base+0xf988>
  4117cc:	nop
  4117d0:	ldr	x0, [sp, #72]
  4117d4:	add	x0, x0, #0x1
  4117d8:	str	x0, [sp, #72]
  4117dc:	b	4116ec <error@@Base+0xf8a4>
  4117e0:	ldp	x29, x30, [sp], #80
  4117e4:	ret
  4117e8:	stp	x29, x30, [sp, #-128]!
  4117ec:	mov	x29, sp
  4117f0:	str	x0, [sp, #40]
  4117f4:	str	x1, [sp, #32]
  4117f8:	str	x2, [sp, #24]
  4117fc:	strb	w3, [sp, #23]
  411800:	strb	wzr, [sp, #119]
  411804:	ldr	x0, [sp, #32]
  411808:	ldr	x2, [x0, #40]
  41180c:	ldr	x1, [sp, #24]
  411810:	mov	x0, x1
  411814:	lsl	x0, x0, #1
  411818:	add	x0, x0, x1
  41181c:	lsl	x0, x0, #3
  411820:	add	x0, x2, x0
  411824:	ldr	x0, [x0, #8]
  411828:	add	x1, x0, #0x1
  41182c:	add	x0, sp, #0x48
  411830:	bl	40bc30 <error@@Base+0x9de8>
  411834:	str	w0, [sp, #112]
  411838:	ldr	w0, [sp, #112]
  41183c:	cmp	w0, #0x0
  411840:	cset	w0, ne  // ne = any
  411844:	and	w0, w0, #0xff
  411848:	and	x0, x0, #0xff
  41184c:	cmp	x0, #0x0
  411850:	b.eq	41185c <error@@Base+0xfa14>  // b.none
  411854:	ldr	w0, [sp, #112]
  411858:	b	411c38 <error@@Base+0xfdf0>
  41185c:	ldr	x0, [sp, #32]
  411860:	ldr	x2, [x0, #48]
  411864:	ldr	x1, [sp, #24]
  411868:	mov	x0, x1
  41186c:	lsl	x0, x0, #1
  411870:	add	x0, x0, x1
  411874:	lsl	x0, x0, #3
  411878:	add	x0, x2, x0
  41187c:	mov	x1, #0xffffffffffffffff    	// #-1
  411880:	str	x1, [x0, #8]
  411884:	ldr	x0, [sp, #32]
  411888:	ldr	x1, [x0]
  41188c:	ldr	x0, [sp, #24]
  411890:	lsl	x0, x0, #4
  411894:	add	x0, x1, x0
  411898:	ldr	w0, [x0, #8]
  41189c:	and	w0, w0, #0x3ff00
  4118a0:	cmp	w0, #0x0
  4118a4:	b.eq	411980 <error@@Base+0xfb38>  // b.none
  4118a8:	ldr	x0, [sp, #32]
  4118ac:	ldr	x2, [x0, #40]
  4118b0:	ldr	x1, [sp, #24]
  4118b4:	mov	x0, x1
  4118b8:	lsl	x0, x0, #1
  4118bc:	add	x0, x0, x1
  4118c0:	lsl	x0, x0, #3
  4118c4:	add	x0, x2, x0
  4118c8:	ldr	x0, [x0, #8]
  4118cc:	cmp	x0, #0x0
  4118d0:	b.eq	411980 <error@@Base+0xfb38>  // b.none
  4118d4:	ldr	x0, [sp, #32]
  4118d8:	ldr	x2, [x0]
  4118dc:	ldr	x0, [sp, #32]
  4118e0:	ldr	x3, [x0, #40]
  4118e4:	ldr	x1, [sp, #24]
  4118e8:	mov	x0, x1
  4118ec:	lsl	x0, x0, #1
  4118f0:	add	x0, x0, x1
  4118f4:	lsl	x0, x0, #3
  4118f8:	add	x0, x3, x0
  4118fc:	ldr	x0, [x0, #16]
  411900:	ldr	x0, [x0]
  411904:	lsl	x0, x0, #4
  411908:	add	x0, x2, x0
  41190c:	ldrb	w0, [x0, #10]
  411910:	and	w0, w0, #0x4
  411914:	and	w0, w0, #0xff
  411918:	cmp	w0, #0x0
  41191c:	b.ne	411980 <error@@Base+0xfb38>  // b.any
  411920:	ldr	x0, [sp, #32]
  411924:	ldr	x1, [x0]
  411928:	ldr	x0, [sp, #24]
  41192c:	lsl	x0, x0, #4
  411930:	add	x0, x1, x0
  411934:	ldr	w0, [x0, #8]
  411938:	ubfx	x0, x0, #8, #10
  41193c:	and	w0, w0, #0xffff
  411940:	mov	w4, w0
  411944:	ldr	x3, [sp, #24]
  411948:	ldr	x2, [sp, #24]
  41194c:	ldr	x1, [sp, #24]
  411950:	ldr	x0, [sp, #32]
  411954:	bl	410de4 <error@@Base+0xef9c>
  411958:	str	w0, [sp, #112]
  41195c:	ldr	w0, [sp, #112]
  411960:	cmp	w0, #0x0
  411964:	cset	w0, ne  // ne = any
  411968:	and	w0, w0, #0xff
  41196c:	and	x0, x0, #0xff
  411970:	cmp	x0, #0x0
  411974:	b.eq	411980 <error@@Base+0xfb38>  // b.none
  411978:	ldr	w0, [sp, #112]
  41197c:	b	411c38 <error@@Base+0xfdf0>
  411980:	ldr	x0, [sp, #32]
  411984:	ldr	x1, [x0]
  411988:	ldr	x0, [sp, #24]
  41198c:	lsl	x0, x0, #4
  411990:	add	x0, x1, x0
  411994:	ldrb	w0, [x0, #8]
  411998:	and	w0, w0, #0x8
  41199c:	cmp	w0, #0x0
  4119a0:	b.eq	411b68 <error@@Base+0xfd20>  // b.none
  4119a4:	str	xzr, [sp, #120]
  4119a8:	b	411b38 <error@@Base+0xfcf0>
  4119ac:	ldr	x0, [sp, #32]
  4119b0:	ldr	x2, [x0, #40]
  4119b4:	ldr	x1, [sp, #24]
  4119b8:	mov	x0, x1
  4119bc:	lsl	x0, x0, #1
  4119c0:	add	x0, x0, x1
  4119c4:	lsl	x0, x0, #3
  4119c8:	add	x0, x2, x0
  4119cc:	ldr	x1, [x0, #16]
  4119d0:	ldr	x0, [sp, #120]
  4119d4:	lsl	x0, x0, #3
  4119d8:	add	x0, x1, x0
  4119dc:	ldr	x0, [x0]
  4119e0:	str	x0, [sp, #104]
  4119e4:	ldr	x0, [sp, #32]
  4119e8:	ldr	x2, [x0, #48]
  4119ec:	ldr	x1, [sp, #104]
  4119f0:	mov	x0, x1
  4119f4:	lsl	x0, x0, #1
  4119f8:	add	x0, x0, x1
  4119fc:	lsl	x0, x0, #3
  411a00:	add	x0, x2, x0
  411a04:	ldr	x0, [x0, #8]
  411a08:	cmn	x0, #0x1
  411a0c:	b.ne	411a1c <error@@Base+0xfbd4>  // b.any
  411a10:	mov	w0, #0x1                   	// #1
  411a14:	strb	w0, [sp, #119]
  411a18:	b	411b2c <error@@Base+0xfce4>
  411a1c:	ldr	x0, [sp, #32]
  411a20:	ldr	x2, [x0, #48]
  411a24:	ldr	x1, [sp, #104]
  411a28:	mov	x0, x1
  411a2c:	lsl	x0, x0, #1
  411a30:	add	x0, x0, x1
  411a34:	lsl	x0, x0, #3
  411a38:	add	x0, x2, x0
  411a3c:	ldr	x0, [x0, #8]
  411a40:	cmp	x0, #0x0
  411a44:	b.ne	411a84 <error@@Base+0xfc3c>  // b.any
  411a48:	add	x0, sp, #0x30
  411a4c:	mov	w3, #0x0                   	// #0
  411a50:	ldr	x2, [sp, #104]
  411a54:	ldr	x1, [sp, #32]
  411a58:	bl	4117e8 <error@@Base+0xf9a0>
  411a5c:	str	w0, [sp, #112]
  411a60:	ldr	w0, [sp, #112]
  411a64:	cmp	w0, #0x0
  411a68:	cset	w0, ne  // ne = any
  411a6c:	and	w0, w0, #0xff
  411a70:	and	x0, x0, #0xff
  411a74:	cmp	x0, #0x0
  411a78:	b.eq	411abc <error@@Base+0xfc74>  // b.none
  411a7c:	ldr	w0, [sp, #112]
  411a80:	b	411c38 <error@@Base+0xfdf0>
  411a84:	ldr	x0, [sp, #32]
  411a88:	ldr	x2, [x0, #48]
  411a8c:	ldr	x1, [sp, #104]
  411a90:	mov	x0, x1
  411a94:	lsl	x0, x0, #1
  411a98:	add	x0, x0, x1
  411a9c:	lsl	x0, x0, #3
  411aa0:	add	x0, x2, x0
  411aa4:	add	x2, sp, #0x30
  411aa8:	mov	x3, x0
  411aac:	ldp	x0, x1, [x3]
  411ab0:	stp	x0, x1, [x2]
  411ab4:	ldr	x0, [x3, #16]
  411ab8:	str	x0, [x2, #16]
  411abc:	add	x1, sp, #0x30
  411ac0:	add	x0, sp, #0x48
  411ac4:	bl	40c720 <error@@Base+0xa8d8>
  411ac8:	str	w0, [sp, #112]
  411acc:	ldr	w0, [sp, #112]
  411ad0:	cmp	w0, #0x0
  411ad4:	cset	w0, ne  // ne = any
  411ad8:	and	w0, w0, #0xff
  411adc:	and	x0, x0, #0xff
  411ae0:	cmp	x0, #0x0
  411ae4:	b.eq	411af0 <error@@Base+0xfca8>  // b.none
  411ae8:	ldr	w0, [sp, #112]
  411aec:	b	411c38 <error@@Base+0xfdf0>
  411af0:	ldr	x0, [sp, #32]
  411af4:	ldr	x2, [x0, #48]
  411af8:	ldr	x1, [sp, #104]
  411afc:	mov	x0, x1
  411b00:	lsl	x0, x0, #1
  411b04:	add	x0, x0, x1
  411b08:	lsl	x0, x0, #3
  411b0c:	add	x0, x2, x0
  411b10:	ldr	x0, [x0, #8]
  411b14:	cmp	x0, #0x0
  411b18:	b.ne	411b2c <error@@Base+0xfce4>  // b.any
  411b1c:	mov	w0, #0x1                   	// #1
  411b20:	strb	w0, [sp, #119]
  411b24:	ldr	x0, [sp, #64]
  411b28:	bl	401a40 <free@plt>
  411b2c:	ldr	x0, [sp, #120]
  411b30:	add	x0, x0, #0x1
  411b34:	str	x0, [sp, #120]
  411b38:	ldr	x0, [sp, #32]
  411b3c:	ldr	x2, [x0, #40]
  411b40:	ldr	x1, [sp, #24]
  411b44:	mov	x0, x1
  411b48:	lsl	x0, x0, #1
  411b4c:	add	x0, x0, x1
  411b50:	lsl	x0, x0, #3
  411b54:	add	x0, x2, x0
  411b58:	ldr	x0, [x0, #8]
  411b5c:	ldr	x1, [sp, #120]
  411b60:	cmp	x1, x0
  411b64:	b.lt	4119ac <error@@Base+0xfb64>  // b.tstop
  411b68:	add	x0, sp, #0x48
  411b6c:	ldr	x1, [sp, #24]
  411b70:	bl	40cb6c <error@@Base+0xad24>
  411b74:	strb	w0, [sp, #103]
  411b78:	ldrb	w0, [sp, #103]
  411b7c:	eor	w0, w0, #0x1
  411b80:	and	w0, w0, #0xff
  411b84:	and	x0, x0, #0xff
  411b88:	cmp	x0, #0x0
  411b8c:	b.eq	411b98 <error@@Base+0xfd50>  // b.none
  411b90:	mov	w0, #0xc                   	// #12
  411b94:	b	411c38 <error@@Base+0xfdf0>
  411b98:	ldrb	w0, [sp, #119]
  411b9c:	cmp	w0, #0x0
  411ba0:	b.eq	411be0 <error@@Base+0xfd98>  // b.none
  411ba4:	ldrb	w0, [sp, #23]
  411ba8:	eor	w0, w0, #0x1
  411bac:	and	w0, w0, #0xff
  411bb0:	cmp	w0, #0x0
  411bb4:	b.eq	411be0 <error@@Base+0xfd98>  // b.none
  411bb8:	ldr	x0, [sp, #32]
  411bbc:	ldr	x2, [x0, #48]
  411bc0:	ldr	x1, [sp, #24]
  411bc4:	mov	x0, x1
  411bc8:	lsl	x0, x0, #1
  411bcc:	add	x0, x0, x1
  411bd0:	lsl	x0, x0, #3
  411bd4:	add	x0, x2, x0
  411bd8:	str	xzr, [x0, #8]
  411bdc:	b	411c18 <error@@Base+0xfdd0>
  411be0:	ldr	x0, [sp, #32]
  411be4:	ldr	x2, [x0, #48]
  411be8:	ldr	x1, [sp, #24]
  411bec:	mov	x0, x1
  411bf0:	lsl	x0, x0, #1
  411bf4:	add	x0, x0, x1
  411bf8:	lsl	x0, x0, #3
  411bfc:	add	x0, x2, x0
  411c00:	mov	x3, x0
  411c04:	add	x2, sp, #0x48
  411c08:	ldp	x0, x1, [x2]
  411c0c:	stp	x0, x1, [x3]
  411c10:	ldr	x0, [x2, #16]
  411c14:	str	x0, [x3, #16]
  411c18:	ldr	x0, [sp, #40]
  411c1c:	mov	x3, x0
  411c20:	add	x2, sp, #0x48
  411c24:	ldp	x0, x1, [x2]
  411c28:	stp	x0, x1, [x3]
  411c2c:	ldr	x0, [x2, #16]
  411c30:	str	x0, [x3, #16]
  411c34:	mov	w0, #0x0                   	// #0
  411c38:	ldp	x29, x30, [sp], #128
  411c3c:	ret
  411c40:	stp	x29, x30, [sp, #-48]!
  411c44:	mov	x29, sp
  411c48:	str	x0, [sp, #40]
  411c4c:	str	x1, [sp, #32]
  411c50:	str	x2, [sp, #24]
  411c54:	ldr	x2, [sp, #24]
  411c58:	ldr	x1, [sp, #32]
  411c5c:	ldr	x0, [sp, #40]
  411c60:	bl	411c8c <error@@Base+0xfe44>
  411c64:	mov	w2, w0
  411c68:	ldr	x0, [sp, #32]
  411c6c:	ldr	x1, [x0, #72]
  411c70:	sxtw	x0, w2
  411c74:	add	x1, x1, x0
  411c78:	ldr	x0, [sp, #32]
  411c7c:	str	x1, [x0, #72]
  411c80:	nop
  411c84:	ldp	x29, x30, [sp], #48
  411c88:	ret
  411c8c:	stp	x29, x30, [sp, #-80]!
  411c90:	mov	x29, sp
  411c94:	str	x0, [sp, #40]
  411c98:	str	x1, [sp, #32]
  411c9c:	str	x2, [sp, #24]
  411ca0:	ldr	x0, [sp, #32]
  411ca4:	ldr	x1, [x0, #104]
  411ca8:	ldr	x0, [sp, #32]
  411cac:	ldr	x0, [x0, #72]
  411cb0:	cmp	x1, x0
  411cb4:	b.gt	411ccc <error@@Base+0xfe84>
  411cb8:	ldr	x0, [sp, #40]
  411cbc:	mov	w1, #0x2                   	// #2
  411cc0:	strb	w1, [x0, #8]
  411cc4:	mov	w0, #0x0                   	// #0
  411cc8:	b	4126f8 <error@@Base+0x108b0>
  411ccc:	ldr	x0, [sp, #32]
  411cd0:	ldr	x0, [x0, #8]
  411cd4:	ldr	x1, [sp, #32]
  411cd8:	ldr	x1, [x1, #72]
  411cdc:	add	x0, x0, x1
  411ce0:	ldrb	w0, [x0]
  411ce4:	strb	w0, [sp, #79]
  411ce8:	ldr	x0, [sp, #40]
  411cec:	ldrb	w1, [sp, #79]
  411cf0:	strb	w1, [x0]
  411cf4:	ldr	x0, [sp, #40]
  411cf8:	ldrb	w1, [x0, #10]
  411cfc:	and	w1, w1, #0xffffffbf
  411d00:	strb	w1, [x0, #10]
  411d04:	ldr	x0, [sp, #40]
  411d08:	ldrb	w1, [x0, #10]
  411d0c:	and	w1, w1, #0xffffffdf
  411d10:	strb	w1, [x0, #10]
  411d14:	ldr	x0, [sp, #32]
  411d18:	ldr	w0, [x0, #144]
  411d1c:	cmp	w0, #0x1
  411d20:	b.le	411d84 <error@@Base+0xff3c>
  411d24:	ldr	x0, [sp, #32]
  411d28:	ldr	x1, [x0, #72]
  411d2c:	ldr	x0, [sp, #32]
  411d30:	ldr	x0, [x0, #48]
  411d34:	cmp	x1, x0
  411d38:	b.eq	411d84 <error@@Base+0xff3c>  // b.none
  411d3c:	ldr	x0, [sp, #32]
  411d40:	ldr	x1, [x0, #16]
  411d44:	ldr	x0, [sp, #32]
  411d48:	ldr	x0, [x0, #72]
  411d4c:	lsl	x0, x0, #2
  411d50:	add	x0, x1, x0
  411d54:	ldr	w0, [x0]
  411d58:	cmn	w0, #0x1
  411d5c:	b.ne	411d84 <error@@Base+0xff3c>  // b.any
  411d60:	ldr	x0, [sp, #40]
  411d64:	mov	w1, #0x1                   	// #1
  411d68:	strb	w1, [x0, #8]
  411d6c:	ldr	x0, [sp, #40]
  411d70:	ldrb	w1, [x0, #10]
  411d74:	orr	w1, w1, #0x20
  411d78:	strb	w1, [x0, #10]
  411d7c:	mov	w0, #0x1                   	// #1
  411d80:	b	4126f8 <error@@Base+0x108b0>
  411d84:	ldrb	w0, [sp, #79]
  411d88:	cmp	w0, #0x5c
  411d8c:	b.ne	412264 <error@@Base+0x1041c>  // b.any
  411d90:	ldr	x0, [sp, #32]
  411d94:	ldr	x0, [x0, #72]
  411d98:	add	x1, x0, #0x1
  411d9c:	ldr	x0, [sp, #32]
  411da0:	ldr	x0, [x0, #88]
  411da4:	cmp	x1, x0
  411da8:	b.lt	411dc0 <error@@Base+0xff78>  // b.tstop
  411dac:	ldr	x0, [sp, #40]
  411db0:	mov	w1, #0x24                  	// #36
  411db4:	strb	w1, [x0, #8]
  411db8:	mov	w0, #0x1                   	// #1
  411dbc:	b	4126f8 <error@@Base+0x108b0>
  411dc0:	mov	x1, #0x1                   	// #1
  411dc4:	ldr	x0, [sp, #32]
  411dc8:	bl	40b698 <error@@Base+0x9850>
  411dcc:	strb	w0, [sp, #70]
  411dd0:	ldr	x0, [sp, #40]
  411dd4:	ldrb	w1, [sp, #70]
  411dd8:	strb	w1, [x0]
  411ddc:	ldr	x0, [sp, #40]
  411de0:	mov	w1, #0x1                   	// #1
  411de4:	strb	w1, [x0, #8]
  411de8:	ldr	x0, [sp, #32]
  411dec:	ldr	w0, [x0, #144]
  411df0:	cmp	w0, #0x1
  411df4:	b.le	411e5c <error@@Base+0x10014>
  411df8:	ldr	x0, [sp, #32]
  411dfc:	ldr	x0, [x0, #72]
  411e00:	add	x0, x0, #0x1
  411e04:	mov	x1, x0
  411e08:	ldr	x0, [sp, #32]
  411e0c:	bl	409284 <error@@Base+0x743c>
  411e10:	str	w0, [sp, #64]
  411e14:	ldr	w0, [sp, #64]
  411e18:	bl	401ac0 <iswalnum@plt>
  411e1c:	cmp	w0, #0x0
  411e20:	b.ne	411e30 <error@@Base+0xffe8>  // b.any
  411e24:	ldr	w0, [sp, #64]
  411e28:	cmp	w0, #0x5f
  411e2c:	b.ne	411e38 <error@@Base+0xfff0>  // b.any
  411e30:	mov	w0, #0x1                   	// #1
  411e34:	b	411e3c <error@@Base+0xfff4>
  411e38:	mov	w0, #0x0                   	// #0
  411e3c:	cmp	w0, #0x0
  411e40:	cset	w0, ne  // ne = any
  411e44:	and	w2, w0, #0xff
  411e48:	ldr	x1, [sp, #40]
  411e4c:	ldrb	w0, [x1, #10]
  411e50:	bfi	w0, w2, #6, #1
  411e54:	strb	w0, [x1, #10]
  411e58:	b	411eb4 <error@@Base+0x1006c>
  411e5c:	bl	401a20 <__ctype_b_loc@plt>
  411e60:	ldr	x1, [x0]
  411e64:	ldrb	w0, [sp, #70]
  411e68:	lsl	x0, x0, #1
  411e6c:	add	x0, x1, x0
  411e70:	ldrh	w0, [x0]
  411e74:	and	w0, w0, #0x8
  411e78:	cmp	w0, #0x0
  411e7c:	b.ne	411e8c <error@@Base+0x10044>  // b.any
  411e80:	ldrb	w0, [sp, #70]
  411e84:	cmp	w0, #0x5f
  411e88:	b.ne	411e94 <error@@Base+0x1004c>  // b.any
  411e8c:	mov	w0, #0x1                   	// #1
  411e90:	b	411e98 <error@@Base+0x10050>
  411e94:	mov	w0, #0x0                   	// #0
  411e98:	cmp	w0, #0x0
  411e9c:	cset	w0, ne  // ne = any
  411ea0:	and	w2, w0, #0xff
  411ea4:	ldr	x1, [sp, #40]
  411ea8:	ldrb	w0, [x1, #10]
  411eac:	bfi	w0, w2, #6, #1
  411eb0:	strb	w0, [x1, #10]
  411eb4:	ldrb	w0, [sp, #70]
  411eb8:	sub	w0, w0, #0x27
  411ebc:	cmp	w0, #0x56
  411ec0:	b.hi	4121c8 <error@@Base+0x10380>  // b.pmore
  411ec4:	adrp	x1, 422000 <error@@Base+0x201b8>
  411ec8:	add	x1, x1, #0x7a4
  411ecc:	ldr	w0, [x1, w0, uxtw #2]
  411ed0:	adr	x1, 411edc <error@@Base+0x10094>
  411ed4:	add	x0, x1, w0, sxtw #2
  411ed8:	br	x0
  411edc:	ldr	x0, [sp, #24]
  411ee0:	and	x0, x0, #0x400
  411ee4:	cmp	x0, #0x0
  411ee8:	b.ne	4121d0 <error@@Base+0x10388>  // b.any
  411eec:	ldr	x0, [sp, #24]
  411ef0:	and	x0, x0, #0x8000
  411ef4:	cmp	x0, #0x0
  411ef8:	b.ne	4121d0 <error@@Base+0x10388>  // b.any
  411efc:	ldr	x0, [sp, #40]
  411f00:	mov	w1, #0xa                   	// #10
  411f04:	strb	w1, [x0, #8]
  411f08:	b	4121d0 <error@@Base+0x10388>
  411f0c:	ldr	x0, [sp, #24]
  411f10:	and	x0, x0, #0x4000
  411f14:	cmp	x0, #0x0
  411f18:	b.ne	4121d8 <error@@Base+0x10390>  // b.any
  411f1c:	ldr	x0, [sp, #40]
  411f20:	mov	w1, #0x4                   	// #4
  411f24:	strb	w1, [x0, #8]
  411f28:	ldrb	w0, [sp, #70]
  411f2c:	sub	w0, w0, #0x31
  411f30:	sxtw	x1, w0
  411f34:	ldr	x0, [sp, #40]
  411f38:	str	x1, [x0]
  411f3c:	b	4121d8 <error@@Base+0x10390>
  411f40:	ldr	x0, [sp, #24]
  411f44:	and	x0, x0, #0x80000
  411f48:	cmp	x0, #0x0
  411f4c:	b.ne	4121e0 <error@@Base+0x10398>  // b.any
  411f50:	ldr	x0, [sp, #40]
  411f54:	mov	w1, #0xc                   	// #12
  411f58:	strb	w1, [x0, #8]
  411f5c:	ldr	x0, [sp, #40]
  411f60:	mov	w1, #0x6                   	// #6
  411f64:	str	w1, [x0]
  411f68:	b	4121e0 <error@@Base+0x10398>
  411f6c:	ldr	x0, [sp, #24]
  411f70:	and	x0, x0, #0x80000
  411f74:	cmp	x0, #0x0
  411f78:	b.ne	4121e8 <error@@Base+0x103a0>  // b.any
  411f7c:	ldr	x0, [sp, #40]
  411f80:	mov	w1, #0xc                   	// #12
  411f84:	strb	w1, [x0, #8]
  411f88:	ldr	x0, [sp, #40]
  411f8c:	mov	w1, #0x9                   	// #9
  411f90:	str	w1, [x0]
  411f94:	b	4121e8 <error@@Base+0x103a0>
  411f98:	ldr	x0, [sp, #24]
  411f9c:	and	x0, x0, #0x80000
  411fa0:	cmp	x0, #0x0
  411fa4:	b.ne	4121f0 <error@@Base+0x103a8>  // b.any
  411fa8:	ldr	x0, [sp, #40]
  411fac:	mov	w1, #0xc                   	// #12
  411fb0:	strb	w1, [x0, #8]
  411fb4:	ldr	x0, [sp, #40]
  411fb8:	mov	w1, #0x100                 	// #256
  411fbc:	str	w1, [x0]
  411fc0:	b	4121f0 <error@@Base+0x103a8>
  411fc4:	ldr	x0, [sp, #24]
  411fc8:	and	x0, x0, #0x80000
  411fcc:	cmp	x0, #0x0
  411fd0:	b.ne	4121f8 <error@@Base+0x103b0>  // b.any
  411fd4:	ldr	x0, [sp, #40]
  411fd8:	mov	w1, #0xc                   	// #12
  411fdc:	strb	w1, [x0, #8]
  411fe0:	ldr	x0, [sp, #40]
  411fe4:	mov	w1, #0x200                 	// #512
  411fe8:	str	w1, [x0]
  411fec:	b	4121f8 <error@@Base+0x103b0>
  411ff0:	ldr	x0, [sp, #24]
  411ff4:	and	x0, x0, #0x80000
  411ff8:	cmp	x0, #0x0
  411ffc:	b.ne	412200 <error@@Base+0x103b8>  // b.any
  412000:	ldr	x0, [sp, #40]
  412004:	mov	w1, #0x20                  	// #32
  412008:	strb	w1, [x0, #8]
  41200c:	b	412200 <error@@Base+0x103b8>
  412010:	ldr	x0, [sp, #24]
  412014:	and	x0, x0, #0x80000
  412018:	cmp	x0, #0x0
  41201c:	b.ne	412208 <error@@Base+0x103c0>  // b.any
  412020:	ldr	x0, [sp, #40]
  412024:	mov	w1, #0x21                  	// #33
  412028:	strb	w1, [x0, #8]
  41202c:	b	412208 <error@@Base+0x103c0>
  412030:	ldr	x0, [sp, #24]
  412034:	and	x0, x0, #0x80000
  412038:	cmp	x0, #0x0
  41203c:	b.ne	412210 <error@@Base+0x103c8>  // b.any
  412040:	ldr	x0, [sp, #40]
  412044:	mov	w1, #0x22                  	// #34
  412048:	strb	w1, [x0, #8]
  41204c:	b	412210 <error@@Base+0x103c8>
  412050:	ldr	x0, [sp, #24]
  412054:	and	x0, x0, #0x80000
  412058:	cmp	x0, #0x0
  41205c:	b.ne	412218 <error@@Base+0x103d0>  // b.any
  412060:	ldr	x0, [sp, #40]
  412064:	mov	w1, #0x23                  	// #35
  412068:	strb	w1, [x0, #8]
  41206c:	b	412218 <error@@Base+0x103d0>
  412070:	ldr	x0, [sp, #24]
  412074:	and	x0, x0, #0x80000
  412078:	cmp	x0, #0x0
  41207c:	b.ne	412220 <error@@Base+0x103d8>  // b.any
  412080:	ldr	x0, [sp, #40]
  412084:	mov	w1, #0xc                   	// #12
  412088:	strb	w1, [x0, #8]
  41208c:	ldr	x0, [sp, #40]
  412090:	mov	w1, #0x40                  	// #64
  412094:	str	w1, [x0]
  412098:	b	412220 <error@@Base+0x103d8>
  41209c:	ldr	x0, [sp, #24]
  4120a0:	and	x0, x0, #0x80000
  4120a4:	cmp	x0, #0x0
  4120a8:	b.ne	412228 <error@@Base+0x103e0>  // b.any
  4120ac:	ldr	x0, [sp, #40]
  4120b0:	mov	w1, #0xc                   	// #12
  4120b4:	strb	w1, [x0, #8]
  4120b8:	ldr	x0, [sp, #40]
  4120bc:	mov	w1, #0x80                  	// #128
  4120c0:	str	w1, [x0]
  4120c4:	b	412228 <error@@Base+0x103e0>
  4120c8:	ldr	x0, [sp, #24]
  4120cc:	and	x0, x0, #0x2000
  4120d0:	cmp	x0, #0x0
  4120d4:	b.ne	412230 <error@@Base+0x103e8>  // b.any
  4120d8:	ldr	x0, [sp, #40]
  4120dc:	mov	w1, #0x8                   	// #8
  4120e0:	strb	w1, [x0, #8]
  4120e4:	b	412230 <error@@Base+0x103e8>
  4120e8:	ldr	x0, [sp, #24]
  4120ec:	and	x0, x0, #0x2000
  4120f0:	cmp	x0, #0x0
  4120f4:	b.ne	412238 <error@@Base+0x103f0>  // b.any
  4120f8:	ldr	x0, [sp, #40]
  4120fc:	mov	w1, #0x9                   	// #9
  412100:	strb	w1, [x0, #8]
  412104:	b	412238 <error@@Base+0x103f0>
  412108:	ldr	x0, [sp, #24]
  41210c:	and	x0, x0, #0x400
  412110:	cmp	x0, #0x0
  412114:	b.ne	412240 <error@@Base+0x103f8>  // b.any
  412118:	ldr	x0, [sp, #24]
  41211c:	and	x0, x0, #0x2
  412120:	cmp	x0, #0x0
  412124:	b.eq	412240 <error@@Base+0x103f8>  // b.none
  412128:	ldr	x0, [sp, #40]
  41212c:	mov	w1, #0x12                  	// #18
  412130:	strb	w1, [x0, #8]
  412134:	b	412240 <error@@Base+0x103f8>
  412138:	ldr	x0, [sp, #24]
  41213c:	and	x0, x0, #0x400
  412140:	cmp	x0, #0x0
  412144:	b.ne	412248 <error@@Base+0x10400>  // b.any
  412148:	ldr	x0, [sp, #24]
  41214c:	and	x0, x0, #0x2
  412150:	cmp	x0, #0x0
  412154:	b.eq	412248 <error@@Base+0x10400>  // b.none
  412158:	ldr	x0, [sp, #40]
  41215c:	mov	w1, #0x13                  	// #19
  412160:	strb	w1, [x0, #8]
  412164:	b	412248 <error@@Base+0x10400>
  412168:	ldr	x0, [sp, #24]
  41216c:	and	x0, x0, #0x200
  412170:	cmp	x0, #0x0
  412174:	b.eq	412250 <error@@Base+0x10408>  // b.none
  412178:	ldr	x0, [sp, #24]
  41217c:	and	x0, x0, #0x1000
  412180:	cmp	x0, #0x0
  412184:	b.ne	412250 <error@@Base+0x10408>  // b.any
  412188:	ldr	x0, [sp, #40]
  41218c:	mov	w1, #0x17                  	// #23
  412190:	strb	w1, [x0, #8]
  412194:	b	412250 <error@@Base+0x10408>
  412198:	ldr	x0, [sp, #24]
  41219c:	and	x0, x0, #0x200
  4121a0:	cmp	x0, #0x0
  4121a4:	b.eq	412258 <error@@Base+0x10410>  // b.none
  4121a8:	ldr	x0, [sp, #24]
  4121ac:	and	x0, x0, #0x1000
  4121b0:	cmp	x0, #0x0
  4121b4:	b.ne	412258 <error@@Base+0x10410>  // b.any
  4121b8:	ldr	x0, [sp, #40]
  4121bc:	mov	w1, #0x18                  	// #24
  4121c0:	strb	w1, [x0, #8]
  4121c4:	b	412258 <error@@Base+0x10410>
  4121c8:	nop
  4121cc:	b	41225c <error@@Base+0x10414>
  4121d0:	nop
  4121d4:	b	41225c <error@@Base+0x10414>
  4121d8:	nop
  4121dc:	b	41225c <error@@Base+0x10414>
  4121e0:	nop
  4121e4:	b	41225c <error@@Base+0x10414>
  4121e8:	nop
  4121ec:	b	41225c <error@@Base+0x10414>
  4121f0:	nop
  4121f4:	b	41225c <error@@Base+0x10414>
  4121f8:	nop
  4121fc:	b	41225c <error@@Base+0x10414>
  412200:	nop
  412204:	b	41225c <error@@Base+0x10414>
  412208:	nop
  41220c:	b	41225c <error@@Base+0x10414>
  412210:	nop
  412214:	b	41225c <error@@Base+0x10414>
  412218:	nop
  41221c:	b	41225c <error@@Base+0x10414>
  412220:	nop
  412224:	b	41225c <error@@Base+0x10414>
  412228:	nop
  41222c:	b	41225c <error@@Base+0x10414>
  412230:	nop
  412234:	b	41225c <error@@Base+0x10414>
  412238:	nop
  41223c:	b	41225c <error@@Base+0x10414>
  412240:	nop
  412244:	b	41225c <error@@Base+0x10414>
  412248:	nop
  41224c:	b	41225c <error@@Base+0x10414>
  412250:	nop
  412254:	b	41225c <error@@Base+0x10414>
  412258:	nop
  41225c:	mov	w0, #0x2                   	// #2
  412260:	b	4126f8 <error@@Base+0x108b0>
  412264:	ldr	x0, [sp, #40]
  412268:	mov	w1, #0x1                   	// #1
  41226c:	strb	w1, [x0, #8]
  412270:	ldr	x0, [sp, #32]
  412274:	ldr	w0, [x0, #144]
  412278:	cmp	w0, #0x1
  41227c:	b.le	4122e0 <error@@Base+0x10498>
  412280:	ldr	x0, [sp, #32]
  412284:	ldr	x0, [x0, #72]
  412288:	mov	x1, x0
  41228c:	ldr	x0, [sp, #32]
  412290:	bl	409284 <error@@Base+0x743c>
  412294:	str	w0, [sp, #72]
  412298:	ldr	w0, [sp, #72]
  41229c:	bl	401ac0 <iswalnum@plt>
  4122a0:	cmp	w0, #0x0
  4122a4:	b.ne	4122b4 <error@@Base+0x1046c>  // b.any
  4122a8:	ldr	w0, [sp, #72]
  4122ac:	cmp	w0, #0x5f
  4122b0:	b.ne	4122bc <error@@Base+0x10474>  // b.any
  4122b4:	mov	w0, #0x1                   	// #1
  4122b8:	b	4122c0 <error@@Base+0x10478>
  4122bc:	mov	w0, #0x0                   	// #0
  4122c0:	cmp	w0, #0x0
  4122c4:	cset	w0, ne  // ne = any
  4122c8:	and	w2, w0, #0xff
  4122cc:	ldr	x1, [sp, #40]
  4122d0:	ldrb	w0, [x1, #10]
  4122d4:	bfi	w0, w2, #6, #1
  4122d8:	strb	w0, [x1, #10]
  4122dc:	b	412340 <error@@Base+0x104f8>
  4122e0:	bl	401a20 <__ctype_b_loc@plt>
  4122e4:	ldr	x1, [x0]
  4122e8:	ldr	x0, [sp, #40]
  4122ec:	ldrb	w0, [x0]
  4122f0:	and	x0, x0, #0xff
  4122f4:	lsl	x0, x0, #1
  4122f8:	add	x0, x1, x0
  4122fc:	ldrh	w0, [x0]
  412300:	and	w0, w0, #0x8
  412304:	cmp	w0, #0x0
  412308:	b.ne	41231c <error@@Base+0x104d4>  // b.any
  41230c:	ldr	x0, [sp, #40]
  412310:	ldrb	w0, [x0]
  412314:	cmp	w0, #0x5f
  412318:	b.ne	412324 <error@@Base+0x104dc>  // b.any
  41231c:	mov	w0, #0x1                   	// #1
  412320:	b	412328 <error@@Base+0x104e0>
  412324:	mov	w0, #0x0                   	// #0
  412328:	and	w0, w0, #0x1
  41232c:	and	w2, w0, #0xff
  412330:	ldr	x1, [sp, #40]
  412334:	ldrb	w0, [x1, #10]
  412338:	bfi	w0, w2, #6, #1
  41233c:	strb	w0, [x1, #10]
  412340:	ldrb	w0, [sp, #79]
  412344:	cmp	w0, #0x7d
  412348:	b.eq	4124f8 <error@@Base+0x106b0>  // b.none
  41234c:	cmp	w0, #0x7d
  412350:	b.gt	4126a0 <error@@Base+0x10858>
  412354:	cmp	w0, #0x7c
  412358:	b.eq	412428 <error@@Base+0x105e0>  // b.none
  41235c:	cmp	w0, #0x7c
  412360:	b.gt	4126a0 <error@@Base+0x10858>
  412364:	cmp	w0, #0x7b
  412368:	b.eq	4124c8 <error@@Base+0x10680>  // b.none
  41236c:	cmp	w0, #0x7b
  412370:	b.gt	4126a0 <error@@Base+0x10858>
  412374:	cmp	w0, #0x5e
  412378:	b.eq	412588 <error@@Base+0x10740>  // b.none
  41237c:	cmp	w0, #0x5e
  412380:	b.gt	4126a0 <error@@Base+0x10858>
  412384:	cmp	w0, #0x5b
  412388:	b.eq	412568 <error@@Base+0x10720>  // b.none
  41238c:	cmp	w0, #0x5b
  412390:	b.gt	4126a0 <error@@Base+0x10858>
  412394:	cmp	w0, #0x3f
  412398:	b.eq	412498 <error@@Base+0x10650>  // b.none
  41239c:	cmp	w0, #0x3f
  4123a0:	b.gt	4126a0 <error@@Base+0x10858>
  4123a4:	cmp	w0, #0x2e
  4123a8:	b.eq	412578 <error@@Base+0x10730>  // b.none
  4123ac:	cmp	w0, #0x2e
  4123b0:	b.gt	4126a0 <error@@Base+0x10858>
  4123b4:	cmp	w0, #0x2b
  4123b8:	b.eq	412468 <error@@Base+0x10620>  // b.none
  4123bc:	cmp	w0, #0x2b
  4123c0:	b.gt	4126a0 <error@@Base+0x10858>
  4123c4:	cmp	w0, #0x2a
  4123c8:	b.eq	412458 <error@@Base+0x10610>  // b.none
  4123cc:	cmp	w0, #0x2a
  4123d0:	b.gt	4126a0 <error@@Base+0x10858>
  4123d4:	cmp	w0, #0x29
  4123d8:	b.eq	412548 <error@@Base+0x10700>  // b.none
  4123dc:	cmp	w0, #0x29
  4123e0:	b.gt	4126a0 <error@@Base+0x10858>
  4123e4:	cmp	w0, #0x28
  4123e8:	b.eq	412528 <error@@Base+0x106e0>  // b.none
  4123ec:	cmp	w0, #0x28
  4123f0:	b.gt	4126a0 <error@@Base+0x10858>
  4123f4:	cmp	w0, #0xa
  4123f8:	b.eq	412408 <error@@Base+0x105c0>  // b.none
  4123fc:	cmp	w0, #0x24
  412400:	b.eq	412608 <error@@Base+0x107c0>  // b.none
  412404:	b	4126a0 <error@@Base+0x10858>
  412408:	ldr	x0, [sp, #24]
  41240c:	and	x0, x0, #0x800
  412410:	cmp	x0, #0x0
  412414:	b.eq	4126a8 <error@@Base+0x10860>  // b.none
  412418:	ldr	x0, [sp, #40]
  41241c:	mov	w1, #0xa                   	// #10
  412420:	strb	w1, [x0, #8]
  412424:	b	4126a8 <error@@Base+0x10860>
  412428:	ldr	x0, [sp, #24]
  41242c:	and	x0, x0, #0x400
  412430:	cmp	x0, #0x0
  412434:	b.ne	4126b0 <error@@Base+0x10868>  // b.any
  412438:	ldr	x0, [sp, #24]
  41243c:	and	x0, x0, #0x8000
  412440:	cmp	x0, #0x0
  412444:	b.eq	4126b0 <error@@Base+0x10868>  // b.none
  412448:	ldr	x0, [sp, #40]
  41244c:	mov	w1, #0xa                   	// #10
  412450:	strb	w1, [x0, #8]
  412454:	b	4126b0 <error@@Base+0x10868>
  412458:	ldr	x0, [sp, #40]
  41245c:	mov	w1, #0xb                   	// #11
  412460:	strb	w1, [x0, #8]
  412464:	b	4126f4 <error@@Base+0x108ac>
  412468:	ldr	x0, [sp, #24]
  41246c:	and	x0, x0, #0x400
  412470:	cmp	x0, #0x0
  412474:	b.ne	4126b8 <error@@Base+0x10870>  // b.any
  412478:	ldr	x0, [sp, #24]
  41247c:	and	x0, x0, #0x2
  412480:	cmp	x0, #0x0
  412484:	b.ne	4126b8 <error@@Base+0x10870>  // b.any
  412488:	ldr	x0, [sp, #40]
  41248c:	mov	w1, #0x12                  	// #18
  412490:	strb	w1, [x0, #8]
  412494:	b	4126b8 <error@@Base+0x10870>
  412498:	ldr	x0, [sp, #24]
  41249c:	and	x0, x0, #0x400
  4124a0:	cmp	x0, #0x0
  4124a4:	b.ne	4126c0 <error@@Base+0x10878>  // b.any
  4124a8:	ldr	x0, [sp, #24]
  4124ac:	and	x0, x0, #0x2
  4124b0:	cmp	x0, #0x0
  4124b4:	b.ne	4126c0 <error@@Base+0x10878>  // b.any
  4124b8:	ldr	x0, [sp, #40]
  4124bc:	mov	w1, #0x13                  	// #19
  4124c0:	strb	w1, [x0, #8]
  4124c4:	b	4126c0 <error@@Base+0x10878>
  4124c8:	ldr	x0, [sp, #24]
  4124cc:	and	x0, x0, #0x200
  4124d0:	cmp	x0, #0x0
  4124d4:	b.eq	4126c8 <error@@Base+0x10880>  // b.none
  4124d8:	ldr	x0, [sp, #24]
  4124dc:	and	x0, x0, #0x1000
  4124e0:	cmp	x0, #0x0
  4124e4:	b.eq	4126c8 <error@@Base+0x10880>  // b.none
  4124e8:	ldr	x0, [sp, #40]
  4124ec:	mov	w1, #0x17                  	// #23
  4124f0:	strb	w1, [x0, #8]
  4124f4:	b	4126c8 <error@@Base+0x10880>
  4124f8:	ldr	x0, [sp, #24]
  4124fc:	and	x0, x0, #0x200
  412500:	cmp	x0, #0x0
  412504:	b.eq	4126d0 <error@@Base+0x10888>  // b.none
  412508:	ldr	x0, [sp, #24]
  41250c:	and	x0, x0, #0x1000
  412510:	cmp	x0, #0x0
  412514:	b.eq	4126d0 <error@@Base+0x10888>  // b.none
  412518:	ldr	x0, [sp, #40]
  41251c:	mov	w1, #0x18                  	// #24
  412520:	strb	w1, [x0, #8]
  412524:	b	4126d0 <error@@Base+0x10888>
  412528:	ldr	x0, [sp, #24]
  41252c:	and	x0, x0, #0x2000
  412530:	cmp	x0, #0x0
  412534:	b.eq	4126d8 <error@@Base+0x10890>  // b.none
  412538:	ldr	x0, [sp, #40]
  41253c:	mov	w1, #0x8                   	// #8
  412540:	strb	w1, [x0, #8]
  412544:	b	4126d8 <error@@Base+0x10890>
  412548:	ldr	x0, [sp, #24]
  41254c:	and	x0, x0, #0x2000
  412550:	cmp	x0, #0x0
  412554:	b.eq	4126e0 <error@@Base+0x10898>  // b.none
  412558:	ldr	x0, [sp, #40]
  41255c:	mov	w1, #0x9                   	// #9
  412560:	strb	w1, [x0, #8]
  412564:	b	4126e0 <error@@Base+0x10898>
  412568:	ldr	x0, [sp, #40]
  41256c:	mov	w1, #0x14                  	// #20
  412570:	strb	w1, [x0, #8]
  412574:	b	4126f4 <error@@Base+0x108ac>
  412578:	ldr	x0, [sp, #40]
  41257c:	mov	w1, #0x5                   	// #5
  412580:	strb	w1, [x0, #8]
  412584:	b	4126f4 <error@@Base+0x108ac>
  412588:	ldr	x1, [sp, #24]
  41258c:	mov	x0, #0x8                   	// #8
  412590:	movk	x0, #0x80, lsl #16
  412594:	and	x0, x1, x0
  412598:	cmp	x0, #0x0
  41259c:	b.ne	4125ec <error@@Base+0x107a4>  // b.any
  4125a0:	ldr	x0, [sp, #32]
  4125a4:	ldr	x0, [x0, #72]
  4125a8:	cmp	x0, #0x0
  4125ac:	b.eq	4125ec <error@@Base+0x107a4>  // b.none
  4125b0:	ldr	x0, [sp, #32]
  4125b4:	ldr	x1, [x0, #8]
  4125b8:	ldr	x0, [sp, #32]
  4125bc:	ldr	x0, [x0, #72]
  4125c0:	sub	x0, x0, #0x1
  4125c4:	add	x0, x1, x0
  4125c8:	ldrb	w0, [x0]
  4125cc:	strb	w0, [sp, #71]
  4125d0:	ldr	x0, [sp, #24]
  4125d4:	and	x0, x0, #0x800
  4125d8:	cmp	x0, #0x0
  4125dc:	b.eq	4126e8 <error@@Base+0x108a0>  // b.none
  4125e0:	ldrb	w0, [sp, #71]
  4125e4:	cmp	w0, #0xa
  4125e8:	b.ne	4126e8 <error@@Base+0x108a0>  // b.any
  4125ec:	ldr	x0, [sp, #40]
  4125f0:	mov	w1, #0xc                   	// #12
  4125f4:	strb	w1, [x0, #8]
  4125f8:	ldr	x0, [sp, #40]
  4125fc:	mov	w1, #0x10                  	// #16
  412600:	str	w1, [x0]
  412604:	b	4126f4 <error@@Base+0x108ac>
  412608:	ldr	x0, [sp, #24]
  41260c:	and	x0, x0, #0x8
  412610:	cmp	x0, #0x0
  412614:	b.ne	412684 <error@@Base+0x1083c>  // b.any
  412618:	ldr	x0, [sp, #32]
  41261c:	ldr	x0, [x0, #72]
  412620:	add	x1, x0, #0x1
  412624:	ldr	x0, [sp, #32]
  412628:	ldr	x0, [x0, #88]
  41262c:	cmp	x1, x0
  412630:	b.eq	412684 <error@@Base+0x1083c>  // b.none
  412634:	ldr	x0, [sp, #32]
  412638:	ldr	x0, [x0, #72]
  41263c:	add	x1, x0, #0x1
  412640:	ldr	x0, [sp, #32]
  412644:	str	x1, [x0, #72]
  412648:	add	x0, sp, #0x30
  41264c:	ldr	x2, [sp, #24]
  412650:	ldr	x1, [sp, #32]
  412654:	bl	411c8c <error@@Base+0xfe44>
  412658:	ldr	x0, [sp, #32]
  41265c:	ldr	x0, [x0, #72]
  412660:	sub	x1, x0, #0x1
  412664:	ldr	x0, [sp, #32]
  412668:	str	x1, [x0, #72]
  41266c:	ldrb	w0, [sp, #56]
  412670:	cmp	w0, #0xa
  412674:	b.eq	412684 <error@@Base+0x1083c>  // b.none
  412678:	ldrb	w0, [sp, #56]
  41267c:	cmp	w0, #0x9
  412680:	b.ne	4126f0 <error@@Base+0x108a8>  // b.any
  412684:	ldr	x0, [sp, #40]
  412688:	mov	w1, #0xc                   	// #12
  41268c:	strb	w1, [x0, #8]
  412690:	ldr	x0, [sp, #40]
  412694:	mov	w1, #0x20                  	// #32
  412698:	str	w1, [x0]
  41269c:	b	4126f4 <error@@Base+0x108ac>
  4126a0:	nop
  4126a4:	b	4126f4 <error@@Base+0x108ac>
  4126a8:	nop
  4126ac:	b	4126f4 <error@@Base+0x108ac>
  4126b0:	nop
  4126b4:	b	4126f4 <error@@Base+0x108ac>
  4126b8:	nop
  4126bc:	b	4126f4 <error@@Base+0x108ac>
  4126c0:	nop
  4126c4:	b	4126f4 <error@@Base+0x108ac>
  4126c8:	nop
  4126cc:	b	4126f4 <error@@Base+0x108ac>
  4126d0:	nop
  4126d4:	b	4126f4 <error@@Base+0x108ac>
  4126d8:	nop
  4126dc:	b	4126f4 <error@@Base+0x108ac>
  4126e0:	nop
  4126e4:	b	4126f4 <error@@Base+0x108ac>
  4126e8:	nop
  4126ec:	b	4126f4 <error@@Base+0x108ac>
  4126f0:	nop
  4126f4:	mov	w0, #0x1                   	// #1
  4126f8:	ldp	x29, x30, [sp], #80
  4126fc:	ret
  412700:	sub	sp, sp, #0x30
  412704:	str	x0, [sp, #24]
  412708:	str	x1, [sp, #16]
  41270c:	str	x2, [sp, #8]
  412710:	ldr	x0, [sp, #16]
  412714:	ldr	x1, [x0, #104]
  412718:	ldr	x0, [sp, #16]
  41271c:	ldr	x0, [x0, #72]
  412720:	cmp	x1, x0
  412724:	b.gt	41273c <error@@Base+0x108f4>
  412728:	ldr	x0, [sp, #24]
  41272c:	mov	w1, #0x2                   	// #2
  412730:	strb	w1, [x0, #8]
  412734:	mov	w0, #0x0                   	// #0
  412738:	b	4129ac <error@@Base+0x10b64>
  41273c:	ldr	x0, [sp, #16]
  412740:	ldr	x0, [x0, #8]
  412744:	ldr	x1, [sp, #16]
  412748:	ldr	x1, [x1, #72]
  41274c:	add	x0, x0, x1
  412750:	ldrb	w0, [x0]
  412754:	strb	w0, [sp, #39]
  412758:	ldr	x0, [sp, #24]
  41275c:	ldrb	w1, [sp, #39]
  412760:	strb	w1, [x0]
  412764:	ldr	x0, [sp, #16]
  412768:	ldr	w0, [x0, #144]
  41276c:	cmp	w0, #0x1
  412770:	b.le	4127c4 <error@@Base+0x1097c>
  412774:	ldr	x0, [sp, #16]
  412778:	ldr	x1, [x0, #72]
  41277c:	ldr	x0, [sp, #16]
  412780:	ldr	x0, [x0, #48]
  412784:	cmp	x1, x0
  412788:	b.eq	4127c4 <error@@Base+0x1097c>  // b.none
  41278c:	ldr	x0, [sp, #16]
  412790:	ldr	x1, [x0, #16]
  412794:	ldr	x0, [sp, #16]
  412798:	ldr	x0, [x0, #72]
  41279c:	lsl	x0, x0, #2
  4127a0:	add	x0, x1, x0
  4127a4:	ldr	w0, [x0]
  4127a8:	cmn	w0, #0x1
  4127ac:	b.ne	4127c4 <error@@Base+0x1097c>  // b.any
  4127b0:	ldr	x0, [sp, #24]
  4127b4:	mov	w1, #0x1                   	// #1
  4127b8:	strb	w1, [x0, #8]
  4127bc:	mov	w0, #0x1                   	// #1
  4127c0:	b	4129ac <error@@Base+0x10b64>
  4127c4:	ldrb	w0, [sp, #39]
  4127c8:	cmp	w0, #0x5c
  4127cc:	b.ne	41284c <error@@Base+0x10a04>  // b.any
  4127d0:	ldr	x0, [sp, #8]
  4127d4:	and	x0, x0, #0x1
  4127d8:	cmp	x0, #0x0
  4127dc:	b.eq	41284c <error@@Base+0x10a04>  // b.none
  4127e0:	ldr	x0, [sp, #16]
  4127e4:	ldr	x0, [x0, #72]
  4127e8:	add	x1, x0, #0x1
  4127ec:	ldr	x0, [sp, #16]
  4127f0:	ldr	x0, [x0, #88]
  4127f4:	cmp	x1, x0
  4127f8:	b.ge	41284c <error@@Base+0x10a04>  // b.tcont
  4127fc:	ldr	x0, [sp, #16]
  412800:	ldr	x0, [x0, #72]
  412804:	add	x1, x0, #0x1
  412808:	ldr	x0, [sp, #16]
  41280c:	str	x1, [x0, #72]
  412810:	ldr	x0, [sp, #16]
  412814:	ldr	x0, [x0, #8]
  412818:	ldr	x1, [sp, #16]
  41281c:	ldr	x1, [x1, #72]
  412820:	add	x0, x0, x1
  412824:	ldrb	w0, [x0]
  412828:	strb	w0, [sp, #38]
  41282c:	ldr	x0, [sp, #24]
  412830:	ldrb	w1, [sp, #38]
  412834:	strb	w1, [x0]
  412838:	ldr	x0, [sp, #24]
  41283c:	mov	w1, #0x1                   	// #1
  412840:	strb	w1, [x0, #8]
  412844:	mov	w0, #0x1                   	// #1
  412848:	b	4129ac <error@@Base+0x10b64>
  41284c:	ldrb	w0, [sp, #39]
  412850:	cmp	w0, #0x5b
  412854:	b.ne	412944 <error@@Base+0x10afc>  // b.any
  412858:	ldr	x0, [sp, #16]
  41285c:	ldr	x0, [x0, #72]
  412860:	add	x1, x0, #0x1
  412864:	ldr	x0, [sp, #16]
  412868:	ldr	x0, [x0, #88]
  41286c:	cmp	x1, x0
  412870:	b.ge	412898 <error@@Base+0x10a50>  // b.tcont
  412874:	ldr	x0, [sp, #16]
  412878:	ldr	x1, [x0, #8]
  41287c:	ldr	x0, [sp, #16]
  412880:	ldr	x0, [x0, #72]
  412884:	add	x0, x0, #0x1
  412888:	add	x0, x1, x0
  41288c:	ldrb	w0, [x0]
  412890:	strb	w0, [sp, #47]
  412894:	b	41289c <error@@Base+0x10a54>
  412898:	strb	wzr, [sp, #47]
  41289c:	ldr	x0, [sp, #24]
  4128a0:	ldrb	w1, [sp, #47]
  4128a4:	strb	w1, [x0]
  4128a8:	mov	w0, #0x2                   	// #2
  4128ac:	str	w0, [sp, #40]
  4128b0:	ldrb	w0, [sp, #47]
  4128b4:	cmp	w0, #0x3d
  4128b8:	b.eq	4128e8 <error@@Base+0x10aa0>  // b.none
  4128bc:	cmp	w0, #0x3d
  4128c0:	b.gt	412918 <error@@Base+0x10ad0>
  4128c4:	cmp	w0, #0x2e
  4128c8:	b.eq	4128d8 <error@@Base+0x10a90>  // b.none
  4128cc:	cmp	w0, #0x3a
  4128d0:	b.eq	4128f8 <error@@Base+0x10ab0>  // b.none
  4128d4:	b	412918 <error@@Base+0x10ad0>
  4128d8:	ldr	x0, [sp, #24]
  4128dc:	mov	w1, #0x1a                  	// #26
  4128e0:	strb	w1, [x0, #8]
  4128e4:	b	41293c <error@@Base+0x10af4>
  4128e8:	ldr	x0, [sp, #24]
  4128ec:	mov	w1, #0x1c                  	// #28
  4128f0:	strb	w1, [x0, #8]
  4128f4:	b	41293c <error@@Base+0x10af4>
  4128f8:	ldr	x0, [sp, #8]
  4128fc:	and	x0, x0, #0x4
  412900:	cmp	x0, #0x0
  412904:	b.eq	412918 <error@@Base+0x10ad0>  // b.none
  412908:	ldr	x0, [sp, #24]
  41290c:	mov	w1, #0x1e                  	// #30
  412910:	strb	w1, [x0, #8]
  412914:	b	41293c <error@@Base+0x10af4>
  412918:	ldr	x0, [sp, #24]
  41291c:	mov	w1, #0x1                   	// #1
  412920:	strb	w1, [x0, #8]
  412924:	ldr	x0, [sp, #24]
  412928:	ldrb	w1, [sp, #39]
  41292c:	strb	w1, [x0]
  412930:	mov	w0, #0x1                   	// #1
  412934:	str	w0, [sp, #40]
  412938:	nop
  41293c:	ldr	w0, [sp, #40]
  412940:	b	4129ac <error@@Base+0x10b64>
  412944:	ldrb	w0, [sp, #39]
  412948:	cmp	w0, #0x5e
  41294c:	b.eq	41298c <error@@Base+0x10b44>  // b.none
  412950:	cmp	w0, #0x5e
  412954:	b.gt	41299c <error@@Base+0x10b54>
  412958:	cmp	w0, #0x2d
  41295c:	b.eq	41296c <error@@Base+0x10b24>  // b.none
  412960:	cmp	w0, #0x5d
  412964:	b.eq	41297c <error@@Base+0x10b34>  // b.none
  412968:	b	41299c <error@@Base+0x10b54>
  41296c:	ldr	x0, [sp, #24]
  412970:	mov	w1, #0x16                  	// #22
  412974:	strb	w1, [x0, #8]
  412978:	b	4129a8 <error@@Base+0x10b60>
  41297c:	ldr	x0, [sp, #24]
  412980:	mov	w1, #0x15                  	// #21
  412984:	strb	w1, [x0, #8]
  412988:	b	4129a8 <error@@Base+0x10b60>
  41298c:	ldr	x0, [sp, #24]
  412990:	mov	w1, #0x19                  	// #25
  412994:	strb	w1, [x0, #8]
  412998:	b	4129a8 <error@@Base+0x10b60>
  41299c:	ldr	x0, [sp, #24]
  4129a0:	mov	w1, #0x1                   	// #1
  4129a4:	strb	w1, [x0, #8]
  4129a8:	mov	w0, #0x1                   	// #1
  4129ac:	add	sp, sp, #0x30
  4129b0:	ret
  4129b4:	stp	x29, x30, [sp, #-96]!
  4129b8:	mov	x29, sp
  4129bc:	str	x0, [sp, #40]
  4129c0:	str	x1, [sp, #32]
  4129c4:	str	x2, [sp, #24]
  4129c8:	str	x3, [sp, #16]
  4129cc:	ldr	x0, [sp, #32]
  4129d0:	ldr	x0, [x0]
  4129d4:	str	x0, [sp, #80]
  4129d8:	ldr	x0, [sp, #80]
  4129dc:	ldr	x1, [sp, #24]
  4129e0:	str	x1, [x0, #216]
  4129e4:	ldr	x0, [sp, #24]
  4129e8:	orr	x1, x0, #0x800000
  4129ec:	add	x0, sp, #0x30
  4129f0:	mov	x2, x1
  4129f4:	ldr	x1, [sp, #40]
  4129f8:	bl	411c40 <error@@Base+0xfdf8>
  4129fc:	add	x0, sp, #0x30
  412a00:	ldr	x5, [sp, #16]
  412a04:	mov	x4, #0x0                   	// #0
  412a08:	ldr	x3, [sp, #24]
  412a0c:	mov	x2, x0
  412a10:	ldr	x1, [sp, #32]
  412a14:	ldr	x0, [sp, #40]
  412a18:	bl	412b04 <error@@Base+0x10cbc>
  412a1c:	str	x0, [sp, #72]
  412a20:	ldr	x0, [sp, #16]
  412a24:	ldr	w0, [x0]
  412a28:	cmp	w0, #0x0
  412a2c:	cset	w0, ne  // ne = any
  412a30:	and	w0, w0, #0xff
  412a34:	and	x0, x0, #0xff
  412a38:	cmp	x0, #0x0
  412a3c:	b.eq	412a64 <error@@Base+0x10c1c>  // b.none
  412a40:	ldr	x0, [sp, #72]
  412a44:	cmp	x0, #0x0
  412a48:	cset	w0, eq  // eq = none
  412a4c:	and	w0, w0, #0xff
  412a50:	and	x0, x0, #0xff
  412a54:	cmp	x0, #0x0
  412a58:	b.eq	412a64 <error@@Base+0x10c1c>  // b.none
  412a5c:	mov	x0, #0x0                   	// #0
  412a60:	b	412afc <error@@Base+0x10cb4>
  412a64:	mov	w3, #0x2                   	// #2
  412a68:	mov	x2, #0x0                   	// #0
  412a6c:	mov	x1, #0x0                   	// #0
  412a70:	ldr	x0, [sp, #80]
  412a74:	bl	4163f8 <error@@Base+0x145b0>
  412a78:	str	x0, [sp, #64]
  412a7c:	ldr	x0, [sp, #72]
  412a80:	cmp	x0, #0x0
  412a84:	b.eq	412aa4 <error@@Base+0x10c5c>  // b.none
  412a88:	mov	w3, #0x10                  	// #16
  412a8c:	ldr	x2, [sp, #64]
  412a90:	ldr	x1, [sp, #72]
  412a94:	ldr	x0, [sp, #80]
  412a98:	bl	4163f8 <error@@Base+0x145b0>
  412a9c:	str	x0, [sp, #88]
  412aa0:	b	412aac <error@@Base+0x10c64>
  412aa4:	ldr	x0, [sp, #64]
  412aa8:	str	x0, [sp, #88]
  412aac:	ldr	x0, [sp, #64]
  412ab0:	cmp	x0, #0x0
  412ab4:	cset	w0, eq  // eq = none
  412ab8:	and	w0, w0, #0xff
  412abc:	and	x0, x0, #0xff
  412ac0:	cmp	x0, #0x0
  412ac4:	b.ne	412ae4 <error@@Base+0x10c9c>  // b.any
  412ac8:	ldr	x0, [sp, #88]
  412acc:	cmp	x0, #0x0
  412ad0:	cset	w0, eq  // eq = none
  412ad4:	and	w0, w0, #0xff
  412ad8:	and	x0, x0, #0xff
  412adc:	cmp	x0, #0x0
  412ae0:	b.eq	412af8 <error@@Base+0x10cb0>  // b.none
  412ae4:	ldr	x0, [sp, #16]
  412ae8:	mov	w1, #0xc                   	// #12
  412aec:	str	w1, [x0]
  412af0:	mov	x0, #0x0                   	// #0
  412af4:	b	412afc <error@@Base+0x10cb4>
  412af8:	ldr	x0, [sp, #88]
  412afc:	ldp	x29, x30, [sp], #96
  412b00:	ret
  412b04:	stp	x29, x30, [sp, #-112]!
  412b08:	mov	x29, sp
  412b0c:	str	x0, [sp, #56]
  412b10:	str	x1, [sp, #48]
  412b14:	str	x2, [sp, #40]
  412b18:	str	x3, [sp, #32]
  412b1c:	str	x4, [sp, #24]
  412b20:	str	x5, [sp, #16]
  412b24:	ldr	x0, [sp, #48]
  412b28:	ldr	x0, [x0]
  412b2c:	str	x0, [sp, #88]
  412b30:	str	xzr, [sp, #96]
  412b34:	ldr	x0, [sp, #88]
  412b38:	ldr	x0, [x0, #168]
  412b3c:	str	x0, [sp, #80]
  412b40:	ldr	x5, [sp, #16]
  412b44:	ldr	x4, [sp, #24]
  412b48:	ldr	x3, [sp, #32]
  412b4c:	ldr	x2, [sp, #40]
  412b50:	ldr	x1, [sp, #48]
  412b54:	ldr	x0, [sp, #56]
  412b58:	bl	412d18 <error@@Base+0x10ed0>
  412b5c:	str	x0, [sp, #104]
  412b60:	ldr	x0, [sp, #16]
  412b64:	ldr	w0, [x0]
  412b68:	cmp	w0, #0x0
  412b6c:	cset	w0, ne  // ne = any
  412b70:	and	w0, w0, #0xff
  412b74:	and	x0, x0, #0xff
  412b78:	cmp	x0, #0x0
  412b7c:	b.eq	412cfc <error@@Base+0x10eb4>  // b.none
  412b80:	ldr	x0, [sp, #104]
  412b84:	cmp	x0, #0x0
  412b88:	cset	w0, eq  // eq = none
  412b8c:	and	w0, w0, #0xff
  412b90:	and	x0, x0, #0xff
  412b94:	cmp	x0, #0x0
  412b98:	b.eq	412cfc <error@@Base+0x10eb4>  // b.none
  412b9c:	mov	x0, #0x0                   	// #0
  412ba0:	b	412d10 <error@@Base+0x10ec8>
  412ba4:	ldr	x0, [sp, #32]
  412ba8:	orr	x0, x0, #0x800000
  412bac:	mov	x2, x0
  412bb0:	ldr	x1, [sp, #56]
  412bb4:	ldr	x0, [sp, #40]
  412bb8:	bl	411c40 <error@@Base+0xfdf8>
  412bbc:	ldr	x0, [sp, #40]
  412bc0:	ldrb	w0, [x0, #8]
  412bc4:	cmp	w0, #0xa
  412bc8:	b.eq	412cb0 <error@@Base+0x10e68>  // b.none
  412bcc:	ldr	x0, [sp, #40]
  412bd0:	ldrb	w0, [x0, #8]
  412bd4:	cmp	w0, #0x2
  412bd8:	b.eq	412cb0 <error@@Base+0x10e68>  // b.none
  412bdc:	ldr	x0, [sp, #24]
  412be0:	cmp	x0, #0x0
  412be4:	b.eq	412bf8 <error@@Base+0x10db0>  // b.none
  412be8:	ldr	x0, [sp, #40]
  412bec:	ldrb	w0, [x0, #8]
  412bf0:	cmp	w0, #0x9
  412bf4:	b.eq	412cb0 <error@@Base+0x10e68>  // b.none
  412bf8:	ldr	x0, [sp, #88]
  412bfc:	ldr	x0, [x0, #168]
  412c00:	str	x0, [sp, #72]
  412c04:	ldr	x0, [sp, #88]
  412c08:	ldr	x1, [sp, #80]
  412c0c:	str	x1, [x0, #168]
  412c10:	ldr	x5, [sp, #16]
  412c14:	ldr	x4, [sp, #24]
  412c18:	ldr	x3, [sp, #32]
  412c1c:	ldr	x2, [sp, #40]
  412c20:	ldr	x1, [sp, #48]
  412c24:	ldr	x0, [sp, #56]
  412c28:	bl	412d18 <error@@Base+0x10ed0>
  412c2c:	str	x0, [sp, #96]
  412c30:	ldr	x0, [sp, #16]
  412c34:	ldr	w0, [x0]
  412c38:	cmp	w0, #0x0
  412c3c:	cset	w0, ne  // ne = any
  412c40:	and	w0, w0, #0xff
  412c44:	and	x0, x0, #0xff
  412c48:	cmp	x0, #0x0
  412c4c:	b.eq	412c94 <error@@Base+0x10e4c>  // b.none
  412c50:	ldr	x0, [sp, #96]
  412c54:	cmp	x0, #0x0
  412c58:	cset	w0, eq  // eq = none
  412c5c:	and	w0, w0, #0xff
  412c60:	and	x0, x0, #0xff
  412c64:	cmp	x0, #0x0
  412c68:	b.eq	412c94 <error@@Base+0x10e4c>  // b.none
  412c6c:	ldr	x0, [sp, #104]
  412c70:	cmp	x0, #0x0
  412c74:	b.eq	412c8c <error@@Base+0x10e44>  // b.none
  412c78:	mov	x2, #0x0                   	// #0
  412c7c:	adrp	x0, 416000 <error@@Base+0x141b8>
  412c80:	add	x1, x0, #0x668
  412c84:	ldr	x0, [sp, #104]
  412c88:	bl	4102b0 <error@@Base+0xe468>
  412c8c:	mov	x0, #0x0                   	// #0
  412c90:	b	412d10 <error@@Base+0x10ec8>
  412c94:	ldr	x0, [sp, #88]
  412c98:	ldr	x1, [x0, #168]
  412c9c:	ldr	x0, [sp, #72]
  412ca0:	orr	x1, x1, x0
  412ca4:	ldr	x0, [sp, #88]
  412ca8:	str	x1, [x0, #168]
  412cac:	b	412cb4 <error@@Base+0x10e6c>
  412cb0:	str	xzr, [sp, #96]
  412cb4:	mov	w3, #0xa                   	// #10
  412cb8:	ldr	x2, [sp, #96]
  412cbc:	ldr	x1, [sp, #104]
  412cc0:	ldr	x0, [sp, #88]
  412cc4:	bl	4163f8 <error@@Base+0x145b0>
  412cc8:	str	x0, [sp, #104]
  412ccc:	ldr	x0, [sp, #104]
  412cd0:	cmp	x0, #0x0
  412cd4:	cset	w0, eq  // eq = none
  412cd8:	and	w0, w0, #0xff
  412cdc:	and	x0, x0, #0xff
  412ce0:	cmp	x0, #0x0
  412ce4:	b.eq	412cfc <error@@Base+0x10eb4>  // b.none
  412ce8:	ldr	x0, [sp, #16]
  412cec:	mov	w1, #0xc                   	// #12
  412cf0:	str	w1, [x0]
  412cf4:	mov	x0, #0x0                   	// #0
  412cf8:	b	412d10 <error@@Base+0x10ec8>
  412cfc:	ldr	x0, [sp, #40]
  412d00:	ldrb	w0, [x0, #8]
  412d04:	cmp	w0, #0xa
  412d08:	b.eq	412ba4 <error@@Base+0x10d5c>  // b.none
  412d0c:	ldr	x0, [sp, #104]
  412d10:	ldp	x29, x30, [sp], #112
  412d14:	ret
  412d18:	stp	x29, x30, [sp, #-96]!
  412d1c:	mov	x29, sp
  412d20:	str	x0, [sp, #56]
  412d24:	str	x1, [sp, #48]
  412d28:	str	x2, [sp, #40]
  412d2c:	str	x3, [sp, #32]
  412d30:	str	x4, [sp, #24]
  412d34:	str	x5, [sp, #16]
  412d38:	ldr	x0, [sp, #48]
  412d3c:	ldr	x0, [x0]
  412d40:	str	x0, [sp, #80]
  412d44:	ldr	x5, [sp, #16]
  412d48:	ldr	x4, [sp, #24]
  412d4c:	ldr	x3, [sp, #32]
  412d50:	ldr	x2, [sp, #40]
  412d54:	ldr	x1, [sp, #48]
  412d58:	ldr	x0, [sp, #56]
  412d5c:	bl	412f0c <error@@Base+0x110c4>
  412d60:	str	x0, [sp, #88]
  412d64:	ldr	x0, [sp, #16]
  412d68:	ldr	w0, [x0]
  412d6c:	cmp	w0, #0x0
  412d70:	cset	w0, ne  // ne = any
  412d74:	and	w0, w0, #0xff
  412d78:	and	x0, x0, #0xff
  412d7c:	cmp	x0, #0x0
  412d80:	b.eq	412ec4 <error@@Base+0x1107c>  // b.none
  412d84:	ldr	x0, [sp, #88]
  412d88:	cmp	x0, #0x0
  412d8c:	cset	w0, eq  // eq = none
  412d90:	and	w0, w0, #0xff
  412d94:	and	x0, x0, #0xff
  412d98:	cmp	x0, #0x0
  412d9c:	b.eq	412ec4 <error@@Base+0x1107c>  // b.none
  412da0:	mov	x0, #0x0                   	// #0
  412da4:	b	412f04 <error@@Base+0x110bc>
  412da8:	ldr	x5, [sp, #16]
  412dac:	ldr	x4, [sp, #24]
  412db0:	ldr	x3, [sp, #32]
  412db4:	ldr	x2, [sp, #40]
  412db8:	ldr	x1, [sp, #48]
  412dbc:	ldr	x0, [sp, #56]
  412dc0:	bl	412f0c <error@@Base+0x110c4>
  412dc4:	str	x0, [sp, #72]
  412dc8:	ldr	x0, [sp, #16]
  412dcc:	ldr	w0, [x0]
  412dd0:	cmp	w0, #0x0
  412dd4:	cset	w0, ne  // ne = any
  412dd8:	and	w0, w0, #0xff
  412ddc:	and	x0, x0, #0xff
  412de0:	cmp	x0, #0x0
  412de4:	b.eq	412e2c <error@@Base+0x10fe4>  // b.none
  412de8:	ldr	x0, [sp, #72]
  412dec:	cmp	x0, #0x0
  412df0:	cset	w0, eq  // eq = none
  412df4:	and	w0, w0, #0xff
  412df8:	and	x0, x0, #0xff
  412dfc:	cmp	x0, #0x0
  412e00:	b.eq	412e2c <error@@Base+0x10fe4>  // b.none
  412e04:	ldr	x0, [sp, #88]
  412e08:	cmp	x0, #0x0
  412e0c:	b.eq	412e24 <error@@Base+0x10fdc>  // b.none
  412e10:	mov	x2, #0x0                   	// #0
  412e14:	adrp	x0, 416000 <error@@Base+0x141b8>
  412e18:	add	x1, x0, #0x668
  412e1c:	ldr	x0, [sp, #88]
  412e20:	bl	4102b0 <error@@Base+0xe468>
  412e24:	mov	x0, #0x0                   	// #0
  412e28:	b	412f04 <error@@Base+0x110bc>
  412e2c:	ldr	x0, [sp, #88]
  412e30:	cmp	x0, #0x0
  412e34:	b.eq	412eb0 <error@@Base+0x11068>  // b.none
  412e38:	ldr	x0, [sp, #72]
  412e3c:	cmp	x0, #0x0
  412e40:	b.eq	412eb0 <error@@Base+0x11068>  // b.none
  412e44:	mov	w3, #0x10                  	// #16
  412e48:	ldr	x2, [sp, #72]
  412e4c:	ldr	x1, [sp, #88]
  412e50:	ldr	x0, [sp, #80]
  412e54:	bl	4163f8 <error@@Base+0x145b0>
  412e58:	str	x0, [sp, #64]
  412e5c:	ldr	x0, [sp, #64]
  412e60:	cmp	x0, #0x0
  412e64:	b.ne	412ea4 <error@@Base+0x1105c>  // b.any
  412e68:	mov	x2, #0x0                   	// #0
  412e6c:	adrp	x0, 416000 <error@@Base+0x141b8>
  412e70:	add	x1, x0, #0x668
  412e74:	ldr	x0, [sp, #72]
  412e78:	bl	4102b0 <error@@Base+0xe468>
  412e7c:	mov	x2, #0x0                   	// #0
  412e80:	adrp	x0, 416000 <error@@Base+0x141b8>
  412e84:	add	x1, x0, #0x668
  412e88:	ldr	x0, [sp, #88]
  412e8c:	bl	4102b0 <error@@Base+0xe468>
  412e90:	ldr	x0, [sp, #16]
  412e94:	mov	w1, #0xc                   	// #12
  412e98:	str	w1, [x0]
  412e9c:	mov	x0, #0x0                   	// #0
  412ea0:	b	412f04 <error@@Base+0x110bc>
  412ea4:	ldr	x0, [sp, #64]
  412ea8:	str	x0, [sp, #88]
  412eac:	b	412ec4 <error@@Base+0x1107c>
  412eb0:	ldr	x0, [sp, #88]
  412eb4:	cmp	x0, #0x0
  412eb8:	b.ne	412ec4 <error@@Base+0x1107c>  // b.any
  412ebc:	ldr	x0, [sp, #72]
  412ec0:	str	x0, [sp, #88]
  412ec4:	ldr	x0, [sp, #40]
  412ec8:	ldrb	w0, [x0, #8]
  412ecc:	cmp	w0, #0xa
  412ed0:	b.eq	412f00 <error@@Base+0x110b8>  // b.none
  412ed4:	ldr	x0, [sp, #40]
  412ed8:	ldrb	w0, [x0, #8]
  412edc:	cmp	w0, #0x2
  412ee0:	b.eq	412f00 <error@@Base+0x110b8>  // b.none
  412ee4:	ldr	x0, [sp, #24]
  412ee8:	cmp	x0, #0x0
  412eec:	b.eq	412da8 <error@@Base+0x10f60>  // b.none
  412ef0:	ldr	x0, [sp, #40]
  412ef4:	ldrb	w0, [x0, #8]
  412ef8:	cmp	w0, #0x9
  412efc:	b.ne	412da8 <error@@Base+0x10f60>  // b.any
  412f00:	ldr	x0, [sp, #88]
  412f04:	ldp	x29, x30, [sp], #96
  412f08:	ret
  412f0c:	stp	x29, x30, [sp, #-112]!
  412f10:	mov	x29, sp
  412f14:	str	x0, [sp, #56]
  412f18:	str	x1, [sp, #48]
  412f1c:	str	x2, [sp, #40]
  412f20:	str	x3, [sp, #32]
  412f24:	str	x4, [sp, #24]
  412f28:	str	x5, [sp, #16]
  412f2c:	ldr	x0, [sp, #48]
  412f30:	ldr	x0, [x0]
  412f34:	str	x0, [sp, #88]
  412f38:	ldr	x0, [sp, #40]
  412f3c:	ldrb	w0, [x0, #8]
  412f40:	cmp	w0, #0x24
  412f44:	b.eq	413784 <error@@Base+0x1193c>  // b.none
  412f48:	cmp	w0, #0x24
  412f4c:	b.gt	413798 <error@@Base+0x11950>
  412f50:	cmp	w0, #0x23
  412f54:	b.gt	413798 <error@@Base+0x11950>
  412f58:	cmp	w0, #0x22
  412f5c:	b.ge	4136f8 <error@@Base+0x118b0>  // b.tcont
  412f60:	cmp	w0, #0x21
  412f64:	b.gt	413798 <error@@Base+0x11950>
  412f68:	cmp	w0, #0x20
  412f6c:	b.ge	413674 <error@@Base+0x1182c>  // b.tcont
  412f70:	cmp	w0, #0x18
  412f74:	b.eq	4133d8 <error@@Base+0x11590>  // b.none
  412f78:	cmp	w0, #0x18
  412f7c:	b.gt	413798 <error@@Base+0x11950>
  412f80:	cmp	w0, #0x17
  412f84:	b.eq	41331c <error@@Base+0x114d4>  // b.none
  412f88:	cmp	w0, #0x17
  412f8c:	b.gt	413798 <error@@Base+0x11950>
  412f90:	cmp	w0, #0x14
  412f94:	b.eq	4131e0 <error@@Base+0x11398>  // b.none
  412f98:	cmp	w0, #0x14
  412f9c:	b.gt	413798 <error@@Base+0x11950>
  412fa0:	cmp	w0, #0x13
  412fa4:	b.gt	413798 <error@@Base+0x11950>
  412fa8:	cmp	w0, #0x12
  412fac:	b.ge	413340 <error@@Base+0x114f8>  // b.tcont
  412fb0:	cmp	w0, #0xc
  412fb4:	b.eq	41342c <error@@Base+0x115e4>  // b.none
  412fb8:	cmp	w0, #0xc
  412fbc:	b.gt	413798 <error@@Base+0x11950>
  412fc0:	cmp	w0, #0xb
  412fc4:	b.eq	413340 <error@@Base+0x114f8>  // b.none
  412fc8:	cmp	w0, #0xb
  412fcc:	b.gt	413798 <error@@Base+0x11950>
  412fd0:	cmp	w0, #0xa
  412fd4:	b.eq	41377c <error@@Base+0x11934>  // b.none
  412fd8:	cmp	w0, #0xa
  412fdc:	b.gt	413798 <error@@Base+0x11950>
  412fe0:	cmp	w0, #0x9
  412fe4:	b.eq	4133a4 <error@@Base+0x1155c>  // b.none
  412fe8:	cmp	w0, #0x9
  412fec:	b.gt	413798 <error@@Base+0x11950>
  412ff0:	cmp	w0, #0x8
  412ff4:	b.eq	413174 <error@@Base+0x1132c>  // b.none
  412ff8:	cmp	w0, #0x8
  412ffc:	b.gt	413798 <error@@Base+0x11950>
  413000:	cmp	w0, #0x5
  413004:	b.eq	413608 <error@@Base+0x117c0>  // b.none
  413008:	cmp	w0, #0x5
  41300c:	b.gt	413798 <error@@Base+0x11950>
  413010:	cmp	w0, #0x4
  413014:	b.eq	413240 <error@@Base+0x113f8>  // b.none
  413018:	cmp	w0, #0x4
  41301c:	b.gt	413798 <error@@Base+0x11950>
  413020:	cmp	w0, #0x1
  413024:	b.eq	413034 <error@@Base+0x111ec>  // b.none
  413028:	cmp	w0, #0x2
  41302c:	b.eq	41377c <error@@Base+0x11934>  // b.none
  413030:	b	413798 <error@@Base+0x11950>
  413034:	ldr	x3, [sp, #40]
  413038:	mov	x2, #0x0                   	// #0
  41303c:	mov	x1, #0x0                   	// #0
  413040:	ldr	x0, [sp, #88]
  413044:	bl	41643c <error@@Base+0x145f4>
  413048:	str	x0, [sp, #104]
  41304c:	ldr	x0, [sp, #104]
  413050:	cmp	x0, #0x0
  413054:	cset	w0, eq  // eq = none
  413058:	and	w0, w0, #0xff
  41305c:	and	x0, x0, #0xff
  413060:	cmp	x0, #0x0
  413064:	b.eq	41307c <error@@Base+0x11234>  // b.none
  413068:	ldr	x0, [sp, #16]
  41306c:	mov	w1, #0xc                   	// #12
  413070:	str	w1, [x0]
  413074:	mov	x0, #0x0                   	// #0
  413078:	b	41391c <error@@Base+0x11ad4>
  41307c:	ldr	x0, [sp, #88]
  413080:	ldr	w0, [x0, #180]
  413084:	cmp	w0, #0x1
  413088:	b.le	4137a0 <error@@Base+0x11958>
  41308c:	b	41311c <error@@Base+0x112d4>
  413090:	ldr	x2, [sp, #32]
  413094:	ldr	x1, [sp, #56]
  413098:	ldr	x0, [sp, #40]
  41309c:	bl	411c40 <error@@Base+0xfdf8>
  4130a0:	ldr	x3, [sp, #40]
  4130a4:	mov	x2, #0x0                   	// #0
  4130a8:	mov	x1, #0x0                   	// #0
  4130ac:	ldr	x0, [sp, #88]
  4130b0:	bl	41643c <error@@Base+0x145f4>
  4130b4:	str	x0, [sp, #72]
  4130b8:	mov	w3, #0x10                  	// #16
  4130bc:	ldr	x2, [sp, #72]
  4130c0:	ldr	x1, [sp, #104]
  4130c4:	ldr	x0, [sp, #88]
  4130c8:	bl	4163f8 <error@@Base+0x145b0>
  4130cc:	str	x0, [sp, #104]
  4130d0:	ldr	x0, [sp, #72]
  4130d4:	cmp	x0, #0x0
  4130d8:	cset	w0, eq  // eq = none
  4130dc:	and	w0, w0, #0xff
  4130e0:	and	x0, x0, #0xff
  4130e4:	cmp	x0, #0x0
  4130e8:	b.ne	413108 <error@@Base+0x112c0>  // b.any
  4130ec:	ldr	x0, [sp, #104]
  4130f0:	cmp	x0, #0x0
  4130f4:	cset	w0, eq  // eq = none
  4130f8:	and	w0, w0, #0xff
  4130fc:	and	x0, x0, #0xff
  413100:	cmp	x0, #0x0
  413104:	b.eq	41311c <error@@Base+0x112d4>  // b.none
  413108:	ldr	x0, [sp, #16]
  41310c:	mov	w1, #0xc                   	// #12
  413110:	str	w1, [x0]
  413114:	mov	x0, #0x0                   	// #0
  413118:	b	41391c <error@@Base+0x11ad4>
  41311c:	ldr	x0, [sp, #56]
  413120:	ldr	x1, [x0, #104]
  413124:	ldr	x0, [sp, #56]
  413128:	ldr	x0, [x0, #72]
  41312c:	cmp	x1, x0
  413130:	b.le	4137a0 <error@@Base+0x11958>
  413134:	ldr	x0, [sp, #56]
  413138:	ldr	x1, [x0, #72]
  41313c:	ldr	x0, [sp, #56]
  413140:	ldr	x0, [x0, #48]
  413144:	cmp	x1, x0
  413148:	b.eq	4137a0 <error@@Base+0x11958>  // b.none
  41314c:	ldr	x0, [sp, #56]
  413150:	ldr	x1, [x0, #16]
  413154:	ldr	x0, [sp, #56]
  413158:	ldr	x0, [x0, #72]
  41315c:	lsl	x0, x0, #2
  413160:	add	x0, x1, x0
  413164:	ldr	w0, [x0]
  413168:	cmn	w0, #0x1
  41316c:	b.eq	413090 <error@@Base+0x11248>  // b.none
  413170:	b	4137a0 <error@@Base+0x11958>
  413174:	ldr	x0, [sp, #24]
  413178:	add	x0, x0, #0x1
  41317c:	ldr	x5, [sp, #16]
  413180:	mov	x4, x0
  413184:	ldr	x3, [sp, #32]
  413188:	ldr	x2, [sp, #40]
  41318c:	ldr	x1, [sp, #48]
  413190:	ldr	x0, [sp, #56]
  413194:	bl	413924 <error@@Base+0x11adc>
  413198:	str	x0, [sp, #104]
  41319c:	ldr	x0, [sp, #16]
  4131a0:	ldr	w0, [x0]
  4131a4:	cmp	w0, #0x0
  4131a8:	cset	w0, ne  // ne = any
  4131ac:	and	w0, w0, #0xff
  4131b0:	and	x0, x0, #0xff
  4131b4:	cmp	x0, #0x0
  4131b8:	b.eq	4137a8 <error@@Base+0x11960>  // b.none
  4131bc:	ldr	x0, [sp, #104]
  4131c0:	cmp	x0, #0x0
  4131c4:	cset	w0, eq  // eq = none
  4131c8:	and	w0, w0, #0xff
  4131cc:	and	x0, x0, #0xff
  4131d0:	cmp	x0, #0x0
  4131d4:	b.eq	4137a8 <error@@Base+0x11960>  // b.none
  4131d8:	mov	x0, #0x0                   	// #0
  4131dc:	b	41391c <error@@Base+0x11ad4>
  4131e0:	ldr	x4, [sp, #16]
  4131e4:	ldr	x3, [sp, #32]
  4131e8:	ldr	x2, [sp, #40]
  4131ec:	ldr	x1, [sp, #88]
  4131f0:	ldr	x0, [sp, #56]
  4131f4:	bl	414640 <error@@Base+0x127f8>
  4131f8:	str	x0, [sp, #104]
  4131fc:	ldr	x0, [sp, #16]
  413200:	ldr	w0, [x0]
  413204:	cmp	w0, #0x0
  413208:	cset	w0, ne  // ne = any
  41320c:	and	w0, w0, #0xff
  413210:	and	x0, x0, #0xff
  413214:	cmp	x0, #0x0
  413218:	b.eq	4137b0 <error@@Base+0x11968>  // b.none
  41321c:	ldr	x0, [sp, #104]
  413220:	cmp	x0, #0x0
  413224:	cset	w0, eq  // eq = none
  413228:	and	w0, w0, #0xff
  41322c:	and	x0, x0, #0xff
  413230:	cmp	x0, #0x0
  413234:	b.eq	4137b0 <error@@Base+0x11968>  // b.none
  413238:	mov	x0, #0x0                   	// #0
  41323c:	b	41391c <error@@Base+0x11ad4>
  413240:	ldr	x0, [sp, #88]
  413244:	ldr	x1, [x0, #168]
  413248:	ldr	x0, [sp, #40]
  41324c:	ldr	x0, [x0]
  413250:	mov	w2, w0
  413254:	mov	w0, #0x1                   	// #1
  413258:	lsl	w0, w0, w2
  41325c:	sxtw	x0, w0
  413260:	and	x0, x1, x0
  413264:	cmp	x0, #0x0
  413268:	b.ne	413280 <error@@Base+0x11438>  // b.any
  41326c:	ldr	x0, [sp, #16]
  413270:	mov	w1, #0x6                   	// #6
  413274:	str	w1, [x0]
  413278:	mov	x0, #0x0                   	// #0
  41327c:	b	41391c <error@@Base+0x11ad4>
  413280:	ldr	x0, [sp, #88]
  413284:	ldr	x1, [x0, #160]
  413288:	ldr	x0, [sp, #40]
  41328c:	ldr	x0, [x0]
  413290:	mov	w2, w0
  413294:	mov	w0, #0x1                   	// #1
  413298:	lsl	w0, w0, w2
  41329c:	sxtw	x0, w0
  4132a0:	orr	x1, x1, x0
  4132a4:	ldr	x0, [sp, #88]
  4132a8:	str	x1, [x0, #160]
  4132ac:	ldr	x3, [sp, #40]
  4132b0:	mov	x2, #0x0                   	// #0
  4132b4:	mov	x1, #0x0                   	// #0
  4132b8:	ldr	x0, [sp, #88]
  4132bc:	bl	41643c <error@@Base+0x145f4>
  4132c0:	str	x0, [sp, #104]
  4132c4:	ldr	x0, [sp, #104]
  4132c8:	cmp	x0, #0x0
  4132cc:	cset	w0, eq  // eq = none
  4132d0:	and	w0, w0, #0xff
  4132d4:	and	x0, x0, #0xff
  4132d8:	cmp	x0, #0x0
  4132dc:	b.eq	4132f4 <error@@Base+0x114ac>  // b.none
  4132e0:	ldr	x0, [sp, #16]
  4132e4:	mov	w1, #0xc                   	// #12
  4132e8:	str	w1, [x0]
  4132ec:	mov	x0, #0x0                   	// #0
  4132f0:	b	41391c <error@@Base+0x11ad4>
  4132f4:	ldr	x0, [sp, #88]
  4132f8:	ldr	x0, [x0, #152]
  4132fc:	add	x1, x0, #0x1
  413300:	ldr	x0, [sp, #88]
  413304:	str	x1, [x0, #152]
  413308:	ldr	x0, [sp, #88]
  41330c:	ldrb	w1, [x0, #176]
  413310:	orr	w1, w1, #0x2
  413314:	strb	w1, [x0, #176]
  413318:	b	4137d4 <error@@Base+0x1198c>
  41331c:	ldr	x0, [sp, #32]
  413320:	and	x0, x0, #0x1000000
  413324:	cmp	x0, #0x0
  413328:	b.eq	413340 <error@@Base+0x114f8>  // b.none
  41332c:	ldr	x0, [sp, #16]
  413330:	mov	w1, #0xd                   	// #13
  413334:	str	w1, [x0]
  413338:	mov	x0, #0x0                   	// #0
  41333c:	b	41391c <error@@Base+0x11ad4>
  413340:	ldr	x0, [sp, #32]
  413344:	and	x0, x0, #0x20
  413348:	cmp	x0, #0x0
  41334c:	b.eq	413364 <error@@Base+0x1151c>  // b.none
  413350:	ldr	x0, [sp, #16]
  413354:	mov	w1, #0xd                   	// #13
  413358:	str	w1, [x0]
  41335c:	mov	x0, #0x0                   	// #0
  413360:	b	41391c <error@@Base+0x11ad4>
  413364:	ldr	x0, [sp, #32]
  413368:	and	x0, x0, #0x10
  41336c:	cmp	x0, #0x0
  413370:	b.eq	4133a4 <error@@Base+0x1155c>  // b.none
  413374:	ldr	x2, [sp, #32]
  413378:	ldr	x1, [sp, #56]
  41337c:	ldr	x0, [sp, #40]
  413380:	bl	411c40 <error@@Base+0xfdf8>
  413384:	ldr	x5, [sp, #16]
  413388:	ldr	x4, [sp, #24]
  41338c:	ldr	x3, [sp, #32]
  413390:	ldr	x2, [sp, #40]
  413394:	ldr	x1, [sp, #48]
  413398:	ldr	x0, [sp, #56]
  41339c:	bl	412f0c <error@@Base+0x110c4>
  4133a0:	b	41391c <error@@Base+0x11ad4>
  4133a4:	ldr	x0, [sp, #40]
  4133a8:	ldrb	w0, [x0, #8]
  4133ac:	cmp	w0, #0x9
  4133b0:	b.ne	4133d8 <error@@Base+0x11590>  // b.any
  4133b4:	ldr	x0, [sp, #32]
  4133b8:	and	x0, x0, #0x20000
  4133bc:	cmp	x0, #0x0
  4133c0:	b.ne	4133d8 <error@@Base+0x11590>  // b.any
  4133c4:	ldr	x0, [sp, #16]
  4133c8:	mov	w1, #0x10                  	// #16
  4133cc:	str	w1, [x0]
  4133d0:	mov	x0, #0x0                   	// #0
  4133d4:	b	41391c <error@@Base+0x11ad4>
  4133d8:	ldr	x0, [sp, #40]
  4133dc:	mov	w1, #0x1                   	// #1
  4133e0:	strb	w1, [x0, #8]
  4133e4:	ldr	x3, [sp, #40]
  4133e8:	mov	x2, #0x0                   	// #0
  4133ec:	mov	x1, #0x0                   	// #0
  4133f0:	ldr	x0, [sp, #88]
  4133f4:	bl	41643c <error@@Base+0x145f4>
  4133f8:	str	x0, [sp, #104]
  4133fc:	ldr	x0, [sp, #104]
  413400:	cmp	x0, #0x0
  413404:	cset	w0, eq  // eq = none
  413408:	and	w0, w0, #0xff
  41340c:	and	x0, x0, #0xff
  413410:	cmp	x0, #0x0
  413414:	b.eq	4137b8 <error@@Base+0x11970>  // b.none
  413418:	ldr	x0, [sp, #16]
  41341c:	mov	w1, #0xc                   	// #12
  413420:	str	w1, [x0]
  413424:	mov	x0, #0x0                   	// #0
  413428:	b	41391c <error@@Base+0x11ad4>
  41342c:	ldr	x0, [sp, #40]
  413430:	ldr	w1, [x0]
  413434:	mov	w0, #0x30f                 	// #783
  413438:	and	w0, w1, w0
  41343c:	cmp	w0, #0x0
  413440:	b.eq	413464 <error@@Base+0x1161c>  // b.none
  413444:	ldr	x0, [sp, #88]
  413448:	ldrb	w0, [x0, #176]
  41344c:	and	w0, w0, #0x10
  413450:	and	w0, w0, #0xff
  413454:	cmp	w0, #0x0
  413458:	b.ne	413464 <error@@Base+0x1161c>  // b.any
  41345c:	ldr	x0, [sp, #88]
  413460:	bl	40f520 <error@@Base+0xd6d8>
  413464:	ldr	x0, [sp, #40]
  413468:	ldr	w0, [x0]
  41346c:	cmp	w0, #0x100
  413470:	b.eq	413484 <error@@Base+0x1163c>  // b.none
  413474:	ldr	x0, [sp, #40]
  413478:	ldr	w0, [x0]
  41347c:	cmp	w0, #0x200
  413480:	b.ne	4135a4 <error@@Base+0x1175c>  // b.any
  413484:	ldr	x0, [sp, #40]
  413488:	ldr	w0, [x0]
  41348c:	cmp	w0, #0x100
  413490:	b.ne	4134c8 <error@@Base+0x11680>  // b.any
  413494:	ldr	x0, [sp, #40]
  413498:	mov	w1, #0x6                   	// #6
  41349c:	str	w1, [x0]
  4134a0:	ldr	x3, [sp, #40]
  4134a4:	mov	x2, #0x0                   	// #0
  4134a8:	mov	x1, #0x0                   	// #0
  4134ac:	ldr	x0, [sp, #88]
  4134b0:	bl	41643c <error@@Base+0x145f4>
  4134b4:	str	x0, [sp, #96]
  4134b8:	ldr	x0, [sp, #40]
  4134bc:	mov	w1, #0x9                   	// #9
  4134c0:	str	w1, [x0]
  4134c4:	b	4134f8 <error@@Base+0x116b0>
  4134c8:	ldr	x0, [sp, #40]
  4134cc:	mov	w1, #0x5                   	// #5
  4134d0:	str	w1, [x0]
  4134d4:	ldr	x3, [sp, #40]
  4134d8:	mov	x2, #0x0                   	// #0
  4134dc:	mov	x1, #0x0                   	// #0
  4134e0:	ldr	x0, [sp, #88]
  4134e4:	bl	41643c <error@@Base+0x145f4>
  4134e8:	str	x0, [sp, #96]
  4134ec:	ldr	x0, [sp, #40]
  4134f0:	mov	w1, #0xa                   	// #10
  4134f4:	str	w1, [x0]
  4134f8:	ldr	x3, [sp, #40]
  4134fc:	mov	x2, #0x0                   	// #0
  413500:	mov	x1, #0x0                   	// #0
  413504:	ldr	x0, [sp, #88]
  413508:	bl	41643c <error@@Base+0x145f4>
  41350c:	str	x0, [sp, #80]
  413510:	mov	w3, #0xa                   	// #10
  413514:	ldr	x2, [sp, #80]
  413518:	ldr	x1, [sp, #96]
  41351c:	ldr	x0, [sp, #88]
  413520:	bl	4163f8 <error@@Base+0x145b0>
  413524:	str	x0, [sp, #104]
  413528:	ldr	x0, [sp, #96]
  41352c:	cmp	x0, #0x0
  413530:	cset	w0, eq  // eq = none
  413534:	and	w0, w0, #0xff
  413538:	and	x0, x0, #0xff
  41353c:	cmp	x0, #0x0
  413540:	b.ne	413560 <error@@Base+0x11718>  // b.any
  413544:	ldr	x0, [sp, #80]
  413548:	cmp	x0, #0x0
  41354c:	cset	w0, eq  // eq = none
  413550:	and	w0, w0, #0xff
  413554:	and	x0, x0, #0xff
  413558:	cmp	x0, #0x0
  41355c:	b.eq	413568 <error@@Base+0x11720>  // b.none
  413560:	mov	w0, #0x1                   	// #1
  413564:	b	41356c <error@@Base+0x11724>
  413568:	mov	w0, #0x0                   	// #0
  41356c:	cmp	w0, #0x0
  413570:	b.ne	413590 <error@@Base+0x11748>  // b.any
  413574:	ldr	x0, [sp, #104]
  413578:	cmp	x0, #0x0
  41357c:	cset	w0, eq  // eq = none
  413580:	and	w0, w0, #0xff
  413584:	and	x0, x0, #0xff
  413588:	cmp	x0, #0x0
  41358c:	b.eq	4135ec <error@@Base+0x117a4>  // b.none
  413590:	ldr	x0, [sp, #16]
  413594:	mov	w1, #0xc                   	// #12
  413598:	str	w1, [x0]
  41359c:	mov	x0, #0x0                   	// #0
  4135a0:	b	41391c <error@@Base+0x11ad4>
  4135a4:	ldr	x3, [sp, #40]
  4135a8:	mov	x2, #0x0                   	// #0
  4135ac:	mov	x1, #0x0                   	// #0
  4135b0:	ldr	x0, [sp, #88]
  4135b4:	bl	41643c <error@@Base+0x145f4>
  4135b8:	str	x0, [sp, #104]
  4135bc:	ldr	x0, [sp, #104]
  4135c0:	cmp	x0, #0x0
  4135c4:	cset	w0, eq  // eq = none
  4135c8:	and	w0, w0, #0xff
  4135cc:	and	x0, x0, #0xff
  4135d0:	cmp	x0, #0x0
  4135d4:	b.eq	4135f0 <error@@Base+0x117a8>  // b.none
  4135d8:	ldr	x0, [sp, #16]
  4135dc:	mov	w1, #0xc                   	// #12
  4135e0:	str	w1, [x0]
  4135e4:	mov	x0, #0x0                   	// #0
  4135e8:	b	41391c <error@@Base+0x11ad4>
  4135ec:	nop
  4135f0:	ldr	x2, [sp, #32]
  4135f4:	ldr	x1, [sp, #56]
  4135f8:	ldr	x0, [sp, #40]
  4135fc:	bl	411c40 <error@@Base+0xfdf8>
  413600:	ldr	x0, [sp, #104]
  413604:	b	41391c <error@@Base+0x11ad4>
  413608:	ldr	x3, [sp, #40]
  41360c:	mov	x2, #0x0                   	// #0
  413610:	mov	x1, #0x0                   	// #0
  413614:	ldr	x0, [sp, #88]
  413618:	bl	41643c <error@@Base+0x145f4>
  41361c:	str	x0, [sp, #104]
  413620:	ldr	x0, [sp, #104]
  413624:	cmp	x0, #0x0
  413628:	cset	w0, eq  // eq = none
  41362c:	and	w0, w0, #0xff
  413630:	and	x0, x0, #0xff
  413634:	cmp	x0, #0x0
  413638:	b.eq	413650 <error@@Base+0x11808>  // b.none
  41363c:	ldr	x0, [sp, #16]
  413640:	mov	w1, #0xc                   	// #12
  413644:	str	w1, [x0]
  413648:	mov	x0, #0x0                   	// #0
  41364c:	b	41391c <error@@Base+0x11ad4>
  413650:	ldr	x0, [sp, #88]
  413654:	ldr	w0, [x0, #180]
  413658:	cmp	w0, #0x1
  41365c:	b.le	4137c0 <error@@Base+0x11978>
  413660:	ldr	x0, [sp, #88]
  413664:	ldrb	w1, [x0, #176]
  413668:	orr	w1, w1, #0x2
  41366c:	strb	w1, [x0, #176]
  413670:	b	4137c0 <error@@Base+0x11978>
  413674:	ldr	x0, [sp, #56]
  413678:	ldr	x1, [x0, #120]
  41367c:	ldr	x0, [sp, #40]
  413680:	ldrb	w0, [x0, #8]
  413684:	cmp	w0, #0x21
  413688:	cset	w0, eq  // eq = none
  41368c:	and	w0, w0, #0xff
  413690:	ldr	x5, [sp, #16]
  413694:	mov	w4, w0
  413698:	adrp	x0, 422000 <error@@Base+0x201b8>
  41369c:	add	x3, x0, #0x900
  4136a0:	adrp	x0, 422000 <error@@Base+0x201b8>
  4136a4:	add	x2, x0, #0x908
  4136a8:	ldr	x0, [sp, #88]
  4136ac:	bl	415fcc <error@@Base+0x14184>
  4136b0:	str	x0, [sp, #104]
  4136b4:	ldr	x0, [sp, #16]
  4136b8:	ldr	w0, [x0]
  4136bc:	cmp	w0, #0x0
  4136c0:	cset	w0, ne  // ne = any
  4136c4:	and	w0, w0, #0xff
  4136c8:	and	x0, x0, #0xff
  4136cc:	cmp	x0, #0x0
  4136d0:	b.eq	4137c8 <error@@Base+0x11980>  // b.none
  4136d4:	ldr	x0, [sp, #104]
  4136d8:	cmp	x0, #0x0
  4136dc:	cset	w0, eq  // eq = none
  4136e0:	and	w0, w0, #0xff
  4136e4:	and	x0, x0, #0xff
  4136e8:	cmp	x0, #0x0
  4136ec:	b.eq	4137c8 <error@@Base+0x11980>  // b.none
  4136f0:	mov	x0, #0x0                   	// #0
  4136f4:	b	41391c <error@@Base+0x11ad4>
  4136f8:	ldr	x0, [sp, #56]
  4136fc:	ldr	x1, [x0, #120]
  413700:	ldr	x0, [sp, #40]
  413704:	ldrb	w0, [x0, #8]
  413708:	cmp	w0, #0x23
  41370c:	cset	w0, eq  // eq = none
  413710:	and	w0, w0, #0xff
  413714:	ldr	x5, [sp, #16]
  413718:	mov	w4, w0
  41371c:	adrp	x0, 422000 <error@@Base+0x201b8>
  413720:	add	x3, x0, #0x910
  413724:	adrp	x0, 422000 <error@@Base+0x201b8>
  413728:	add	x2, x0, #0x918
  41372c:	ldr	x0, [sp, #88]
  413730:	bl	415fcc <error@@Base+0x14184>
  413734:	str	x0, [sp, #104]
  413738:	ldr	x0, [sp, #16]
  41373c:	ldr	w0, [x0]
  413740:	cmp	w0, #0x0
  413744:	cset	w0, ne  // ne = any
  413748:	and	w0, w0, #0xff
  41374c:	and	x0, x0, #0xff
  413750:	cmp	x0, #0x0
  413754:	b.eq	4137d0 <error@@Base+0x11988>  // b.none
  413758:	ldr	x0, [sp, #104]
  41375c:	cmp	x0, #0x0
  413760:	cset	w0, eq  // eq = none
  413764:	and	w0, w0, #0xff
  413768:	and	x0, x0, #0xff
  41376c:	cmp	x0, #0x0
  413770:	b.eq	4137d0 <error@@Base+0x11988>  // b.none
  413774:	mov	x0, #0x0                   	// #0
  413778:	b	41391c <error@@Base+0x11ad4>
  41377c:	mov	x0, #0x0                   	// #0
  413780:	b	41391c <error@@Base+0x11ad4>
  413784:	ldr	x0, [sp, #16]
  413788:	mov	w1, #0x5                   	// #5
  41378c:	str	w1, [x0]
  413790:	mov	x0, #0x0                   	// #0
  413794:	b	41391c <error@@Base+0x11ad4>
  413798:	mov	x0, #0x0                   	// #0
  41379c:	b	41391c <error@@Base+0x11ad4>
  4137a0:	nop
  4137a4:	b	4137d4 <error@@Base+0x1198c>
  4137a8:	nop
  4137ac:	b	4137d4 <error@@Base+0x1198c>
  4137b0:	nop
  4137b4:	b	4137d4 <error@@Base+0x1198c>
  4137b8:	nop
  4137bc:	b	4137d4 <error@@Base+0x1198c>
  4137c0:	nop
  4137c4:	b	4137d4 <error@@Base+0x1198c>
  4137c8:	nop
  4137cc:	b	4137d4 <error@@Base+0x1198c>
  4137d0:	nop
  4137d4:	ldr	x2, [sp, #32]
  4137d8:	ldr	x1, [sp, #56]
  4137dc:	ldr	x0, [sp, #40]
  4137e0:	bl	411c40 <error@@Base+0xfdf8>
  4137e4:	b	4138d8 <error@@Base+0x11a90>
  4137e8:	ldr	x5, [sp, #16]
  4137ec:	ldr	x4, [sp, #32]
  4137f0:	ldr	x3, [sp, #40]
  4137f4:	ldr	x2, [sp, #88]
  4137f8:	ldr	x1, [sp, #56]
  4137fc:	ldr	x0, [sp, #104]
  413800:	bl	413ae0 <error@@Base+0x11c98>
  413804:	str	x0, [sp, #64]
  413808:	ldr	x0, [sp, #16]
  41380c:	ldr	w0, [x0]
  413810:	cmp	w0, #0x0
  413814:	cset	w0, ne  // ne = any
  413818:	and	w0, w0, #0xff
  41381c:	and	x0, x0, #0xff
  413820:	cmp	x0, #0x0
  413824:	b.eq	41386c <error@@Base+0x11a24>  // b.none
  413828:	ldr	x0, [sp, #64]
  41382c:	cmp	x0, #0x0
  413830:	cset	w0, eq  // eq = none
  413834:	and	w0, w0, #0xff
  413838:	and	x0, x0, #0xff
  41383c:	cmp	x0, #0x0
  413840:	b.eq	41386c <error@@Base+0x11a24>  // b.none
  413844:	ldr	x0, [sp, #104]
  413848:	cmp	x0, #0x0
  41384c:	b.eq	413864 <error@@Base+0x11a1c>  // b.none
  413850:	mov	x2, #0x0                   	// #0
  413854:	adrp	x0, 416000 <error@@Base+0x141b8>
  413858:	add	x1, x0, #0x668
  41385c:	ldr	x0, [sp, #104]
  413860:	bl	4102b0 <error@@Base+0xe468>
  413864:	mov	x0, #0x0                   	// #0
  413868:	b	41391c <error@@Base+0x11ad4>
  41386c:	ldr	x0, [sp, #64]
  413870:	str	x0, [sp, #104]
  413874:	ldr	x0, [sp, #32]
  413878:	and	x0, x0, #0x1000000
  41387c:	cmp	x0, #0x0
  413880:	b.eq	4138d8 <error@@Base+0x11a90>  // b.none
  413884:	ldr	x0, [sp, #40]
  413888:	ldrb	w0, [x0, #8]
  41388c:	cmp	w0, #0xb
  413890:	b.eq	4138a4 <error@@Base+0x11a5c>  // b.none
  413894:	ldr	x0, [sp, #40]
  413898:	ldrb	w0, [x0, #8]
  41389c:	cmp	w0, #0x17
  4138a0:	b.ne	4138d8 <error@@Base+0x11a90>  // b.any
  4138a4:	ldr	x0, [sp, #104]
  4138a8:	cmp	x0, #0x0
  4138ac:	b.eq	4138c4 <error@@Base+0x11a7c>  // b.none
  4138b0:	mov	x2, #0x0                   	// #0
  4138b4:	adrp	x0, 416000 <error@@Base+0x141b8>
  4138b8:	add	x1, x0, #0x668
  4138bc:	ldr	x0, [sp, #104]
  4138c0:	bl	4102b0 <error@@Base+0xe468>
  4138c4:	ldr	x0, [sp, #16]
  4138c8:	mov	w1, #0xd                   	// #13
  4138cc:	str	w1, [x0]
  4138d0:	mov	x0, #0x0                   	// #0
  4138d4:	b	41391c <error@@Base+0x11ad4>
  4138d8:	ldr	x0, [sp, #40]
  4138dc:	ldrb	w0, [x0, #8]
  4138e0:	cmp	w0, #0xb
  4138e4:	b.eq	4137e8 <error@@Base+0x119a0>  // b.none
  4138e8:	ldr	x0, [sp, #40]
  4138ec:	ldrb	w0, [x0, #8]
  4138f0:	cmp	w0, #0x12
  4138f4:	b.eq	4137e8 <error@@Base+0x119a0>  // b.none
  4138f8:	ldr	x0, [sp, #40]
  4138fc:	ldrb	w0, [x0, #8]
  413900:	cmp	w0, #0x13
  413904:	b.eq	4137e8 <error@@Base+0x119a0>  // b.none
  413908:	ldr	x0, [sp, #40]
  41390c:	ldrb	w0, [x0, #8]
  413910:	cmp	w0, #0x17
  413914:	b.eq	4137e8 <error@@Base+0x119a0>  // b.none
  413918:	ldr	x0, [sp, #104]
  41391c:	ldp	x29, x30, [sp], #112
  413920:	ret
  413924:	stp	x29, x30, [sp, #-96]!
  413928:	mov	x29, sp
  41392c:	str	x0, [sp, #56]
  413930:	str	x1, [sp, #48]
  413934:	str	x2, [sp, #40]
  413938:	str	x3, [sp, #32]
  41393c:	str	x4, [sp, #24]
  413940:	str	x5, [sp, #16]
  413944:	ldr	x0, [sp, #48]
  413948:	ldr	x0, [x0]
  41394c:	str	x0, [sp, #80]
  413950:	ldr	x0, [sp, #48]
  413954:	ldr	x0, [x0, #48]
  413958:	add	x2, x0, #0x1
  41395c:	ldr	x1, [sp, #48]
  413960:	str	x2, [x1, #48]
  413964:	str	x0, [sp, #72]
  413968:	ldr	x0, [sp, #32]
  41396c:	orr	x0, x0, #0x800000
  413970:	mov	x2, x0
  413974:	ldr	x1, [sp, #56]
  413978:	ldr	x0, [sp, #40]
  41397c:	bl	411c40 <error@@Base+0xfdf8>
  413980:	ldr	x0, [sp, #40]
  413984:	ldrb	w0, [x0, #8]
  413988:	cmp	w0, #0x9
  41398c:	b.ne	413998 <error@@Base+0x11b50>  // b.any
  413990:	str	xzr, [sp, #88]
  413994:	b	413a4c <error@@Base+0x11c04>
  413998:	ldr	x5, [sp, #16]
  41399c:	ldr	x4, [sp, #24]
  4139a0:	ldr	x3, [sp, #32]
  4139a4:	ldr	x2, [sp, #40]
  4139a8:	ldr	x1, [sp, #48]
  4139ac:	ldr	x0, [sp, #56]
  4139b0:	bl	412b04 <error@@Base+0x10cbc>
  4139b4:	str	x0, [sp, #88]
  4139b8:	ldr	x0, [sp, #16]
  4139bc:	ldr	w0, [x0]
  4139c0:	cmp	w0, #0x0
  4139c4:	cset	w0, eq  // eq = none
  4139c8:	and	w0, w0, #0xff
  4139cc:	and	x0, x0, #0xff
  4139d0:	cmp	x0, #0x0
  4139d4:	b.eq	413a24 <error@@Base+0x11bdc>  // b.none
  4139d8:	ldr	x0, [sp, #40]
  4139dc:	ldrb	w0, [x0, #8]
  4139e0:	cmp	w0, #0x9
  4139e4:	cset	w0, ne  // ne = any
  4139e8:	and	w0, w0, #0xff
  4139ec:	and	x0, x0, #0xff
  4139f0:	cmp	x0, #0x0
  4139f4:	b.eq	413a24 <error@@Base+0x11bdc>  // b.none
  4139f8:	ldr	x0, [sp, #88]
  4139fc:	cmp	x0, #0x0
  413a00:	b.eq	413a18 <error@@Base+0x11bd0>  // b.none
  413a04:	mov	x2, #0x0                   	// #0
  413a08:	adrp	x0, 416000 <error@@Base+0x141b8>
  413a0c:	add	x1, x0, #0x668
  413a10:	ldr	x0, [sp, #88]
  413a14:	bl	4102b0 <error@@Base+0xe468>
  413a18:	ldr	x0, [sp, #16]
  413a1c:	mov	w1, #0x8                   	// #8
  413a20:	str	w1, [x0]
  413a24:	ldr	x0, [sp, #16]
  413a28:	ldr	w0, [x0]
  413a2c:	cmp	w0, #0x0
  413a30:	cset	w0, ne  // ne = any
  413a34:	and	w0, w0, #0xff
  413a38:	and	x0, x0, #0xff
  413a3c:	cmp	x0, #0x0
  413a40:	b.eq	413a4c <error@@Base+0x11c04>  // b.none
  413a44:	mov	x0, #0x0                   	// #0
  413a48:	b	413ad8 <error@@Base+0x11c90>
  413a4c:	ldr	x0, [sp, #72]
  413a50:	cmp	x0, #0x8
  413a54:	b.hi	413a80 <error@@Base+0x11c38>  // b.pmore
  413a58:	ldr	x0, [sp, #80]
  413a5c:	ldr	x1, [x0, #168]
  413a60:	ldr	x0, [sp, #72]
  413a64:	mov	w2, w0
  413a68:	mov	w0, #0x1                   	// #1
  413a6c:	lsl	w0, w0, w2
  413a70:	sxtw	x0, w0
  413a74:	orr	x1, x1, x0
  413a78:	ldr	x0, [sp, #80]
  413a7c:	str	x1, [x0, #168]
  413a80:	mov	w3, #0x11                  	// #17
  413a84:	mov	x2, #0x0                   	// #0
  413a88:	ldr	x1, [sp, #88]
  413a8c:	ldr	x0, [sp, #80]
  413a90:	bl	4163f8 <error@@Base+0x145b0>
  413a94:	str	x0, [sp, #88]
  413a98:	ldr	x0, [sp, #88]
  413a9c:	cmp	x0, #0x0
  413aa0:	cset	w0, eq  // eq = none
  413aa4:	and	w0, w0, #0xff
  413aa8:	and	x0, x0, #0xff
  413aac:	cmp	x0, #0x0
  413ab0:	b.eq	413ac8 <error@@Base+0x11c80>  // b.none
  413ab4:	ldr	x0, [sp, #16]
  413ab8:	mov	w1, #0xc                   	// #12
  413abc:	str	w1, [x0]
  413ac0:	mov	x0, #0x0                   	// #0
  413ac4:	b	413ad8 <error@@Base+0x11c90>
  413ac8:	ldr	x1, [sp, #72]
  413acc:	ldr	x0, [sp, #88]
  413ad0:	str	x1, [x0, #40]
  413ad4:	ldr	x0, [sp, #88]
  413ad8:	ldp	x29, x30, [sp], #96
  413adc:	ret
  413ae0:	stp	x29, x30, [sp, #-144]!
  413ae4:	mov	x29, sp
  413ae8:	str	x0, [sp, #56]
  413aec:	str	x1, [sp, #48]
  413af0:	str	x2, [sp, #40]
  413af4:	str	x3, [sp, #32]
  413af8:	str	x4, [sp, #24]
  413afc:	str	x5, [sp, #16]
  413b00:	str	xzr, [sp, #136]
  413b04:	str	xzr, [sp, #128]
  413b08:	ldr	x0, [sp, #48]
  413b0c:	ldr	x0, [x0, #72]
  413b10:	str	x0, [sp, #96]
  413b14:	ldr	x0, [sp, #32]
  413b18:	ldp	x0, x1, [x0]
  413b1c:	stp	x0, x1, [sp, #72]
  413b20:	ldr	x0, [sp, #32]
  413b24:	ldrb	w0, [x0, #8]
  413b28:	cmp	w0, #0x17
  413b2c:	b.ne	413d98 <error@@Base+0x11f50>  // b.any
  413b30:	str	xzr, [sp, #104]
  413b34:	ldr	x2, [sp, #24]
  413b38:	ldr	x1, [sp, #32]
  413b3c:	ldr	x0, [sp, #48]
  413b40:	bl	41628c <error@@Base+0x14444>
  413b44:	str	x0, [sp, #112]
  413b48:	ldr	x0, [sp, #112]
  413b4c:	cmn	x0, #0x1
  413b50:	b.ne	413b90 <error@@Base+0x11d48>  // b.any
  413b54:	ldr	x0, [sp, #32]
  413b58:	ldrb	w0, [x0, #8]
  413b5c:	cmp	w0, #0x1
  413b60:	b.ne	413b7c <error@@Base+0x11d34>  // b.any
  413b64:	ldr	x0, [sp, #32]
  413b68:	ldrb	w0, [x0]
  413b6c:	cmp	w0, #0x2c
  413b70:	b.ne	413b7c <error@@Base+0x11d34>  // b.any
  413b74:	str	xzr, [sp, #112]
  413b78:	b	413b90 <error@@Base+0x11d48>
  413b7c:	ldr	x0, [sp, #16]
  413b80:	mov	w1, #0xa                   	// #10
  413b84:	str	w1, [x0]
  413b88:	mov	x0, #0x0                   	// #0
  413b8c:	b	4140fc <error@@Base+0x122b4>
  413b90:	ldr	x0, [sp, #112]
  413b94:	cmn	x0, #0x2
  413b98:	cset	w0, ne  // ne = any
  413b9c:	and	w0, w0, #0xff
  413ba0:	and	x0, x0, #0xff
  413ba4:	cmp	x0, #0x0
  413ba8:	b.eq	413c00 <error@@Base+0x11db8>  // b.none
  413bac:	ldr	x0, [sp, #32]
  413bb0:	ldrb	w0, [x0, #8]
  413bb4:	cmp	w0, #0x18
  413bb8:	b.eq	413bf8 <error@@Base+0x11db0>  // b.none
  413bbc:	ldr	x0, [sp, #32]
  413bc0:	ldrb	w0, [x0, #8]
  413bc4:	cmp	w0, #0x1
  413bc8:	b.ne	413bf0 <error@@Base+0x11da8>  // b.any
  413bcc:	ldr	x0, [sp, #32]
  413bd0:	ldrb	w0, [x0]
  413bd4:	cmp	w0, #0x2c
  413bd8:	b.ne	413bf0 <error@@Base+0x11da8>  // b.any
  413bdc:	ldr	x2, [sp, #24]
  413be0:	ldr	x1, [sp, #32]
  413be4:	ldr	x0, [sp, #48]
  413be8:	bl	41628c <error@@Base+0x14444>
  413bec:	b	413bfc <error@@Base+0x11db4>
  413bf0:	mov	x0, #0xfffffffffffffffe    	// #-2
  413bf4:	b	413bfc <error@@Base+0x11db4>
  413bf8:	ldr	x0, [sp, #112]
  413bfc:	str	x0, [sp, #104]
  413c00:	ldr	x0, [sp, #112]
  413c04:	cmn	x0, #0x2
  413c08:	cset	w0, eq  // eq = none
  413c0c:	and	w0, w0, #0xff
  413c10:	and	x0, x0, #0xff
  413c14:	cmp	x0, #0x0
  413c18:	b.ne	413c38 <error@@Base+0x11df0>  // b.any
  413c1c:	ldr	x0, [sp, #104]
  413c20:	cmn	x0, #0x2
  413c24:	cset	w0, eq  // eq = none
  413c28:	and	w0, w0, #0xff
  413c2c:	and	x0, x0, #0xff
  413c30:	cmp	x0, #0x0
  413c34:	b.eq	413cb8 <error@@Base+0x11e70>  // b.none
  413c38:	ldr	x0, [sp, #24]
  413c3c:	and	x0, x0, #0x200000
  413c40:	cmp	x0, #0x0
  413c44:	cset	w0, eq  // eq = none
  413c48:	and	w0, w0, #0xff
  413c4c:	and	x0, x0, #0xff
  413c50:	cmp	x0, #0x0
  413c54:	b.eq	413c8c <error@@Base+0x11e44>  // b.none
  413c58:	ldr	x0, [sp, #32]
  413c5c:	ldrb	w0, [x0, #8]
  413c60:	cmp	w0, #0x2
  413c64:	b.ne	413c78 <error@@Base+0x11e30>  // b.any
  413c68:	ldr	x0, [sp, #16]
  413c6c:	mov	w1, #0x9                   	// #9
  413c70:	str	w1, [x0]
  413c74:	b	413c84 <error@@Base+0x11e3c>
  413c78:	ldr	x0, [sp, #16]
  413c7c:	mov	w1, #0xa                   	// #10
  413c80:	str	w1, [x0]
  413c84:	mov	x0, #0x0                   	// #0
  413c88:	b	4140fc <error@@Base+0x122b4>
  413c8c:	ldr	x0, [sp, #48]
  413c90:	ldr	x1, [sp, #96]
  413c94:	str	x1, [x0, #72]
  413c98:	ldr	x2, [sp, #32]
  413c9c:	ldp	x0, x1, [sp, #72]
  413ca0:	stp	x0, x1, [x2]
  413ca4:	ldr	x0, [sp, #32]
  413ca8:	mov	w1, #0x1                   	// #1
  413cac:	strb	w1, [x0, #8]
  413cb0:	ldr	x0, [sp, #56]
  413cb4:	b	4140fc <error@@Base+0x122b4>
  413cb8:	ldr	x0, [sp, #104]
  413cbc:	cmn	x0, #0x1
  413cc0:	cset	w0, ne  // ne = any
  413cc4:	and	w0, w0, #0xff
  413cc8:	and	x0, x0, #0xff
  413ccc:	cmp	x0, #0x0
  413cd0:	b.eq	413cfc <error@@Base+0x11eb4>  // b.none
  413cd4:	ldr	x1, [sp, #112]
  413cd8:	ldr	x0, [sp, #104]
  413cdc:	cmp	x1, x0
  413ce0:	cset	w0, gt
  413ce4:	and	w0, w0, #0xff
  413ce8:	and	x0, x0, #0xff
  413cec:	cmp	x0, #0x0
  413cf0:	b.eq	413cfc <error@@Base+0x11eb4>  // b.none
  413cf4:	mov	w0, #0x1                   	// #1
  413cf8:	b	413d00 <error@@Base+0x11eb8>
  413cfc:	mov	w0, #0x0                   	// #0
  413d00:	cmp	w0, #0x0
  413d04:	b.ne	413d28 <error@@Base+0x11ee0>  // b.any
  413d08:	ldr	x0, [sp, #32]
  413d0c:	ldrb	w0, [x0, #8]
  413d10:	cmp	w0, #0x18
  413d14:	cset	w0, ne  // ne = any
  413d18:	and	w0, w0, #0xff
  413d1c:	and	x0, x0, #0xff
  413d20:	cmp	x0, #0x0
  413d24:	b.eq	413d3c <error@@Base+0x11ef4>  // b.none
  413d28:	ldr	x0, [sp, #16]
  413d2c:	mov	w1, #0xa                   	// #10
  413d30:	str	w1, [x0]
  413d34:	mov	x0, #0x0                   	// #0
  413d38:	b	4140fc <error@@Base+0x122b4>
  413d3c:	ldr	x0, [sp, #104]
  413d40:	cmn	x0, #0x1
  413d44:	b.ne	413d64 <error@@Base+0x11f1c>  // b.any
  413d48:	ldr	x1, [sp, #112]
  413d4c:	mov	x0, #0x7fff                	// #32767
  413d50:	cmp	x1, x0
  413d54:	cset	w0, gt
  413d58:	and	w0, w0, #0xff
  413d5c:	sxtw	x0, w0
  413d60:	b	413d7c <error@@Base+0x11f34>
  413d64:	ldr	x1, [sp, #104]
  413d68:	mov	x0, #0x7fff                	// #32767
  413d6c:	cmp	x1, x0
  413d70:	cset	w0, gt
  413d74:	and	w0, w0, #0xff
  413d78:	sxtw	x0, w0
  413d7c:	cmp	x0, #0x0
  413d80:	b.eq	413dd4 <error@@Base+0x11f8c>  // b.none
  413d84:	ldr	x0, [sp, #16]
  413d88:	mov	w1, #0xf                   	// #15
  413d8c:	str	w1, [x0]
  413d90:	mov	x0, #0x0                   	// #0
  413d94:	b	4140fc <error@@Base+0x122b4>
  413d98:	ldr	x0, [sp, #32]
  413d9c:	ldrb	w0, [x0, #8]
  413da0:	cmp	w0, #0x12
  413da4:	cset	w0, eq  // eq = none
  413da8:	and	w0, w0, #0xff
  413dac:	and	x0, x0, #0xff
  413db0:	str	x0, [sp, #112]
  413db4:	ldr	x0, [sp, #32]
  413db8:	ldrb	w0, [x0, #8]
  413dbc:	cmp	w0, #0x13
  413dc0:	b.ne	413dcc <error@@Base+0x11f84>  // b.any
  413dc4:	mov	x0, #0x1                   	// #1
  413dc8:	b	413dd0 <error@@Base+0x11f88>
  413dcc:	mov	x0, #0xffffffffffffffff    	// #-1
  413dd0:	str	x0, [sp, #104]
  413dd4:	ldr	x2, [sp, #24]
  413dd8:	ldr	x1, [sp, #48]
  413ddc:	ldr	x0, [sp, #32]
  413de0:	bl	411c40 <error@@Base+0xfdf8>
  413de4:	ldr	x0, [sp, #56]
  413de8:	cmp	x0, #0x0
  413dec:	cset	w0, eq  // eq = none
  413df0:	and	w0, w0, #0xff
  413df4:	and	x0, x0, #0xff
  413df8:	cmp	x0, #0x0
  413dfc:	b.eq	413e08 <error@@Base+0x11fc0>  // b.none
  413e00:	mov	x0, #0x0                   	// #0
  413e04:	b	4140fc <error@@Base+0x122b4>
  413e08:	ldr	x0, [sp, #112]
  413e0c:	cmp	x0, #0x0
  413e10:	cset	w0, eq  // eq = none
  413e14:	and	w0, w0, #0xff
  413e18:	and	x0, x0, #0xff
  413e1c:	cmp	x0, #0x0
  413e20:	b.eq	413e5c <error@@Base+0x12014>  // b.none
  413e24:	ldr	x0, [sp, #104]
  413e28:	cmp	x0, #0x0
  413e2c:	cset	w0, eq  // eq = none
  413e30:	and	w0, w0, #0xff
  413e34:	and	x0, x0, #0xff
  413e38:	cmp	x0, #0x0
  413e3c:	b.eq	413e5c <error@@Base+0x12014>  // b.none
  413e40:	mov	x2, #0x0                   	// #0
  413e44:	adrp	x0, 416000 <error@@Base+0x141b8>
  413e48:	add	x1, x0, #0x668
  413e4c:	ldr	x0, [sp, #56]
  413e50:	bl	4102b0 <error@@Base+0xe468>
  413e54:	mov	x0, #0x0                   	// #0
  413e58:	b	4140fc <error@@Base+0x122b4>
  413e5c:	ldr	x0, [sp, #112]
  413e60:	cmp	x0, #0x0
  413e64:	cset	w0, gt
  413e68:	and	w0, w0, #0xff
  413e6c:	and	x0, x0, #0xff
  413e70:	cmp	x0, #0x0
  413e74:	b.eq	413f58 <error@@Base+0x12110>  // b.none
  413e78:	ldr	x0, [sp, #56]
  413e7c:	str	x0, [sp, #136]
  413e80:	mov	x0, #0x2                   	// #2
  413e84:	str	x0, [sp, #120]
  413e88:	b	413ef8 <error@@Base+0x120b0>
  413e8c:	ldr	x1, [sp, #40]
  413e90:	ldr	x0, [sp, #56]
  413e94:	bl	416690 <error@@Base+0x14848>
  413e98:	str	x0, [sp, #56]
  413e9c:	mov	w3, #0x10                  	// #16
  413ea0:	ldr	x2, [sp, #56]
  413ea4:	ldr	x1, [sp, #136]
  413ea8:	ldr	x0, [sp, #40]
  413eac:	bl	4163f8 <error@@Base+0x145b0>
  413eb0:	str	x0, [sp, #136]
  413eb4:	ldr	x0, [sp, #56]
  413eb8:	cmp	x0, #0x0
  413ebc:	cset	w0, eq  // eq = none
  413ec0:	and	w0, w0, #0xff
  413ec4:	and	x0, x0, #0xff
  413ec8:	cmp	x0, #0x0
  413ecc:	b.ne	4140c8 <error@@Base+0x12280>  // b.any
  413ed0:	ldr	x0, [sp, #136]
  413ed4:	cmp	x0, #0x0
  413ed8:	cset	w0, eq  // eq = none
  413edc:	and	w0, w0, #0xff
  413ee0:	and	x0, x0, #0xff
  413ee4:	cmp	x0, #0x0
  413ee8:	b.ne	4140c8 <error@@Base+0x12280>  // b.any
  413eec:	ldr	x0, [sp, #120]
  413ef0:	add	x0, x0, #0x1
  413ef4:	str	x0, [sp, #120]
  413ef8:	ldr	x1, [sp, #120]
  413efc:	ldr	x0, [sp, #112]
  413f00:	cmp	x1, x0
  413f04:	b.le	413e8c <error@@Base+0x12044>
  413f08:	ldr	x1, [sp, #112]
  413f0c:	ldr	x0, [sp, #104]
  413f10:	cmp	x1, x0
  413f14:	b.ne	413f20 <error@@Base+0x120d8>  // b.any
  413f18:	ldr	x0, [sp, #136]
  413f1c:	b	4140fc <error@@Base+0x122b4>
  413f20:	ldr	x1, [sp, #40]
  413f24:	ldr	x0, [sp, #56]
  413f28:	bl	416690 <error@@Base+0x14848>
  413f2c:	str	x0, [sp, #56]
  413f30:	ldr	x0, [sp, #56]
  413f34:	cmp	x0, #0x0
  413f38:	cset	w0, eq  // eq = none
  413f3c:	and	w0, w0, #0xff
  413f40:	and	x0, x0, #0xff
  413f44:	cmp	x0, #0x0
  413f48:	b.ne	4140d0 <error@@Base+0x12288>  // b.any
  413f4c:	ldr	x0, [sp, #136]
  413f50:	str	x0, [sp, #128]
  413f54:	b	413f5c <error@@Base+0x12114>
  413f58:	str	xzr, [sp, #128]
  413f5c:	ldr	x0, [sp, #56]
  413f60:	ldrb	w0, [x0, #48]
  413f64:	cmp	w0, #0x11
  413f68:	b.ne	413f90 <error@@Base+0x12148>  // b.any
  413f6c:	ldr	x0, [sp, #56]
  413f70:	ldr	x0, [x0, #40]
  413f74:	str	x0, [sp, #88]
  413f78:	ldr	x0, [sp, #88]
  413f7c:	mov	x2, x0
  413f80:	adrp	x0, 416000 <error@@Base+0x141b8>
  413f84:	add	x1, x0, #0x590
  413f88:	ldr	x0, [sp, #56]
  413f8c:	bl	4102b0 <error@@Base+0xe468>
  413f90:	ldr	x0, [sp, #104]
  413f94:	cmn	x0, #0x1
  413f98:	b.ne	413fa4 <error@@Base+0x1215c>  // b.any
  413f9c:	mov	w0, #0xb                   	// #11
  413fa0:	b	413fa8 <error@@Base+0x12160>
  413fa4:	mov	w0, #0xa                   	// #10
  413fa8:	mov	w3, w0
  413fac:	mov	x2, #0x0                   	// #0
  413fb0:	ldr	x1, [sp, #56]
  413fb4:	ldr	x0, [sp, #40]
  413fb8:	bl	4163f8 <error@@Base+0x145b0>
  413fbc:	str	x0, [sp, #136]
  413fc0:	ldr	x0, [sp, #136]
  413fc4:	cmp	x0, #0x0
  413fc8:	cset	w0, eq  // eq = none
  413fcc:	and	w0, w0, #0xff
  413fd0:	and	x0, x0, #0xff
  413fd4:	cmp	x0, #0x0
  413fd8:	b.ne	4140d8 <error@@Base+0x12290>  // b.any
  413fdc:	ldr	x0, [sp, #112]
  413fe0:	add	x0, x0, #0x2
  413fe4:	str	x0, [sp, #120]
  413fe8:	b	41408c <error@@Base+0x12244>
  413fec:	ldr	x1, [sp, #40]
  413ff0:	ldr	x0, [sp, #56]
  413ff4:	bl	416690 <error@@Base+0x14848>
  413ff8:	str	x0, [sp, #56]
  413ffc:	mov	w3, #0x10                  	// #16
  414000:	ldr	x2, [sp, #56]
  414004:	ldr	x1, [sp, #136]
  414008:	ldr	x0, [sp, #40]
  41400c:	bl	4163f8 <error@@Base+0x145b0>
  414010:	str	x0, [sp, #136]
  414014:	ldr	x0, [sp, #56]
  414018:	cmp	x0, #0x0
  41401c:	cset	w0, eq  // eq = none
  414020:	and	w0, w0, #0xff
  414024:	and	x0, x0, #0xff
  414028:	cmp	x0, #0x0
  41402c:	b.ne	4140e0 <error@@Base+0x12298>  // b.any
  414030:	ldr	x0, [sp, #136]
  414034:	cmp	x0, #0x0
  414038:	cset	w0, eq  // eq = none
  41403c:	and	w0, w0, #0xff
  414040:	and	x0, x0, #0xff
  414044:	cmp	x0, #0x0
  414048:	b.ne	4140e0 <error@@Base+0x12298>  // b.any
  41404c:	mov	w3, #0xa                   	// #10
  414050:	mov	x2, #0x0                   	// #0
  414054:	ldr	x1, [sp, #136]
  414058:	ldr	x0, [sp, #40]
  41405c:	bl	4163f8 <error@@Base+0x145b0>
  414060:	str	x0, [sp, #136]
  414064:	ldr	x0, [sp, #136]
  414068:	cmp	x0, #0x0
  41406c:	cset	w0, eq  // eq = none
  414070:	and	w0, w0, #0xff
  414074:	and	x0, x0, #0xff
  414078:	cmp	x0, #0x0
  41407c:	b.ne	4140e8 <error@@Base+0x122a0>  // b.any
  414080:	ldr	x0, [sp, #120]
  414084:	add	x0, x0, #0x1
  414088:	str	x0, [sp, #120]
  41408c:	ldr	x1, [sp, #120]
  414090:	ldr	x0, [sp, #104]
  414094:	cmp	x1, x0
  414098:	b.le	413fec <error@@Base+0x121a4>
  41409c:	ldr	x0, [sp, #128]
  4140a0:	cmp	x0, #0x0
  4140a4:	b.eq	4140c0 <error@@Base+0x12278>  // b.none
  4140a8:	mov	w3, #0x10                  	// #16
  4140ac:	ldr	x2, [sp, #136]
  4140b0:	ldr	x1, [sp, #128]
  4140b4:	ldr	x0, [sp, #40]
  4140b8:	bl	4163f8 <error@@Base+0x145b0>
  4140bc:	str	x0, [sp, #136]
  4140c0:	ldr	x0, [sp, #136]
  4140c4:	b	4140fc <error@@Base+0x122b4>
  4140c8:	nop
  4140cc:	b	4140ec <error@@Base+0x122a4>
  4140d0:	nop
  4140d4:	b	4140ec <error@@Base+0x122a4>
  4140d8:	nop
  4140dc:	b	4140ec <error@@Base+0x122a4>
  4140e0:	nop
  4140e4:	b	4140ec <error@@Base+0x122a4>
  4140e8:	nop
  4140ec:	ldr	x0, [sp, #16]
  4140f0:	mov	w1, #0xc                   	// #12
  4140f4:	str	w1, [x0]
  4140f8:	mov	x0, #0x0                   	// #0
  4140fc:	ldp	x29, x30, [sp], #144
  414100:	ret
  414104:	stp	x29, x30, [sp, #-32]!
  414108:	mov	x29, sp
  41410c:	strb	w0, [sp, #31]
  414110:	str	x1, [sp, #16]
  414114:	ldr	x0, [sp, #16]
  414118:	cmp	x0, #0x0
  41411c:	b.ne	414128 <error@@Base+0x122e0>  // b.any
  414120:	ldrb	w0, [sp, #31]
  414124:	b	414130 <error@@Base+0x122e8>
  414128:	ldrb	w0, [sp, #31]
  41412c:	bl	401960 <btowc@plt>
  414130:	ldp	x29, x30, [sp], #32
  414134:	ret
  414138:	stp	x29, x30, [sp, #-112]!
  41413c:	mov	x29, sp
  414140:	str	x0, [sp, #56]
  414144:	str	x1, [sp, #48]
  414148:	str	x2, [sp, #40]
  41414c:	str	x3, [sp, #32]
  414150:	str	x4, [sp, #24]
  414154:	str	x5, [sp, #16]
  414158:	ldr	x0, [sp, #24]
  41415c:	ldr	w0, [x0]
  414160:	cmp	w0, #0x2
  414164:	cset	w0, eq  // eq = none
  414168:	and	w0, w0, #0xff
  41416c:	and	x0, x0, #0xff
  414170:	cmp	x0, #0x0
  414174:	b.ne	414198 <error@@Base+0x12350>  // b.any
  414178:	ldr	x0, [sp, #24]
  41417c:	ldr	w0, [x0]
  414180:	cmp	w0, #0x4
  414184:	cset	w0, eq  // eq = none
  414188:	and	w0, w0, #0xff
  41418c:	and	x0, x0, #0xff
  414190:	cmp	x0, #0x0
  414194:	b.eq	4141a0 <error@@Base+0x12358>  // b.none
  414198:	mov	w0, #0x1                   	// #1
  41419c:	b	4141a4 <error@@Base+0x1235c>
  4141a0:	mov	w0, #0x0                   	// #0
  4141a4:	cmp	w0, #0x0
  4141a8:	b.ne	4141cc <error@@Base+0x12384>  // b.any
  4141ac:	ldr	x0, [sp, #16]
  4141b0:	ldr	w0, [x0]
  4141b4:	cmp	w0, #0x2
  4141b8:	cset	w0, eq  // eq = none
  4141bc:	and	w0, w0, #0xff
  4141c0:	and	x0, x0, #0xff
  4141c4:	cmp	x0, #0x0
  4141c8:	b.eq	4141d4 <error@@Base+0x1238c>  // b.none
  4141cc:	mov	w0, #0x1                   	// #1
  4141d0:	b	4141d8 <error@@Base+0x12390>
  4141d4:	mov	w0, #0x0                   	// #0
  4141d8:	cmp	w0, #0x0
  4141dc:	b.ne	414200 <error@@Base+0x123b8>  // b.any
  4141e0:	ldr	x0, [sp, #16]
  4141e4:	ldr	w0, [x0]
  4141e8:	cmp	w0, #0x4
  4141ec:	cset	w0, eq  // eq = none
  4141f0:	and	w0, w0, #0xff
  4141f4:	and	x0, x0, #0xff
  4141f8:	cmp	x0, #0x0
  4141fc:	b.eq	414208 <error@@Base+0x123c0>  // b.none
  414200:	mov	w0, #0xb                   	// #11
  414204:	b	4145cc <error@@Base+0x12784>
  414208:	ldr	x0, [sp, #24]
  41420c:	ldr	w0, [x0]
  414210:	cmp	w0, #0x3
  414214:	cset	w0, eq  // eq = none
  414218:	and	w0, w0, #0xff
  41421c:	and	x0, x0, #0xff
  414220:	cmp	x0, #0x0
  414224:	b.eq	414254 <error@@Base+0x1240c>  // b.none
  414228:	ldr	x0, [sp, #24]
  41422c:	ldr	x0, [x0, #8]
  414230:	bl	401760 <strlen@plt>
  414234:	cmp	x0, #0x1
  414238:	cset	w0, hi  // hi = pmore
  41423c:	and	w0, w0, #0xff
  414240:	and	x0, x0, #0xff
  414244:	cmp	x0, #0x0
  414248:	b.eq	414254 <error@@Base+0x1240c>  // b.none
  41424c:	mov	w0, #0x1                   	// #1
  414250:	b	414258 <error@@Base+0x12410>
  414254:	mov	w0, #0x0                   	// #0
  414258:	cmp	w0, #0x0
  41425c:	b.ne	4142b8 <error@@Base+0x12470>  // b.any
  414260:	ldr	x0, [sp, #16]
  414264:	ldr	w0, [x0]
  414268:	cmp	w0, #0x3
  41426c:	cset	w0, eq  // eq = none
  414270:	and	w0, w0, #0xff
  414274:	and	x0, x0, #0xff
  414278:	cmp	x0, #0x0
  41427c:	b.eq	4142ac <error@@Base+0x12464>  // b.none
  414280:	ldr	x0, [sp, #16]
  414284:	ldr	x0, [x0, #8]
  414288:	bl	401760 <strlen@plt>
  41428c:	cmp	x0, #0x1
  414290:	cset	w0, hi  // hi = pmore
  414294:	and	w0, w0, #0xff
  414298:	and	x0, x0, #0xff
  41429c:	cmp	x0, #0x0
  4142a0:	b.eq	4142ac <error@@Base+0x12464>  // b.none
  4142a4:	mov	w0, #0x1                   	// #1
  4142a8:	b	4142b0 <error@@Base+0x12468>
  4142ac:	mov	w0, #0x0                   	// #0
  4142b0:	cmp	w0, #0x0
  4142b4:	b.eq	4142c0 <error@@Base+0x12478>  // b.none
  4142b8:	mov	w0, #0x3                   	// #3
  4142bc:	b	4145cc <error@@Base+0x12784>
  4142c0:	ldr	x0, [sp, #24]
  4142c4:	ldr	w0, [x0]
  4142c8:	cmp	w0, #0x0
  4142cc:	b.ne	4142dc <error@@Base+0x12494>  // b.any
  4142d0:	ldr	x0, [sp, #24]
  4142d4:	ldrb	w0, [x0, #8]
  4142d8:	b	414300 <error@@Base+0x124b8>
  4142dc:	ldr	x0, [sp, #24]
  4142e0:	ldr	w0, [x0]
  4142e4:	cmp	w0, #0x3
  4142e8:	b.ne	4142fc <error@@Base+0x124b4>  // b.any
  4142ec:	ldr	x0, [sp, #24]
  4142f0:	ldr	x0, [x0, #8]
  4142f4:	ldrb	w0, [x0]
  4142f8:	b	414300 <error@@Base+0x124b8>
  4142fc:	mov	w0, #0x0                   	// #0
  414300:	str	w0, [sp, #104]
  414304:	ldr	x0, [sp, #16]
  414308:	ldr	w0, [x0]
  41430c:	cmp	w0, #0x0
  414310:	b.ne	414320 <error@@Base+0x124d8>  // b.any
  414314:	ldr	x0, [sp, #16]
  414318:	ldrb	w0, [x0, #8]
  41431c:	b	414344 <error@@Base+0x124fc>
  414320:	ldr	x0, [sp, #16]
  414324:	ldr	w0, [x0]
  414328:	cmp	w0, #0x3
  41432c:	b.ne	414340 <error@@Base+0x124f8>  // b.any
  414330:	ldr	x0, [sp, #16]
  414334:	ldr	x0, [x0, #8]
  414338:	ldrb	w0, [x0]
  41433c:	b	414344 <error@@Base+0x124fc>
  414340:	mov	w0, #0x0                   	// #0
  414344:	str	w0, [sp, #100]
  414348:	ldr	x0, [sp, #24]
  41434c:	ldr	w0, [x0]
  414350:	cmp	w0, #0x0
  414354:	b.eq	414368 <error@@Base+0x12520>  // b.none
  414358:	ldr	x0, [sp, #24]
  41435c:	ldr	w0, [x0]
  414360:	cmp	w0, #0x3
  414364:	b.ne	41437c <error@@Base+0x12534>  // b.any
  414368:	ldr	w0, [sp, #104]
  41436c:	and	w0, w0, #0xff
  414370:	ldr	x1, [sp, #40]
  414374:	bl	414104 <error@@Base+0x122bc>
  414378:	b	414384 <error@@Base+0x1253c>
  41437c:	ldr	x0, [sp, #24]
  414380:	ldr	w0, [x0, #8]
  414384:	str	w0, [sp, #96]
  414388:	ldr	x0, [sp, #16]
  41438c:	ldr	w0, [x0]
  414390:	cmp	w0, #0x0
  414394:	b.eq	4143a8 <error@@Base+0x12560>  // b.none
  414398:	ldr	x0, [sp, #16]
  41439c:	ldr	w0, [x0]
  4143a0:	cmp	w0, #0x3
  4143a4:	b.ne	4143bc <error@@Base+0x12574>  // b.any
  4143a8:	ldr	w0, [sp, #100]
  4143ac:	and	w0, w0, #0xff
  4143b0:	ldr	x1, [sp, #40]
  4143b4:	bl	414104 <error@@Base+0x122bc>
  4143b8:	b	4143c4 <error@@Base+0x1257c>
  4143bc:	ldr	x0, [sp, #16]
  4143c0:	ldr	w0, [x0, #8]
  4143c4:	str	w0, [sp, #92]
  4143c8:	ldr	w0, [sp, #96]
  4143cc:	cmn	w0, #0x1
  4143d0:	b.eq	4143e0 <error@@Base+0x12598>  // b.none
  4143d4:	ldr	w0, [sp, #92]
  4143d8:	cmn	w0, #0x1
  4143dc:	b.ne	4143e8 <error@@Base+0x125a0>  // b.any
  4143e0:	mov	w0, #0x3                   	// #3
  4143e4:	b	4145cc <error@@Base+0x12784>
  4143e8:	ldr	x0, [sp, #56]
  4143ec:	and	x0, x0, #0x10000
  4143f0:	cmp	x0, #0x0
  4143f4:	cset	w0, ne  // ne = any
  4143f8:	and	w0, w0, #0xff
  4143fc:	and	x0, x0, #0xff
  414400:	cmp	x0, #0x0
  414404:	b.eq	414430 <error@@Base+0x125e8>  // b.none
  414408:	ldr	w1, [sp, #96]
  41440c:	ldr	w0, [sp, #92]
  414410:	cmp	w1, w0
  414414:	cset	w0, hi  // hi = pmore
  414418:	and	w0, w0, #0xff
  41441c:	and	x0, x0, #0xff
  414420:	cmp	x0, #0x0
  414424:	b.eq	414430 <error@@Base+0x125e8>  // b.none
  414428:	mov	w0, #0xb                   	// #11
  41442c:	b	4145cc <error@@Base+0x12784>
  414430:	ldr	x0, [sp, #40]
  414434:	cmp	x0, #0x0
  414438:	b.eq	414578 <error@@Base+0x12730>  // b.none
  41443c:	ldr	x0, [sp, #32]
  414440:	ldr	x1, [x0]
  414444:	ldr	x0, [sp, #40]
  414448:	ldr	x0, [x0, #64]
  41444c:	cmp	x1, x0
  414450:	cset	w0, eq  // eq = none
  414454:	and	w0, w0, #0xff
  414458:	and	x0, x0, #0xff
  41445c:	cmp	x0, #0x0
  414460:	b.eq	41452c <error@@Base+0x126e4>  // b.none
  414464:	ldr	x0, [sp, #40]
  414468:	ldr	x0, [x0, #64]
  41446c:	lsl	x0, x0, #1
  414470:	add	x0, x0, #0x1
  414474:	str	x0, [sp, #80]
  414478:	ldr	x0, [sp, #40]
  41447c:	ldr	x2, [x0, #8]
  414480:	ldr	x0, [sp, #80]
  414484:	lsl	x0, x0, #2
  414488:	mov	x1, x0
  41448c:	mov	x0, x2
  414490:	bl	4018f0 <realloc@plt>
  414494:	str	x0, [sp, #72]
  414498:	ldr	x0, [sp, #40]
  41449c:	ldr	x2, [x0, #16]
  4144a0:	ldr	x0, [sp, #80]
  4144a4:	lsl	x0, x0, #2
  4144a8:	mov	x1, x0
  4144ac:	mov	x0, x2
  4144b0:	bl	4018f0 <realloc@plt>
  4144b4:	str	x0, [sp, #64]
  4144b8:	ldr	x0, [sp, #72]
  4144bc:	cmp	x0, #0x0
  4144c0:	cset	w0, eq  // eq = none
  4144c4:	and	w0, w0, #0xff
  4144c8:	and	x0, x0, #0xff
  4144cc:	cmp	x0, #0x0
  4144d0:	b.ne	4144f0 <error@@Base+0x126a8>  // b.any
  4144d4:	ldr	x0, [sp, #64]
  4144d8:	cmp	x0, #0x0
  4144dc:	cset	w0, eq  // eq = none
  4144e0:	and	w0, w0, #0xff
  4144e4:	and	x0, x0, #0xff
  4144e8:	cmp	x0, #0x0
  4144ec:	b.eq	414508 <error@@Base+0x126c0>  // b.none
  4144f0:	ldr	x0, [sp, #72]
  4144f4:	bl	401a40 <free@plt>
  4144f8:	ldr	x0, [sp, #64]
  4144fc:	bl	401a40 <free@plt>
  414500:	mov	w0, #0xc                   	// #12
  414504:	b	4145cc <error@@Base+0x12784>
  414508:	ldr	x0, [sp, #40]
  41450c:	ldr	x1, [sp, #72]
  414510:	str	x1, [x0, #8]
  414514:	ldr	x0, [sp, #40]
  414518:	ldr	x1, [sp, #64]
  41451c:	str	x1, [x0, #16]
  414520:	ldr	x0, [sp, #32]
  414524:	ldr	x1, [sp, #80]
  414528:	str	x1, [x0]
  41452c:	ldr	x0, [sp, #40]
  414530:	ldr	x1, [x0, #8]
  414534:	ldr	x0, [sp, #40]
  414538:	ldr	x0, [x0, #64]
  41453c:	lsl	x0, x0, #2
  414540:	add	x0, x1, x0
  414544:	ldr	w1, [sp, #96]
  414548:	str	w1, [x0]
  41454c:	ldr	x0, [sp, #40]
  414550:	ldr	x1, [x0, #16]
  414554:	ldr	x0, [sp, #40]
  414558:	ldr	x0, [x0, #64]
  41455c:	add	x3, x0, #0x1
  414560:	ldr	x2, [sp, #40]
  414564:	str	x3, [x2, #64]
  414568:	lsl	x0, x0, #2
  41456c:	add	x0, x1, x0
  414570:	ldr	w1, [sp, #92]
  414574:	str	w1, [x0]
  414578:	str	wzr, [sp, #108]
  41457c:	b	4145bc <error@@Base+0x12774>
  414580:	ldr	w1, [sp, #96]
  414584:	ldr	w0, [sp, #108]
  414588:	cmp	w1, w0
  41458c:	b.hi	4145b0 <error@@Base+0x12768>  // b.pmore
  414590:	ldr	w1, [sp, #108]
  414594:	ldr	w0, [sp, #92]
  414598:	cmp	w1, w0
  41459c:	b.hi	4145b0 <error@@Base+0x12768>  // b.pmore
  4145a0:	ldr	w0, [sp, #108]
  4145a4:	mov	x1, x0
  4145a8:	ldr	x0, [sp, #48]
  4145ac:	bl	408ebc <error@@Base+0x7074>
  4145b0:	ldr	w0, [sp, #108]
  4145b4:	add	w0, w0, #0x1
  4145b8:	str	w0, [sp, #108]
  4145bc:	ldr	w0, [sp, #108]
  4145c0:	cmp	w0, #0xff
  4145c4:	b.ls	414580 <error@@Base+0x12738>  // b.plast
  4145c8:	mov	w0, #0x0                   	// #0
  4145cc:	ldp	x29, x30, [sp], #112
  4145d0:	ret
  4145d4:	stp	x29, x30, [sp, #-64]!
  4145d8:	mov	x29, sp
  4145dc:	str	x0, [sp, #40]
  4145e0:	str	x1, [sp, #32]
  4145e4:	str	x2, [sp, #24]
  4145e8:	str	x3, [sp, #16]
  4145ec:	ldr	x0, [sp, #16]
  4145f0:	bl	401760 <strlen@plt>
  4145f4:	str	x0, [sp, #56]
  4145f8:	ldr	x0, [sp, #56]
  4145fc:	cmp	x0, #0x1
  414600:	cset	w0, ne  // ne = any
  414604:	and	w0, w0, #0xff
  414608:	and	x0, x0, #0xff
  41460c:	cmp	x0, #0x0
  414610:	b.eq	41461c <error@@Base+0x127d4>  // b.none
  414614:	mov	w0, #0x3                   	// #3
  414618:	b	414638 <error@@Base+0x127f0>
  41461c:	ldr	x0, [sp, #16]
  414620:	ldrb	w0, [x0]
  414624:	and	x0, x0, #0xff
  414628:	mov	x1, x0
  41462c:	ldr	x0, [sp, #40]
  414630:	bl	408ebc <error@@Base+0x7074>
  414634:	mov	w0, #0x0                   	// #0
  414638:	ldp	x29, x30, [sp], #64
  41463c:	ret
  414640:	stp	x29, x30, [sp, #-320]!
  414644:	mov	x29, sp
  414648:	str	x0, [sp, #56]
  41464c:	str	x1, [sp, #48]
  414650:	str	x2, [sp, #40]
  414654:	str	x3, [sp, #32]
  414658:	str	x4, [sp, #24]
  41465c:	str	xzr, [sp, #208]
  414660:	str	xzr, [sp, #200]
  414664:	str	xzr, [sp, #312]
  414668:	str	xzr, [sp, #192]
  41466c:	str	xzr, [sp, #184]
  414670:	strb	wzr, [sp, #311]
  414674:	mov	w0, #0x1                   	// #1
  414678:	strb	w0, [sp, #291]
  41467c:	mov	x1, #0x1                   	// #1
  414680:	mov	x0, #0x20                  	// #32
  414684:	bl	4018e0 <calloc@plt>
  414688:	str	x0, [sp, #264]
  41468c:	mov	x1, #0x1                   	// #1
  414690:	mov	x0, #0x50                  	// #80
  414694:	bl	4018e0 <calloc@plt>
  414698:	str	x0, [sp, #256]
  41469c:	ldr	x0, [sp, #264]
  4146a0:	cmp	x0, #0x0
  4146a4:	cset	w0, eq  // eq = none
  4146a8:	and	w0, w0, #0xff
  4146ac:	and	x0, x0, #0xff
  4146b0:	cmp	x0, #0x0
  4146b4:	b.ne	4146d4 <error@@Base+0x1288c>  // b.any
  4146b8:	ldr	x0, [sp, #256]
  4146bc:	cmp	x0, #0x0
  4146c0:	cset	w0, eq  // eq = none
  4146c4:	and	w0, w0, #0xff
  4146c8:	and	x0, x0, #0xff
  4146cc:	cmp	x0, #0x0
  4146d0:	b.eq	4146f8 <error@@Base+0x128b0>  // b.none
  4146d4:	ldr	x0, [sp, #264]
  4146d8:	bl	401a40 <free@plt>
  4146dc:	ldr	x0, [sp, #256]
  4146e0:	bl	401a40 <free@plt>
  4146e4:	ldr	x0, [sp, #24]
  4146e8:	mov	w1, #0xc                   	// #12
  4146ec:	str	w1, [x0]
  4146f0:	mov	x0, #0x0                   	// #0
  4146f4:	b	414f7c <error@@Base+0x13134>
  4146f8:	ldr	x2, [sp, #32]
  4146fc:	ldr	x1, [sp, #56]
  414700:	ldr	x0, [sp, #40]
  414704:	bl	412700 <error@@Base+0x108b8>
  414708:	str	w0, [sp, #292]
  41470c:	ldr	x0, [sp, #40]
  414710:	ldrb	w0, [x0, #8]
  414714:	cmp	w0, #0x2
  414718:	cset	w0, eq  // eq = none
  41471c:	and	w0, w0, #0xff
  414720:	and	x0, x0, #0xff
  414724:	cmp	x0, #0x0
  414728:	b.eq	41473c <error@@Base+0x128f4>  // b.none
  41472c:	ldr	x0, [sp, #24]
  414730:	mov	w1, #0x2                   	// #2
  414734:	str	w1, [x0]
  414738:	b	414f68 <error@@Base+0x13120>
  41473c:	ldr	x0, [sp, #40]
  414740:	ldrb	w0, [x0, #8]
  414744:	cmp	w0, #0x19
  414748:	b.ne	4147dc <error@@Base+0x12994>  // b.any
  41474c:	ldr	x0, [sp, #256]
  414750:	ldrb	w1, [x0, #32]
  414754:	orr	w1, w1, #0x1
  414758:	strb	w1, [x0, #32]
  41475c:	mov	w0, #0x1                   	// #1
  414760:	strb	w0, [sp, #311]
  414764:	ldr	x0, [sp, #32]
  414768:	and	x0, x0, #0x100
  41476c:	cmp	x0, #0x0
  414770:	b.eq	414780 <error@@Base+0x12938>  // b.none
  414774:	mov	x1, #0xa                   	// #10
  414778:	ldr	x0, [sp, #264]
  41477c:	bl	408ebc <error@@Base+0x7074>
  414780:	ldr	x0, [sp, #56]
  414784:	ldr	x1, [x0, #72]
  414788:	ldrsw	x0, [sp, #292]
  41478c:	add	x1, x1, x0
  414790:	ldr	x0, [sp, #56]
  414794:	str	x1, [x0, #72]
  414798:	ldr	x2, [sp, #32]
  41479c:	ldr	x1, [sp, #56]
  4147a0:	ldr	x0, [sp, #40]
  4147a4:	bl	412700 <error@@Base+0x108b8>
  4147a8:	str	w0, [sp, #292]
  4147ac:	ldr	x0, [sp, #40]
  4147b0:	ldrb	w0, [x0, #8]
  4147b4:	cmp	w0, #0x2
  4147b8:	cset	w0, eq  // eq = none
  4147bc:	and	w0, w0, #0xff
  4147c0:	and	x0, x0, #0xff
  4147c4:	cmp	x0, #0x0
  4147c8:	b.eq	4147dc <error@@Base+0x12994>  // b.none
  4147cc:	ldr	x0, [sp, #24]
  4147d0:	mov	w1, #0x2                   	// #2
  4147d4:	str	w1, [x0]
  4147d8:	b	414f68 <error@@Base+0x13120>
  4147dc:	ldr	x0, [sp, #40]
  4147e0:	ldrb	w0, [x0, #8]
  4147e4:	cmp	w0, #0x15
  4147e8:	b.ne	4147f8 <error@@Base+0x129b0>  // b.any
  4147ec:	ldr	x0, [sp, #40]
  4147f0:	mov	w1, #0x1                   	// #1
  4147f4:	strb	w1, [x0, #8]
  4147f8:	str	wzr, [sp, #284]
  4147fc:	strb	wzr, [sp, #283]
  414800:	add	x0, sp, #0x48
  414804:	str	x0, [sp, #176]
  414808:	mov	w0, #0x3                   	// #3
  41480c:	str	w0, [sp, #168]
  414810:	add	x0, sp, #0xa8
  414814:	ldrb	w6, [sp, #291]
  414818:	ldr	x5, [sp, #32]
  41481c:	ldr	x4, [sp, #48]
  414820:	ldr	w3, [sp, #292]
  414824:	ldr	x2, [sp, #40]
  414828:	ldr	x1, [sp, #56]
  41482c:	bl	414f84 <error@@Base+0x1313c>
  414830:	str	w0, [sp, #252]
  414834:	ldr	w0, [sp, #252]
  414838:	cmp	w0, #0x0
  41483c:	cset	w0, ne  // ne = any
  414840:	and	w0, w0, #0xff
  414844:	and	x0, x0, #0xff
  414848:	cmp	x0, #0x0
  41484c:	b.eq	414860 <error@@Base+0x12a18>  // b.none
  414850:	ldr	x0, [sp, #24]
  414854:	ldr	w1, [sp, #252]
  414858:	str	w1, [x0]
  41485c:	b	414f68 <error@@Base+0x13120>
  414860:	strb	wzr, [sp, #291]
  414864:	ldr	x2, [sp, #32]
  414868:	ldr	x1, [sp, #56]
  41486c:	ldr	x0, [sp, #40]
  414870:	bl	412700 <error@@Base+0x108b8>
  414874:	str	w0, [sp, #292]
  414878:	ldr	w0, [sp, #168]
  41487c:	cmp	w0, #0x4
  414880:	b.eq	41496c <error@@Base+0x12b24>  // b.none
  414884:	ldr	w0, [sp, #168]
  414888:	cmp	w0, #0x2
  41488c:	b.eq	41496c <error@@Base+0x12b24>  // b.none
  414890:	ldr	x0, [sp, #40]
  414894:	ldrb	w0, [x0, #8]
  414898:	cmp	w0, #0x2
  41489c:	cset	w0, eq  // eq = none
  4148a0:	and	w0, w0, #0xff
  4148a4:	and	x0, x0, #0xff
  4148a8:	cmp	x0, #0x0
  4148ac:	b.eq	4148c0 <error@@Base+0x12a78>  // b.none
  4148b0:	ldr	x0, [sp, #24]
  4148b4:	mov	w1, #0x7                   	// #7
  4148b8:	str	w1, [x0]
  4148bc:	b	414f68 <error@@Base+0x13120>
  4148c0:	ldr	x0, [sp, #40]
  4148c4:	ldrb	w0, [x0, #8]
  4148c8:	cmp	w0, #0x16
  4148cc:	b.ne	41496c <error@@Base+0x12b24>  // b.any
  4148d0:	ldr	x0, [sp, #56]
  4148d4:	ldr	x1, [x0, #72]
  4148d8:	ldrsw	x0, [sp, #292]
  4148dc:	add	x1, x1, x0
  4148e0:	ldr	x0, [sp, #56]
  4148e4:	str	x1, [x0, #72]
  4148e8:	add	x0, sp, #0x88
  4148ec:	ldr	x2, [sp, #32]
  4148f0:	ldr	x1, [sp, #56]
  4148f4:	bl	412700 <error@@Base+0x108b8>
  4148f8:	str	w0, [sp, #284]
  4148fc:	ldrb	w0, [sp, #144]
  414900:	cmp	w0, #0x2
  414904:	cset	w0, eq  // eq = none
  414908:	and	w0, w0, #0xff
  41490c:	and	x0, x0, #0xff
  414910:	cmp	x0, #0x0
  414914:	b.eq	414928 <error@@Base+0x12ae0>  // b.none
  414918:	ldr	x0, [sp, #24]
  41491c:	mov	w1, #0x7                   	// #7
  414920:	str	w1, [x0]
  414924:	b	414f68 <error@@Base+0x13120>
  414928:	ldrb	w0, [sp, #144]
  41492c:	cmp	w0, #0x15
  414930:	b.ne	414964 <error@@Base+0x12b1c>  // b.any
  414934:	ldr	x0, [sp, #56]
  414938:	ldr	x1, [x0, #72]
  41493c:	ldr	w0, [sp, #292]
  414940:	neg	w0, w0
  414944:	sxtw	x0, w0
  414948:	add	x1, x1, x0
  41494c:	ldr	x0, [sp, #56]
  414950:	str	x1, [x0, #72]
  414954:	ldr	x0, [sp, #40]
  414958:	mov	w1, #0x1                   	// #1
  41495c:	strb	w1, [x0, #8]
  414960:	b	41496c <error@@Base+0x12b24>
  414964:	mov	w0, #0x1                   	// #1
  414968:	strb	w0, [sp, #283]
  41496c:	ldrb	w0, [sp, #283]
  414970:	cmp	w0, #0x0
  414974:	b.eq	414a64 <error@@Base+0x12c1c>  // b.none
  414978:	add	x0, sp, #0x68
  41497c:	str	x0, [sp, #160]
  414980:	mov	w0, #0x3                   	// #3
  414984:	str	w0, [sp, #152]
  414988:	add	x1, sp, #0x88
  41498c:	add	x0, sp, #0x98
  414990:	mov	w6, #0x1                   	// #1
  414994:	ldr	x5, [sp, #32]
  414998:	ldr	x4, [sp, #48]
  41499c:	ldr	w3, [sp, #284]
  4149a0:	mov	x2, x1
  4149a4:	ldr	x1, [sp, #56]
  4149a8:	bl	414f84 <error@@Base+0x1313c>
  4149ac:	str	w0, [sp, #252]
  4149b0:	ldr	w0, [sp, #252]
  4149b4:	cmp	w0, #0x0
  4149b8:	cset	w0, ne  // ne = any
  4149bc:	and	w0, w0, #0xff
  4149c0:	and	x0, x0, #0xff
  4149c4:	cmp	x0, #0x0
  4149c8:	b.eq	4149dc <error@@Base+0x12b94>  // b.none
  4149cc:	ldr	x0, [sp, #24]
  4149d0:	ldr	w1, [sp, #252]
  4149d4:	str	w1, [x0]
  4149d8:	b	414f68 <error@@Base+0x13120>
  4149dc:	ldr	x2, [sp, #32]
  4149e0:	ldr	x1, [sp, #56]
  4149e4:	ldr	x0, [sp, #40]
  4149e8:	bl	412700 <error@@Base+0x108b8>
  4149ec:	str	w0, [sp, #292]
  4149f0:	ldr	x0, [sp, #48]
  4149f4:	ldr	w0, [x0, #180]
  4149f8:	cmp	w0, #0x1
  4149fc:	b.le	414a08 <error@@Base+0x12bc0>
  414a00:	ldr	x0, [sp, #256]
  414a04:	b	414a0c <error@@Base+0x12bc4>
  414a08:	mov	x0, #0x0                   	// #0
  414a0c:	add	x3, sp, #0x98
  414a10:	add	x2, sp, #0xa8
  414a14:	add	x1, sp, #0xc8
  414a18:	mov	x5, x3
  414a1c:	mov	x4, x2
  414a20:	mov	x3, x1
  414a24:	mov	x2, x0
  414a28:	ldr	x1, [sp, #264]
  414a2c:	ldr	x0, [sp, #32]
  414a30:	bl	414138 <error@@Base+0x122f0>
  414a34:	mov	w1, w0
  414a38:	ldr	x0, [sp, #24]
  414a3c:	str	w1, [x0]
  414a40:	ldr	x0, [sp, #24]
  414a44:	ldr	w0, [x0]
  414a48:	cmp	w0, #0x0
  414a4c:	cset	w0, ne  // ne = any
  414a50:	and	w0, w0, #0xff
  414a54:	and	x0, x0, #0xff
  414a58:	cmp	x0, #0x0
  414a5c:	b.eq	414c98 <error@@Base+0x12e50>  // b.none
  414a60:	b	414f68 <error@@Base+0x13120>
  414a64:	ldr	w0, [sp, #168]
  414a68:	cmp	w0, #0x4
  414a6c:	b.eq	414c0c <error@@Base+0x12dc4>  // b.none
  414a70:	cmp	w0, #0x4
  414a74:	b.hi	414c64 <error@@Base+0x12e1c>  // b.pmore
  414a78:	cmp	w0, #0x3
  414a7c:	b.eq	414bc0 <error@@Base+0x12d78>  // b.none
  414a80:	cmp	w0, #0x3
  414a84:	b.hi	414c64 <error@@Base+0x12e1c>  // b.pmore
  414a88:	cmp	w0, #0x2
  414a8c:	b.eq	414b74 <error@@Base+0x12d2c>  // b.none
  414a90:	cmp	w0, #0x2
  414a94:	b.hi	414c64 <error@@Base+0x12e1c>  // b.pmore
  414a98:	cmp	w0, #0x0
  414a9c:	b.eq	414aac <error@@Base+0x12c64>  // b.none
  414aa0:	cmp	w0, #0x1
  414aa4:	b.eq	414ac4 <error@@Base+0x12c7c>  // b.none
  414aa8:	b	414c64 <error@@Base+0x12e1c>
  414aac:	ldrb	w0, [sp, #176]
  414ab0:	and	x0, x0, #0xff
  414ab4:	mov	x1, x0
  414ab8:	ldr	x0, [sp, #264]
  414abc:	bl	408ebc <error@@Base+0x7074>
  414ac0:	b	414c98 <error@@Base+0x12e50>
  414ac4:	ldr	x0, [sp, #256]
  414ac8:	ldr	x0, [x0, #40]
  414acc:	ldr	x1, [sp, #312]
  414ad0:	cmp	x1, x0
  414ad4:	cset	w0, eq  // eq = none
  414ad8:	and	w0, w0, #0xff
  414adc:	and	x0, x0, #0xff
  414ae0:	cmp	x0, #0x0
  414ae4:	b.eq	414b44 <error@@Base+0x12cfc>  // b.none
  414ae8:	ldr	x0, [sp, #256]
  414aec:	ldr	x0, [x0, #40]
  414af0:	lsl	x0, x0, #1
  414af4:	add	x0, x0, #0x1
  414af8:	str	x0, [sp, #312]
  414afc:	ldr	x0, [sp, #256]
  414b00:	ldr	x2, [x0]
  414b04:	ldr	x0, [sp, #312]
  414b08:	lsl	x0, x0, #2
  414b0c:	mov	x1, x0
  414b10:	mov	x0, x2
  414b14:	bl	4018f0 <realloc@plt>
  414b18:	str	x0, [sp, #240]
  414b1c:	ldr	x0, [sp, #240]
  414b20:	cmp	x0, #0x0
  414b24:	cset	w0, eq  // eq = none
  414b28:	and	w0, w0, #0xff
  414b2c:	and	x0, x0, #0xff
  414b30:	cmp	x0, #0x0
  414b34:	b.ne	414f40 <error@@Base+0x130f8>  // b.any
  414b38:	ldr	x0, [sp, #256]
  414b3c:	ldr	x1, [sp, #240]
  414b40:	str	x1, [x0]
  414b44:	ldr	x0, [sp, #256]
  414b48:	ldr	x1, [x0]
  414b4c:	ldr	x0, [sp, #256]
  414b50:	ldr	x0, [x0, #40]
  414b54:	add	x3, x0, #0x1
  414b58:	ldr	x2, [sp, #256]
  414b5c:	str	x3, [x2, #40]
  414b60:	lsl	x0, x0, #2
  414b64:	add	x0, x1, x0
  414b68:	ldr	w1, [sp, #176]
  414b6c:	str	w1, [x0]
  414b70:	b	414c98 <error@@Base+0x12e50>
  414b74:	ldr	x1, [sp, #176]
  414b78:	add	x0, sp, #0xc0
  414b7c:	mov	x3, x1
  414b80:	mov	x2, x0
  414b84:	ldr	x1, [sp, #256]
  414b88:	ldr	x0, [sp, #264]
  414b8c:	bl	4152a0 <error@@Base+0x13458>
  414b90:	mov	w1, w0
  414b94:	ldr	x0, [sp, #24]
  414b98:	str	w1, [x0]
  414b9c:	ldr	x0, [sp, #24]
  414ba0:	ldr	w0, [x0]
  414ba4:	cmp	w0, #0x0
  414ba8:	cset	w0, ne  // ne = any
  414bac:	and	w0, w0, #0xff
  414bb0:	and	x0, x0, #0xff
  414bb4:	cmp	x0, #0x0
  414bb8:	b.eq	414c84 <error@@Base+0x12e3c>  // b.none
  414bbc:	b	414f68 <error@@Base+0x13120>
  414bc0:	ldr	x1, [sp, #176]
  414bc4:	add	x0, sp, #0xd0
  414bc8:	mov	x3, x1
  414bcc:	mov	x2, x0
  414bd0:	ldr	x1, [sp, #256]
  414bd4:	ldr	x0, [sp, #264]
  414bd8:	bl	4145d4 <error@@Base+0x1278c>
  414bdc:	mov	w1, w0
  414be0:	ldr	x0, [sp, #24]
  414be4:	str	w1, [x0]
  414be8:	ldr	x0, [sp, #24]
  414bec:	ldr	w0, [x0]
  414bf0:	cmp	w0, #0x0
  414bf4:	cset	w0, ne  // ne = any
  414bf8:	and	w0, w0, #0xff
  414bfc:	and	x0, x0, #0xff
  414c00:	cmp	x0, #0x0
  414c04:	b.eq	414c8c <error@@Base+0x12e44>  // b.none
  414c08:	b	414f68 <error@@Base+0x13120>
  414c0c:	ldr	x0, [sp, #56]
  414c10:	ldr	x0, [x0, #120]
  414c14:	ldr	x2, [sp, #176]
  414c18:	add	x1, sp, #0xb8
  414c1c:	ldr	x5, [sp, #32]
  414c20:	mov	x4, x2
  414c24:	mov	x3, x1
  414c28:	ldr	x2, [sp, #256]
  414c2c:	ldr	x1, [sp, #264]
  414c30:	bl	415304 <error@@Base+0x134bc>
  414c34:	mov	w1, w0
  414c38:	ldr	x0, [sp, #24]
  414c3c:	str	w1, [x0]
  414c40:	ldr	x0, [sp, #24]
  414c44:	ldr	w0, [x0]
  414c48:	cmp	w0, #0x0
  414c4c:	cset	w0, ne  // ne = any
  414c50:	and	w0, w0, #0xff
  414c54:	and	x0, x0, #0xff
  414c58:	cmp	x0, #0x0
  414c5c:	b.eq	414c94 <error@@Base+0x12e4c>  // b.none
  414c60:	b	414f68 <error@@Base+0x13120>
  414c64:	adrp	x0, 422000 <error@@Base+0x201b8>
  414c68:	add	x3, x0, #0xa18
  414c6c:	mov	w2, #0xced                 	// #3309
  414c70:	adrp	x0, 422000 <error@@Base+0x201b8>
  414c74:	add	x1, x0, #0x738
  414c78:	adrp	x0, 422000 <error@@Base+0x201b8>
  414c7c:	add	x0, x0, #0x920
  414c80:	bl	401b20 <__assert_fail@plt>
  414c84:	nop
  414c88:	b	414c98 <error@@Base+0x12e50>
  414c8c:	nop
  414c90:	b	414c98 <error@@Base+0x12e50>
  414c94:	nop
  414c98:	ldr	x0, [sp, #40]
  414c9c:	ldrb	w0, [x0, #8]
  414ca0:	cmp	w0, #0x2
  414ca4:	cset	w0, eq  // eq = none
  414ca8:	and	w0, w0, #0xff
  414cac:	and	x0, x0, #0xff
  414cb0:	cmp	x0, #0x0
  414cb4:	b.eq	414cc8 <error@@Base+0x12e80>  // b.none
  414cb8:	ldr	x0, [sp, #24]
  414cbc:	mov	w1, #0x7                   	// #7
  414cc0:	str	w1, [x0]
  414cc4:	b	414f68 <error@@Base+0x13120>
  414cc8:	ldr	x0, [sp, #40]
  414ccc:	ldrb	w0, [x0, #8]
  414cd0:	cmp	w0, #0x15
  414cd4:	b.ne	4147f8 <error@@Base+0x129b0>  // b.any
  414cd8:	ldr	x0, [sp, #56]
  414cdc:	ldr	x1, [x0, #72]
  414ce0:	ldrsw	x0, [sp, #292]
  414ce4:	add	x1, x1, x0
  414ce8:	ldr	x0, [sp, #56]
  414cec:	str	x1, [x0, #72]
  414cf0:	ldrb	w0, [sp, #311]
  414cf4:	cmp	w0, #0x0
  414cf8:	b.ne	414d00 <error@@Base+0x12eb8>  // b.any
  414cfc:	b	414d08 <error@@Base+0x12ec0>
  414d00:	ldr	x0, [sp, #264]
  414d04:	bl	409094 <error@@Base+0x724c>
  414d08:	ldr	x0, [sp, #48]
  414d0c:	ldr	w0, [x0, #180]
  414d10:	cmp	w0, #0x1
  414d14:	b.le	414d2c <error@@Base+0x12ee4>
  414d18:	ldr	x0, [sp, #48]
  414d1c:	ldr	x0, [x0, #120]
  414d20:	mov	x1, x0
  414d24:	ldr	x0, [sp, #264]
  414d28:	bl	409174 <error@@Base+0x732c>
  414d2c:	ldr	x0, [sp, #256]
  414d30:	ldr	x0, [x0, #40]
  414d34:	cmp	x0, #0x0
  414d38:	b.ne	414da4 <error@@Base+0x12f5c>  // b.any
  414d3c:	ldr	x0, [sp, #256]
  414d40:	ldr	x0, [x0, #48]
  414d44:	cmp	x0, #0x0
  414d48:	b.ne	414da4 <error@@Base+0x12f5c>  // b.any
  414d4c:	ldr	x0, [sp, #256]
  414d50:	ldr	x0, [x0, #56]
  414d54:	cmp	x0, #0x0
  414d58:	b.ne	414da4 <error@@Base+0x12f5c>  // b.any
  414d5c:	ldr	x0, [sp, #256]
  414d60:	ldr	x0, [x0, #64]
  414d64:	cmp	x0, #0x0
  414d68:	b.ne	414da4 <error@@Base+0x12f5c>  // b.any
  414d6c:	ldr	x0, [sp, #48]
  414d70:	ldr	w0, [x0, #180]
  414d74:	cmp	w0, #0x1
  414d78:	b.le	414ee0 <error@@Base+0x13098>
  414d7c:	ldr	x0, [sp, #256]
  414d80:	ldr	x0, [x0, #72]
  414d84:	cmp	x0, #0x0
  414d88:	b.ne	414da4 <error@@Base+0x12f5c>  // b.any
  414d8c:	ldr	x0, [sp, #256]
  414d90:	ldrb	w0, [x0, #32]
  414d94:	and	w0, w0, #0x1
  414d98:	and	w0, w0, #0xff
  414d9c:	cmp	w0, #0x0
  414da0:	b.eq	414ee0 <error@@Base+0x13098>  // b.none
  414da4:	ldr	x0, [sp, #48]
  414da8:	ldrb	w1, [x0, #176]
  414dac:	orr	w1, w1, #0x2
  414db0:	strb	w1, [x0, #176]
  414db4:	mov	w0, #0x6                   	// #6
  414db8:	strb	w0, [sp, #224]
  414dbc:	ldr	x0, [sp, #256]
  414dc0:	str	x0, [sp, #216]
  414dc4:	add	x0, sp, #0xd8
  414dc8:	mov	x3, x0
  414dcc:	mov	x2, #0x0                   	// #0
  414dd0:	mov	x1, #0x0                   	// #0
  414dd4:	ldr	x0, [sp, #48]
  414dd8:	bl	41643c <error@@Base+0x145f4>
  414ddc:	str	x0, [sp, #232]
  414de0:	ldr	x0, [sp, #232]
  414de4:	cmp	x0, #0x0
  414de8:	cset	w0, eq  // eq = none
  414dec:	and	w0, w0, #0xff
  414df0:	and	x0, x0, #0xff
  414df4:	cmp	x0, #0x0
  414df8:	b.ne	414f48 <error@@Base+0x13100>  // b.any
  414dfc:	str	wzr, [sp, #276]
  414e00:	b	414e2c <error@@Base+0x12fe4>
  414e04:	ldrsw	x0, [sp, #276]
  414e08:	lsl	x0, x0, #3
  414e0c:	ldr	x1, [sp, #264]
  414e10:	add	x0, x1, x0
  414e14:	ldr	x0, [x0]
  414e18:	cmp	x0, #0x0
  414e1c:	b.ne	414e3c <error@@Base+0x12ff4>  // b.any
  414e20:	ldr	w0, [sp, #276]
  414e24:	add	w0, w0, #0x1
  414e28:	str	w0, [sp, #276]
  414e2c:	ldr	w0, [sp, #276]
  414e30:	cmp	w0, #0x3
  414e34:	b.le	414e04 <error@@Base+0x12fbc>
  414e38:	b	414e40 <error@@Base+0x12ff8>
  414e3c:	nop
  414e40:	ldr	w0, [sp, #276]
  414e44:	cmp	w0, #0x3
  414e48:	b.gt	414ecc <error@@Base+0x13084>
  414e4c:	mov	w0, #0x3                   	// #3
  414e50:	strb	w0, [sp, #224]
  414e54:	ldr	x0, [sp, #264]
  414e58:	str	x0, [sp, #216]
  414e5c:	add	x0, sp, #0xd8
  414e60:	mov	x3, x0
  414e64:	mov	x2, #0x0                   	// #0
  414e68:	mov	x1, #0x0                   	// #0
  414e6c:	ldr	x0, [sp, #48]
  414e70:	bl	41643c <error@@Base+0x145f4>
  414e74:	str	x0, [sp, #296]
  414e78:	ldr	x0, [sp, #296]
  414e7c:	cmp	x0, #0x0
  414e80:	cset	w0, eq  // eq = none
  414e84:	and	w0, w0, #0xff
  414e88:	and	x0, x0, #0xff
  414e8c:	cmp	x0, #0x0
  414e90:	b.ne	414f50 <error@@Base+0x13108>  // b.any
  414e94:	mov	w3, #0xa                   	// #10
  414e98:	ldr	x2, [sp, #232]
  414e9c:	ldr	x1, [sp, #296]
  414ea0:	ldr	x0, [sp, #48]
  414ea4:	bl	4163f8 <error@@Base+0x145b0>
  414ea8:	str	x0, [sp, #296]
  414eac:	ldr	x0, [sp, #296]
  414eb0:	cmp	x0, #0x0
  414eb4:	cset	w0, eq  // eq = none
  414eb8:	and	w0, w0, #0xff
  414ebc:	and	x0, x0, #0xff
  414ec0:	cmp	x0, #0x0
  414ec4:	b.eq	414f34 <error@@Base+0x130ec>  // b.none
  414ec8:	b	414f5c <error@@Base+0x13114>
  414ecc:	ldr	x0, [sp, #264]
  414ed0:	bl	401a40 <free@plt>
  414ed4:	ldr	x0, [sp, #232]
  414ed8:	str	x0, [sp, #296]
  414edc:	b	414f34 <error@@Base+0x130ec>
  414ee0:	ldr	x0, [sp, #256]
  414ee4:	bl	4163a8 <error@@Base+0x14560>
  414ee8:	mov	w0, #0x3                   	// #3
  414eec:	strb	w0, [sp, #224]
  414ef0:	ldr	x0, [sp, #264]
  414ef4:	str	x0, [sp, #216]
  414ef8:	add	x0, sp, #0xd8
  414efc:	mov	x3, x0
  414f00:	mov	x2, #0x0                   	// #0
  414f04:	mov	x1, #0x0                   	// #0
  414f08:	ldr	x0, [sp, #48]
  414f0c:	bl	41643c <error@@Base+0x145f4>
  414f10:	str	x0, [sp, #296]
  414f14:	ldr	x0, [sp, #296]
  414f18:	cmp	x0, #0x0
  414f1c:	cset	w0, eq  // eq = none
  414f20:	and	w0, w0, #0xff
  414f24:	and	x0, x0, #0xff
  414f28:	cmp	x0, #0x0
  414f2c:	b.ne	414f58 <error@@Base+0x13110>  // b.any
  414f30:	b	414f38 <error@@Base+0x130f0>
  414f34:	nop
  414f38:	ldr	x0, [sp, #296]
  414f3c:	b	414f7c <error@@Base+0x13134>
  414f40:	nop
  414f44:	b	414f5c <error@@Base+0x13114>
  414f48:	nop
  414f4c:	b	414f5c <error@@Base+0x13114>
  414f50:	nop
  414f54:	b	414f5c <error@@Base+0x13114>
  414f58:	nop
  414f5c:	ldr	x0, [sp, #24]
  414f60:	mov	w1, #0xc                   	// #12
  414f64:	str	w1, [x0]
  414f68:	ldr	x0, [sp, #264]
  414f6c:	bl	401a40 <free@plt>
  414f70:	ldr	x0, [sp, #256]
  414f74:	bl	4163a8 <error@@Base+0x14560>
  414f78:	mov	x0, #0x0                   	// #0
  414f7c:	ldp	x29, x30, [sp], #320
  414f80:	ret
  414f84:	stp	x29, x30, [sp, #-96]!
  414f88:	mov	x29, sp
  414f8c:	str	x0, [sp, #56]
  414f90:	str	x1, [sp, #48]
  414f94:	str	x2, [sp, #40]
  414f98:	str	w3, [sp, #36]
  414f9c:	str	x4, [sp, #24]
  414fa0:	str	x5, [sp, #16]
  414fa4:	strb	w6, [sp, #35]
  414fa8:	ldr	x0, [sp, #48]
  414fac:	ldr	x0, [x0, #72]
  414fb0:	mov	x1, x0
  414fb4:	ldr	x0, [sp, #48]
  414fb8:	bl	4091f0 <error@@Base+0x73a8>
  414fbc:	str	w0, [sp, #92]
  414fc0:	ldr	w0, [sp, #92]
  414fc4:	cmp	w0, #0x1
  414fc8:	b.le	415018 <error@@Base+0x131d0>
  414fcc:	ldr	x0, [sp, #56]
  414fd0:	mov	w1, #0x1                   	// #1
  414fd4:	str	w1, [x0]
  414fd8:	ldr	x0, [sp, #48]
  414fdc:	ldr	x0, [x0, #72]
  414fe0:	mov	x1, x0
  414fe4:	ldr	x0, [sp, #48]
  414fe8:	bl	409284 <error@@Base+0x743c>
  414fec:	mov	w1, w0
  414ff0:	ldr	x0, [sp, #56]
  414ff4:	str	w1, [x0, #8]
  414ff8:	ldr	x0, [sp, #48]
  414ffc:	ldr	x1, [x0, #72]
  415000:	ldrsw	x0, [sp, #92]
  415004:	add	x1, x1, x0
  415008:	ldr	x0, [sp, #48]
  41500c:	str	x1, [x0, #72]
  415010:	mov	w0, #0x0                   	// #0
  415014:	b	4150e8 <error@@Base+0x132a0>
  415018:	ldr	x0, [sp, #48]
  41501c:	ldr	x1, [x0, #72]
  415020:	ldrsw	x0, [sp, #36]
  415024:	add	x1, x1, x0
  415028:	ldr	x0, [sp, #48]
  41502c:	str	x1, [x0, #72]
  415030:	ldr	x0, [sp, #40]
  415034:	ldrb	w0, [x0, #8]
  415038:	cmp	w0, #0x1a
  41503c:	b.eq	415060 <error@@Base+0x13218>  // b.none
  415040:	ldr	x0, [sp, #40]
  415044:	ldrb	w0, [x0, #8]
  415048:	cmp	w0, #0x1e
  41504c:	b.eq	415060 <error@@Base+0x13218>  // b.none
  415050:	ldr	x0, [sp, #40]
  415054:	ldrb	w0, [x0, #8]
  415058:	cmp	w0, #0x1c
  41505c:	b.ne	415074 <error@@Base+0x1322c>  // b.any
  415060:	ldr	x2, [sp, #40]
  415064:	ldr	x1, [sp, #48]
  415068:	ldr	x0, [sp, #56]
  41506c:	bl	4150f0 <error@@Base+0x132a8>
  415070:	b	4150e8 <error@@Base+0x132a0>
  415074:	ldr	x0, [sp, #40]
  415078:	ldrb	w0, [x0, #8]
  41507c:	cmp	w0, #0x16
  415080:	cset	w0, eq  // eq = none
  415084:	and	w0, w0, #0xff
  415088:	and	x0, x0, #0xff
  41508c:	cmp	x0, #0x0
  415090:	b.eq	4150cc <error@@Base+0x13284>  // b.none
  415094:	ldrb	w0, [sp, #35]
  415098:	eor	w0, w0, #0x1
  41509c:	and	w0, w0, #0xff
  4150a0:	cmp	w0, #0x0
  4150a4:	b.eq	4150cc <error@@Base+0x13284>  // b.none
  4150a8:	add	x0, sp, #0x48
  4150ac:	ldr	x2, [sp, #16]
  4150b0:	ldr	x1, [sp, #48]
  4150b4:	bl	412700 <error@@Base+0x108b8>
  4150b8:	ldrb	w0, [sp, #80]
  4150bc:	cmp	w0, #0x15
  4150c0:	b.eq	4150cc <error@@Base+0x13284>  // b.none
  4150c4:	mov	w0, #0xb                   	// #11
  4150c8:	b	4150e8 <error@@Base+0x132a0>
  4150cc:	ldr	x0, [sp, #56]
  4150d0:	str	wzr, [x0]
  4150d4:	ldr	x0, [sp, #40]
  4150d8:	ldrb	w1, [x0]
  4150dc:	ldr	x0, [sp, #56]
  4150e0:	strb	w1, [x0, #8]
  4150e4:	mov	w0, #0x0                   	// #0
  4150e8:	ldp	x29, x30, [sp], #96
  4150ec:	ret
  4150f0:	stp	x29, x30, [sp, #-64]!
  4150f4:	mov	x29, sp
  4150f8:	str	x0, [sp, #40]
  4150fc:	str	x1, [sp, #32]
  415100:	str	x2, [sp, #24]
  415104:	ldr	x0, [sp, #24]
  415108:	ldrb	w0, [x0]
  41510c:	strb	w0, [sp, #55]
  415110:	str	wzr, [sp, #56]
  415114:	ldr	x0, [sp, #32]
  415118:	ldr	x1, [x0, #104]
  41511c:	ldr	x0, [sp, #32]
  415120:	ldr	x0, [x0, #72]
  415124:	cmp	x1, x0
  415128:	b.gt	415134 <error@@Base+0x132ec>
  41512c:	mov	w0, #0x7                   	// #7
  415130:	b	415298 <error@@Base+0x13450>
  415134:	ldr	w0, [sp, #56]
  415138:	cmp	w0, #0x1f
  41513c:	b.le	415148 <error@@Base+0x13300>
  415140:	mov	w0, #0x7                   	// #7
  415144:	b	415298 <error@@Base+0x13450>
  415148:	ldr	x0, [sp, #24]
  41514c:	ldrb	w0, [x0, #8]
  415150:	cmp	w0, #0x1e
  415154:	b.ne	415168 <error@@Base+0x13320>  // b.any
  415158:	ldr	x0, [sp, #32]
  41515c:	bl	40b854 <error@@Base+0x9a0c>
  415160:	strb	w0, [sp, #63]
  415164:	b	415190 <error@@Base+0x13348>
  415168:	ldr	x0, [sp, #32]
  41516c:	ldr	x1, [x0, #8]
  415170:	ldr	x0, [sp, #32]
  415174:	ldr	x0, [x0, #72]
  415178:	add	x3, x0, #0x1
  41517c:	ldr	x2, [sp, #32]
  415180:	str	x3, [x2, #72]
  415184:	add	x0, x1, x0
  415188:	ldrb	w0, [x0]
  41518c:	strb	w0, [sp, #63]
  415190:	ldr	x0, [sp, #32]
  415194:	ldr	x1, [x0, #104]
  415198:	ldr	x0, [sp, #32]
  41519c:	ldr	x0, [x0, #72]
  4151a0:	cmp	x1, x0
  4151a4:	b.gt	4151b0 <error@@Base+0x13368>
  4151a8:	mov	w0, #0x7                   	// #7
  4151ac:	b	415298 <error@@Base+0x13450>
  4151b0:	ldrb	w1, [sp, #63]
  4151b4:	ldrb	w0, [sp, #55]
  4151b8:	cmp	w1, w0
  4151bc:	b.ne	4151e0 <error@@Base+0x13398>  // b.any
  4151c0:	ldr	x0, [sp, #32]
  4151c4:	ldr	x0, [x0, #8]
  4151c8:	ldr	x1, [sp, #32]
  4151cc:	ldr	x1, [x1, #72]
  4151d0:	add	x0, x0, x1
  4151d4:	ldrb	w0, [x0]
  4151d8:	cmp	w0, #0x5d
  4151dc:	b.eq	415208 <error@@Base+0x133c0>  // b.none
  4151e0:	ldr	x0, [sp, #40]
  4151e4:	ldr	x1, [x0, #8]
  4151e8:	ldrsw	x0, [sp, #56]
  4151ec:	add	x0, x1, x0
  4151f0:	ldrb	w1, [sp, #63]
  4151f4:	strb	w1, [x0]
  4151f8:	ldr	w0, [sp, #56]
  4151fc:	add	w0, w0, #0x1
  415200:	str	w0, [sp, #56]
  415204:	b	415134 <error@@Base+0x132ec>
  415208:	nop
  41520c:	ldr	x0, [sp, #32]
  415210:	ldr	x0, [x0, #72]
  415214:	add	x1, x0, #0x1
  415218:	ldr	x0, [sp, #32]
  41521c:	str	x1, [x0, #72]
  415220:	ldr	x0, [sp, #40]
  415224:	ldr	x1, [x0, #8]
  415228:	ldrsw	x0, [sp, #56]
  41522c:	add	x0, x1, x0
  415230:	strb	wzr, [x0]
  415234:	ldr	x0, [sp, #24]
  415238:	ldrb	w0, [x0, #8]
  41523c:	cmp	w0, #0x1e
  415240:	b.eq	415280 <error@@Base+0x13438>  // b.none
  415244:	cmp	w0, #0x1e
  415248:	b.gt	415290 <error@@Base+0x13448>
  41524c:	cmp	w0, #0x1a
  415250:	b.eq	415260 <error@@Base+0x13418>  // b.none
  415254:	cmp	w0, #0x1c
  415258:	b.eq	415270 <error@@Base+0x13428>  // b.none
  41525c:	b	415290 <error@@Base+0x13448>
  415260:	ldr	x0, [sp, #40]
  415264:	mov	w1, #0x3                   	// #3
  415268:	str	w1, [x0]
  41526c:	b	415294 <error@@Base+0x1344c>
  415270:	ldr	x0, [sp, #40]
  415274:	mov	w1, #0x2                   	// #2
  415278:	str	w1, [x0]
  41527c:	b	415294 <error@@Base+0x1344c>
  415280:	ldr	x0, [sp, #40]
  415284:	mov	w1, #0x4                   	// #4
  415288:	str	w1, [x0]
  41528c:	b	415294 <error@@Base+0x1344c>
  415290:	nop
  415294:	mov	w0, #0x0                   	// #0
  415298:	ldp	x29, x30, [sp], #64
  41529c:	ret
  4152a0:	stp	x29, x30, [sp, #-48]!
  4152a4:	mov	x29, sp
  4152a8:	str	x0, [sp, #40]
  4152ac:	str	x1, [sp, #32]
  4152b0:	str	x2, [sp, #24]
  4152b4:	str	x3, [sp, #16]
  4152b8:	ldr	x0, [sp, #16]
  4152bc:	bl	401760 <strlen@plt>
  4152c0:	cmp	x0, #0x1
  4152c4:	cset	w0, ne  // ne = any
  4152c8:	and	w0, w0, #0xff
  4152cc:	and	x0, x0, #0xff
  4152d0:	cmp	x0, #0x0
  4152d4:	b.eq	4152e0 <error@@Base+0x13498>  // b.none
  4152d8:	mov	w0, #0x3                   	// #3
  4152dc:	b	4152fc <error@@Base+0x134b4>
  4152e0:	ldr	x0, [sp, #16]
  4152e4:	ldrb	w0, [x0]
  4152e8:	and	x0, x0, #0xff
  4152ec:	mov	x1, x0
  4152f0:	ldr	x0, [sp, #40]
  4152f4:	bl	408ebc <error@@Base+0x7074>
  4152f8:	mov	w0, #0x0                   	// #0
  4152fc:	ldp	x29, x30, [sp], #48
  415300:	ret
  415304:	stp	x29, x30, [sp, #-112]!
  415308:	mov	x29, sp
  41530c:	str	x19, [sp, #16]
  415310:	str	x0, [sp, #72]
  415314:	str	x1, [sp, #64]
  415318:	str	x2, [sp, #56]
  41531c:	str	x3, [sp, #48]
  415320:	str	x4, [sp, #40]
  415324:	str	x5, [sp, #32]
  415328:	ldr	x0, [sp, #40]
  41532c:	str	x0, [sp, #96]
  415330:	ldr	x0, [sp, #32]
  415334:	and	x0, x0, #0x400000
  415338:	cmp	x0, #0x0
  41533c:	b.eq	41537c <error@@Base+0x13534>  // b.none
  415340:	adrp	x0, 422000 <error@@Base+0x201b8>
  415344:	add	x1, x0, #0x928
  415348:	ldr	x0, [sp, #96]
  41534c:	bl	401a10 <strcmp@plt>
  415350:	cmp	w0, #0x0
  415354:	b.eq	415370 <error@@Base+0x13528>  // b.none
  415358:	adrp	x0, 422000 <error@@Base+0x201b8>
  41535c:	add	x1, x0, #0x930
  415360:	ldr	x0, [sp, #96]
  415364:	bl	401a10 <strcmp@plt>
  415368:	cmp	w0, #0x0
  41536c:	b.ne	41537c <error@@Base+0x13534>  // b.any
  415370:	adrp	x0, 422000 <error@@Base+0x201b8>
  415374:	add	x0, x0, #0x938
  415378:	str	x0, [sp, #96]
  41537c:	ldr	x0, [sp, #48]
  415380:	ldr	x1, [x0]
  415384:	ldr	x0, [sp, #56]
  415388:	ldr	x0, [x0, #72]
  41538c:	cmp	x1, x0
  415390:	cset	w0, eq  // eq = none
  415394:	and	w0, w0, #0xff
  415398:	and	x0, x0, #0xff
  41539c:	cmp	x0, #0x0
  4153a0:	b.eq	415414 <error@@Base+0x135cc>  // b.none
  4153a4:	ldr	x0, [sp, #56]
  4153a8:	ldr	x0, [x0, #72]
  4153ac:	lsl	x0, x0, #1
  4153b0:	add	x0, x0, #0x1
  4153b4:	str	x0, [sp, #88]
  4153b8:	ldr	x0, [sp, #56]
  4153bc:	ldr	x2, [x0, #24]
  4153c0:	ldr	x0, [sp, #88]
  4153c4:	lsl	x0, x0, #3
  4153c8:	mov	x1, x0
  4153cc:	mov	x0, x2
  4153d0:	bl	4018f0 <realloc@plt>
  4153d4:	str	x0, [sp, #80]
  4153d8:	ldr	x0, [sp, #80]
  4153dc:	cmp	x0, #0x0
  4153e0:	cset	w0, eq  // eq = none
  4153e4:	and	w0, w0, #0xff
  4153e8:	and	x0, x0, #0xff
  4153ec:	cmp	x0, #0x0
  4153f0:	b.eq	4153fc <error@@Base+0x135b4>  // b.none
  4153f4:	mov	w0, #0xc                   	// #12
  4153f8:	b	415fc0 <error@@Base+0x14178>
  4153fc:	ldr	x0, [sp, #56]
  415400:	ldr	x1, [sp, #80]
  415404:	str	x1, [x0, #24]
  415408:	ldr	x0, [sp, #48]
  41540c:	ldr	x1, [sp, #88]
  415410:	str	x1, [x0]
  415414:	ldr	x0, [sp, #56]
  415418:	ldr	x1, [x0, #24]
  41541c:	ldr	x0, [sp, #56]
  415420:	ldr	x0, [x0, #72]
  415424:	add	x3, x0, #0x1
  415428:	ldr	x2, [sp, #56]
  41542c:	str	x3, [x2, #72]
  415430:	lsl	x0, x0, #3
  415434:	add	x19, x1, x0
  415438:	ldr	x0, [sp, #96]
  41543c:	bl	4017a0 <wctype@plt>
  415440:	str	x0, [x19]
  415444:	adrp	x0, 422000 <error@@Base+0x201b8>
  415448:	add	x1, x0, #0x908
  41544c:	ldr	x0, [sp, #96]
  415450:	bl	401a10 <strcmp@plt>
  415454:	cmp	w0, #0x0
  415458:	b.ne	415538 <error@@Base+0x136f0>  // b.any
  41545c:	ldr	x0, [sp, #72]
  415460:	cmp	x0, #0x0
  415464:	cset	w0, ne  // ne = any
  415468:	and	w0, w0, #0xff
  41546c:	and	x0, x0, #0xff
  415470:	cmp	x0, #0x0
  415474:	b.eq	4154e0 <error@@Base+0x13698>  // b.none
  415478:	str	wzr, [sp, #108]
  41547c:	b	4154d0 <error@@Base+0x13688>
  415480:	bl	401a20 <__ctype_b_loc@plt>
  415484:	ldr	x1, [x0]
  415488:	ldrsw	x0, [sp, #108]
  41548c:	lsl	x0, x0, #1
  415490:	add	x0, x1, x0
  415494:	ldrh	w0, [x0]
  415498:	and	w0, w0, #0x8
  41549c:	cmp	w0, #0x0
  4154a0:	b.eq	4154c4 <error@@Base+0x1367c>  // b.none
  4154a4:	ldrsw	x0, [sp, #108]
  4154a8:	ldr	x1, [sp, #72]
  4154ac:	add	x0, x1, x0
  4154b0:	ldrb	w0, [x0]
  4154b4:	and	x0, x0, #0xff
  4154b8:	mov	x1, x0
  4154bc:	ldr	x0, [sp, #64]
  4154c0:	bl	408ebc <error@@Base+0x7074>
  4154c4:	ldr	w0, [sp, #108]
  4154c8:	add	w0, w0, #0x1
  4154cc:	str	w0, [sp, #108]
  4154d0:	ldr	w0, [sp, #108]
  4154d4:	cmp	w0, #0xff
  4154d8:	b.le	415480 <error@@Base+0x13638>
  4154dc:	b	415fbc <error@@Base+0x14174>
  4154e0:	str	wzr, [sp, #108]
  4154e4:	b	415528 <error@@Base+0x136e0>
  4154e8:	bl	401a20 <__ctype_b_loc@plt>
  4154ec:	ldr	x1, [x0]
  4154f0:	ldrsw	x0, [sp, #108]
  4154f4:	lsl	x0, x0, #1
  4154f8:	add	x0, x1, x0
  4154fc:	ldrh	w0, [x0]
  415500:	and	w0, w0, #0x8
  415504:	cmp	w0, #0x0
  415508:	b.eq	41551c <error@@Base+0x136d4>  // b.none
  41550c:	ldrsw	x0, [sp, #108]
  415510:	mov	x1, x0
  415514:	ldr	x0, [sp, #64]
  415518:	bl	408ebc <error@@Base+0x7074>
  41551c:	ldr	w0, [sp, #108]
  415520:	add	w0, w0, #0x1
  415524:	str	w0, [sp, #108]
  415528:	ldr	w0, [sp, #108]
  41552c:	cmp	w0, #0xff
  415530:	b.le	4154e8 <error@@Base+0x136a0>
  415534:	b	415fbc <error@@Base+0x14174>
  415538:	adrp	x0, 422000 <error@@Base+0x201b8>
  41553c:	add	x1, x0, #0x940
  415540:	ldr	x0, [sp, #96]
  415544:	bl	401a10 <strcmp@plt>
  415548:	cmp	w0, #0x0
  41554c:	b.ne	41562c <error@@Base+0x137e4>  // b.any
  415550:	ldr	x0, [sp, #72]
  415554:	cmp	x0, #0x0
  415558:	cset	w0, ne  // ne = any
  41555c:	and	w0, w0, #0xff
  415560:	and	x0, x0, #0xff
  415564:	cmp	x0, #0x0
  415568:	b.eq	4155d4 <error@@Base+0x1378c>  // b.none
  41556c:	str	wzr, [sp, #108]
  415570:	b	4155c4 <error@@Base+0x1377c>
  415574:	bl	401a20 <__ctype_b_loc@plt>
  415578:	ldr	x1, [x0]
  41557c:	ldrsw	x0, [sp, #108]
  415580:	lsl	x0, x0, #1
  415584:	add	x0, x1, x0
  415588:	ldrh	w0, [x0]
  41558c:	and	w0, w0, #0x2
  415590:	cmp	w0, #0x0
  415594:	b.eq	4155b8 <error@@Base+0x13770>  // b.none
  415598:	ldrsw	x0, [sp, #108]
  41559c:	ldr	x1, [sp, #72]
  4155a0:	add	x0, x1, x0
  4155a4:	ldrb	w0, [x0]
  4155a8:	and	x0, x0, #0xff
  4155ac:	mov	x1, x0
  4155b0:	ldr	x0, [sp, #64]
  4155b4:	bl	408ebc <error@@Base+0x7074>
  4155b8:	ldr	w0, [sp, #108]
  4155bc:	add	w0, w0, #0x1
  4155c0:	str	w0, [sp, #108]
  4155c4:	ldr	w0, [sp, #108]
  4155c8:	cmp	w0, #0xff
  4155cc:	b.le	415574 <error@@Base+0x1372c>
  4155d0:	b	415fbc <error@@Base+0x14174>
  4155d4:	str	wzr, [sp, #108]
  4155d8:	b	41561c <error@@Base+0x137d4>
  4155dc:	bl	401a20 <__ctype_b_loc@plt>
  4155e0:	ldr	x1, [x0]
  4155e4:	ldrsw	x0, [sp, #108]
  4155e8:	lsl	x0, x0, #1
  4155ec:	add	x0, x1, x0
  4155f0:	ldrh	w0, [x0]
  4155f4:	and	w0, w0, #0x2
  4155f8:	cmp	w0, #0x0
  4155fc:	b.eq	415610 <error@@Base+0x137c8>  // b.none
  415600:	ldrsw	x0, [sp, #108]
  415604:	mov	x1, x0
  415608:	ldr	x0, [sp, #64]
  41560c:	bl	408ebc <error@@Base+0x7074>
  415610:	ldr	w0, [sp, #108]
  415614:	add	w0, w0, #0x1
  415618:	str	w0, [sp, #108]
  41561c:	ldr	w0, [sp, #108]
  415620:	cmp	w0, #0xff
  415624:	b.le	4155dc <error@@Base+0x13794>
  415628:	b	415fbc <error@@Base+0x14174>
  41562c:	adrp	x0, 422000 <error@@Base+0x201b8>
  415630:	add	x1, x0, #0x930
  415634:	ldr	x0, [sp, #96]
  415638:	bl	401a10 <strcmp@plt>
  41563c:	cmp	w0, #0x0
  415640:	b.ne	415720 <error@@Base+0x138d8>  // b.any
  415644:	ldr	x0, [sp, #72]
  415648:	cmp	x0, #0x0
  41564c:	cset	w0, ne  // ne = any
  415650:	and	w0, w0, #0xff
  415654:	and	x0, x0, #0xff
  415658:	cmp	x0, #0x0
  41565c:	b.eq	4156c8 <error@@Base+0x13880>  // b.none
  415660:	str	wzr, [sp, #108]
  415664:	b	4156b8 <error@@Base+0x13870>
  415668:	bl	401a20 <__ctype_b_loc@plt>
  41566c:	ldr	x1, [x0]
  415670:	ldrsw	x0, [sp, #108]
  415674:	lsl	x0, x0, #1
  415678:	add	x0, x1, x0
  41567c:	ldrh	w0, [x0]
  415680:	and	w0, w0, #0x200
  415684:	cmp	w0, #0x0
  415688:	b.eq	4156ac <error@@Base+0x13864>  // b.none
  41568c:	ldrsw	x0, [sp, #108]
  415690:	ldr	x1, [sp, #72]
  415694:	add	x0, x1, x0
  415698:	ldrb	w0, [x0]
  41569c:	and	x0, x0, #0xff
  4156a0:	mov	x1, x0
  4156a4:	ldr	x0, [sp, #64]
  4156a8:	bl	408ebc <error@@Base+0x7074>
  4156ac:	ldr	w0, [sp, #108]
  4156b0:	add	w0, w0, #0x1
  4156b4:	str	w0, [sp, #108]
  4156b8:	ldr	w0, [sp, #108]
  4156bc:	cmp	w0, #0xff
  4156c0:	b.le	415668 <error@@Base+0x13820>
  4156c4:	b	415fbc <error@@Base+0x14174>
  4156c8:	str	wzr, [sp, #108]
  4156cc:	b	415710 <error@@Base+0x138c8>
  4156d0:	bl	401a20 <__ctype_b_loc@plt>
  4156d4:	ldr	x1, [x0]
  4156d8:	ldrsw	x0, [sp, #108]
  4156dc:	lsl	x0, x0, #1
  4156e0:	add	x0, x1, x0
  4156e4:	ldrh	w0, [x0]
  4156e8:	and	w0, w0, #0x200
  4156ec:	cmp	w0, #0x0
  4156f0:	b.eq	415704 <error@@Base+0x138bc>  // b.none
  4156f4:	ldrsw	x0, [sp, #108]
  4156f8:	mov	x1, x0
  4156fc:	ldr	x0, [sp, #64]
  415700:	bl	408ebc <error@@Base+0x7074>
  415704:	ldr	w0, [sp, #108]
  415708:	add	w0, w0, #0x1
  41570c:	str	w0, [sp, #108]
  415710:	ldr	w0, [sp, #108]
  415714:	cmp	w0, #0xff
  415718:	b.le	4156d0 <error@@Base+0x13888>
  41571c:	b	415fbc <error@@Base+0x14174>
  415720:	adrp	x0, 422000 <error@@Base+0x201b8>
  415724:	add	x1, x0, #0x918
  415728:	ldr	x0, [sp, #96]
  41572c:	bl	401a10 <strcmp@plt>
  415730:	cmp	w0, #0x0
  415734:	b.ne	415814 <error@@Base+0x139cc>  // b.any
  415738:	ldr	x0, [sp, #72]
  41573c:	cmp	x0, #0x0
  415740:	cset	w0, ne  // ne = any
  415744:	and	w0, w0, #0xff
  415748:	and	x0, x0, #0xff
  41574c:	cmp	x0, #0x0
  415750:	b.eq	4157bc <error@@Base+0x13974>  // b.none
  415754:	str	wzr, [sp, #108]
  415758:	b	4157ac <error@@Base+0x13964>
  41575c:	bl	401a20 <__ctype_b_loc@plt>
  415760:	ldr	x1, [x0]
  415764:	ldrsw	x0, [sp, #108]
  415768:	lsl	x0, x0, #1
  41576c:	add	x0, x1, x0
  415770:	ldrh	w0, [x0]
  415774:	and	w0, w0, #0x2000
  415778:	cmp	w0, #0x0
  41577c:	b.eq	4157a0 <error@@Base+0x13958>  // b.none
  415780:	ldrsw	x0, [sp, #108]
  415784:	ldr	x1, [sp, #72]
  415788:	add	x0, x1, x0
  41578c:	ldrb	w0, [x0]
  415790:	and	x0, x0, #0xff
  415794:	mov	x1, x0
  415798:	ldr	x0, [sp, #64]
  41579c:	bl	408ebc <error@@Base+0x7074>
  4157a0:	ldr	w0, [sp, #108]
  4157a4:	add	w0, w0, #0x1
  4157a8:	str	w0, [sp, #108]
  4157ac:	ldr	w0, [sp, #108]
  4157b0:	cmp	w0, #0xff
  4157b4:	b.le	41575c <error@@Base+0x13914>
  4157b8:	b	415fbc <error@@Base+0x14174>
  4157bc:	str	wzr, [sp, #108]
  4157c0:	b	415804 <error@@Base+0x139bc>
  4157c4:	bl	401a20 <__ctype_b_loc@plt>
  4157c8:	ldr	x1, [x0]
  4157cc:	ldrsw	x0, [sp, #108]
  4157d0:	lsl	x0, x0, #1
  4157d4:	add	x0, x1, x0
  4157d8:	ldrh	w0, [x0]
  4157dc:	and	w0, w0, #0x2000
  4157e0:	cmp	w0, #0x0
  4157e4:	b.eq	4157f8 <error@@Base+0x139b0>  // b.none
  4157e8:	ldrsw	x0, [sp, #108]
  4157ec:	mov	x1, x0
  4157f0:	ldr	x0, [sp, #64]
  4157f4:	bl	408ebc <error@@Base+0x7074>
  4157f8:	ldr	w0, [sp, #108]
  4157fc:	add	w0, w0, #0x1
  415800:	str	w0, [sp, #108]
  415804:	ldr	w0, [sp, #108]
  415808:	cmp	w0, #0xff
  41580c:	b.le	4157c4 <error@@Base+0x1397c>
  415810:	b	415fbc <error@@Base+0x14174>
  415814:	adrp	x0, 422000 <error@@Base+0x201b8>
  415818:	add	x1, x0, #0x938
  41581c:	ldr	x0, [sp, #96]
  415820:	bl	401a10 <strcmp@plt>
  415824:	cmp	w0, #0x0
  415828:	b.ne	415908 <error@@Base+0x13ac0>  // b.any
  41582c:	ldr	x0, [sp, #72]
  415830:	cmp	x0, #0x0
  415834:	cset	w0, ne  // ne = any
  415838:	and	w0, w0, #0xff
  41583c:	and	x0, x0, #0xff
  415840:	cmp	x0, #0x0
  415844:	b.eq	4158b0 <error@@Base+0x13a68>  // b.none
  415848:	str	wzr, [sp, #108]
  41584c:	b	4158a0 <error@@Base+0x13a58>
  415850:	bl	401a20 <__ctype_b_loc@plt>
  415854:	ldr	x1, [x0]
  415858:	ldrsw	x0, [sp, #108]
  41585c:	lsl	x0, x0, #1
  415860:	add	x0, x1, x0
  415864:	ldrh	w0, [x0]
  415868:	and	w0, w0, #0x400
  41586c:	cmp	w0, #0x0
  415870:	b.eq	415894 <error@@Base+0x13a4c>  // b.none
  415874:	ldrsw	x0, [sp, #108]
  415878:	ldr	x1, [sp, #72]
  41587c:	add	x0, x1, x0
  415880:	ldrb	w0, [x0]
  415884:	and	x0, x0, #0xff
  415888:	mov	x1, x0
  41588c:	ldr	x0, [sp, #64]
  415890:	bl	408ebc <error@@Base+0x7074>
  415894:	ldr	w0, [sp, #108]
  415898:	add	w0, w0, #0x1
  41589c:	str	w0, [sp, #108]
  4158a0:	ldr	w0, [sp, #108]
  4158a4:	cmp	w0, #0xff
  4158a8:	b.le	415850 <error@@Base+0x13a08>
  4158ac:	b	415fbc <error@@Base+0x14174>
  4158b0:	str	wzr, [sp, #108]
  4158b4:	b	4158f8 <error@@Base+0x13ab0>
  4158b8:	bl	401a20 <__ctype_b_loc@plt>
  4158bc:	ldr	x1, [x0]
  4158c0:	ldrsw	x0, [sp, #108]
  4158c4:	lsl	x0, x0, #1
  4158c8:	add	x0, x1, x0
  4158cc:	ldrh	w0, [x0]
  4158d0:	and	w0, w0, #0x400
  4158d4:	cmp	w0, #0x0
  4158d8:	b.eq	4158ec <error@@Base+0x13aa4>  // b.none
  4158dc:	ldrsw	x0, [sp, #108]
  4158e0:	mov	x1, x0
  4158e4:	ldr	x0, [sp, #64]
  4158e8:	bl	408ebc <error@@Base+0x7074>
  4158ec:	ldr	w0, [sp, #108]
  4158f0:	add	w0, w0, #0x1
  4158f4:	str	w0, [sp, #108]
  4158f8:	ldr	w0, [sp, #108]
  4158fc:	cmp	w0, #0xff
  415900:	b.le	4158b8 <error@@Base+0x13a70>
  415904:	b	415fbc <error@@Base+0x14174>
  415908:	adrp	x0, 422000 <error@@Base+0x201b8>
  41590c:	add	x1, x0, #0x948
  415910:	ldr	x0, [sp, #96]
  415914:	bl	401a10 <strcmp@plt>
  415918:	cmp	w0, #0x0
  41591c:	b.ne	4159fc <error@@Base+0x13bb4>  // b.any
  415920:	ldr	x0, [sp, #72]
  415924:	cmp	x0, #0x0
  415928:	cset	w0, ne  // ne = any
  41592c:	and	w0, w0, #0xff
  415930:	and	x0, x0, #0xff
  415934:	cmp	x0, #0x0
  415938:	b.eq	4159a4 <error@@Base+0x13b5c>  // b.none
  41593c:	str	wzr, [sp, #108]
  415940:	b	415994 <error@@Base+0x13b4c>
  415944:	bl	401a20 <__ctype_b_loc@plt>
  415948:	ldr	x1, [x0]
  41594c:	ldrsw	x0, [sp, #108]
  415950:	lsl	x0, x0, #1
  415954:	add	x0, x1, x0
  415958:	ldrh	w0, [x0]
  41595c:	and	w0, w0, #0x800
  415960:	cmp	w0, #0x0
  415964:	b.eq	415988 <error@@Base+0x13b40>  // b.none
  415968:	ldrsw	x0, [sp, #108]
  41596c:	ldr	x1, [sp, #72]
  415970:	add	x0, x1, x0
  415974:	ldrb	w0, [x0]
  415978:	and	x0, x0, #0xff
  41597c:	mov	x1, x0
  415980:	ldr	x0, [sp, #64]
  415984:	bl	408ebc <error@@Base+0x7074>
  415988:	ldr	w0, [sp, #108]
  41598c:	add	w0, w0, #0x1
  415990:	str	w0, [sp, #108]
  415994:	ldr	w0, [sp, #108]
  415998:	cmp	w0, #0xff
  41599c:	b.le	415944 <error@@Base+0x13afc>
  4159a0:	b	415fbc <error@@Base+0x14174>
  4159a4:	str	wzr, [sp, #108]
  4159a8:	b	4159ec <error@@Base+0x13ba4>
  4159ac:	bl	401a20 <__ctype_b_loc@plt>
  4159b0:	ldr	x1, [x0]
  4159b4:	ldrsw	x0, [sp, #108]
  4159b8:	lsl	x0, x0, #1
  4159bc:	add	x0, x1, x0
  4159c0:	ldrh	w0, [x0]
  4159c4:	and	w0, w0, #0x800
  4159c8:	cmp	w0, #0x0
  4159cc:	b.eq	4159e0 <error@@Base+0x13b98>  // b.none
  4159d0:	ldrsw	x0, [sp, #108]
  4159d4:	mov	x1, x0
  4159d8:	ldr	x0, [sp, #64]
  4159dc:	bl	408ebc <error@@Base+0x7074>
  4159e0:	ldr	w0, [sp, #108]
  4159e4:	add	w0, w0, #0x1
  4159e8:	str	w0, [sp, #108]
  4159ec:	ldr	w0, [sp, #108]
  4159f0:	cmp	w0, #0xff
  4159f4:	b.le	4159ac <error@@Base+0x13b64>
  4159f8:	b	415fbc <error@@Base+0x14174>
  4159fc:	adrp	x0, 422000 <error@@Base+0x201b8>
  415a00:	add	x1, x0, #0x950
  415a04:	ldr	x0, [sp, #96]
  415a08:	bl	401a10 <strcmp@plt>
  415a0c:	cmp	w0, #0x0
  415a10:	b.ne	415af0 <error@@Base+0x13ca8>  // b.any
  415a14:	ldr	x0, [sp, #72]
  415a18:	cmp	x0, #0x0
  415a1c:	cset	w0, ne  // ne = any
  415a20:	and	w0, w0, #0xff
  415a24:	and	x0, x0, #0xff
  415a28:	cmp	x0, #0x0
  415a2c:	b.eq	415a98 <error@@Base+0x13c50>  // b.none
  415a30:	str	wzr, [sp, #108]
  415a34:	b	415a88 <error@@Base+0x13c40>
  415a38:	bl	401a20 <__ctype_b_loc@plt>
  415a3c:	ldr	x1, [x0]
  415a40:	ldrsw	x0, [sp, #108]
  415a44:	lsl	x0, x0, #1
  415a48:	add	x0, x1, x0
  415a4c:	ldrh	w0, [x0]
  415a50:	and	w0, w0, #0x4000
  415a54:	cmp	w0, #0x0
  415a58:	b.eq	415a7c <error@@Base+0x13c34>  // b.none
  415a5c:	ldrsw	x0, [sp, #108]
  415a60:	ldr	x1, [sp, #72]
  415a64:	add	x0, x1, x0
  415a68:	ldrb	w0, [x0]
  415a6c:	and	x0, x0, #0xff
  415a70:	mov	x1, x0
  415a74:	ldr	x0, [sp, #64]
  415a78:	bl	408ebc <error@@Base+0x7074>
  415a7c:	ldr	w0, [sp, #108]
  415a80:	add	w0, w0, #0x1
  415a84:	str	w0, [sp, #108]
  415a88:	ldr	w0, [sp, #108]
  415a8c:	cmp	w0, #0xff
  415a90:	b.le	415a38 <error@@Base+0x13bf0>
  415a94:	b	415fbc <error@@Base+0x14174>
  415a98:	str	wzr, [sp, #108]
  415a9c:	b	415ae0 <error@@Base+0x13c98>
  415aa0:	bl	401a20 <__ctype_b_loc@plt>
  415aa4:	ldr	x1, [x0]
  415aa8:	ldrsw	x0, [sp, #108]
  415aac:	lsl	x0, x0, #1
  415ab0:	add	x0, x1, x0
  415ab4:	ldrh	w0, [x0]
  415ab8:	and	w0, w0, #0x4000
  415abc:	cmp	w0, #0x0
  415ac0:	b.eq	415ad4 <error@@Base+0x13c8c>  // b.none
  415ac4:	ldrsw	x0, [sp, #108]
  415ac8:	mov	x1, x0
  415acc:	ldr	x0, [sp, #64]
  415ad0:	bl	408ebc <error@@Base+0x7074>
  415ad4:	ldr	w0, [sp, #108]
  415ad8:	add	w0, w0, #0x1
  415adc:	str	w0, [sp, #108]
  415ae0:	ldr	w0, [sp, #108]
  415ae4:	cmp	w0, #0xff
  415ae8:	b.le	415aa0 <error@@Base+0x13c58>
  415aec:	b	415fbc <error@@Base+0x14174>
  415af0:	adrp	x0, 422000 <error@@Base+0x201b8>
  415af4:	add	x1, x0, #0x928
  415af8:	ldr	x0, [sp, #96]
  415afc:	bl	401a10 <strcmp@plt>
  415b00:	cmp	w0, #0x0
  415b04:	b.ne	415be4 <error@@Base+0x13d9c>  // b.any
  415b08:	ldr	x0, [sp, #72]
  415b0c:	cmp	x0, #0x0
  415b10:	cset	w0, ne  // ne = any
  415b14:	and	w0, w0, #0xff
  415b18:	and	x0, x0, #0xff
  415b1c:	cmp	x0, #0x0
  415b20:	b.eq	415b8c <error@@Base+0x13d44>  // b.none
  415b24:	str	wzr, [sp, #108]
  415b28:	b	415b7c <error@@Base+0x13d34>
  415b2c:	bl	401a20 <__ctype_b_loc@plt>
  415b30:	ldr	x1, [x0]
  415b34:	ldrsw	x0, [sp, #108]
  415b38:	lsl	x0, x0, #1
  415b3c:	add	x0, x1, x0
  415b40:	ldrh	w0, [x0]
  415b44:	and	w0, w0, #0x100
  415b48:	cmp	w0, #0x0
  415b4c:	b.eq	415b70 <error@@Base+0x13d28>  // b.none
  415b50:	ldrsw	x0, [sp, #108]
  415b54:	ldr	x1, [sp, #72]
  415b58:	add	x0, x1, x0
  415b5c:	ldrb	w0, [x0]
  415b60:	and	x0, x0, #0xff
  415b64:	mov	x1, x0
  415b68:	ldr	x0, [sp, #64]
  415b6c:	bl	408ebc <error@@Base+0x7074>
  415b70:	ldr	w0, [sp, #108]
  415b74:	add	w0, w0, #0x1
  415b78:	str	w0, [sp, #108]
  415b7c:	ldr	w0, [sp, #108]
  415b80:	cmp	w0, #0xff
  415b84:	b.le	415b2c <error@@Base+0x13ce4>
  415b88:	b	415fbc <error@@Base+0x14174>
  415b8c:	str	wzr, [sp, #108]
  415b90:	b	415bd4 <error@@Base+0x13d8c>
  415b94:	bl	401a20 <__ctype_b_loc@plt>
  415b98:	ldr	x1, [x0]
  415b9c:	ldrsw	x0, [sp, #108]
  415ba0:	lsl	x0, x0, #1
  415ba4:	add	x0, x1, x0
  415ba8:	ldrh	w0, [x0]
  415bac:	and	w0, w0, #0x100
  415bb0:	cmp	w0, #0x0
  415bb4:	b.eq	415bc8 <error@@Base+0x13d80>  // b.none
  415bb8:	ldrsw	x0, [sp, #108]
  415bbc:	mov	x1, x0
  415bc0:	ldr	x0, [sp, #64]
  415bc4:	bl	408ebc <error@@Base+0x7074>
  415bc8:	ldr	w0, [sp, #108]
  415bcc:	add	w0, w0, #0x1
  415bd0:	str	w0, [sp, #108]
  415bd4:	ldr	w0, [sp, #108]
  415bd8:	cmp	w0, #0xff
  415bdc:	b.le	415b94 <error@@Base+0x13d4c>
  415be0:	b	415fbc <error@@Base+0x14174>
  415be4:	adrp	x0, 422000 <error@@Base+0x201b8>
  415be8:	add	x1, x0, #0x958
  415bec:	ldr	x0, [sp, #96]
  415bf0:	bl	401a10 <strcmp@plt>
  415bf4:	cmp	w0, #0x0
  415bf8:	b.ne	415cd8 <error@@Base+0x13e90>  // b.any
  415bfc:	ldr	x0, [sp, #72]
  415c00:	cmp	x0, #0x0
  415c04:	cset	w0, ne  // ne = any
  415c08:	and	w0, w0, #0xff
  415c0c:	and	x0, x0, #0xff
  415c10:	cmp	x0, #0x0
  415c14:	b.eq	415c80 <error@@Base+0x13e38>  // b.none
  415c18:	str	wzr, [sp, #108]
  415c1c:	b	415c70 <error@@Base+0x13e28>
  415c20:	bl	401a20 <__ctype_b_loc@plt>
  415c24:	ldr	x1, [x0]
  415c28:	ldrsw	x0, [sp, #108]
  415c2c:	lsl	x0, x0, #1
  415c30:	add	x0, x1, x0
  415c34:	ldrh	w0, [x0]
  415c38:	and	w0, w0, #0x1
  415c3c:	cmp	w0, #0x0
  415c40:	b.eq	415c64 <error@@Base+0x13e1c>  // b.none
  415c44:	ldrsw	x0, [sp, #108]
  415c48:	ldr	x1, [sp, #72]
  415c4c:	add	x0, x1, x0
  415c50:	ldrb	w0, [x0]
  415c54:	and	x0, x0, #0xff
  415c58:	mov	x1, x0
  415c5c:	ldr	x0, [sp, #64]
  415c60:	bl	408ebc <error@@Base+0x7074>
  415c64:	ldr	w0, [sp, #108]
  415c68:	add	w0, w0, #0x1
  415c6c:	str	w0, [sp, #108]
  415c70:	ldr	w0, [sp, #108]
  415c74:	cmp	w0, #0xff
  415c78:	b.le	415c20 <error@@Base+0x13dd8>
  415c7c:	b	415fbc <error@@Base+0x14174>
  415c80:	str	wzr, [sp, #108]
  415c84:	b	415cc8 <error@@Base+0x13e80>
  415c88:	bl	401a20 <__ctype_b_loc@plt>
  415c8c:	ldr	x1, [x0]
  415c90:	ldrsw	x0, [sp, #108]
  415c94:	lsl	x0, x0, #1
  415c98:	add	x0, x1, x0
  415c9c:	ldrh	w0, [x0]
  415ca0:	and	w0, w0, #0x1
  415ca4:	cmp	w0, #0x0
  415ca8:	b.eq	415cbc <error@@Base+0x13e74>  // b.none
  415cac:	ldrsw	x0, [sp, #108]
  415cb0:	mov	x1, x0
  415cb4:	ldr	x0, [sp, #64]
  415cb8:	bl	408ebc <error@@Base+0x7074>
  415cbc:	ldr	w0, [sp, #108]
  415cc0:	add	w0, w0, #0x1
  415cc4:	str	w0, [sp, #108]
  415cc8:	ldr	w0, [sp, #108]
  415ccc:	cmp	w0, #0xff
  415cd0:	b.le	415c88 <error@@Base+0x13e40>
  415cd4:	b	415fbc <error@@Base+0x14174>
  415cd8:	adrp	x0, 422000 <error@@Base+0x201b8>
  415cdc:	add	x1, x0, #0x960
  415ce0:	ldr	x0, [sp, #96]
  415ce4:	bl	401a10 <strcmp@plt>
  415ce8:	cmp	w0, #0x0
  415cec:	b.ne	415dcc <error@@Base+0x13f84>  // b.any
  415cf0:	ldr	x0, [sp, #72]
  415cf4:	cmp	x0, #0x0
  415cf8:	cset	w0, ne  // ne = any
  415cfc:	and	w0, w0, #0xff
  415d00:	and	x0, x0, #0xff
  415d04:	cmp	x0, #0x0
  415d08:	b.eq	415d74 <error@@Base+0x13f2c>  // b.none
  415d0c:	str	wzr, [sp, #108]
  415d10:	b	415d64 <error@@Base+0x13f1c>
  415d14:	bl	401a20 <__ctype_b_loc@plt>
  415d18:	ldr	x1, [x0]
  415d1c:	ldrsw	x0, [sp, #108]
  415d20:	lsl	x0, x0, #1
  415d24:	add	x0, x1, x0
  415d28:	ldrh	w0, [x0]
  415d2c:	sxth	w0, w0
  415d30:	cmp	w0, #0x0
  415d34:	b.ge	415d58 <error@@Base+0x13f10>  // b.tcont
  415d38:	ldrsw	x0, [sp, #108]
  415d3c:	ldr	x1, [sp, #72]
  415d40:	add	x0, x1, x0
  415d44:	ldrb	w0, [x0]
  415d48:	and	x0, x0, #0xff
  415d4c:	mov	x1, x0
  415d50:	ldr	x0, [sp, #64]
  415d54:	bl	408ebc <error@@Base+0x7074>
  415d58:	ldr	w0, [sp, #108]
  415d5c:	add	w0, w0, #0x1
  415d60:	str	w0, [sp, #108]
  415d64:	ldr	w0, [sp, #108]
  415d68:	cmp	w0, #0xff
  415d6c:	b.le	415d14 <error@@Base+0x13ecc>
  415d70:	b	415fbc <error@@Base+0x14174>
  415d74:	str	wzr, [sp, #108]
  415d78:	b	415dbc <error@@Base+0x13f74>
  415d7c:	bl	401a20 <__ctype_b_loc@plt>
  415d80:	ldr	x1, [x0]
  415d84:	ldrsw	x0, [sp, #108]
  415d88:	lsl	x0, x0, #1
  415d8c:	add	x0, x1, x0
  415d90:	ldrh	w0, [x0]
  415d94:	sxth	w0, w0
  415d98:	cmp	w0, #0x0
  415d9c:	b.ge	415db0 <error@@Base+0x13f68>  // b.tcont
  415da0:	ldrsw	x0, [sp, #108]
  415da4:	mov	x1, x0
  415da8:	ldr	x0, [sp, #64]
  415dac:	bl	408ebc <error@@Base+0x7074>
  415db0:	ldr	w0, [sp, #108]
  415db4:	add	w0, w0, #0x1
  415db8:	str	w0, [sp, #108]
  415dbc:	ldr	w0, [sp, #108]
  415dc0:	cmp	w0, #0xff
  415dc4:	b.le	415d7c <error@@Base+0x13f34>
  415dc8:	b	415fbc <error@@Base+0x14174>
  415dcc:	adrp	x0, 422000 <error@@Base+0x201b8>
  415dd0:	add	x1, x0, #0x968
  415dd4:	ldr	x0, [sp, #96]
  415dd8:	bl	401a10 <strcmp@plt>
  415ddc:	cmp	w0, #0x0
  415de0:	b.ne	415ec0 <error@@Base+0x14078>  // b.any
  415de4:	ldr	x0, [sp, #72]
  415de8:	cmp	x0, #0x0
  415dec:	cset	w0, ne  // ne = any
  415df0:	and	w0, w0, #0xff
  415df4:	and	x0, x0, #0xff
  415df8:	cmp	x0, #0x0
  415dfc:	b.eq	415e68 <error@@Base+0x14020>  // b.none
  415e00:	str	wzr, [sp, #108]
  415e04:	b	415e58 <error@@Base+0x14010>
  415e08:	bl	401a20 <__ctype_b_loc@plt>
  415e0c:	ldr	x1, [x0]
  415e10:	ldrsw	x0, [sp, #108]
  415e14:	lsl	x0, x0, #1
  415e18:	add	x0, x1, x0
  415e1c:	ldrh	w0, [x0]
  415e20:	and	w0, w0, #0x4
  415e24:	cmp	w0, #0x0
  415e28:	b.eq	415e4c <error@@Base+0x14004>  // b.none
  415e2c:	ldrsw	x0, [sp, #108]
  415e30:	ldr	x1, [sp, #72]
  415e34:	add	x0, x1, x0
  415e38:	ldrb	w0, [x0]
  415e3c:	and	x0, x0, #0xff
  415e40:	mov	x1, x0
  415e44:	ldr	x0, [sp, #64]
  415e48:	bl	408ebc <error@@Base+0x7074>
  415e4c:	ldr	w0, [sp, #108]
  415e50:	add	w0, w0, #0x1
  415e54:	str	w0, [sp, #108]
  415e58:	ldr	w0, [sp, #108]
  415e5c:	cmp	w0, #0xff
  415e60:	b.le	415e08 <error@@Base+0x13fc0>
  415e64:	b	415fbc <error@@Base+0x14174>
  415e68:	str	wzr, [sp, #108]
  415e6c:	b	415eb0 <error@@Base+0x14068>
  415e70:	bl	401a20 <__ctype_b_loc@plt>
  415e74:	ldr	x1, [x0]
  415e78:	ldrsw	x0, [sp, #108]
  415e7c:	lsl	x0, x0, #1
  415e80:	add	x0, x1, x0
  415e84:	ldrh	w0, [x0]
  415e88:	and	w0, w0, #0x4
  415e8c:	cmp	w0, #0x0
  415e90:	b.eq	415ea4 <error@@Base+0x1405c>  // b.none
  415e94:	ldrsw	x0, [sp, #108]
  415e98:	mov	x1, x0
  415e9c:	ldr	x0, [sp, #64]
  415ea0:	bl	408ebc <error@@Base+0x7074>
  415ea4:	ldr	w0, [sp, #108]
  415ea8:	add	w0, w0, #0x1
  415eac:	str	w0, [sp, #108]
  415eb0:	ldr	w0, [sp, #108]
  415eb4:	cmp	w0, #0xff
  415eb8:	b.le	415e70 <error@@Base+0x14028>
  415ebc:	b	415fbc <error@@Base+0x14174>
  415ec0:	adrp	x0, 422000 <error@@Base+0x201b8>
  415ec4:	add	x1, x0, #0x970
  415ec8:	ldr	x0, [sp, #96]
  415ecc:	bl	401a10 <strcmp@plt>
  415ed0:	cmp	w0, #0x0
  415ed4:	b.ne	415fb4 <error@@Base+0x1416c>  // b.any
  415ed8:	ldr	x0, [sp, #72]
  415edc:	cmp	x0, #0x0
  415ee0:	cset	w0, ne  // ne = any
  415ee4:	and	w0, w0, #0xff
  415ee8:	and	x0, x0, #0xff
  415eec:	cmp	x0, #0x0
  415ef0:	b.eq	415f5c <error@@Base+0x14114>  // b.none
  415ef4:	str	wzr, [sp, #108]
  415ef8:	b	415f4c <error@@Base+0x14104>
  415efc:	bl	401a20 <__ctype_b_loc@plt>
  415f00:	ldr	x1, [x0]
  415f04:	ldrsw	x0, [sp, #108]
  415f08:	lsl	x0, x0, #1
  415f0c:	add	x0, x1, x0
  415f10:	ldrh	w0, [x0]
  415f14:	and	w0, w0, #0x1000
  415f18:	cmp	w0, #0x0
  415f1c:	b.eq	415f40 <error@@Base+0x140f8>  // b.none
  415f20:	ldrsw	x0, [sp, #108]
  415f24:	ldr	x1, [sp, #72]
  415f28:	add	x0, x1, x0
  415f2c:	ldrb	w0, [x0]
  415f30:	and	x0, x0, #0xff
  415f34:	mov	x1, x0
  415f38:	ldr	x0, [sp, #64]
  415f3c:	bl	408ebc <error@@Base+0x7074>
  415f40:	ldr	w0, [sp, #108]
  415f44:	add	w0, w0, #0x1
  415f48:	str	w0, [sp, #108]
  415f4c:	ldr	w0, [sp, #108]
  415f50:	cmp	w0, #0xff
  415f54:	b.le	415efc <error@@Base+0x140b4>
  415f58:	b	415fbc <error@@Base+0x14174>
  415f5c:	str	wzr, [sp, #108]
  415f60:	b	415fa4 <error@@Base+0x1415c>
  415f64:	bl	401a20 <__ctype_b_loc@plt>
  415f68:	ldr	x1, [x0]
  415f6c:	ldrsw	x0, [sp, #108]
  415f70:	lsl	x0, x0, #1
  415f74:	add	x0, x1, x0
  415f78:	ldrh	w0, [x0]
  415f7c:	and	w0, w0, #0x1000
  415f80:	cmp	w0, #0x0
  415f84:	b.eq	415f98 <error@@Base+0x14150>  // b.none
  415f88:	ldrsw	x0, [sp, #108]
  415f8c:	mov	x1, x0
  415f90:	ldr	x0, [sp, #64]
  415f94:	bl	408ebc <error@@Base+0x7074>
  415f98:	ldr	w0, [sp, #108]
  415f9c:	add	w0, w0, #0x1
  415fa0:	str	w0, [sp, #108]
  415fa4:	ldr	w0, [sp, #108]
  415fa8:	cmp	w0, #0xff
  415fac:	b.le	415f64 <error@@Base+0x1411c>
  415fb0:	b	415fbc <error@@Base+0x14174>
  415fb4:	mov	w0, #0x4                   	// #4
  415fb8:	b	415fc0 <error@@Base+0x14178>
  415fbc:	mov	w0, #0x0                   	// #0
  415fc0:	ldr	x19, [sp, #16]
  415fc4:	ldp	x29, x30, [sp], #112
  415fc8:	ret
  415fcc:	stp	x29, x30, [sp, #-128]!
  415fd0:	mov	x29, sp
  415fd4:	str	x0, [sp, #56]
  415fd8:	str	x1, [sp, #48]
  415fdc:	str	x2, [sp, #40]
  415fe0:	str	x3, [sp, #32]
  415fe4:	strb	w4, [sp, #31]
  415fe8:	str	x5, [sp, #16]
  415fec:	str	xzr, [sp, #80]
  415ff0:	mov	x1, #0x1                   	// #1
  415ff4:	mov	x0, #0x20                  	// #32
  415ff8:	bl	4018e0 <calloc@plt>
  415ffc:	str	x0, [sp, #120]
  416000:	ldr	x0, [sp, #120]
  416004:	cmp	x0, #0x0
  416008:	cset	w0, eq  // eq = none
  41600c:	and	w0, w0, #0xff
  416010:	and	x0, x0, #0xff
  416014:	cmp	x0, #0x0
  416018:	b.eq	416030 <error@@Base+0x141e8>  // b.none
  41601c:	ldr	x0, [sp, #16]
  416020:	mov	w1, #0xc                   	// #12
  416024:	str	w1, [x0]
  416028:	mov	x0, #0x0                   	// #0
  41602c:	b	416284 <error@@Base+0x1443c>
  416030:	mov	x1, #0x1                   	// #1
  416034:	mov	x0, #0x50                  	// #80
  416038:	bl	4018e0 <calloc@plt>
  41603c:	str	x0, [sp, #112]
  416040:	ldr	x0, [sp, #112]
  416044:	cmp	x0, #0x0
  416048:	cset	w0, eq  // eq = none
  41604c:	and	w0, w0, #0xff
  416050:	and	x0, x0, #0xff
  416054:	cmp	x0, #0x0
  416058:	b.eq	416078 <error@@Base+0x14230>  // b.none
  41605c:	ldr	x0, [sp, #120]
  416060:	bl	401a40 <free@plt>
  416064:	ldr	x0, [sp, #16]
  416068:	mov	w1, #0xc                   	// #12
  41606c:	str	w1, [x0]
  416070:	mov	x0, #0x0                   	// #0
  416074:	b	416284 <error@@Base+0x1443c>
  416078:	ldr	x1, [sp, #112]
  41607c:	ldrb	w0, [x1, #32]
  416080:	ldrb	w2, [sp, #31]
  416084:	bfxil	w0, w2, #0, #1
  416088:	strb	w0, [x1, #32]
  41608c:	add	x0, sp, #0x50
  416090:	mov	x5, #0x0                   	// #0
  416094:	ldr	x4, [sp, #40]
  416098:	mov	x3, x0
  41609c:	ldr	x2, [sp, #112]
  4160a0:	ldr	x1, [sp, #120]
  4160a4:	ldr	x0, [sp, #48]
  4160a8:	bl	415304 <error@@Base+0x134bc>
  4160ac:	str	w0, [sp, #108]
  4160b0:	ldr	w0, [sp, #108]
  4160b4:	cmp	w0, #0x0
  4160b8:	cset	w0, ne  // ne = any
  4160bc:	and	w0, w0, #0xff
  4160c0:	and	x0, x0, #0xff
  4160c4:	cmp	x0, #0x0
  4160c8:	b.eq	416114 <error@@Base+0x142cc>  // b.none
  4160cc:	ldr	x0, [sp, #120]
  4160d0:	bl	401a40 <free@plt>
  4160d4:	ldr	x0, [sp, #112]
  4160d8:	bl	4163a8 <error@@Base+0x14560>
  4160dc:	ldr	x0, [sp, #16]
  4160e0:	ldr	w1, [sp, #108]
  4160e4:	str	w1, [x0]
  4160e8:	mov	x0, #0x0                   	// #0
  4160ec:	b	416284 <error@@Base+0x1443c>
  4160f0:	ldr	x0, [sp, #32]
  4160f4:	ldrb	w0, [x0]
  4160f8:	and	x0, x0, #0xff
  4160fc:	mov	x1, x0
  416100:	ldr	x0, [sp, #120]
  416104:	bl	408ebc <error@@Base+0x7074>
  416108:	ldr	x0, [sp, #32]
  41610c:	add	x0, x0, #0x1
  416110:	str	x0, [sp, #32]
  416114:	ldr	x0, [sp, #32]
  416118:	ldrb	w0, [x0]
  41611c:	cmp	w0, #0x0
  416120:	b.ne	4160f0 <error@@Base+0x142a8>  // b.any
  416124:	ldrb	w0, [sp, #31]
  416128:	cmp	w0, #0x0
  41612c:	b.eq	416138 <error@@Base+0x142f0>  // b.none
  416130:	ldr	x0, [sp, #120]
  416134:	bl	409094 <error@@Base+0x724c>
  416138:	ldr	x0, [sp, #56]
  41613c:	ldr	w0, [x0, #180]
  416140:	cmp	w0, #0x1
  416144:	b.le	41615c <error@@Base+0x14314>
  416148:	ldr	x0, [sp, #56]
  41614c:	ldr	x0, [x0, #120]
  416150:	mov	x1, x0
  416154:	ldr	x0, [sp, #120]
  416158:	bl	409174 <error@@Base+0x732c>
  41615c:	mov	w0, #0x3                   	// #3
  416160:	strb	w0, [sp, #72]
  416164:	ldr	x0, [sp, #120]
  416168:	str	x0, [sp, #64]
  41616c:	add	x0, sp, #0x40
  416170:	mov	x3, x0
  416174:	mov	x2, #0x0                   	// #0
  416178:	mov	x1, #0x0                   	// #0
  41617c:	ldr	x0, [sp, #56]
  416180:	bl	41643c <error@@Base+0x145f4>
  416184:	str	x0, [sp, #96]
  416188:	ldr	x0, [sp, #96]
  41618c:	cmp	x0, #0x0
  416190:	cset	w0, eq  // eq = none
  416194:	and	w0, w0, #0xff
  416198:	and	x0, x0, #0xff
  41619c:	cmp	x0, #0x0
  4161a0:	b.ne	416258 <error@@Base+0x14410>  // b.any
  4161a4:	ldr	x0, [sp, #56]
  4161a8:	ldr	w0, [x0, #180]
  4161ac:	cmp	w0, #0x1
  4161b0:	b.le	416248 <error@@Base+0x14400>
  4161b4:	mov	w0, #0x6                   	// #6
  4161b8:	strb	w0, [sp, #72]
  4161bc:	ldr	x0, [sp, #112]
  4161c0:	str	x0, [sp, #64]
  4161c4:	ldr	x0, [sp, #56]
  4161c8:	ldrb	w1, [x0, #176]
  4161cc:	orr	w1, w1, #0x2
  4161d0:	strb	w1, [x0, #176]
  4161d4:	add	x0, sp, #0x40
  4161d8:	mov	x3, x0
  4161dc:	mov	x2, #0x0                   	// #0
  4161e0:	mov	x1, #0x0                   	// #0
  4161e4:	ldr	x0, [sp, #56]
  4161e8:	bl	41643c <error@@Base+0x145f4>
  4161ec:	str	x0, [sp, #88]
  4161f0:	ldr	x0, [sp, #88]
  4161f4:	cmp	x0, #0x0
  4161f8:	cset	w0, eq  // eq = none
  4161fc:	and	w0, w0, #0xff
  416200:	and	x0, x0, #0xff
  416204:	cmp	x0, #0x0
  416208:	b.ne	416260 <error@@Base+0x14418>  // b.any
  41620c:	mov	w3, #0xa                   	// #10
  416210:	ldr	x2, [sp, #88]
  416214:	ldr	x1, [sp, #96]
  416218:	ldr	x0, [sp, #56]
  41621c:	bl	4163f8 <error@@Base+0x145b0>
  416220:	str	x0, [sp, #96]
  416224:	ldr	x0, [sp, #88]
  416228:	cmp	x0, #0x0
  41622c:	cset	w0, ne  // ne = any
  416230:	and	w0, w0, #0xff
  416234:	and	x0, x0, #0xff
  416238:	cmp	x0, #0x0
  41623c:	b.eq	416264 <error@@Base+0x1441c>  // b.none
  416240:	ldr	x0, [sp, #96]
  416244:	b	416284 <error@@Base+0x1443c>
  416248:	ldr	x0, [sp, #112]
  41624c:	bl	4163a8 <error@@Base+0x14560>
  416250:	ldr	x0, [sp, #96]
  416254:	b	416284 <error@@Base+0x1443c>
  416258:	nop
  41625c:	b	416264 <error@@Base+0x1441c>
  416260:	nop
  416264:	ldr	x0, [sp, #120]
  416268:	bl	401a40 <free@plt>
  41626c:	ldr	x0, [sp, #112]
  416270:	bl	4163a8 <error@@Base+0x14560>
  416274:	ldr	x0, [sp, #16]
  416278:	mov	w1, #0xc                   	// #12
  41627c:	str	w1, [x0]
  416280:	mov	x0, #0x0                   	// #0
  416284:	ldp	x29, x30, [sp], #128
  416288:	ret
  41628c:	stp	x29, x30, [sp, #-64]!
  416290:	mov	x29, sp
  416294:	str	x0, [sp, #40]
  416298:	str	x1, [sp, #32]
  41629c:	str	x2, [sp, #24]
  4162a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4162a4:	str	x0, [sp, #56]
  4162a8:	ldr	x2, [sp, #24]
  4162ac:	ldr	x1, [sp, #40]
  4162b0:	ldr	x0, [sp, #32]
  4162b4:	bl	411c40 <error@@Base+0xfdf8>
  4162b8:	ldr	x0, [sp, #32]
  4162bc:	ldrb	w0, [x0]
  4162c0:	strb	w0, [sp, #55]
  4162c4:	ldr	x0, [sp, #32]
  4162c8:	ldrb	w0, [x0, #8]
  4162cc:	cmp	w0, #0x2
  4162d0:	cset	w0, eq  // eq = none
  4162d4:	and	w0, w0, #0xff
  4162d8:	and	x0, x0, #0xff
  4162dc:	cmp	x0, #0x0
  4162e0:	b.eq	4162ec <error@@Base+0x144a4>  // b.none
  4162e4:	mov	x0, #0xfffffffffffffffe    	// #-2
  4162e8:	b	4163a0 <error@@Base+0x14558>
  4162ec:	ldr	x0, [sp, #32]
  4162f0:	ldrb	w0, [x0, #8]
  4162f4:	cmp	w0, #0x18
  4162f8:	b.eq	41639c <error@@Base+0x14554>  // b.none
  4162fc:	ldrb	w0, [sp, #55]
  416300:	cmp	w0, #0x2c
  416304:	b.eq	41639c <error@@Base+0x14554>  // b.none
  416308:	ldr	x0, [sp, #32]
  41630c:	ldrb	w0, [x0, #8]
  416310:	cmp	w0, #0x1
  416314:	b.ne	416390 <error@@Base+0x14548>  // b.any
  416318:	ldrb	w0, [sp, #55]
  41631c:	cmp	w0, #0x2f
  416320:	b.ls	416390 <error@@Base+0x14548>  // b.plast
  416324:	ldrb	w0, [sp, #55]
  416328:	cmp	w0, #0x39
  41632c:	b.hi	416390 <error@@Base+0x14548>  // b.pmore
  416330:	ldr	x0, [sp, #56]
  416334:	cmn	x0, #0x2
  416338:	b.eq	416390 <error@@Base+0x14548>  // b.none
  41633c:	ldr	x0, [sp, #56]
  416340:	cmn	x0, #0x1
  416344:	b.ne	416358 <error@@Base+0x14510>  // b.any
  416348:	ldrb	w0, [sp, #55]
  41634c:	sub	w0, w0, #0x30
  416350:	sxtw	x0, w0
  416354:	b	416394 <error@@Base+0x1454c>
  416358:	ldr	x1, [sp, #56]
  41635c:	mov	x0, x1
  416360:	lsl	x0, x0, #2
  416364:	add	x0, x0, x1
  416368:	lsl	x0, x0, #1
  41636c:	mov	x1, x0
  416370:	ldrb	w0, [sp, #55]
  416374:	add	x0, x1, x0
  416378:	mov	x2, #0x8030                	// #32816
  41637c:	mov	x1, #0x8030                	// #32816
  416380:	cmp	x0, x2
  416384:	csel	x0, x0, x1, le
  416388:	sub	x0, x0, #0x30
  41638c:	b	416394 <error@@Base+0x1454c>
  416390:	mov	x0, #0xfffffffffffffffe    	// #-2
  416394:	str	x0, [sp, #56]
  416398:	b	4162a8 <error@@Base+0x14460>
  41639c:	ldr	x0, [sp, #56]
  4163a0:	ldp	x29, x30, [sp], #64
  4163a4:	ret
  4163a8:	stp	x29, x30, [sp, #-32]!
  4163ac:	mov	x29, sp
  4163b0:	str	x0, [sp, #24]
  4163b4:	ldr	x0, [sp, #24]
  4163b8:	ldr	x0, [x0]
  4163bc:	bl	401a40 <free@plt>
  4163c0:	ldr	x0, [sp, #24]
  4163c4:	ldr	x0, [x0, #8]
  4163c8:	bl	401a40 <free@plt>
  4163cc:	ldr	x0, [sp, #24]
  4163d0:	ldr	x0, [x0, #16]
  4163d4:	bl	401a40 <free@plt>
  4163d8:	ldr	x0, [sp, #24]
  4163dc:	ldr	x0, [x0, #24]
  4163e0:	bl	401a40 <free@plt>
  4163e4:	ldr	x0, [sp, #24]
  4163e8:	bl	401a40 <free@plt>
  4163ec:	nop
  4163f0:	ldp	x29, x30, [sp], #32
  4163f4:	ret
  4163f8:	stp	x29, x30, [sp, #-64]!
  4163fc:	mov	x29, sp
  416400:	str	x0, [sp, #40]
  416404:	str	x1, [sp, #32]
  416408:	str	x2, [sp, #24]
  41640c:	str	w3, [sp, #20]
  416410:	ldr	w0, [sp, #20]
  416414:	and	w0, w0, #0xff
  416418:	strb	w0, [sp, #56]
  41641c:	add	x0, sp, #0x30
  416420:	mov	x3, x0
  416424:	ldr	x2, [sp, #24]
  416428:	ldr	x1, [sp, #32]
  41642c:	ldr	x0, [sp, #40]
  416430:	bl	41643c <error@@Base+0x145f4>
  416434:	ldp	x29, x30, [sp], #64
  416438:	ret
  41643c:	stp	x29, x30, [sp, #-64]!
  416440:	mov	x29, sp
  416444:	str	x0, [sp, #40]
  416448:	str	x1, [sp, #32]
  41644c:	str	x2, [sp, #24]
  416450:	str	x3, [sp, #16]
  416454:	ldr	x0, [sp, #40]
  416458:	ldr	w0, [x0, #128]
  41645c:	cmp	w0, #0xf
  416460:	cset	w0, eq  // eq = none
  416464:	and	w0, w0, #0xff
  416468:	and	x0, x0, #0xff
  41646c:	cmp	x0, #0x0
  416470:	b.eq	4164b8 <error@@Base+0x14670>  // b.none
  416474:	mov	x0, #0x3c8                 	// #968
  416478:	bl	401850 <malloc@plt>
  41647c:	str	x0, [sp, #56]
  416480:	ldr	x0, [sp, #56]
  416484:	cmp	x0, #0x0
  416488:	b.ne	416494 <error@@Base+0x1464c>  // b.any
  41648c:	mov	x0, #0x0                   	// #0
  416490:	b	416588 <error@@Base+0x14740>
  416494:	ldr	x0, [sp, #40]
  416498:	ldr	x1, [x0, #112]
  41649c:	ldr	x0, [sp, #56]
  4164a0:	str	x1, [x0]
  4164a4:	ldr	x0, [sp, #40]
  4164a8:	ldr	x1, [sp, #56]
  4164ac:	str	x1, [x0, #112]
  4164b0:	ldr	x0, [sp, #40]
  4164b4:	str	wzr, [x0, #128]
  4164b8:	ldr	x0, [sp, #40]
  4164bc:	ldr	x1, [x0, #112]
  4164c0:	ldr	x0, [sp, #40]
  4164c4:	ldr	w0, [x0, #128]
  4164c8:	add	w3, w0, #0x1
  4164cc:	ldr	x2, [sp, #40]
  4164d0:	str	w3, [x2, #128]
  4164d4:	sxtw	x0, w0
  4164d8:	lsl	x0, x0, #6
  4164dc:	add	x0, x1, x0
  4164e0:	add	x0, x0, #0x8
  4164e4:	str	x0, [sp, #48]
  4164e8:	ldr	x0, [sp, #48]
  4164ec:	str	xzr, [x0]
  4164f0:	ldr	x0, [sp, #48]
  4164f4:	ldr	x1, [sp, #32]
  4164f8:	str	x1, [x0, #8]
  4164fc:	ldr	x0, [sp, #48]
  416500:	ldr	x1, [sp, #24]
  416504:	str	x1, [x0, #16]
  416508:	ldr	x2, [sp, #48]
  41650c:	ldr	x0, [sp, #16]
  416510:	ldp	x0, x1, [x0]
  416514:	stp	x0, x1, [x2, #40]
  416518:	ldr	x0, [sp, #48]
  41651c:	ldrb	w1, [x0, #50]
  416520:	and	w1, w1, #0xfffffffb
  416524:	strb	w1, [x0, #50]
  416528:	ldr	x0, [sp, #48]
  41652c:	ldrb	w1, [x0, #50]
  416530:	and	w1, w1, #0xfffffff7
  416534:	strb	w1, [x0, #50]
  416538:	ldr	x0, [sp, #48]
  41653c:	str	xzr, [x0, #24]
  416540:	ldr	x0, [sp, #48]
  416544:	str	xzr, [x0, #32]
  416548:	ldr	x0, [sp, #48]
  41654c:	mov	x1, #0xffffffffffffffff    	// #-1
  416550:	str	x1, [x0, #56]
  416554:	ldr	x0, [sp, #32]
  416558:	cmp	x0, #0x0
  41655c:	b.eq	41656c <error@@Base+0x14724>  // b.none
  416560:	ldr	x0, [sp, #32]
  416564:	ldr	x1, [sp, #48]
  416568:	str	x1, [x0]
  41656c:	ldr	x0, [sp, #24]
  416570:	cmp	x0, #0x0
  416574:	b.eq	416584 <error@@Base+0x1473c>  // b.none
  416578:	ldr	x0, [sp, #24]
  41657c:	ldr	x1, [sp, #48]
  416580:	str	x1, [x0]
  416584:	ldr	x0, [sp, #48]
  416588:	ldp	x29, x30, [sp], #64
  41658c:	ret
  416590:	sub	sp, sp, #0x20
  416594:	str	x0, [sp, #8]
  416598:	str	x1, [sp]
  41659c:	ldr	x0, [sp, #8]
  4165a0:	str	x0, [sp, #24]
  4165a4:	ldr	x0, [sp]
  4165a8:	ldrb	w0, [x0, #48]
  4165ac:	cmp	w0, #0x11
  4165b0:	b.ne	4165d8 <error@@Base+0x14790>  // b.any
  4165b4:	ldr	x0, [sp]
  4165b8:	ldr	x0, [x0, #40]
  4165bc:	ldr	x1, [sp, #24]
  4165c0:	cmp	x1, x0
  4165c4:	b.ne	4165d8 <error@@Base+0x14790>  // b.any
  4165c8:	ldr	x0, [sp]
  4165cc:	ldrb	w1, [x0, #50]
  4165d0:	orr	w1, w1, #0x8
  4165d4:	strb	w1, [x0, #50]
  4165d8:	mov	w0, #0x0                   	// #0
  4165dc:	add	sp, sp, #0x20
  4165e0:	ret
  4165e4:	stp	x29, x30, [sp, #-32]!
  4165e8:	mov	x29, sp
  4165ec:	str	x0, [sp, #24]
  4165f0:	ldr	x0, [sp, #24]
  4165f4:	ldrb	w0, [x0, #8]
  4165f8:	cmp	w0, #0x6
  4165fc:	b.ne	416628 <error@@Base+0x147e0>  // b.any
  416600:	ldr	x0, [sp, #24]
  416604:	ldrb	w0, [x0, #10]
  416608:	and	w0, w0, #0x4
  41660c:	and	w0, w0, #0xff
  416610:	cmp	w0, #0x0
  416614:	b.ne	416628 <error@@Base+0x147e0>  // b.any
  416618:	ldr	x0, [sp, #24]
  41661c:	ldr	x0, [x0]
  416620:	bl	4163a8 <error@@Base+0x14560>
  416624:	b	41665c <error@@Base+0x14814>
  416628:	ldr	x0, [sp, #24]
  41662c:	ldrb	w0, [x0, #8]
  416630:	cmp	w0, #0x3
  416634:	b.ne	41665c <error@@Base+0x14814>  // b.any
  416638:	ldr	x0, [sp, #24]
  41663c:	ldrb	w0, [x0, #10]
  416640:	and	w0, w0, #0x4
  416644:	and	w0, w0, #0xff
  416648:	cmp	w0, #0x0
  41664c:	b.ne	41665c <error@@Base+0x14814>  // b.any
  416650:	ldr	x0, [sp, #24]
  416654:	ldr	x0, [x0]
  416658:	bl	401a40 <free@plt>
  41665c:	nop
  416660:	ldp	x29, x30, [sp], #32
  416664:	ret
  416668:	stp	x29, x30, [sp, #-32]!
  41666c:	mov	x29, sp
  416670:	str	x0, [sp, #24]
  416674:	str	x1, [sp, #16]
  416678:	ldr	x0, [sp, #16]
  41667c:	add	x0, x0, #0x28
  416680:	bl	4165e4 <error@@Base+0x1479c>
  416684:	mov	w0, #0x0                   	// #0
  416688:	ldp	x29, x30, [sp], #32
  41668c:	ret
  416690:	stp	x29, x30, [sp, #-80]!
  416694:	mov	x29, sp
  416698:	str	x0, [sp, #24]
  41669c:	str	x1, [sp, #16]
  4166a0:	add	x0, sp, #0x28
  4166a4:	str	x0, [sp, #64]
  4166a8:	ldr	x0, [sp, #24]
  4166ac:	ldr	x0, [x0]
  4166b0:	str	x0, [sp, #56]
  4166b4:	ldr	x0, [sp, #24]
  4166b8:	str	x0, [sp, #72]
  4166bc:	ldr	x0, [sp, #72]
  4166c0:	add	x0, x0, #0x28
  4166c4:	mov	x3, x0
  4166c8:	mov	x2, #0x0                   	// #0
  4166cc:	mov	x1, #0x0                   	// #0
  4166d0:	ldr	x0, [sp, #16]
  4166d4:	bl	41643c <error@@Base+0x145f4>
  4166d8:	mov	x1, x0
  4166dc:	ldr	x0, [sp, #64]
  4166e0:	str	x1, [x0]
  4166e4:	ldr	x0, [sp, #64]
  4166e8:	ldr	x0, [x0]
  4166ec:	cmp	x0, #0x0
  4166f0:	b.ne	4166fc <error@@Base+0x148b4>  // b.any
  4166f4:	mov	x0, #0x0                   	// #0
  4166f8:	b	4167d4 <error@@Base+0x1498c>
  4166fc:	ldr	x0, [sp, #64]
  416700:	ldr	x0, [x0]
  416704:	ldr	x1, [sp, #56]
  416708:	str	x1, [x0]
  41670c:	ldr	x0, [sp, #64]
  416710:	ldr	x0, [x0]
  416714:	ldrb	w1, [x0, #50]
  416718:	orr	w1, w1, #0x4
  41671c:	strb	w1, [x0, #50]
  416720:	ldr	x0, [sp, #64]
  416724:	ldr	x0, [x0]
  416728:	str	x0, [sp, #56]
  41672c:	ldr	x0, [sp, #72]
  416730:	ldr	x0, [x0, #8]
  416734:	cmp	x0, #0x0
  416738:	b.eq	416758 <error@@Base+0x14910>  // b.none
  41673c:	ldr	x0, [sp, #72]
  416740:	ldr	x0, [x0, #8]
  416744:	str	x0, [sp, #72]
  416748:	ldr	x0, [sp, #56]
  41674c:	add	x0, x0, #0x8
  416750:	str	x0, [sp, #64]
  416754:	b	4166bc <error@@Base+0x14874>
  416758:	str	xzr, [sp, #48]
  41675c:	b	416794 <error@@Base+0x1494c>
  416760:	ldr	x0, [sp, #72]
  416764:	str	x0, [sp, #48]
  416768:	ldr	x0, [sp, #72]
  41676c:	ldr	x0, [x0]
  416770:	str	x0, [sp, #72]
  416774:	ldr	x0, [sp, #56]
  416778:	ldr	x0, [x0]
  41677c:	str	x0, [sp, #56]
  416780:	ldr	x0, [sp, #72]
  416784:	cmp	x0, #0x0
  416788:	b.ne	416794 <error@@Base+0x1494c>  // b.any
  41678c:	ldr	x0, [sp, #40]
  416790:	b	4167d4 <error@@Base+0x1498c>
  416794:	ldr	x0, [sp, #72]
  416798:	ldr	x0, [x0, #16]
  41679c:	ldr	x1, [sp, #48]
  4167a0:	cmp	x1, x0
  4167a4:	b.eq	416760 <error@@Base+0x14918>  // b.none
  4167a8:	ldr	x0, [sp, #72]
  4167ac:	ldr	x0, [x0, #16]
  4167b0:	cmp	x0, #0x0
  4167b4:	b.eq	416760 <error@@Base+0x14918>  // b.none
  4167b8:	ldr	x0, [sp, #72]
  4167bc:	ldr	x0, [x0, #16]
  4167c0:	str	x0, [sp, #72]
  4167c4:	ldr	x0, [sp, #56]
  4167c8:	add	x0, x0, #0x10
  4167cc:	str	x0, [sp, #64]
  4167d0:	b	4166bc <error@@Base+0x14874>
  4167d4:	ldp	x29, x30, [sp], #80
  4167d8:	ret
  4167dc:	sub	sp, sp, #0x70
  4167e0:	stp	x29, x30, [sp, #16]
  4167e4:	add	x29, sp, #0x10
  4167e8:	str	x0, [sp, #72]
  4167ec:	str	x1, [sp, #64]
  4167f0:	str	x2, [sp, #56]
  4167f4:	str	x3, [sp, #48]
  4167f8:	str	w4, [sp, #44]
  4167fc:	ldr	x0, [sp, #72]
  416800:	ldr	x0, [x0]
  416804:	str	x0, [sp, #80]
  416808:	ldr	w0, [sp, #44]
  41680c:	and	w0, w0, #0xfffffff8
  416810:	cmp	w0, #0x0
  416814:	b.eq	416820 <error@@Base+0x149d8>  // b.none
  416818:	mov	w0, #0x2                   	// #2
  41681c:	b	4168e8 <error@@Base+0x14aa0>
  416820:	ldr	w0, [sp, #44]
  416824:	and	w0, w0, #0x4
  416828:	cmp	w0, #0x0
  41682c:	b.eq	41684c <error@@Base+0x14a04>  // b.none
  416830:	ldr	x0, [sp, #48]
  416834:	ldr	x0, [x0]
  416838:	str	x0, [sp, #96]
  41683c:	ldr	x0, [sp, #48]
  416840:	ldr	x0, [x0, #8]
  416844:	str	x0, [sp, #88]
  416848:	b	41685c <error@@Base+0x14a14>
  41684c:	str	xzr, [sp, #96]
  416850:	ldr	x0, [sp, #64]
  416854:	bl	401760 <strlen@plt>
  416858:	str	x0, [sp, #88]
  41685c:	ldr	x0, [sp, #72]
  416860:	ldrb	w0, [x0, #56]
  416864:	and	w0, w0, #0x10
  416868:	and	w0, w0, #0xff
  41686c:	cmp	w0, #0x0
  416870:	b.eq	4168a8 <error@@Base+0x14a60>  // b.none
  416874:	ldr	w0, [sp, #44]
  416878:	str	w0, [sp]
  41687c:	mov	x7, #0x0                   	// #0
  416880:	mov	x6, #0x0                   	// #0
  416884:	ldr	x5, [sp, #88]
  416888:	ldr	x4, [sp, #88]
  41688c:	ldr	x3, [sp, #96]
  416890:	ldr	x2, [sp, #88]
  416894:	ldr	x1, [sp, #64]
  416898:	ldr	x0, [sp, #72]
  41689c:	bl	41741c <error@@Base+0x155d4>
  4168a0:	str	w0, [sp, #108]
  4168a4:	b	4168d8 <error@@Base+0x14a90>
  4168a8:	ldr	w0, [sp, #44]
  4168ac:	str	w0, [sp]
  4168b0:	ldr	x7, [sp, #48]
  4168b4:	ldr	x6, [sp, #56]
  4168b8:	ldr	x5, [sp, #88]
  4168bc:	ldr	x4, [sp, #88]
  4168c0:	ldr	x3, [sp, #96]
  4168c4:	ldr	x2, [sp, #88]
  4168c8:	ldr	x1, [sp, #64]
  4168cc:	ldr	x0, [sp, #72]
  4168d0:	bl	41741c <error@@Base+0x155d4>
  4168d4:	str	w0, [sp, #108]
  4168d8:	ldr	w0, [sp, #108]
  4168dc:	cmp	w0, #0x0
  4168e0:	cset	w0, ne  // ne = any
  4168e4:	and	w0, w0, #0xff
  4168e8:	ldp	x29, x30, [sp, #16]
  4168ec:	add	sp, sp, #0x70
  4168f0:	ret
  4168f4:	stp	x29, x30, [sp, #-64]!
  4168f8:	mov	x29, sp
  4168fc:	str	x0, [sp, #56]
  416900:	str	x1, [sp, #48]
  416904:	str	x2, [sp, #40]
  416908:	str	x3, [sp, #32]
  41690c:	str	x4, [sp, #24]
  416910:	mov	w7, #0x1                   	// #1
  416914:	ldr	x6, [sp, #24]
  416918:	ldr	x5, [sp, #40]
  41691c:	mov	x4, #0x0                   	// #0
  416920:	ldr	x3, [sp, #32]
  416924:	ldr	x2, [sp, #40]
  416928:	ldr	x1, [sp, #48]
  41692c:	ldr	x0, [sp, #56]
  416930:	bl	416c0c <error@@Base+0x14dc4>
  416934:	ldp	x29, x30, [sp], #64
  416938:	ret
  41693c:	stp	x29, x30, [sp, #-64]!
  416940:	mov	x29, sp
  416944:	str	x0, [sp, #56]
  416948:	str	x1, [sp, #48]
  41694c:	str	x2, [sp, #40]
  416950:	str	x3, [sp, #32]
  416954:	str	x4, [sp, #24]
  416958:	str	x5, [sp, #16]
  41695c:	mov	w7, #0x0                   	// #0
  416960:	ldr	x6, [sp, #16]
  416964:	ldr	x5, [sp, #40]
  416968:	ldr	x4, [sp, #24]
  41696c:	ldr	x3, [sp, #32]
  416970:	ldr	x2, [sp, #40]
  416974:	ldr	x1, [sp, #48]
  416978:	ldr	x0, [sp, #56]
  41697c:	bl	416c0c <error@@Base+0x14dc4>
  416980:	ldp	x29, x30, [sp], #64
  416984:	ret
  416988:	sub	sp, sp, #0x60
  41698c:	stp	x29, x30, [sp, #16]
  416990:	add	x29, sp, #0x10
  416994:	str	x0, [sp, #88]
  416998:	str	x1, [sp, #80]
  41699c:	str	x2, [sp, #72]
  4169a0:	str	x3, [sp, #64]
  4169a4:	str	x4, [sp, #56]
  4169a8:	str	x5, [sp, #48]
  4169ac:	str	x6, [sp, #40]
  4169b0:	str	x7, [sp, #32]
  4169b4:	mov	w0, #0x1                   	// #1
  4169b8:	strb	w0, [sp, #8]
  4169bc:	ldr	x0, [sp, #32]
  4169c0:	str	x0, [sp]
  4169c4:	ldr	x7, [sp, #40]
  4169c8:	mov	x6, #0x0                   	// #0
  4169cc:	ldr	x5, [sp, #48]
  4169d0:	ldr	x4, [sp, #56]
  4169d4:	ldr	x3, [sp, #64]
  4169d8:	ldr	x2, [sp, #72]
  4169dc:	ldr	x1, [sp, #80]
  4169e0:	ldr	x0, [sp, #88]
  4169e4:	bl	416a5c <error@@Base+0x14c14>
  4169e8:	ldp	x29, x30, [sp, #16]
  4169ec:	add	sp, sp, #0x60
  4169f0:	ret
  4169f4:	sub	sp, sp, #0x60
  4169f8:	stp	x29, x30, [sp, #16]
  4169fc:	add	x29, sp, #0x10
  416a00:	str	x0, [sp, #88]
  416a04:	str	x1, [sp, #80]
  416a08:	str	x2, [sp, #72]
  416a0c:	str	x3, [sp, #64]
  416a10:	str	x4, [sp, #56]
  416a14:	str	x5, [sp, #48]
  416a18:	str	x6, [sp, #40]
  416a1c:	str	x7, [sp, #32]
  416a20:	strb	wzr, [sp, #8]
  416a24:	ldr	x0, [sp, #96]
  416a28:	str	x0, [sp]
  416a2c:	ldr	x7, [sp, #32]
  416a30:	ldr	x6, [sp, #40]
  416a34:	ldr	x5, [sp, #48]
  416a38:	ldr	x4, [sp, #56]
  416a3c:	ldr	x3, [sp, #64]
  416a40:	ldr	x2, [sp, #72]
  416a44:	ldr	x1, [sp, #80]
  416a48:	ldr	x0, [sp, #88]
  416a4c:	bl	416a5c <error@@Base+0x14c14>
  416a50:	ldp	x29, x30, [sp, #16]
  416a54:	add	sp, sp, #0x60
  416a58:	ret
  416a5c:	stp	x29, x30, [sp, #-112]!
  416a60:	mov	x29, sp
  416a64:	str	x0, [sp, #72]
  416a68:	str	x1, [sp, #64]
  416a6c:	str	x2, [sp, #56]
  416a70:	str	x3, [sp, #48]
  416a74:	str	x4, [sp, #40]
  416a78:	str	x5, [sp, #32]
  416a7c:	str	x6, [sp, #24]
  416a80:	str	x7, [sp, #16]
  416a84:	str	xzr, [sp, #96]
  416a88:	ldr	x0, [sp, #56]
  416a8c:	lsr	x0, x0, #63
  416a90:	and	w0, w0, #0xff
  416a94:	and	x0, x0, #0xff
  416a98:	cmp	x0, #0x0
  416a9c:	b.ne	416ab8 <error@@Base+0x14c70>  // b.any
  416aa0:	ldr	x0, [sp, #40]
  416aa4:	lsr	x0, x0, #63
  416aa8:	and	w0, w0, #0xff
  416aac:	and	x0, x0, #0xff
  416ab0:	cmp	x0, #0x0
  416ab4:	b.eq	416ac0 <error@@Base+0x14c78>  // b.none
  416ab8:	mov	w0, #0x1                   	// #1
  416abc:	b	416ac4 <error@@Base+0x14c7c>
  416ac0:	mov	w0, #0x0                   	// #0
  416ac4:	cmp	w0, #0x0
  416ac8:	b.ne	416ae4 <error@@Base+0x14c9c>  // b.any
  416acc:	ldr	x0, [sp, #112]
  416ad0:	lsr	x0, x0, #63
  416ad4:	and	w0, w0, #0xff
  416ad8:	and	x0, x0, #0xff
  416adc:	cmp	x0, #0x0
  416ae0:	b.eq	416aec <error@@Base+0x14ca4>  // b.none
  416ae4:	mov	w0, #0x1                   	// #1
  416ae8:	b	416af0 <error@@Base+0x14ca8>
  416aec:	mov	w0, #0x0                   	// #0
  416af0:	cmp	w0, #0x0
  416af4:	b.ne	416b2c <error@@Base+0x14ce4>  // b.any
  416af8:	mov	x2, #0x0                   	// #0
  416afc:	ldr	x1, [sp, #56]
  416b00:	ldr	x0, [sp, #40]
  416b04:	adds	x0, x1, x0
  416b08:	b.vc	416b10 <error@@Base+0x14cc8>
  416b0c:	mov	x2, #0x1                   	// #1
  416b10:	str	x0, [sp, #80]
  416b14:	mov	x0, x2
  416b18:	and	w0, w0, #0x1
  416b1c:	and	w0, w0, #0xff
  416b20:	sxtw	x0, w0
  416b24:	cmp	x0, #0x0
  416b28:	b.eq	416b34 <error@@Base+0x14cec>  // b.none
  416b2c:	mov	x0, #0xfffffffffffffffe    	// #-2
  416b30:	b	416c04 <error@@Base+0x14dbc>
  416b34:	ldr	x0, [sp, #40]
  416b38:	cmp	x0, #0x0
  416b3c:	b.le	416bc4 <error@@Base+0x14d7c>
  416b40:	ldr	x0, [sp, #56]
  416b44:	cmp	x0, #0x0
  416b48:	b.le	416bb8 <error@@Base+0x14d70>
  416b4c:	ldr	x0, [sp, #80]
  416b50:	bl	401850 <malloc@plt>
  416b54:	str	x0, [sp, #96]
  416b58:	ldr	x0, [sp, #96]
  416b5c:	cmp	x0, #0x0
  416b60:	cset	w0, eq  // eq = none
  416b64:	and	w0, w0, #0xff
  416b68:	and	x0, x0, #0xff
  416b6c:	cmp	x0, #0x0
  416b70:	b.eq	416b7c <error@@Base+0x14d34>  // b.none
  416b74:	mov	x0, #0xfffffffffffffffe    	// #-2
  416b78:	b	416c04 <error@@Base+0x14dbc>
  416b7c:	ldr	x0, [sp, #56]
  416b80:	mov	x2, x0
  416b84:	ldr	x1, [sp, #64]
  416b88:	ldr	x0, [sp, #96]
  416b8c:	bl	401730 <memcpy@plt>
  416b90:	ldr	x0, [sp, #56]
  416b94:	ldr	x1, [sp, #96]
  416b98:	add	x0, x1, x0
  416b9c:	ldr	x1, [sp, #40]
  416ba0:	mov	x2, x1
  416ba4:	ldr	x1, [sp, #48]
  416ba8:	bl	401730 <memcpy@plt>
  416bac:	ldr	x0, [sp, #96]
  416bb0:	str	x0, [sp, #104]
  416bb4:	b	416bcc <error@@Base+0x14d84>
  416bb8:	ldr	x0, [sp, #48]
  416bbc:	str	x0, [sp, #104]
  416bc0:	b	416bcc <error@@Base+0x14d84>
  416bc4:	ldr	x0, [sp, #64]
  416bc8:	str	x0, [sp, #104]
  416bcc:	ldr	x0, [sp, #80]
  416bd0:	ldrb	w7, [sp, #120]
  416bd4:	ldr	x6, [sp, #16]
  416bd8:	ldr	x5, [sp, #112]
  416bdc:	ldr	x4, [sp, #24]
  416be0:	ldr	x3, [sp, #32]
  416be4:	mov	x2, x0
  416be8:	ldr	x1, [sp, #104]
  416bec:	ldr	x0, [sp, #72]
  416bf0:	bl	416c0c <error@@Base+0x14dc4>
  416bf4:	str	x0, [sp, #88]
  416bf8:	ldr	x0, [sp, #96]
  416bfc:	bl	401a40 <free@plt>
  416c00:	ldr	x0, [sp, #88]
  416c04:	ldp	x29, x30, [sp], #112
  416c08:	ret
  416c0c:	sub	sp, sp, #0xa0
  416c10:	stp	x29, x30, [sp, #16]
  416c14:	add	x29, sp, #0x10
  416c18:	str	x0, [sp, #88]
  416c1c:	str	x1, [sp, #80]
  416c20:	str	x2, [sp, #72]
  416c24:	str	x3, [sp, #64]
  416c28:	str	x4, [sp, #56]
  416c2c:	str	x5, [sp, #48]
  416c30:	str	x6, [sp, #40]
  416c34:	strb	w7, [sp, #39]
  416c38:	str	wzr, [sp, #132]
  416c3c:	ldr	x0, [sp, #88]
  416c40:	ldr	x0, [x0]
  416c44:	str	x0, [sp, #120]
  416c48:	ldr	x1, [sp, #64]
  416c4c:	ldr	x0, [sp, #56]
  416c50:	add	x0, x1, x0
  416c54:	str	x0, [sp, #136]
  416c58:	ldr	x0, [sp, #64]
  416c5c:	lsr	x0, x0, #63
  416c60:	and	w0, w0, #0xff
  416c64:	and	x0, x0, #0xff
  416c68:	cmp	x0, #0x0
  416c6c:	b.ne	416c90 <error@@Base+0x14e48>  // b.any
  416c70:	ldr	x1, [sp, #64]
  416c74:	ldr	x0, [sp, #72]
  416c78:	cmp	x1, x0
  416c7c:	cset	w0, gt
  416c80:	and	w0, w0, #0xff
  416c84:	and	x0, x0, #0xff
  416c88:	cmp	x0, #0x0
  416c8c:	b.eq	416c98 <error@@Base+0x14e50>  // b.none
  416c90:	mov	x0, #0xffffffffffffffff    	// #-1
  416c94:	b	41706c <error@@Base+0x15224>
  416c98:	ldr	x1, [sp, #72]
  416c9c:	ldr	x0, [sp, #136]
  416ca0:	cmp	x1, x0
  416ca4:	cset	w0, lt  // lt = tstop
  416ca8:	and	w0, w0, #0xff
  416cac:	and	x0, x0, #0xff
  416cb0:	cmp	x0, #0x0
  416cb4:	b.ne	416d08 <error@@Base+0x14ec0>  // b.any
  416cb8:	ldr	x0, [sp, #56]
  416cbc:	mvn	x0, x0
  416cc0:	lsr	x0, x0, #63
  416cc4:	and	w0, w0, #0xff
  416cc8:	and	x0, x0, #0xff
  416ccc:	cmp	x0, #0x0
  416cd0:	b.eq	416cfc <error@@Base+0x14eb4>  // b.none
  416cd4:	ldr	x1, [sp, #136]
  416cd8:	ldr	x0, [sp, #64]
  416cdc:	cmp	x1, x0
  416ce0:	cset	w0, lt  // lt = tstop
  416ce4:	and	w0, w0, #0xff
  416ce8:	and	x0, x0, #0xff
  416cec:	cmp	x0, #0x0
  416cf0:	b.eq	416cfc <error@@Base+0x14eb4>  // b.none
  416cf4:	mov	w0, #0x1                   	// #1
  416cf8:	b	416d00 <error@@Base+0x14eb8>
  416cfc:	mov	w0, #0x0                   	// #0
  416d00:	cmp	w0, #0x0
  416d04:	b.eq	416d14 <error@@Base+0x14ecc>  // b.none
  416d08:	ldr	x0, [sp, #72]
  416d0c:	str	x0, [sp, #136]
  416d10:	b	416d7c <error@@Base+0x14f34>
  416d14:	ldr	x0, [sp, #136]
  416d18:	lsr	x0, x0, #63
  416d1c:	and	w0, w0, #0xff
  416d20:	and	x0, x0, #0xff
  416d24:	cmp	x0, #0x0
  416d28:	b.ne	416d78 <error@@Base+0x14f30>  // b.any
  416d2c:	ldr	x0, [sp, #56]
  416d30:	lsr	x0, x0, #63
  416d34:	and	w0, w0, #0xff
  416d38:	and	x0, x0, #0xff
  416d3c:	cmp	x0, #0x0
  416d40:	b.eq	416d6c <error@@Base+0x14f24>  // b.none
  416d44:	ldr	x1, [sp, #64]
  416d48:	ldr	x0, [sp, #136]
  416d4c:	cmp	x1, x0
  416d50:	cset	w0, le
  416d54:	and	w0, w0, #0xff
  416d58:	and	x0, x0, #0xff
  416d5c:	cmp	x0, #0x0
  416d60:	b.eq	416d6c <error@@Base+0x14f24>  // b.none
  416d64:	mov	w0, #0x1                   	// #1
  416d68:	b	416d70 <error@@Base+0x14f28>
  416d6c:	mov	w0, #0x0                   	// #0
  416d70:	cmp	w0, #0x0
  416d74:	b.eq	416d7c <error@@Base+0x14f34>  // b.none
  416d78:	str	xzr, [sp, #136]
  416d7c:	ldr	x0, [sp, #88]
  416d80:	ldrb	w0, [x0, #56]
  416d84:	lsr	w0, w0, #5
  416d88:	and	w0, w0, #0xff
  416d8c:	and	w0, w0, #0x1
  416d90:	ldr	w1, [sp, #132]
  416d94:	orr	w0, w1, w0
  416d98:	str	w0, [sp, #132]
  416d9c:	ldr	x0, [sp, #88]
  416da0:	ldrb	w0, [x0, #56]
  416da4:	lsr	w0, w0, #5
  416da8:	and	w0, w0, #0xff
  416dac:	and	w0, w0, #0x2
  416db0:	ldr	w1, [sp, #132]
  416db4:	orr	w0, w1, w0
  416db8:	str	w0, [sp, #132]
  416dbc:	ldr	x1, [sp, #64]
  416dc0:	ldr	x0, [sp, #136]
  416dc4:	cmp	x1, x0
  416dc8:	b.ge	416dfc <error@@Base+0x14fb4>  // b.tcont
  416dcc:	ldr	x0, [sp, #88]
  416dd0:	ldr	x0, [x0, #32]
  416dd4:	cmp	x0, #0x0
  416dd8:	b.eq	416dfc <error@@Base+0x14fb4>  // b.none
  416ddc:	ldr	x0, [sp, #88]
  416de0:	ldrb	w0, [x0, #56]
  416de4:	and	w0, w0, #0x8
  416de8:	and	w0, w0, #0xff
  416dec:	cmp	w0, #0x0
  416df0:	b.ne	416dfc <error@@Base+0x14fb4>  // b.any
  416df4:	ldr	x0, [sp, #88]
  416df8:	bl	40e064 <error@@Base+0xc21c>
  416dfc:	ldr	x0, [sp, #88]
  416e00:	ldrb	w0, [x0, #56]
  416e04:	ubfx	x0, x0, #4, #1
  416e08:	and	w0, w0, #0xff
  416e0c:	and	x0, x0, #0xff
  416e10:	cmp	x0, #0x0
  416e14:	b.eq	416e1c <error@@Base+0x14fd4>  // b.none
  416e18:	str	xzr, [sp, #40]
  416e1c:	ldr	x0, [sp, #40]
  416e20:	cmp	x0, #0x0
  416e24:	b.ne	416e34 <error@@Base+0x14fec>  // b.any
  416e28:	mov	x0, #0x1                   	// #1
  416e2c:	str	x0, [sp, #152]
  416e30:	b	416ecc <error@@Base+0x15084>
  416e34:	ldr	x0, [sp, #88]
  416e38:	ldrb	w0, [x0, #56]
  416e3c:	and	w0, w0, #0x6
  416e40:	and	w0, w0, #0xff
  416e44:	cmp	w0, #0x4
  416e48:	cset	w0, eq  // eq = none
  416e4c:	and	w0, w0, #0xff
  416e50:	and	x0, x0, #0xff
  416e54:	cmp	x0, #0x0
  416e58:	b.eq	416ebc <error@@Base+0x15074>  // b.none
  416e5c:	ldr	x0, [sp, #40]
  416e60:	ldr	x1, [x0]
  416e64:	ldr	x0, [sp, #88]
  416e68:	ldr	x0, [x0, #48]
  416e6c:	cmp	x1, x0
  416e70:	cset	w0, ls  // ls = plast
  416e74:	and	w0, w0, #0xff
  416e78:	and	x0, x0, #0xff
  416e7c:	cmp	x0, #0x0
  416e80:	b.eq	416ebc <error@@Base+0x15074>  // b.none
  416e84:	ldr	x0, [sp, #40]
  416e88:	ldr	x0, [x0]
  416e8c:	str	x0, [sp, #152]
  416e90:	ldr	x0, [sp, #152]
  416e94:	cmp	x0, #0x0
  416e98:	cset	w0, le
  416e9c:	and	w0, w0, #0xff
  416ea0:	and	x0, x0, #0xff
  416ea4:	cmp	x0, #0x0
  416ea8:	b.eq	416ecc <error@@Base+0x15084>  // b.none
  416eac:	str	xzr, [sp, #40]
  416eb0:	mov	x0, #0x1                   	// #1
  416eb4:	str	x0, [sp, #152]
  416eb8:	b	416ecc <error@@Base+0x15084>
  416ebc:	ldr	x0, [sp, #88]
  416ec0:	ldr	x0, [x0, #48]
  416ec4:	add	x0, x0, #0x1
  416ec8:	str	x0, [sp, #152]
  416ecc:	ldr	x0, [sp, #152]
  416ed0:	lsl	x0, x0, #4
  416ed4:	bl	401850 <malloc@plt>
  416ed8:	str	x0, [sp, #112]
  416edc:	ldr	x0, [sp, #112]
  416ee0:	cmp	x0, #0x0
  416ee4:	cset	w0, eq  // eq = none
  416ee8:	and	w0, w0, #0xff
  416eec:	and	x0, x0, #0xff
  416ef0:	cmp	x0, #0x0
  416ef4:	b.eq	416f04 <error@@Base+0x150bc>  // b.none
  416ef8:	mov	x0, #0xfffffffffffffffe    	// #-2
  416efc:	str	x0, [sp, #144]
  416f00:	b	417068 <error@@Base+0x15220>
  416f04:	ldr	x1, [sp, #152]
  416f08:	ldr	w0, [sp, #132]
  416f0c:	str	w0, [sp]
  416f10:	ldr	x7, [sp, #112]
  416f14:	mov	x6, x1
  416f18:	ldr	x5, [sp, #48]
  416f1c:	ldr	x4, [sp, #136]
  416f20:	ldr	x3, [sp, #64]
  416f24:	ldr	x2, [sp, #72]
  416f28:	ldr	x1, [sp, #80]
  416f2c:	ldr	x0, [sp, #88]
  416f30:	bl	41741c <error@@Base+0x155d4>
  416f34:	str	w0, [sp, #108]
  416f38:	str	xzr, [sp, #144]
  416f3c:	ldr	w0, [sp, #108]
  416f40:	cmp	w0, #0x0
  416f44:	b.eq	416f68 <error@@Base+0x15120>  // b.none
  416f48:	ldr	w0, [sp, #108]
  416f4c:	cmp	w0, #0x1
  416f50:	b.ne	416f5c <error@@Base+0x15114>  // b.any
  416f54:	mov	x0, #0xffffffffffffffff    	// #-1
  416f58:	b	416f60 <error@@Base+0x15118>
  416f5c:	mov	x0, #0xfffffffffffffffe    	// #-2
  416f60:	str	x0, [sp, #144]
  416f64:	b	416fe0 <error@@Base+0x15198>
  416f68:	ldr	x0, [sp, #40]
  416f6c:	cmp	x0, #0x0
  416f70:	b.eq	416fe0 <error@@Base+0x15198>  // b.none
  416f74:	ldr	x0, [sp, #88]
  416f78:	ldrb	w0, [x0, #56]
  416f7c:	ubfx	x0, x0, #1, #2
  416f80:	and	w0, w0, #0xff
  416f84:	mov	w3, w0
  416f88:	ldr	x2, [sp, #152]
  416f8c:	ldr	x1, [sp, #112]
  416f90:	ldr	x0, [sp, #40]
  416f94:	bl	417078 <error@@Base+0x15230>
  416f98:	and	w0, w0, #0x3
  416f9c:	and	w2, w0, #0xff
  416fa0:	ldr	x1, [sp, #88]
  416fa4:	ldrb	w0, [x1, #56]
  416fa8:	bfi	w0, w2, #1, #2
  416fac:	strb	w0, [x1, #56]
  416fb0:	ldr	x0, [sp, #88]
  416fb4:	ldrb	w0, [x0, #56]
  416fb8:	and	w0, w0, #0x6
  416fbc:	and	w0, w0, #0xff
  416fc0:	cmp	w0, #0x0
  416fc4:	cset	w0, eq  // eq = none
  416fc8:	and	w0, w0, #0xff
  416fcc:	and	x0, x0, #0xff
  416fd0:	cmp	x0, #0x0
  416fd4:	b.eq	416fe0 <error@@Base+0x15198>  // b.none
  416fd8:	mov	x0, #0xfffffffffffffffe    	// #-2
  416fdc:	str	x0, [sp, #144]
  416fe0:	ldr	x0, [sp, #144]
  416fe4:	cmp	x0, #0x0
  416fe8:	cset	w0, eq  // eq = none
  416fec:	and	w0, w0, #0xff
  416ff0:	and	x0, x0, #0xff
  416ff4:	cmp	x0, #0x0
  416ff8:	b.eq	417060 <error@@Base+0x15218>  // b.none
  416ffc:	ldrb	w0, [sp, #39]
  417000:	cmp	w0, #0x0
  417004:	b.eq	417054 <error@@Base+0x1520c>  // b.none
  417008:	ldr	x0, [sp, #112]
  41700c:	ldr	x0, [x0]
  417010:	ldr	x1, [sp, #64]
  417014:	cmp	x1, x0
  417018:	b.eq	41703c <error@@Base+0x151f4>  // b.none
  41701c:	adrp	x0, 422000 <error@@Base+0x201b8>
  417020:	add	x3, x0, #0xa30
  417024:	mov	w2, #0x1be                 	// #446
  417028:	adrp	x0, 422000 <error@@Base+0x201b8>
  41702c:	add	x1, x0, #0x978
  417030:	adrp	x0, 422000 <error@@Base+0x201b8>
  417034:	add	x0, x0, #0x988
  417038:	bl	401b20 <__assert_fail@plt>
  41703c:	ldr	x0, [sp, #112]
  417040:	ldr	x1, [x0, #8]
  417044:	ldr	x0, [sp, #64]
  417048:	sub	x0, x1, x0
  41704c:	str	x0, [sp, #144]
  417050:	b	417060 <error@@Base+0x15218>
  417054:	ldr	x0, [sp, #112]
  417058:	ldr	x0, [x0]
  41705c:	str	x0, [sp, #144]
  417060:	ldr	x0, [sp, #112]
  417064:	bl	401a40 <free@plt>
  417068:	ldr	x0, [sp, #144]
  41706c:	ldp	x29, x30, [sp, #16]
  417070:	add	sp, sp, #0xa0
  417074:	ret
  417078:	stp	x29, x30, [sp, #-96]!
  41707c:	mov	x29, sp
  417080:	str	x0, [sp, #40]
  417084:	str	x1, [sp, #32]
  417088:	str	x2, [sp, #24]
  41708c:	str	w3, [sp, #20]
  417090:	mov	w0, #0x1                   	// #1
  417094:	str	w0, [sp, #92]
  417098:	ldr	x0, [sp, #24]
  41709c:	add	x0, x0, #0x1
  4170a0:	str	x0, [sp, #72]
  4170a4:	ldr	w0, [sp, #20]
  4170a8:	cmp	w0, #0x0
  4170ac:	b.ne	41714c <error@@Base+0x15304>  // b.any
  4170b0:	ldr	x0, [sp, #72]
  4170b4:	lsl	x0, x0, #3
  4170b8:	bl	401850 <malloc@plt>
  4170bc:	mov	x1, x0
  4170c0:	ldr	x0, [sp, #40]
  4170c4:	str	x1, [x0, #8]
  4170c8:	ldr	x0, [sp, #40]
  4170cc:	ldr	x0, [x0, #8]
  4170d0:	cmp	x0, #0x0
  4170d4:	cset	w0, eq  // eq = none
  4170d8:	and	w0, w0, #0xff
  4170dc:	and	x0, x0, #0xff
  4170e0:	cmp	x0, #0x0
  4170e4:	b.eq	4170f0 <error@@Base+0x152a8>  // b.none
  4170e8:	mov	w0, #0x0                   	// #0
  4170ec:	b	417378 <error@@Base+0x15530>
  4170f0:	ldr	x0, [sp, #72]
  4170f4:	lsl	x0, x0, #3
  4170f8:	bl	401850 <malloc@plt>
  4170fc:	mov	x1, x0
  417100:	ldr	x0, [sp, #40]
  417104:	str	x1, [x0, #16]
  417108:	ldr	x0, [sp, #40]
  41710c:	ldr	x0, [x0, #16]
  417110:	cmp	x0, #0x0
  417114:	cset	w0, eq  // eq = none
  417118:	and	w0, w0, #0xff
  41711c:	and	x0, x0, #0xff
  417120:	cmp	x0, #0x0
  417124:	b.eq	41713c <error@@Base+0x152f4>  // b.none
  417128:	ldr	x0, [sp, #40]
  41712c:	ldr	x0, [x0, #8]
  417130:	bl	401a40 <free@plt>
  417134:	mov	w0, #0x0                   	// #0
  417138:	b	417378 <error@@Base+0x15530>
  41713c:	ldr	x1, [sp, #72]
  417140:	ldr	x0, [sp, #40]
  417144:	str	x1, [x0]
  417148:	b	41729c <error@@Base+0x15454>
  41714c:	ldr	w0, [sp, #20]
  417150:	cmp	w0, #0x1
  417154:	b.ne	417234 <error@@Base+0x153ec>  // b.any
  417158:	ldr	x0, [sp, #40]
  41715c:	ldr	x1, [x0]
  417160:	ldr	x0, [sp, #72]
  417164:	cmp	x1, x0
  417168:	cset	w0, cc  // cc = lo, ul, last
  41716c:	and	w0, w0, #0xff
  417170:	and	x0, x0, #0xff
  417174:	cmp	x0, #0x0
  417178:	b.eq	41729c <error@@Base+0x15454>  // b.none
  41717c:	ldr	x0, [sp, #40]
  417180:	ldr	x2, [x0, #8]
  417184:	ldr	x0, [sp, #72]
  417188:	lsl	x0, x0, #3
  41718c:	mov	x1, x0
  417190:	mov	x0, x2
  417194:	bl	4018f0 <realloc@plt>
  417198:	str	x0, [sp, #64]
  41719c:	ldr	x0, [sp, #64]
  4171a0:	cmp	x0, #0x0
  4171a4:	cset	w0, eq  // eq = none
  4171a8:	and	w0, w0, #0xff
  4171ac:	and	x0, x0, #0xff
  4171b0:	cmp	x0, #0x0
  4171b4:	b.eq	4171c0 <error@@Base+0x15378>  // b.none
  4171b8:	mov	w0, #0x0                   	// #0
  4171bc:	b	417378 <error@@Base+0x15530>
  4171c0:	ldr	x0, [sp, #40]
  4171c4:	ldr	x2, [x0, #16]
  4171c8:	ldr	x0, [sp, #72]
  4171cc:	lsl	x0, x0, #3
  4171d0:	mov	x1, x0
  4171d4:	mov	x0, x2
  4171d8:	bl	4018f0 <realloc@plt>
  4171dc:	str	x0, [sp, #56]
  4171e0:	ldr	x0, [sp, #56]
  4171e4:	cmp	x0, #0x0
  4171e8:	cset	w0, eq  // eq = none
  4171ec:	and	w0, w0, #0xff
  4171f0:	and	x0, x0, #0xff
  4171f4:	cmp	x0, #0x0
  4171f8:	b.eq	41720c <error@@Base+0x153c4>  // b.none
  4171fc:	ldr	x0, [sp, #64]
  417200:	bl	401a40 <free@plt>
  417204:	mov	w0, #0x0                   	// #0
  417208:	b	417378 <error@@Base+0x15530>
  41720c:	ldr	x0, [sp, #40]
  417210:	ldr	x1, [sp, #64]
  417214:	str	x1, [x0, #8]
  417218:	ldr	x0, [sp, #40]
  41721c:	ldr	x1, [sp, #56]
  417220:	str	x1, [x0, #16]
  417224:	ldr	x1, [sp, #72]
  417228:	ldr	x0, [sp, #40]
  41722c:	str	x1, [x0]
  417230:	b	41729c <error@@Base+0x15454>
  417234:	ldr	w0, [sp, #20]
  417238:	cmp	w0, #0x2
  41723c:	b.eq	417260 <error@@Base+0x15418>  // b.none
  417240:	adrp	x0, 422000 <error@@Base+0x201b8>
  417244:	add	x3, x0, #0xa40
  417248:	mov	w2, #0x1f9                 	// #505
  41724c:	adrp	x0, 422000 <error@@Base+0x201b8>
  417250:	add	x1, x0, #0x978
  417254:	adrp	x0, 422000 <error@@Base+0x201b8>
  417258:	add	x0, x0, #0x9a8
  41725c:	bl	401b20 <__assert_fail@plt>
  417260:	ldr	x0, [sp, #40]
  417264:	ldr	x1, [x0]
  417268:	ldr	x0, [sp, #24]
  41726c:	cmp	x1, x0
  417270:	b.cs	417294 <error@@Base+0x1544c>  // b.hs, b.nlast
  417274:	adrp	x0, 422000 <error@@Base+0x201b8>
  417278:	add	x3, x0, #0xa40
  41727c:	mov	w2, #0x1fb                 	// #507
  417280:	adrp	x0, 422000 <error@@Base+0x201b8>
  417284:	add	x1, x0, #0x978
  417288:	adrp	x0, 422000 <error@@Base+0x201b8>
  41728c:	add	x0, x0, #0x9c8
  417290:	bl	401b20 <__assert_fail@plt>
  417294:	mov	w0, #0x2                   	// #2
  417298:	str	w0, [sp, #92]
  41729c:	str	xzr, [sp, #80]
  4172a0:	b	417308 <error@@Base+0x154c0>
  4172a4:	ldr	x0, [sp, #80]
  4172a8:	lsl	x0, x0, #4
  4172ac:	ldr	x1, [sp, #32]
  4172b0:	add	x1, x1, x0
  4172b4:	ldr	x0, [sp, #40]
  4172b8:	ldr	x2, [x0, #8]
  4172bc:	ldr	x0, [sp, #80]
  4172c0:	lsl	x0, x0, #3
  4172c4:	add	x0, x2, x0
  4172c8:	ldr	x1, [x1]
  4172cc:	str	x1, [x0]
  4172d0:	ldr	x0, [sp, #80]
  4172d4:	lsl	x0, x0, #4
  4172d8:	ldr	x1, [sp, #32]
  4172dc:	add	x1, x1, x0
  4172e0:	ldr	x0, [sp, #40]
  4172e4:	ldr	x2, [x0, #16]
  4172e8:	ldr	x0, [sp, #80]
  4172ec:	lsl	x0, x0, #3
  4172f0:	add	x0, x2, x0
  4172f4:	ldr	x1, [x1, #8]
  4172f8:	str	x1, [x0]
  4172fc:	ldr	x0, [sp, #80]
  417300:	add	x0, x0, #0x1
  417304:	str	x0, [sp, #80]
  417308:	ldr	x1, [sp, #80]
  41730c:	ldr	x0, [sp, #24]
  417310:	cmp	x1, x0
  417314:	b.lt	4172a4 <error@@Base+0x1545c>  // b.tstop
  417318:	b	417360 <error@@Base+0x15518>
  41731c:	ldr	x0, [sp, #40]
  417320:	ldr	x1, [x0, #16]
  417324:	ldr	x0, [sp, #80]
  417328:	lsl	x0, x0, #3
  41732c:	add	x0, x1, x0
  417330:	mov	x1, #0xffffffffffffffff    	// #-1
  417334:	str	x1, [x0]
  417338:	ldr	x1, [sp, #40]
  41733c:	ldr	x2, [x1, #8]
  417340:	ldr	x1, [sp, #80]
  417344:	lsl	x1, x1, #3
  417348:	add	x1, x2, x1
  41734c:	ldr	x0, [x0]
  417350:	str	x0, [x1]
  417354:	ldr	x0, [sp, #80]
  417358:	add	x0, x0, #0x1
  41735c:	str	x0, [sp, #80]
  417360:	ldr	x0, [sp, #40]
  417364:	ldr	x1, [x0]
  417368:	ldr	x0, [sp, #80]
  41736c:	cmp	x1, x0
  417370:	b.hi	41731c <error@@Base+0x154d4>  // b.pmore
  417374:	ldr	w0, [sp, #92]
  417378:	ldp	x29, x30, [sp], #96
  41737c:	ret
  417380:	sub	sp, sp, #0x30
  417384:	str	x0, [sp, #40]
  417388:	str	x1, [sp, #32]
  41738c:	str	x2, [sp, #24]
  417390:	str	x3, [sp, #16]
  417394:	str	x4, [sp, #8]
  417398:	ldr	x0, [sp, #24]
  41739c:	cmp	x0, #0x0
  4173a0:	b.eq	4173e0 <error@@Base+0x15598>  // b.none
  4173a4:	ldr	x1, [sp, #40]
  4173a8:	ldrb	w0, [x1, #56]
  4173ac:	mov	w2, #0x1                   	// #1
  4173b0:	bfi	w0, w2, #1, #2
  4173b4:	strb	w0, [x1, #56]
  4173b8:	ldr	x0, [sp, #32]
  4173bc:	ldr	x1, [sp, #24]
  4173c0:	str	x1, [x0]
  4173c4:	ldr	x0, [sp, #32]
  4173c8:	ldr	x1, [sp, #16]
  4173cc:	str	x1, [x0, #8]
  4173d0:	ldr	x0, [sp, #32]
  4173d4:	ldr	x1, [sp, #8]
  4173d8:	str	x1, [x0, #16]
  4173dc:	b	417410 <error@@Base+0x155c8>
  4173e0:	ldr	x0, [sp, #40]
  4173e4:	ldrb	w1, [x0, #56]
  4173e8:	and	w1, w1, #0xfffffff9
  4173ec:	strb	w1, [x0, #56]
  4173f0:	ldr	x0, [sp, #32]
  4173f4:	str	xzr, [x0]
  4173f8:	ldr	x0, [sp, #32]
  4173fc:	str	xzr, [x0, #16]
  417400:	ldr	x0, [sp, #32]
  417404:	ldr	x1, [x0, #16]
  417408:	ldr	x0, [sp, #32]
  41740c:	str	x1, [x0, #8]
  417410:	nop
  417414:	add	sp, sp, #0x30
  417418:	ret
  41741c:	stp	x29, x30, [sp, #-464]!
  417420:	mov	x29, sp
  417424:	str	x0, [sp, #72]
  417428:	str	x1, [sp, #64]
  41742c:	str	x2, [sp, #56]
  417430:	str	x3, [sp, #48]
  417434:	str	x4, [sp, #40]
  417438:	str	x5, [sp, #32]
  41743c:	str	x6, [sp, #24]
  417440:	str	x7, [sp, #16]
  417444:	ldr	x0, [sp, #72]
  417448:	ldr	x0, [x0]
  41744c:	str	x0, [sp, #432]
  417450:	mov	x0, #0xffffffffffffffff    	// #-1
  417454:	str	x0, [sp, #424]
  417458:	add	x0, sp, #0x58
  41745c:	mov	x1, #0x100                 	// #256
  417460:	mov	x2, x1
  417464:	mov	w1, #0x0                   	// #0
  417468:	bl	4018d0 <memset@plt>
  41746c:	ldr	x0, [sp, #432]
  417470:	str	x0, [sp, #240]
  417474:	ldr	x0, [sp, #72]
  417478:	ldr	x0, [x0, #32]
  41747c:	cmp	x0, #0x0
  417480:	b.eq	4174d0 <error@@Base+0x15688>  // b.none
  417484:	ldr	x0, [sp, #72]
  417488:	ldrb	w0, [x0, #56]
  41748c:	and	w0, w0, #0x8
  417490:	and	w0, w0, #0xff
  417494:	cmp	w0, #0x0
  417498:	b.eq	4174d0 <error@@Base+0x15688>  // b.none
  41749c:	ldr	x1, [sp, #48]
  4174a0:	ldr	x0, [sp, #40]
  4174a4:	cmp	x1, x0
  4174a8:	b.eq	4174d0 <error@@Base+0x15688>  // b.none
  4174ac:	ldr	x0, [sp, #72]
  4174b0:	ldrb	w0, [x0, #56]
  4174b4:	and	w0, w0, #0x1
  4174b8:	and	w0, w0, #0xff
  4174bc:	cmp	w0, #0x0
  4174c0:	b.ne	4174d0 <error@@Base+0x15688>  // b.any
  4174c4:	ldr	x0, [sp, #72]
  4174c8:	ldr	x0, [x0, #32]
  4174cc:	b	4174d4 <error@@Base+0x1568c>
  4174d0:	mov	x0, #0x0                   	// #0
  4174d4:	str	x0, [sp, #416]
  4174d8:	ldr	x0, [sp, #72]
  4174dc:	ldr	x0, [x0, #40]
  4174e0:	str	x0, [sp, #408]
  4174e4:	ldr	x0, [sp, #72]
  4174e8:	ldr	x0, [x0, #48]
  4174ec:	ldr	x1, [sp, #24]
  4174f0:	cmp	x1, x0
  4174f4:	b.ls	417510 <error@@Base+0x156c8>  // b.plast
  4174f8:	ldr	x0, [sp, #72]
  4174fc:	ldr	x0, [x0, #48]
  417500:	ldr	x1, [sp, #24]
  417504:	sub	x0, x1, x0
  417508:	sub	x0, x0, #0x1
  41750c:	b	417514 <error@@Base+0x156cc>
  417510:	mov	x0, #0x0                   	// #0
  417514:	str	x0, [sp, #400]
  417518:	ldr	x0, [sp, #400]
  41751c:	ldr	x1, [sp, #24]
  417520:	sub	x0, x1, x0
  417524:	str	x0, [sp, #24]
  417528:	ldr	x0, [sp, #72]
  41752c:	ldr	x0, [x0, #16]
  417530:	cmp	x0, #0x0
  417534:	cset	w0, eq  // eq = none
  417538:	and	w0, w0, #0xff
  41753c:	and	x0, x0, #0xff
  417540:	cmp	x0, #0x0
  417544:	b.ne	417568 <error@@Base+0x15720>  // b.any
  417548:	ldr	x0, [sp, #432]
  41754c:	ldr	x0, [x0, #72]
  417550:	cmp	x0, #0x0
  417554:	cset	w0, eq  // eq = none
  417558:	and	w0, w0, #0xff
  41755c:	and	x0, x0, #0xff
  417560:	cmp	x0, #0x0
  417564:	b.eq	417570 <error@@Base+0x15728>  // b.none
  417568:	mov	w0, #0x1                   	// #1
  41756c:	b	417574 <error@@Base+0x1572c>
  417570:	mov	w0, #0x0                   	// #0
  417574:	cmp	w0, #0x0
  417578:	b.ne	41759c <error@@Base+0x15754>  // b.any
  41757c:	ldr	x0, [sp, #432]
  417580:	ldr	x0, [x0, #80]
  417584:	cmp	x0, #0x0
  417588:	cset	w0, eq  // eq = none
  41758c:	and	w0, w0, #0xff
  417590:	and	x0, x0, #0xff
  417594:	cmp	x0, #0x0
  417598:	b.eq	4175a4 <error@@Base+0x1575c>  // b.none
  41759c:	mov	w0, #0x1                   	// #1
  4175a0:	b	4175a8 <error@@Base+0x15760>
  4175a4:	mov	w0, #0x0                   	// #0
  4175a8:	cmp	w0, #0x0
  4175ac:	b.ne	4175d0 <error@@Base+0x15788>  // b.any
  4175b0:	ldr	x0, [sp, #432]
  4175b4:	ldr	x0, [x0, #88]
  4175b8:	cmp	x0, #0x0
  4175bc:	cset	w0, eq  // eq = none
  4175c0:	and	w0, w0, #0xff
  4175c4:	and	x0, x0, #0xff
  4175c8:	cmp	x0, #0x0
  4175cc:	b.eq	4175d8 <error@@Base+0x15790>  // b.none
  4175d0:	mov	w0, #0x1                   	// #1
  4175d4:	b	4175dc <error@@Base+0x15794>
  4175d8:	mov	w0, #0x0                   	// #0
  4175dc:	cmp	w0, #0x0
  4175e0:	b.ne	417604 <error@@Base+0x157bc>  // b.any
  4175e4:	ldr	x0, [sp, #432]
  4175e8:	ldr	x0, [x0, #96]
  4175ec:	cmp	x0, #0x0
  4175f0:	cset	w0, eq  // eq = none
  4175f4:	and	w0, w0, #0xff
  4175f8:	and	x0, x0, #0xff
  4175fc:	cmp	x0, #0x0
  417600:	b.eq	41760c <error@@Base+0x157c4>  // b.none
  417604:	mov	w0, #0x1                   	// #1
  417608:	b	418308 <error@@Base+0x164c0>
  41760c:	ldr	x0, [sp, #432]
  417610:	ldr	x0, [x0, #72]
  417614:	ldr	x0, [x0, #16]
  417618:	cmp	x0, #0x0
  41761c:	b.ne	41768c <error@@Base+0x15844>  // b.any
  417620:	ldr	x0, [sp, #432]
  417624:	ldr	x0, [x0, #80]
  417628:	ldr	x0, [x0, #16]
  41762c:	cmp	x0, #0x0
  417630:	b.ne	41768c <error@@Base+0x15844>  // b.any
  417634:	ldr	x0, [sp, #432]
  417638:	ldr	x0, [x0, #88]
  41763c:	ldr	x0, [x0, #16]
  417640:	cmp	x0, #0x0
  417644:	b.eq	417660 <error@@Base+0x15818>  // b.none
  417648:	ldr	x0, [sp, #72]
  41764c:	ldrb	w0, [x0, #56]
  417650:	and	w0, w0, #0xffffff80
  417654:	and	w0, w0, #0xff
  417658:	cmp	w0, #0x0
  41765c:	b.ne	41768c <error@@Base+0x15844>  // b.any
  417660:	ldr	x0, [sp, #48]
  417664:	cmp	x0, #0x0
  417668:	b.eq	417680 <error@@Base+0x15838>  // b.none
  41766c:	ldr	x0, [sp, #40]
  417670:	cmp	x0, #0x0
  417674:	b.eq	417680 <error@@Base+0x15838>  // b.none
  417678:	mov	w0, #0x1                   	// #1
  41767c:	b	418308 <error@@Base+0x164c0>
  417680:	str	xzr, [sp, #40]
  417684:	ldr	x0, [sp, #40]
  417688:	str	x0, [sp, #48]
  41768c:	ldr	x0, [sp, #24]
  417690:	cmp	x0, #0x0
  417694:	b.ne	4176a8 <error@@Base+0x15860>  // b.any
  417698:	ldr	x0, [sp, #432]
  41769c:	ldr	x0, [x0, #152]
  4176a0:	cmp	x0, #0x0
  4176a4:	b.eq	4176b0 <error@@Base+0x15868>  // b.none
  4176a8:	mov	w0, #0x1                   	// #1
  4176ac:	b	4176b4 <error@@Base+0x1586c>
  4176b0:	mov	w0, #0x0                   	// #0
  4176b4:	strb	w0, [sp, #399]
  4176b8:	ldrb	w0, [sp, #399]
  4176bc:	and	w0, w0, #0x1
  4176c0:	strb	w0, [sp, #399]
  4176c4:	ldr	x0, [sp, #432]
  4176c8:	ldr	x0, [x0, #16]
  4176cc:	add	x0, x0, #0x1
  4176d0:	mov	x3, x0
  4176d4:	ldr	x0, [sp, #72]
  4176d8:	ldr	x1, [x0, #40]
  4176dc:	ldr	x0, [sp, #72]
  4176e0:	ldr	x0, [x0, #24]
  4176e4:	and	x0, x0, #0x400000
  4176e8:	cmp	x0, #0x0
  4176ec:	cset	w0, ne  // ne = any
  4176f0:	and	w2, w0, #0xff
  4176f4:	add	x0, sp, #0x58
  4176f8:	ldr	x6, [sp, #432]
  4176fc:	mov	w5, w2
  417700:	mov	x4, x1
  417704:	ldr	x2, [sp, #56]
  417708:	ldr	x1, [sp, #64]
  41770c:	bl	4092f0 <error@@Base+0x74a8>
  417710:	str	w0, [sp, #460]
  417714:	ldr	w0, [sp, #460]
  417718:	cmp	w0, #0x0
  41771c:	cset	w0, ne  // ne = any
  417720:	and	w0, w0, #0xff
  417724:	and	x0, x0, #0xff
  417728:	cmp	x0, #0x0
  41772c:	b.ne	4182a0 <error@@Base+0x16458>  // b.any
  417730:	ldr	x0, [sp, #32]
  417734:	str	x0, [sp, #192]
  417738:	ldr	x0, [sp, #32]
  41773c:	str	x0, [sp, #184]
  417740:	ldr	x0, [sp, #72]
  417744:	ldrb	w0, [x0, #56]
  417748:	ubfx	x0, x0, #7, #1
  41774c:	and	w0, w0, #0xff
  417750:	strb	w0, [sp, #229]
  417754:	ldr	x0, [sp, #432]
  417758:	ldr	x0, [x0, #152]
  41775c:	lsl	x1, x0, #1
  417760:	add	x0, sp, #0x58
  417764:	mov	x2, x1
  417768:	ldr	w1, [sp, #464]
  41776c:	bl	41fe00 <error@@Base+0x1dfb8>
  417770:	str	w0, [sp, #460]
  417774:	ldr	w0, [sp, #460]
  417778:	cmp	w0, #0x0
  41777c:	cset	w0, ne  // ne = any
  417780:	and	w0, w0, #0xff
  417784:	and	x0, x0, #0xff
  417788:	cmp	x0, #0x0
  41778c:	b.ne	4182a8 <error@@Base+0x16460>  // b.any
  417790:	ldr	x0, [sp, #24]
  417794:	cmp	x0, #0x1
  417798:	b.hi	4177b4 <error@@Base+0x1596c>  // b.pmore
  41779c:	ldr	x0, [sp, #432]
  4177a0:	ldrb	w0, [x0, #176]
  4177a4:	and	w0, w0, #0x2
  4177a8:	and	w0, w0, #0xff
  4177ac:	cmp	w0, #0x0
  4177b0:	b.eq	417820 <error@@Base+0x159d8>  // b.none
  4177b4:	ldr	x0, [sp, #152]
  4177b8:	mov	x1, x0
  4177bc:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  4177c0:	cmp	x1, x0
  4177c4:	cset	w0, hi  // hi = pmore
  4177c8:	and	w0, w0, #0xff
  4177cc:	and	x0, x0, #0xff
  4177d0:	cmp	x0, #0x0
  4177d4:	b.eq	4177e4 <error@@Base+0x1599c>  // b.none
  4177d8:	mov	w0, #0xc                   	// #12
  4177dc:	str	w0, [sp, #460]
  4177e0:	b	4182dc <error@@Base+0x16494>
  4177e4:	ldr	x0, [sp, #152]
  4177e8:	add	x0, x0, #0x1
  4177ec:	lsl	x0, x0, #3
  4177f0:	bl	401850 <malloc@plt>
  4177f4:	str	x0, [sp, #272]
  4177f8:	ldr	x0, [sp, #272]
  4177fc:	cmp	x0, #0x0
  417800:	cset	w0, eq  // eq = none
  417804:	and	w0, w0, #0xff
  417808:	and	x0, x0, #0xff
  41780c:	cmp	x0, #0x0
  417810:	b.eq	417824 <error@@Base+0x159dc>  // b.none
  417814:	mov	w0, #0xc                   	// #12
  417818:	str	w0, [sp, #460]
  41781c:	b	4182dc <error@@Base+0x16494>
  417820:	str	xzr, [sp, #272]
  417824:	ldr	x0, [sp, #48]
  417828:	str	x0, [sp, #344]
  41782c:	ldr	w0, [sp, #464]
  417830:	and	w0, w0, #0x1
  417834:	cmp	w0, #0x0
  417838:	b.eq	417844 <error@@Base+0x159fc>  // b.none
  41783c:	mov	w0, #0x4                   	// #4
  417840:	b	417848 <error@@Base+0x15a00>
  417844:	mov	w0, #0x6                   	// #6
  417848:	str	w0, [sp, #200]
  41784c:	ldr	x1, [sp, #40]
  417850:	ldr	x0, [sp, #48]
  417854:	cmp	x1, x0
  417858:	b.ge	417864 <error@@Base+0x15a1c>  // b.tcont
  41785c:	mov	w0, #0xffffffff            	// #-1
  417860:	b	417868 <error@@Base+0x15a20>
  417864:	mov	w0, #0x1                   	// #1
  417868:	str	w0, [sp, #392]
  41786c:	ldr	x0, [sp, #40]
  417870:	ldr	x2, [sp, #48]
  417874:	ldr	x1, [sp, #48]
  417878:	cmp	x2, x0
  41787c:	csel	x0, x1, x0, le
  417880:	str	x0, [sp, #384]
  417884:	ldr	x0, [sp, #48]
  417888:	ldr	x2, [sp, #40]
  41788c:	ldr	x1, [sp, #40]
  417890:	cmp	x2, x0
  417894:	csel	x0, x1, x0, ge  // ge = tcont
  417898:	str	x0, [sp, #376]
  41789c:	ldr	x0, [sp, #432]
  4178a0:	ldr	w0, [x0, #180]
  4178a4:	cmp	w0, #0x1
  4178a8:	cset	w0, eq  // eq = none
  4178ac:	strb	w0, [sp, #375]
  4178b0:	ldr	x0, [sp, #416]
  4178b4:	cmp	x0, #0x0
  4178b8:	b.eq	41792c <error@@Base+0x15ae4>  // b.none
  4178bc:	ldrb	w0, [sp, #375]
  4178c0:	cmp	w0, #0x0
  4178c4:	b.ne	4178e8 <error@@Base+0x15aa0>  // b.any
  4178c8:	ldr	x0, [sp, #72]
  4178cc:	ldr	x0, [x0, #24]
  4178d0:	and	x0, x0, #0x400000
  4178d4:	cmp	x0, #0x0
  4178d8:	b.ne	4178f0 <error@@Base+0x15aa8>  // b.any
  4178dc:	ldr	x0, [sp, #408]
  4178e0:	cmp	x0, #0x0
  4178e4:	b.ne	4178f0 <error@@Base+0x15aa8>  // b.any
  4178e8:	mov	w1, #0x4                   	// #4
  4178ec:	b	4178f4 <error@@Base+0x15aac>
  4178f0:	mov	w1, #0x0                   	// #0
  4178f4:	ldr	x2, [sp, #48]
  4178f8:	ldr	x0, [sp, #40]
  4178fc:	cmp	x2, x0
  417900:	b.gt	41790c <error@@Base+0x15ac4>
  417904:	mov	w0, #0x2                   	// #2
  417908:	b	417910 <error@@Base+0x15ac8>
  41790c:	mov	w0, #0x0                   	// #0
  417910:	orr	w0, w1, w0
  417914:	ldr	x1, [sp, #408]
  417918:	cmp	x1, #0x0
  41791c:	cset	w1, ne  // ne = any
  417920:	and	w1, w1, #0xff
  417924:	orr	w0, w0, w1
  417928:	b	417930 <error@@Base+0x15ae8>
  41792c:	mov	w0, #0x8                   	// #8
  417930:	str	w0, [sp, #368]
  417934:	mov	w0, #0x1                   	// #1
  417938:	str	w0, [sp, #460]
  41793c:	ldr	x0, [sp, #344]
  417940:	ldr	x1, [sp, #384]
  417944:	cmp	x1, x0
  417948:	b.gt	4182b0 <error@@Base+0x16468>
  41794c:	ldr	x0, [sp, #344]
  417950:	ldr	x1, [sp, #376]
  417954:	cmp	x1, x0
  417958:	b.lt	4182b0 <error@@Base+0x16468>  // b.tstop
  41795c:	ldr	w0, [sp, #368]
  417960:	cmp	w0, #0x8
  417964:	b.eq	417cbc <error@@Base+0x15e74>  // b.none
  417968:	ldr	w0, [sp, #368]
  41796c:	cmp	w0, #0x8
  417970:	b.gt	417bc0 <error@@Base+0x15d78>
  417974:	ldr	w0, [sp, #368]
  417978:	cmp	w0, #0x7
  41797c:	b.eq	4179c4 <error@@Base+0x15b7c>  // b.none
  417980:	ldr	w0, [sp, #368]
  417984:	cmp	w0, #0x7
  417988:	b.gt	417bc0 <error@@Base+0x15d78>
  41798c:	ldr	w0, [sp, #368]
  417990:	cmp	w0, #0x5
  417994:	b.gt	4179a8 <error@@Base+0x15b60>
  417998:	ldr	w0, [sp, #368]
  41799c:	cmp	w0, #0x4
  4179a0:	b.ge	417b94 <error@@Base+0x15d4c>  // b.tcont
  4179a4:	b	417bc0 <error@@Base+0x15d78>
  4179a8:	ldr	w0, [sp, #368]
  4179ac:	cmp	w0, #0x6
  4179b0:	b.eq	417a30 <error@@Base+0x15be8>  // b.none
  4179b4:	b	417bc0 <error@@Base+0x15d78>
  4179b8:	ldr	x0, [sp, #344]
  4179bc:	add	x0, x0, #0x1
  4179c0:	str	x0, [sp, #344]
  4179c4:	ldr	x0, [sp, #344]
  4179c8:	ldr	x1, [sp, #376]
  4179cc:	cmp	x1, x0
  4179d0:	cset	w0, gt
  4179d4:	and	w0, w0, #0xff
  4179d8:	and	x0, x0, #0xff
  4179dc:	cmp	x0, #0x0
  4179e0:	b.eq	417a80 <error@@Base+0x15c38>  // b.none
  4179e4:	ldr	x0, [sp, #344]
  4179e8:	mov	x1, x0
  4179ec:	ldr	x0, [sp, #64]
  4179f0:	add	x0, x0, x1
  4179f4:	ldrb	w0, [x0]
  4179f8:	and	x0, x0, #0xff
  4179fc:	ldr	x1, [sp, #408]
  417a00:	add	x0, x1, x0
  417a04:	ldrb	w0, [x0]
  417a08:	and	x0, x0, #0xff
  417a0c:	ldr	x1, [sp, #416]
  417a10:	add	x0, x1, x0
  417a14:	ldrb	w0, [x0]
  417a18:	cmp	w0, #0x0
  417a1c:	b.eq	4179b8 <error@@Base+0x15b70>  // b.none
  417a20:	b	417a80 <error@@Base+0x15c38>
  417a24:	ldr	x0, [sp, #344]
  417a28:	add	x0, x0, #0x1
  417a2c:	str	x0, [sp, #344]
  417a30:	ldr	x0, [sp, #344]
  417a34:	ldr	x1, [sp, #376]
  417a38:	cmp	x1, x0
  417a3c:	cset	w0, gt
  417a40:	and	w0, w0, #0xff
  417a44:	and	x0, x0, #0xff
  417a48:	cmp	x0, #0x0
  417a4c:	b.eq	417a88 <error@@Base+0x15c40>  // b.none
  417a50:	ldr	x0, [sp, #344]
  417a54:	mov	x1, x0
  417a58:	ldr	x0, [sp, #64]
  417a5c:	add	x0, x0, x1
  417a60:	ldrb	w0, [x0]
  417a64:	and	x0, x0, #0xff
  417a68:	ldr	x1, [sp, #416]
  417a6c:	add	x0, x1, x0
  417a70:	ldrb	w0, [x0]
  417a74:	cmp	w0, #0x0
  417a78:	b.eq	417a24 <error@@Base+0x15bdc>  // b.none
  417a7c:	b	417a88 <error@@Base+0x15c40>
  417a80:	nop
  417a84:	b	417a8c <error@@Base+0x15c44>
  417a88:	nop
  417a8c:	ldr	x0, [sp, #344]
  417a90:	ldr	x1, [sp, #376]
  417a94:	cmp	x1, x0
  417a98:	cset	w0, eq  // eq = none
  417a9c:	and	w0, w0, #0xff
  417aa0:	and	x0, x0, #0xff
  417aa4:	cmp	x0, #0x0
  417aa8:	b.eq	417cc4 <error@@Base+0x15e7c>  // b.none
  417aac:	ldr	x0, [sp, #344]
  417ab0:	ldr	x1, [sp, #56]
  417ab4:	cmp	x1, x0
  417ab8:	b.le	417ad4 <error@@Base+0x15c8c>
  417abc:	ldr	x0, [sp, #344]
  417ac0:	mov	x1, x0
  417ac4:	ldr	x0, [sp, #64]
  417ac8:	add	x0, x0, x1
  417acc:	ldrb	w0, [x0]
  417ad0:	b	417ad8 <error@@Base+0x15c90>
  417ad4:	mov	w0, #0x0                   	// #0
  417ad8:	str	w0, [sp, #364]
  417adc:	ldr	x0, [sp, #408]
  417ae0:	cmp	x0, #0x0
  417ae4:	b.eq	417b00 <error@@Base+0x15cb8>  // b.none
  417ae8:	ldrsw	x0, [sp, #364]
  417aec:	ldr	x1, [sp, #408]
  417af0:	add	x0, x1, x0
  417af4:	ldrb	w0, [x0]
  417af8:	and	x0, x0, #0xff
  417afc:	b	417b04 <error@@Base+0x15cbc>
  417b00:	ldrsw	x0, [sp, #364]
  417b04:	ldr	x1, [sp, #416]
  417b08:	add	x0, x1, x0
  417b0c:	ldrb	w0, [x0]
  417b10:	cmp	w0, #0x0
  417b14:	b.ne	417cc4 <error@@Base+0x15e7c>  // b.any
  417b18:	b	4182dc <error@@Base+0x16494>
  417b1c:	ldr	x0, [sp, #344]
  417b20:	ldr	x1, [sp, #56]
  417b24:	cmp	x1, x0
  417b28:	b.le	417b44 <error@@Base+0x15cfc>
  417b2c:	ldr	x0, [sp, #344]
  417b30:	mov	x1, x0
  417b34:	ldr	x0, [sp, #64]
  417b38:	add	x0, x0, x1
  417b3c:	ldrb	w0, [x0]
  417b40:	b	417b48 <error@@Base+0x15d00>
  417b44:	mov	w0, #0x0                   	// #0
  417b48:	str	w0, [sp, #364]
  417b4c:	ldr	x0, [sp, #408]
  417b50:	cmp	x0, #0x0
  417b54:	b.eq	417b70 <error@@Base+0x15d28>  // b.none
  417b58:	ldrsw	x0, [sp, #364]
  417b5c:	ldr	x1, [sp, #408]
  417b60:	add	x0, x1, x0
  417b64:	ldrb	w0, [x0]
  417b68:	and	x0, x0, #0xff
  417b6c:	b	417b74 <error@@Base+0x15d2c>
  417b70:	ldrsw	x0, [sp, #364]
  417b74:	ldr	x1, [sp, #416]
  417b78:	add	x0, x1, x0
  417b7c:	ldrb	w0, [x0]
  417b80:	cmp	w0, #0x0
  417b84:	b.ne	417ba8 <error@@Base+0x15d60>  // b.any
  417b88:	ldr	x0, [sp, #344]
  417b8c:	sub	x0, x0, #0x1
  417b90:	str	x0, [sp, #344]
  417b94:	ldr	x0, [sp, #344]
  417b98:	ldr	x1, [sp, #384]
  417b9c:	cmp	x1, x0
  417ba0:	b.le	417b1c <error@@Base+0x15cd4>
  417ba4:	b	417bac <error@@Base+0x15d64>
  417ba8:	nop
  417bac:	ldr	x0, [sp, #344]
  417bb0:	ldr	x1, [sp, #384]
  417bb4:	cmp	x1, x0
  417bb8:	b.le	417ccc <error@@Base+0x15e84>
  417bbc:	b	4182dc <error@@Base+0x16494>
  417bc0:	ldr	x1, [sp, #344]
  417bc4:	ldr	x0, [sp, #128]
  417bc8:	sub	x0, x1, x0
  417bcc:	str	x0, [sp, #448]
  417bd0:	ldr	x0, [sp, #144]
  417bd4:	mov	x1, x0
  417bd8:	ldr	x0, [sp, #448]
  417bdc:	cmp	x0, x1
  417be0:	cset	w0, cs  // cs = hs, nlast
  417be4:	and	w0, w0, #0xff
  417be8:	and	x0, x0, #0xff
  417bec:	cmp	x0, #0x0
  417bf0:	b.eq	417c34 <error@@Base+0x15dec>  // b.none
  417bf4:	ldr	x1, [sp, #344]
  417bf8:	add	x0, sp, #0x58
  417bfc:	ldr	w2, [sp, #464]
  417c00:	bl	40aa5c <error@@Base+0x8c14>
  417c04:	str	w0, [sp, #460]
  417c08:	ldr	w0, [sp, #460]
  417c0c:	cmp	w0, #0x0
  417c10:	cset	w0, ne  // ne = any
  417c14:	and	w0, w0, #0xff
  417c18:	and	x0, x0, #0xff
  417c1c:	cmp	x0, #0x0
  417c20:	b.ne	4182b8 <error@@Base+0x16470>  // b.any
  417c24:	ldr	x1, [sp, #344]
  417c28:	ldr	x0, [sp, #128]
  417c2c:	sub	x0, x1, x0
  417c30:	str	x0, [sp, #448]
  417c34:	ldr	x0, [sp, #344]
  417c38:	ldr	x1, [sp, #56]
  417c3c:	cmp	x1, x0
  417c40:	b.le	417c58 <error@@Base+0x15e10>
  417c44:	ldr	x1, [sp, #96]
  417c48:	ldr	x0, [sp, #448]
  417c4c:	add	x0, x1, x0
  417c50:	ldrb	w0, [x0]
  417c54:	b	417c5c <error@@Base+0x15e14>
  417c58:	mov	w0, #0x0                   	// #0
  417c5c:	str	w0, [sp, #364]
  417c60:	ldrsw	x0, [sp, #364]
  417c64:	ldr	x1, [sp, #416]
  417c68:	add	x0, x1, x0
  417c6c:	ldrb	w0, [x0]
  417c70:	cmp	w0, #0x0
  417c74:	b.ne	417cb4 <error@@Base+0x15e6c>  // b.any
  417c78:	ldrsw	x1, [sp, #392]
  417c7c:	ldr	x0, [sp, #344]
  417c80:	add	x0, x1, x0
  417c84:	str	x0, [sp, #344]
  417c88:	ldr	x0, [sp, #344]
  417c8c:	ldr	x1, [sp, #384]
  417c90:	cmp	x1, x0
  417c94:	b.gt	417ca8 <error@@Base+0x15e60>
  417c98:	ldr	x0, [sp, #344]
  417c9c:	ldr	x1, [sp, #376]
  417ca0:	cmp	x1, x0
  417ca4:	b.ge	417bc0 <error@@Base+0x15d78>  // b.tcont
  417ca8:	mov	w0, #0x1                   	// #1
  417cac:	str	w0, [sp, #460]
  417cb0:	b	4182dc <error@@Base+0x16494>
  417cb4:	nop
  417cb8:	b	417cd0 <error@@Base+0x15e88>
  417cbc:	nop
  417cc0:	b	417cd0 <error@@Base+0x15e88>
  417cc4:	nop
  417cc8:	b	417cd0 <error@@Base+0x15e88>
  417ccc:	nop
  417cd0:	ldr	x1, [sp, #344]
  417cd4:	add	x0, sp, #0x58
  417cd8:	ldr	w2, [sp, #464]
  417cdc:	bl	40aa5c <error@@Base+0x8c14>
  417ce0:	str	w0, [sp, #460]
  417ce4:	ldr	w0, [sp, #460]
  417ce8:	cmp	w0, #0x0
  417cec:	cset	w0, ne  // ne = any
  417cf0:	and	w0, w0, #0xff
  417cf4:	and	x0, x0, #0xff
  417cf8:	cmp	x0, #0x0
  417cfc:	b.ne	4182c0 <error@@Base+0x16478>  // b.any
  417d00:	ldrb	w0, [sp, #375]
  417d04:	eor	w0, w0, #0x1
  417d08:	and	w0, w0, #0xff
  417d0c:	cmp	w0, #0x0
  417d10:	b.eq	417d30 <error@@Base+0x15ee8>  // b.none
  417d14:	ldr	x0, [sp, #136]
  417d18:	cmp	x0, #0x0
  417d1c:	b.eq	417d30 <error@@Base+0x15ee8>  // b.none
  417d20:	ldr	x0, [sp, #104]
  417d24:	ldr	w0, [x0]
  417d28:	cmn	w0, #0x1
  417d2c:	b.eq	417ea4 <error@@Base+0x1605c>  // b.none
  417d30:	str	wzr, [sp, #312]
  417d34:	str	xzr, [sp, #288]
  417d38:	ldr	x0, [sp, #288]
  417d3c:	str	x0, [sp, #280]
  417d40:	ldr	x1, [sp, #48]
  417d44:	ldr	x0, [sp, #40]
  417d48:	cmp	x1, x0
  417d4c:	b.gt	417d58 <error@@Base+0x15f10>
  417d50:	add	x0, sp, #0x158
  417d54:	b	417d5c <error@@Base+0x15f14>
  417d58:	mov	x0, #0x0                   	// #0
  417d5c:	add	x3, sp, #0x58
  417d60:	mov	x2, x0
  417d64:	ldrb	w1, [sp, #399]
  417d68:	mov	x0, x3
  417d6c:	bl	41863c <error@@Base+0x167f4>
  417d70:	str	x0, [sp, #424]
  417d74:	ldr	x0, [sp, #424]
  417d78:	cmn	x0, #0x1
  417d7c:	b.eq	417e98 <error@@Base+0x16050>  // b.none
  417d80:	ldr	x0, [sp, #424]
  417d84:	cmn	x0, #0x2
  417d88:	cset	w0, eq  // eq = none
  417d8c:	and	w0, w0, #0xff
  417d90:	and	x0, x0, #0xff
  417d94:	cmp	x0, #0x0
  417d98:	b.eq	417da8 <error@@Base+0x15f60>  // b.none
  417d9c:	mov	w0, #0xc                   	// #12
  417da0:	str	w0, [sp, #460]
  417da4:	b	4182dc <error@@Base+0x16494>
  417da8:	ldr	x0, [sp, #424]
  417dac:	str	x0, [sp, #256]
  417db0:	ldr	x0, [sp, #72]
  417db4:	ldrb	w0, [x0, #56]
  417db8:	and	w0, w0, #0x10
  417dbc:	and	w0, w0, #0xff
  417dc0:	cmp	w0, #0x0
  417dc4:	b.ne	417dd4 <error@@Base+0x15f8c>  // b.any
  417dc8:	ldr	x0, [sp, #24]
  417dcc:	cmp	x0, #0x1
  417dd0:	b.hi	417de4 <error@@Base+0x15f9c>  // b.pmore
  417dd4:	ldr	x0, [sp, #432]
  417dd8:	ldr	x0, [x0, #152]
  417ddc:	cmp	x0, #0x0
  417de0:	b.eq	417e10 <error@@Base+0x15fc8>  // b.none
  417de4:	ldr	x1, [sp, #272]
  417de8:	ldr	x0, [sp, #424]
  417dec:	lsl	x0, x0, #3
  417df0:	add	x0, x1, x0
  417df4:	ldr	x0, [x0]
  417df8:	str	x0, [sp, #352]
  417dfc:	add	x0, sp, #0x58
  417e00:	ldr	x2, [sp, #424]
  417e04:	ldr	x1, [sp, #352]
  417e08:	bl	418d14 <error@@Base+0x16ecc>
  417e0c:	str	x0, [sp, #264]
  417e10:	ldr	x0, [sp, #72]
  417e14:	ldrb	w0, [x0, #56]
  417e18:	and	w0, w0, #0x10
  417e1c:	and	w0, w0, #0xff
  417e20:	cmp	w0, #0x0
  417e24:	b.ne	417e4c <error@@Base+0x16004>  // b.any
  417e28:	ldr	x0, [sp, #24]
  417e2c:	cmp	x0, #0x1
  417e30:	b.ls	417e4c <error@@Base+0x16004>  // b.plast
  417e34:	ldr	x0, [sp, #432]
  417e38:	ldrb	w0, [x0, #176]
  417e3c:	and	w0, w0, #0x1
  417e40:	and	w0, w0, #0xff
  417e44:	cmp	w0, #0x0
  417e48:	b.ne	417e5c <error@@Base+0x16014>  // b.any
  417e4c:	ldr	x0, [sp, #432]
  417e50:	ldr	x0, [x0, #152]
  417e54:	cmp	x0, #0x0
  417e58:	b.eq	417ec0 <error@@Base+0x16078>  // b.none
  417e5c:	add	x0, sp, #0x58
  417e60:	bl	418310 <error@@Base+0x164c8>
  417e64:	str	w0, [sp, #460]
  417e68:	ldr	w0, [sp, #460]
  417e6c:	cmp	w0, #0x0
  417e70:	b.eq	417ebc <error@@Base+0x16074>  // b.none
  417e74:	ldr	w0, [sp, #460]
  417e78:	cmp	w0, #0x1
  417e7c:	cset	w0, ne  // ne = any
  417e80:	and	w0, w0, #0xff
  417e84:	and	x0, x0, #0xff
  417e88:	cmp	x0, #0x0
  417e8c:	b.ne	4182c8 <error@@Base+0x16480>  // b.any
  417e90:	mov	x0, #0xffffffffffffffff    	// #-1
  417e94:	str	x0, [sp, #424]
  417e98:	add	x0, sp, #0x58
  417e9c:	bl	41ff40 <error@@Base+0x1e0f8>
  417ea0:	b	417ea8 <error@@Base+0x16060>
  417ea4:	nop
  417ea8:	ldrsw	x1, [sp, #392]
  417eac:	ldr	x0, [sp, #344]
  417eb0:	add	x0, x1, x0
  417eb4:	str	x0, [sp, #344]
  417eb8:	b	417934 <error@@Base+0x15aec>
  417ebc:	nop
  417ec0:	ldr	x0, [sp, #24]
  417ec4:	cmp	x0, #0x0
  417ec8:	b.eq	4182d0 <error@@Base+0x16488>  // b.none
  417ecc:	mov	x0, #0x1                   	// #1
  417ed0:	str	x0, [sp, #440]
  417ed4:	b	417f14 <error@@Base+0x160cc>
  417ed8:	ldr	x0, [sp, #440]
  417edc:	lsl	x0, x0, #4
  417ee0:	ldr	x1, [sp, #16]
  417ee4:	add	x0, x1, x0
  417ee8:	mov	x1, #0xffffffffffffffff    	// #-1
  417eec:	str	x1, [x0, #8]
  417ef0:	ldr	x1, [sp, #440]
  417ef4:	lsl	x1, x1, #4
  417ef8:	ldr	x2, [sp, #16]
  417efc:	add	x1, x2, x1
  417f00:	ldr	x0, [x0, #8]
  417f04:	str	x0, [x1]
  417f08:	ldr	x0, [sp, #440]
  417f0c:	add	x0, x0, #0x1
  417f10:	str	x0, [sp, #440]
  417f14:	ldr	x0, [sp, #440]
  417f18:	ldr	x1, [sp, #24]
  417f1c:	cmp	x1, x0
  417f20:	b.hi	417ed8 <error@@Base+0x16090>  // b.pmore
  417f24:	ldr	x0, [sp, #16]
  417f28:	str	xzr, [x0]
  417f2c:	ldr	x1, [sp, #256]
  417f30:	ldr	x0, [sp, #16]
  417f34:	str	x1, [x0, #8]
  417f38:	ldr	x0, [sp, #72]
  417f3c:	ldrb	w0, [x0, #56]
  417f40:	and	w0, w0, #0x10
  417f44:	and	w0, w0, #0xff
  417f48:	cmp	w0, #0x0
  417f4c:	b.ne	417fd4 <error@@Base+0x1618c>  // b.any
  417f50:	ldr	x0, [sp, #24]
  417f54:	cmp	x0, #0x1
  417f58:	b.ls	417fd4 <error@@Base+0x1618c>  // b.plast
  417f5c:	ldr	x0, [sp, #432]
  417f60:	ldrb	w0, [x0, #176]
  417f64:	and	w0, w0, #0x1
  417f68:	and	w0, w0, #0xff
  417f6c:	cmp	w0, #0x0
  417f70:	b.eq	417f8c <error@@Base+0x16144>  // b.none
  417f74:	ldr	x0, [sp, #432]
  417f78:	ldr	x0, [x0, #152]
  417f7c:	cmp	x0, #0x0
  417f80:	b.le	417f8c <error@@Base+0x16144>
  417f84:	mov	w0, #0x1                   	// #1
  417f88:	b	417f90 <error@@Base+0x16148>
  417f8c:	mov	w0, #0x0                   	// #0
  417f90:	and	w0, w0, #0x1
  417f94:	and	w1, w0, #0xff
  417f98:	add	x0, sp, #0x58
  417f9c:	mov	w4, w1
  417fa0:	ldr	x3, [sp, #16]
  417fa4:	ldr	x2, [sp, #24]
  417fa8:	mov	x1, x0
  417fac:	ldr	x0, [sp, #72]
  417fb0:	bl	41965c <error@@Base+0x17814>
  417fb4:	str	w0, [sp, #460]
  417fb8:	ldr	w0, [sp, #460]
  417fbc:	cmp	w0, #0x0
  417fc0:	cset	w0, ne  // ne = any
  417fc4:	and	w0, w0, #0xff
  417fc8:	and	x0, x0, #0xff
  417fcc:	cmp	x0, #0x0
  417fd0:	b.ne	4182d8 <error@@Base+0x16490>  // b.any
  417fd4:	str	xzr, [sp, #440]
  417fd8:	b	418140 <error@@Base+0x162f8>
  417fdc:	ldr	x0, [sp, #440]
  417fe0:	lsl	x0, x0, #4
  417fe4:	ldr	x1, [sp, #16]
  417fe8:	add	x0, x1, x0
  417fec:	ldr	x0, [x0]
  417ff0:	cmn	x0, #0x1
  417ff4:	b.eq	418134 <error@@Base+0x162ec>  // b.none
  417ff8:	ldrb	w0, [sp, #228]
  417ffc:	cmp	w0, #0x0
  418000:	cset	w0, ne  // ne = any
  418004:	and	w0, w0, #0xff
  418008:	and	x0, x0, #0xff
  41800c:	cmp	x0, #0x0
  418010:	b.eq	4180d4 <error@@Base+0x1628c>  // b.none
  418014:	ldr	x0, [sp, #440]
  418018:	lsl	x0, x0, #4
  41801c:	ldr	x1, [sp, #16]
  418020:	add	x0, x1, x0
  418024:	ldr	x1, [x0]
  418028:	ldr	x0, [sp, #136]
  41802c:	cmp	x1, x0
  418030:	b.ne	41803c <error@@Base+0x161f4>  // b.any
  418034:	ldr	x0, [sp, #144]
  418038:	b	418060 <error@@Base+0x16218>
  41803c:	ldr	x1, [sp, #112]
  418040:	ldr	x0, [sp, #440]
  418044:	lsl	x0, x0, #4
  418048:	ldr	x2, [sp, #16]
  41804c:	add	x0, x2, x0
  418050:	ldr	x0, [x0]
  418054:	lsl	x0, x0, #3
  418058:	add	x0, x1, x0
  41805c:	ldr	x0, [x0]
  418060:	ldr	x1, [sp, #440]
  418064:	lsl	x1, x1, #4
  418068:	ldr	x2, [sp, #16]
  41806c:	add	x1, x2, x1
  418070:	str	x0, [x1]
  418074:	ldr	x0, [sp, #440]
  418078:	lsl	x0, x0, #4
  41807c:	ldr	x1, [sp, #16]
  418080:	add	x0, x1, x0
  418084:	ldr	x1, [x0, #8]
  418088:	ldr	x0, [sp, #136]
  41808c:	cmp	x1, x0
  418090:	b.ne	41809c <error@@Base+0x16254>  // b.any
  418094:	ldr	x0, [sp, #144]
  418098:	b	4180c0 <error@@Base+0x16278>
  41809c:	ldr	x1, [sp, #112]
  4180a0:	ldr	x0, [sp, #440]
  4180a4:	lsl	x0, x0, #4
  4180a8:	ldr	x2, [sp, #16]
  4180ac:	add	x0, x2, x0
  4180b0:	ldr	x0, [x0, #8]
  4180b4:	lsl	x0, x0, #3
  4180b8:	add	x0, x1, x0
  4180bc:	ldr	x0, [x0]
  4180c0:	ldr	x1, [sp, #440]
  4180c4:	lsl	x1, x1, #4
  4180c8:	ldr	x2, [sp, #16]
  4180cc:	add	x1, x2, x1
  4180d0:	str	x0, [x1, #8]
  4180d4:	ldr	x0, [sp, #440]
  4180d8:	lsl	x0, x0, #4
  4180dc:	ldr	x1, [sp, #16]
  4180e0:	add	x0, x1, x0
  4180e4:	ldr	x2, [x0]
  4180e8:	ldr	x1, [sp, #344]
  4180ec:	ldr	x0, [sp, #440]
  4180f0:	lsl	x0, x0, #4
  4180f4:	ldr	x3, [sp, #16]
  4180f8:	add	x0, x3, x0
  4180fc:	add	x1, x2, x1
  418100:	str	x1, [x0]
  418104:	ldr	x0, [sp, #440]
  418108:	lsl	x0, x0, #4
  41810c:	ldr	x1, [sp, #16]
  418110:	add	x0, x1, x0
  418114:	ldr	x2, [x0, #8]
  418118:	ldr	x1, [sp, #344]
  41811c:	ldr	x0, [sp, #440]
  418120:	lsl	x0, x0, #4
  418124:	ldr	x3, [sp, #16]
  418128:	add	x0, x3, x0
  41812c:	add	x1, x2, x1
  418130:	str	x1, [x0, #8]
  418134:	ldr	x0, [sp, #440]
  418138:	add	x0, x0, #0x1
  41813c:	str	x0, [sp, #440]
  418140:	ldr	x0, [sp, #440]
  418144:	ldr	x1, [sp, #24]
  418148:	cmp	x1, x0
  41814c:	b.hi	417fdc <error@@Base+0x16194>  // b.pmore
  418150:	str	xzr, [sp, #440]
  418154:	b	4181a4 <error@@Base+0x1635c>
  418158:	ldr	x1, [sp, #440]
  41815c:	ldr	x0, [sp, #24]
  418160:	add	x0, x1, x0
  418164:	lsl	x0, x0, #4
  418168:	ldr	x1, [sp, #16]
  41816c:	add	x0, x1, x0
  418170:	mov	x1, #0xffffffffffffffff    	// #-1
  418174:	str	x1, [x0]
  418178:	ldr	x1, [sp, #440]
  41817c:	ldr	x0, [sp, #24]
  418180:	add	x0, x1, x0
  418184:	lsl	x0, x0, #4
  418188:	ldr	x1, [sp, #16]
  41818c:	add	x0, x1, x0
  418190:	mov	x1, #0xffffffffffffffff    	// #-1
  418194:	str	x1, [x0, #8]
  418198:	ldr	x0, [sp, #440]
  41819c:	add	x0, x0, #0x1
  4181a0:	str	x0, [sp, #440]
  4181a4:	ldr	x1, [sp, #440]
  4181a8:	ldr	x0, [sp, #400]
  4181ac:	cmp	x1, x0
  4181b0:	b.lt	418158 <error@@Base+0x16310>  // b.tstop
  4181b4:	ldr	x0, [sp, #432]
  4181b8:	ldr	x0, [x0, #224]
  4181bc:	cmp	x0, #0x0
  4181c0:	b.eq	4182d0 <error@@Base+0x16488>  // b.none
  4181c4:	str	xzr, [sp, #440]
  4181c8:	b	418284 <error@@Base+0x1643c>
  4181cc:	ldr	x0, [sp, #432]
  4181d0:	ldr	x1, [x0, #224]
  4181d4:	ldr	x0, [sp, #440]
  4181d8:	lsl	x0, x0, #3
  4181dc:	add	x0, x1, x0
  4181e0:	ldr	x0, [x0]
  4181e4:	ldr	x1, [sp, #440]
  4181e8:	cmp	x1, x0
  4181ec:	b.eq	418278 <error@@Base+0x16430>  // b.none
  4181f0:	ldr	x0, [sp, #432]
  4181f4:	ldr	x1, [x0, #224]
  4181f8:	ldr	x0, [sp, #440]
  4181fc:	lsl	x0, x0, #3
  418200:	add	x0, x1, x0
  418204:	ldr	x0, [x0]
  418208:	add	x0, x0, #0x1
  41820c:	lsl	x0, x0, #4
  418210:	ldr	x1, [sp, #16]
  418214:	add	x1, x1, x0
  418218:	ldr	x0, [sp, #440]
  41821c:	add	x0, x0, #0x1
  418220:	lsl	x0, x0, #4
  418224:	ldr	x2, [sp, #16]
  418228:	add	x0, x2, x0
  41822c:	ldr	x1, [x1]
  418230:	str	x1, [x0]
  418234:	ldr	x0, [sp, #432]
  418238:	ldr	x1, [x0, #224]
  41823c:	ldr	x0, [sp, #440]
  418240:	lsl	x0, x0, #3
  418244:	add	x0, x1, x0
  418248:	ldr	x0, [x0]
  41824c:	add	x0, x0, #0x1
  418250:	lsl	x0, x0, #4
  418254:	ldr	x1, [sp, #16]
  418258:	add	x1, x1, x0
  41825c:	ldr	x0, [sp, #440]
  418260:	add	x0, x0, #0x1
  418264:	lsl	x0, x0, #4
  418268:	ldr	x2, [sp, #16]
  41826c:	add	x0, x2, x0
  418270:	ldr	x1, [x1, #8]
  418274:	str	x1, [x0, #8]
  418278:	ldr	x0, [sp, #440]
  41827c:	add	x0, x0, #0x1
  418280:	str	x0, [sp, #440]
  418284:	ldr	x0, [sp, #440]
  418288:	add	x0, x0, #0x1
  41828c:	mov	x1, x0
  418290:	ldr	x0, [sp, #24]
  418294:	cmp	x0, x1
  418298:	b.hi	4181cc <error@@Base+0x16384>  // b.pmore
  41829c:	b	4182d0 <error@@Base+0x16488>
  4182a0:	nop
  4182a4:	b	4182dc <error@@Base+0x16494>
  4182a8:	nop
  4182ac:	b	4182dc <error@@Base+0x16494>
  4182b0:	nop
  4182b4:	b	4182dc <error@@Base+0x16494>
  4182b8:	nop
  4182bc:	b	4182dc <error@@Base+0x16494>
  4182c0:	nop
  4182c4:	b	4182dc <error@@Base+0x16494>
  4182c8:	nop
  4182cc:	b	4182dc <error@@Base+0x16494>
  4182d0:	nop
  4182d4:	b	4182dc <error@@Base+0x16494>
  4182d8:	nop
  4182dc:	ldr	x0, [sp, #272]
  4182e0:	bl	401a40 <free@plt>
  4182e4:	ldr	x0, [sp, #432]
  4182e8:	ldr	x0, [x0, #152]
  4182ec:	cmp	x0, #0x0
  4182f0:	b.eq	4182fc <error@@Base+0x164b4>  // b.none
  4182f4:	add	x0, sp, #0x58
  4182f8:	bl	420044 <error@@Base+0x1e1fc>
  4182fc:	add	x0, sp, #0x58
  418300:	bl	40ba10 <error@@Base+0x9bc8>
  418304:	ldr	w0, [sp, #460]
  418308:	ldp	x29, x30, [sp], #464
  41830c:	ret
  418310:	stp	x29, x30, [sp, #-144]!
  418314:	mov	x29, sp
  418318:	str	x0, [sp, #24]
  41831c:	ldr	x0, [sp, #24]
  418320:	ldr	x0, [x0, #152]
  418324:	str	x0, [sp, #96]
  418328:	str	xzr, [sp, #104]
  41832c:	ldr	x0, [sp, #24]
  418330:	ldr	x0, [x0, #168]
  418334:	str	x0, [sp, #128]
  418338:	ldr	x0, [sp, #24]
  41833c:	ldr	x0, [x0, #176]
  418340:	str	x0, [sp, #136]
  418344:	ldr	x1, [sp, #128]
  418348:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  41834c:	cmp	x1, x0
  418350:	cset	w0, hi  // hi = pmore
  418354:	and	w0, w0, #0xff
  418358:	and	x0, x0, #0xff
  41835c:	cmp	x0, #0x0
  418360:	b.eq	41836c <error@@Base+0x16524>  // b.none
  418364:	mov	w0, #0xc                   	// #12
  418368:	b	418634 <error@@Base+0x167ec>
  41836c:	ldr	x0, [sp, #128]
  418370:	add	x0, x0, #0x1
  418374:	lsl	x0, x0, #3
  418378:	bl	401850 <malloc@plt>
  41837c:	str	x0, [sp, #112]
  418380:	ldr	x0, [sp, #112]
  418384:	cmp	x0, #0x0
  418388:	cset	w0, eq  // eq = none
  41838c:	and	w0, w0, #0xff
  418390:	and	x0, x0, #0xff
  418394:	cmp	x0, #0x0
  418398:	b.eq	4183a8 <error@@Base+0x16560>  // b.none
  41839c:	mov	w0, #0xc                   	// #12
  4183a0:	str	w0, [sp, #124]
  4183a4:	b	418620 <error@@Base+0x167d8>
  4183a8:	ldr	x0, [sp, #96]
  4183ac:	ldr	x0, [x0, #152]
  4183b0:	cmp	x0, #0x0
  4183b4:	b.eq	41856c <error@@Base+0x16724>  // b.none
  4183b8:	ldr	x0, [sp, #128]
  4183bc:	add	x0, x0, #0x1
  4183c0:	lsl	x0, x0, #3
  4183c4:	bl	401850 <malloc@plt>
  4183c8:	str	x0, [sp, #104]
  4183cc:	ldr	x0, [sp, #104]
  4183d0:	cmp	x0, #0x0
  4183d4:	cset	w0, eq  // eq = none
  4183d8:	and	w0, w0, #0xff
  4183dc:	and	x0, x0, #0xff
  4183e0:	cmp	x0, #0x0
  4183e4:	b.eq	4183f4 <error@@Base+0x165ac>  // b.none
  4183e8:	mov	w0, #0xc                   	// #12
  4183ec:	str	w0, [sp, #124]
  4183f0:	b	418620 <error@@Base+0x167d8>
  4183f4:	ldr	x0, [sp, #128]
  4183f8:	add	x0, x0, #0x1
  4183fc:	lsl	x0, x0, #3
  418400:	mov	x2, x0
  418404:	mov	w1, #0x0                   	// #0
  418408:	ldr	x0, [sp, #104]
  41840c:	bl	4018d0 <memset@plt>
  418410:	add	x0, sp, #0x28
  418414:	ldr	x4, [sp, #128]
  418418:	ldr	x3, [sp, #136]
  41841c:	ldr	x2, [sp, #104]
  418420:	ldr	x1, [sp, #112]
  418424:	bl	420728 <error@@Base+0x1e8e0>
  418428:	add	x0, sp, #0x28
  41842c:	mov	x1, x0
  418430:	ldr	x0, [sp, #24]
  418434:	bl	419c88 <error@@Base+0x17e40>
  418438:	str	w0, [sp, #124]
  41843c:	ldr	x0, [sp, #88]
  418440:	bl	401a40 <free@plt>
  418444:	ldr	w0, [sp, #124]
  418448:	cmp	w0, #0x0
  41844c:	cset	w0, ne  // ne = any
  418450:	and	w0, w0, #0xff
  418454:	and	x0, x0, #0xff
  418458:	cmp	x0, #0x0
  41845c:	b.ne	418614 <error@@Base+0x167cc>  // b.any
  418460:	ldr	x0, [sp, #112]
  418464:	ldr	x0, [x0]
  418468:	cmp	x0, #0x0
  41846c:	b.ne	418520 <error@@Base+0x166d8>  // b.any
  418470:	ldr	x0, [sp, #104]
  418474:	ldr	x0, [x0]
  418478:	cmp	x0, #0x0
  41847c:	b.ne	418520 <error@@Base+0x166d8>  // b.any
  418480:	ldr	x0, [sp, #128]
  418484:	sub	x0, x0, #0x1
  418488:	str	x0, [sp, #128]
  41848c:	ldr	x0, [sp, #128]
  418490:	cmp	x0, #0x0
  418494:	b.ge	4184a4 <error@@Base+0x1665c>  // b.tcont
  418498:	mov	w0, #0x1                   	// #1
  41849c:	str	w0, [sp, #124]
  4184a0:	b	418620 <error@@Base+0x167d8>
  4184a4:	ldr	x0, [sp, #24]
  4184a8:	ldr	x1, [x0, #184]
  4184ac:	ldr	x0, [sp, #128]
  4184b0:	lsl	x0, x0, #3
  4184b4:	add	x0, x1, x0
  4184b8:	ldr	x0, [x0]
  4184bc:	cmp	x0, #0x0
  4184c0:	b.eq	418480 <error@@Base+0x16638>  // b.none
  4184c4:	ldr	x0, [sp, #24]
  4184c8:	ldr	x1, [x0, #184]
  4184cc:	ldr	x0, [sp, #128]
  4184d0:	lsl	x0, x0, #3
  4184d4:	add	x0, x1, x0
  4184d8:	ldr	x0, [x0]
  4184dc:	ldrb	w0, [x0, #104]
  4184e0:	and	w0, w0, #0x10
  4184e4:	and	w0, w0, #0xff
  4184e8:	cmp	w0, #0x0
  4184ec:	b.eq	418480 <error@@Base+0x16638>  // b.none
  4184f0:	ldr	x0, [sp, #24]
  4184f4:	ldr	x1, [x0, #184]
  4184f8:	ldr	x0, [sp, #128]
  4184fc:	lsl	x0, x0, #3
  418500:	add	x0, x1, x0
  418504:	ldr	x0, [x0]
  418508:	ldr	x2, [sp, #128]
  41850c:	mov	x1, x0
  418510:	ldr	x0, [sp, #24]
  418514:	bl	418d14 <error@@Base+0x16ecc>
  418518:	str	x0, [sp, #136]
  41851c:	b	4183f4 <error@@Base+0x165ac>
  418520:	ldr	x0, [sp, #128]
  418524:	add	x0, x0, #0x1
  418528:	mov	x3, x0
  41852c:	ldr	x2, [sp, #104]
  418530:	ldr	x1, [sp, #112]
  418534:	ldr	x0, [sp, #96]
  418538:	bl	41a1c8 <error@@Base+0x18380>
  41853c:	str	w0, [sp, #124]
  418540:	ldr	x0, [sp, #104]
  418544:	bl	401a40 <free@plt>
  418548:	str	xzr, [sp, #104]
  41854c:	ldr	w0, [sp, #124]
  418550:	cmp	w0, #0x0
  418554:	cset	w0, ne  // ne = any
  418558:	and	w0, w0, #0xff
  41855c:	and	x0, x0, #0xff
  418560:	cmp	x0, #0x0
  418564:	b.eq	4185d8 <error@@Base+0x16790>  // b.none
  418568:	b	418620 <error@@Base+0x167d8>
  41856c:	add	x0, sp, #0x28
  418570:	ldr	x4, [sp, #128]
  418574:	ldr	x3, [sp, #136]
  418578:	ldr	x2, [sp, #104]
  41857c:	ldr	x1, [sp, #112]
  418580:	bl	420728 <error@@Base+0x1e8e0>
  418584:	add	x0, sp, #0x28
  418588:	mov	x1, x0
  41858c:	ldr	x0, [sp, #24]
  418590:	bl	419c88 <error@@Base+0x17e40>
  418594:	str	w0, [sp, #124]
  418598:	ldr	x0, [sp, #88]
  41859c:	bl	401a40 <free@plt>
  4185a0:	ldr	w0, [sp, #124]
  4185a4:	cmp	w0, #0x0
  4185a8:	cset	w0, ne  // ne = any
  4185ac:	and	w0, w0, #0xff
  4185b0:	and	x0, x0, #0xff
  4185b4:	cmp	x0, #0x0
  4185b8:	b.ne	41861c <error@@Base+0x167d4>  // b.any
  4185bc:	ldr	x0, [sp, #112]
  4185c0:	ldr	x0, [x0]
  4185c4:	cmp	x0, #0x0
  4185c8:	b.ne	4185d8 <error@@Base+0x16790>  // b.any
  4185cc:	mov	w0, #0x1                   	// #1
  4185d0:	str	w0, [sp, #124]
  4185d4:	b	418620 <error@@Base+0x167d8>
  4185d8:	ldr	x0, [sp, #24]
  4185dc:	ldr	x0, [x0, #184]
  4185e0:	bl	401a40 <free@plt>
  4185e4:	ldr	x0, [sp, #24]
  4185e8:	ldr	x1, [sp, #112]
  4185ec:	str	x1, [x0, #184]
  4185f0:	str	xzr, [sp, #112]
  4185f4:	ldr	x0, [sp, #24]
  4185f8:	ldr	x1, [sp, #136]
  4185fc:	str	x1, [x0, #176]
  418600:	ldr	x0, [sp, #24]
  418604:	ldr	x1, [sp, #128]
  418608:	str	x1, [x0, #168]
  41860c:	str	wzr, [sp, #124]
  418610:	b	418620 <error@@Base+0x167d8>
  418614:	nop
  418618:	b	418620 <error@@Base+0x167d8>
  41861c:	nop
  418620:	ldr	x0, [sp, #112]
  418624:	bl	401a40 <free@plt>
  418628:	ldr	x0, [sp, #104]
  41862c:	bl	401a40 <free@plt>
  418630:	ldr	w0, [sp, #124]
  418634:	ldp	x29, x30, [sp], #144
  418638:	ret
  41863c:	stp	x29, x30, [sp, #-160]!
  418640:	mov	x29, sp
  418644:	str	x0, [sp, #40]
  418648:	strb	w1, [sp, #39]
  41864c:	str	x2, [sp, #24]
  418650:	ldr	x0, [sp, #40]
  418654:	ldr	x0, [x0, #152]
  418658:	str	x0, [sp, #112]
  41865c:	str	xzr, [sp, #152]
  418660:	mov	x0, #0xffffffffffffffff    	// #-1
  418664:	str	x0, [sp, #144]
  418668:	ldr	x0, [sp, #40]
  41866c:	ldr	x0, [x0, #72]
  418670:	str	x0, [sp, #104]
  418674:	ldr	x0, [sp, #24]
  418678:	cmp	x0, #0x0
  41867c:	cset	w0, ne  // ne = any
  418680:	strb	w0, [sp, #135]
  418684:	ldr	x0, [sp, #104]
  418688:	str	x0, [sp, #120]
  41868c:	str	wzr, [sp, #48]
  418690:	add	x0, sp, #0x30
  418694:	str	x0, [sp, #80]
  418698:	ldr	x0, [sp, #40]
  41869c:	str	x0, [sp, #72]
  4186a0:	ldr	x0, [sp, #104]
  4186a4:	str	x0, [sp, #64]
  4186a8:	ldr	x0, [sp, #72]
  4186ac:	ldr	x0, [x0, #152]
  4186b0:	str	x0, [sp, #56]
  4186b4:	ldr	x0, [sp, #56]
  4186b8:	ldr	x0, [x0, #72]
  4186bc:	ldrb	w0, [x0, #104]
  4186c0:	and	w0, w0, #0xffffff80
  4186c4:	and	w0, w0, #0xff
  4186c8:	cmp	w0, #0x0
  4186cc:	b.eq	4187b0 <error@@Base+0x16968>  // b.none
  4186d0:	ldr	x3, [sp, #72]
  4186d4:	ldr	x0, [sp, #64]
  4186d8:	sub	x1, x0, #0x1
  4186dc:	ldr	x0, [sp, #72]
  4186e0:	ldr	w0, [x0, #160]
  4186e4:	mov	w2, w0
  4186e8:	mov	x0, x3
  4186ec:	bl	40ba5c <error@@Base+0x9c14>
  4186f0:	str	w0, [sp, #52]
  4186f4:	ldr	w0, [sp, #52]
  4186f8:	and	w0, w0, #0x1
  4186fc:	cmp	w0, #0x0
  418700:	b.eq	418710 <error@@Base+0x168c8>  // b.none
  418704:	ldr	x0, [sp, #56]
  418708:	ldr	x0, [x0, #80]
  41870c:	b	4187b8 <error@@Base+0x16970>
  418710:	ldr	w0, [sp, #52]
  418714:	cmp	w0, #0x0
  418718:	b.ne	418728 <error@@Base+0x168e0>  // b.any
  41871c:	ldr	x0, [sp, #56]
  418720:	ldr	x0, [x0, #72]
  418724:	b	4187b8 <error@@Base+0x16970>
  418728:	ldr	w0, [sp, #52]
  41872c:	and	w0, w0, #0x4
  418730:	cmp	w0, #0x0
  418734:	b.eq	418754 <error@@Base+0x1690c>  // b.none
  418738:	ldr	w0, [sp, #52]
  41873c:	and	w0, w0, #0x2
  418740:	cmp	w0, #0x0
  418744:	b.eq	418754 <error@@Base+0x1690c>  // b.none
  418748:	ldr	x0, [sp, #56]
  41874c:	ldr	x0, [x0, #96]
  418750:	b	4187b8 <error@@Base+0x16970>
  418754:	ldr	w0, [sp, #52]
  418758:	and	w0, w0, #0x2
  41875c:	cmp	w0, #0x0
  418760:	b.eq	418770 <error@@Base+0x16928>  // b.none
  418764:	ldr	x0, [sp, #56]
  418768:	ldr	x0, [x0, #88]
  41876c:	b	4187b8 <error@@Base+0x16970>
  418770:	ldr	w0, [sp, #52]
  418774:	and	w0, w0, #0x4
  418778:	cmp	w0, #0x0
  41877c:	b.eq	4187a4 <error@@Base+0x1695c>  // b.none
  418780:	ldr	x0, [sp, #56]
  418784:	ldr	x0, [x0, #72]
  418788:	ldr	x0, [x0, #80]
  41878c:	ldr	w3, [sp, #52]
  418790:	mov	x2, x0
  418794:	ldr	x1, [sp, #56]
  418798:	ldr	x0, [sp, #80]
  41879c:	bl	40d634 <error@@Base+0xb7ec>
  4187a0:	b	4187b8 <error@@Base+0x16970>
  4187a4:	ldr	x0, [sp, #56]
  4187a8:	ldr	x0, [x0, #72]
  4187ac:	b	4187b8 <error@@Base+0x16970>
  4187b0:	ldr	x0, [sp, #56]
  4187b4:	ldr	x0, [x0, #72]
  4187b8:	str	x0, [sp, #136]
  4187bc:	ldr	x0, [sp, #136]
  4187c0:	cmp	x0, #0x0
  4187c4:	cset	w0, eq  // eq = none
  4187c8:	and	w0, w0, #0xff
  4187cc:	and	x0, x0, #0xff
  4187d0:	cmp	x0, #0x0
  4187d4:	b.eq	41880c <error@@Base+0x169c4>  // b.none
  4187d8:	ldr	w0, [sp, #48]
  4187dc:	cmp	w0, #0xc
  4187e0:	b.eq	418804 <error@@Base+0x169bc>  // b.none
  4187e4:	adrp	x0, 422000 <error@@Base+0x201b8>
  4187e8:	add	x3, x0, #0xa50
  4187ec:	mov	w2, #0x435                 	// #1077
  4187f0:	adrp	x0, 422000 <error@@Base+0x201b8>
  4187f4:	add	x1, x0, #0x978
  4187f8:	adrp	x0, 422000 <error@@Base+0x201b8>
  4187fc:	add	x0, x0, #0x9e0
  418800:	bl	401b20 <__assert_fail@plt>
  418804:	mov	x0, #0xfffffffffffffffe    	// #-2
  418808:	b	418c00 <error@@Base+0x16db8>
  41880c:	ldr	x0, [sp, #40]
  418810:	ldr	x0, [x0, #184]
  418814:	cmp	x0, #0x0
  418818:	b.eq	4188e8 <error@@Base+0x16aa0>  // b.none
  41881c:	ldr	x0, [sp, #40]
  418820:	ldr	x1, [x0, #184]
  418824:	ldr	x0, [sp, #104]
  418828:	lsl	x0, x0, #3
  41882c:	add	x0, x1, x0
  418830:	ldr	x1, [sp, #136]
  418834:	str	x1, [x0]
  418838:	ldr	x0, [sp, #112]
  41883c:	ldr	x0, [x0, #152]
  418840:	cmp	x0, #0x0
  418844:	b.eq	4188e8 <error@@Base+0x16aa0>  // b.none
  418848:	strb	wzr, [sp, #135]
  41884c:	ldr	x0, [sp, #136]
  418850:	add	x0, x0, #0x8
  418854:	mov	x2, #0x0                   	// #0
  418858:	mov	x1, x0
  41885c:	ldr	x0, [sp, #40]
  418860:	bl	41bd2c <error@@Base+0x19ee4>
  418864:	str	w0, [sp, #48]
  418868:	ldr	w0, [sp, #48]
  41886c:	cmp	w0, #0x0
  418870:	cset	w0, ne  // ne = any
  418874:	and	w0, w0, #0xff
  418878:	and	x0, x0, #0xff
  41887c:	cmp	x0, #0x0
  418880:	b.eq	418890 <error@@Base+0x16a48>  // b.none
  418884:	ldr	w0, [sp, #48]
  418888:	sxtw	x0, w0
  41888c:	b	418c00 <error@@Base+0x16db8>
  418890:	ldr	x0, [sp, #136]
  418894:	ldrb	w0, [x0, #104]
  418898:	and	w0, w0, #0x40
  41889c:	and	w0, w0, #0xff
  4188a0:	cmp	w0, #0x0
  4188a4:	b.eq	4188e8 <error@@Base+0x16aa0>  // b.none
  4188a8:	ldr	x0, [sp, #136]
  4188ac:	add	x0, x0, #0x8
  4188b0:	mov	x1, x0
  4188b4:	ldr	x0, [sp, #40]
  4188b8:	bl	41c240 <error@@Base+0x1a3f8>
  4188bc:	str	w0, [sp, #48]
  4188c0:	ldr	w0, [sp, #48]
  4188c4:	cmp	w0, #0x0
  4188c8:	cset	w0, ne  // ne = any
  4188cc:	and	w0, w0, #0xff
  4188d0:	and	x0, x0, #0xff
  4188d4:	cmp	x0, #0x0
  4188d8:	b.eq	4188e8 <error@@Base+0x16aa0>  // b.none
  4188dc:	ldr	w0, [sp, #48]
  4188e0:	sxtw	x0, w0
  4188e4:	b	418c00 <error@@Base+0x16db8>
  4188e8:	ldr	x0, [sp, #136]
  4188ec:	ldrb	w0, [x0, #104]
  4188f0:	ubfx	x0, x0, #4, #1
  4188f4:	and	w0, w0, #0xff
  4188f8:	and	x0, x0, #0xff
  4188fc:	cmp	x0, #0x0
  418900:	b.eq	418bb8 <error@@Base+0x16d70>  // b.none
  418904:	ldr	x0, [sp, #136]
  418908:	ldrb	w0, [x0, #104]
  41890c:	and	w0, w0, #0xffffff80
  418910:	and	w0, w0, #0xff
  418914:	cmp	w0, #0x0
  418918:	b.eq	418934 <error@@Base+0x16aec>  // b.none
  41891c:	ldr	x2, [sp, #104]
  418920:	ldr	x1, [sp, #136]
  418924:	ldr	x0, [sp, #40]
  418928:	bl	418d14 <error@@Base+0x16ecc>
  41892c:	cmp	x0, #0x0
  418930:	b.eq	418bb8 <error@@Base+0x16d70>  // b.none
  418934:	ldrb	w0, [sp, #39]
  418938:	eor	w0, w0, #0x1
  41893c:	and	w0, w0, #0xff
  418940:	cmp	w0, #0x0
  418944:	b.eq	418950 <error@@Base+0x16b08>  // b.none
  418948:	ldr	x0, [sp, #104]
  41894c:	b	418c00 <error@@Base+0x16db8>
  418950:	ldr	x0, [sp, #104]
  418954:	str	x0, [sp, #144]
  418958:	mov	x0, #0x1                   	// #1
  41895c:	str	x0, [sp, #152]
  418960:	b	418bb8 <error@@Base+0x16d70>
  418964:	ldr	x0, [sp, #136]
  418968:	str	x0, [sp, #96]
  41896c:	ldr	x0, [sp, #40]
  418970:	ldr	x0, [x0, #72]
  418974:	add	x0, x0, #0x1
  418978:	str	x0, [sp, #88]
  41897c:	ldr	x0, [sp, #40]
  418980:	ldr	x0, [x0, #64]
  418984:	ldr	x1, [sp, #88]
  418988:	cmp	x1, x0
  41898c:	cset	w0, ge  // ge = tcont
  418990:	and	w0, w0, #0xff
  418994:	and	x0, x0, #0xff
  418998:	cmp	x0, #0x0
  41899c:	b.eq	4189b8 <error@@Base+0x16b70>  // b.none
  4189a0:	ldr	x0, [sp, #40]
  4189a4:	ldr	x1, [x0, #64]
  4189a8:	ldr	x0, [sp, #40]
  4189ac:	ldr	x0, [x0, #88]
  4189b0:	cmp	x1, x0
  4189b4:	b.lt	4189f4 <error@@Base+0x16bac>  // b.tstop
  4189b8:	ldr	x0, [sp, #40]
  4189bc:	ldr	x0, [x0, #48]
  4189c0:	ldr	x1, [sp, #88]
  4189c4:	cmp	x1, x0
  4189c8:	cset	w0, ge  // ge = tcont
  4189cc:	and	w0, w0, #0xff
  4189d0:	and	x0, x0, #0xff
  4189d4:	cmp	x0, #0x0
  4189d8:	b.eq	418a5c <error@@Base+0x16c14>  // b.none
  4189dc:	ldr	x0, [sp, #40]
  4189e0:	ldr	x1, [x0, #48]
  4189e4:	ldr	x0, [sp, #40]
  4189e8:	ldr	x0, [x0, #88]
  4189ec:	cmp	x1, x0
  4189f0:	b.ge	418a5c <error@@Base+0x16c14>  // b.tcont
  4189f4:	ldr	x0, [sp, #88]
  4189f8:	add	w0, w0, #0x1
  4189fc:	mov	w1, w0
  418a00:	ldr	x0, [sp, #40]
  418a04:	bl	41fc58 <error@@Base+0x1de10>
  418a08:	str	w0, [sp, #48]
  418a0c:	ldr	w0, [sp, #48]
  418a10:	cmp	w0, #0x0
  418a14:	cset	w0, ne  // ne = any
  418a18:	and	w0, w0, #0xff
  418a1c:	and	x0, x0, #0xff
  418a20:	cmp	x0, #0x0
  418a24:	b.eq	418a5c <error@@Base+0x16c14>  // b.none
  418a28:	ldr	w0, [sp, #48]
  418a2c:	cmp	w0, #0xc
  418a30:	b.eq	418a54 <error@@Base+0x16c0c>  // b.none
  418a34:	adrp	x0, 422000 <error@@Base+0x201b8>
  418a38:	add	x3, x0, #0xa50
  418a3c:	mov	w2, #0x46c                 	// #1132
  418a40:	adrp	x0, 422000 <error@@Base+0x201b8>
  418a44:	add	x1, x0, #0x978
  418a48:	adrp	x0, 422000 <error@@Base+0x201b8>
  418a4c:	add	x0, x0, #0x9e0
  418a50:	bl	401b20 <__assert_fail@plt>
  418a54:	mov	x0, #0xfffffffffffffffe    	// #-2
  418a58:	b	418c00 <error@@Base+0x16db8>
  418a5c:	add	x0, sp, #0x30
  418a60:	ldr	x2, [sp, #136]
  418a64:	ldr	x1, [sp, #40]
  418a68:	bl	41b80c <error@@Base+0x199c4>
  418a6c:	str	x0, [sp, #136]
  418a70:	ldr	x0, [sp, #40]
  418a74:	ldr	x0, [x0, #184]
  418a78:	cmp	x0, #0x0
  418a7c:	b.eq	418a94 <error@@Base+0x16c4c>  // b.none
  418a80:	add	x0, sp, #0x30
  418a84:	ldr	x2, [sp, #136]
  418a88:	ldr	x1, [sp, #40]
  418a8c:	bl	41b9b4 <error@@Base+0x19b6c>
  418a90:	str	x0, [sp, #136]
  418a94:	ldr	x0, [sp, #136]
  418a98:	cmp	x0, #0x0
  418a9c:	b.ne	418b10 <error@@Base+0x16cc8>  // b.any
  418aa0:	ldr	w0, [sp, #48]
  418aa4:	cmp	w0, #0x0
  418aa8:	cset	w0, ne  // ne = any
  418aac:	and	w0, w0, #0xff
  418ab0:	and	x0, x0, #0xff
  418ab4:	cmp	x0, #0x0
  418ab8:	b.eq	418ac4 <error@@Base+0x16c7c>  // b.none
  418abc:	mov	x0, #0xfffffffffffffffe    	// #-2
  418ac0:	b	418c00 <error@@Base+0x16db8>
  418ac4:	ldr	x0, [sp, #40]
  418ac8:	ldr	x0, [x0, #184]
  418acc:	cmp	x0, #0x0
  418ad0:	b.eq	418bd8 <error@@Base+0x16d90>  // b.none
  418ad4:	ldr	x0, [sp, #152]
  418ad8:	cmp	x0, #0x0
  418adc:	b.eq	418af4 <error@@Base+0x16cac>  // b.none
  418ae0:	ldrb	w0, [sp, #39]
  418ae4:	eor	w0, w0, #0x1
  418ae8:	and	w0, w0, #0xff
  418aec:	cmp	w0, #0x0
  418af0:	b.ne	418bd8 <error@@Base+0x16d90>  // b.any
  418af4:	add	x0, sp, #0x30
  418af8:	ldr	x1, [sp, #40]
  418afc:	bl	41bc70 <error@@Base+0x19e28>
  418b00:	str	x0, [sp, #136]
  418b04:	ldr	x0, [sp, #136]
  418b08:	cmp	x0, #0x0
  418b0c:	b.eq	418bd8 <error@@Base+0x16d90>  // b.none
  418b10:	ldrb	w0, [sp, #135]
  418b14:	cmp	x0, #0x0
  418b18:	b.eq	418b3c <error@@Base+0x16cf4>  // b.none
  418b1c:	ldr	x1, [sp, #96]
  418b20:	ldr	x0, [sp, #136]
  418b24:	cmp	x1, x0
  418b28:	b.ne	418b38 <error@@Base+0x16cf0>  // b.any
  418b2c:	ldr	x0, [sp, #88]
  418b30:	str	x0, [sp, #120]
  418b34:	b	418b3c <error@@Base+0x16cf4>
  418b38:	strb	wzr, [sp, #135]
  418b3c:	ldr	x0, [sp, #136]
  418b40:	ldrb	w0, [x0, #104]
  418b44:	and	w0, w0, #0x10
  418b48:	and	w0, w0, #0xff
  418b4c:	cmp	w0, #0x0
  418b50:	b.eq	418bb8 <error@@Base+0x16d70>  // b.none
  418b54:	ldr	x0, [sp, #136]
  418b58:	ldrb	w0, [x0, #104]
  418b5c:	and	w0, w0, #0xffffff80
  418b60:	and	w0, w0, #0xff
  418b64:	cmp	w0, #0x0
  418b68:	b.eq	418b8c <error@@Base+0x16d44>  // b.none
  418b6c:	ldr	x0, [sp, #40]
  418b70:	ldr	x0, [x0, #72]
  418b74:	mov	x2, x0
  418b78:	ldr	x1, [sp, #136]
  418b7c:	ldr	x0, [sp, #40]
  418b80:	bl	418d14 <error@@Base+0x16ecc>
  418b84:	cmp	x0, #0x0
  418b88:	b.eq	418bb8 <error@@Base+0x16d70>  // b.none
  418b8c:	ldr	x0, [sp, #40]
  418b90:	ldr	x0, [x0, #72]
  418b94:	str	x0, [sp, #144]
  418b98:	mov	x0, #0x1                   	// #1
  418b9c:	str	x0, [sp, #152]
  418ba0:	str	xzr, [sp, #24]
  418ba4:	ldrb	w0, [sp, #39]
  418ba8:	eor	w0, w0, #0x1
  418bac:	and	w0, w0, #0xff
  418bb0:	cmp	w0, #0x0
  418bb4:	b.ne	418bd4 <error@@Base+0x16d8c>  // b.any
  418bb8:	ldr	x0, [sp, #40]
  418bbc:	ldr	x1, [x0, #104]
  418bc0:	ldr	x0, [sp, #40]
  418bc4:	ldr	x0, [x0, #72]
  418bc8:	cmp	x1, x0
  418bcc:	b.gt	418964 <error@@Base+0x16b1c>
  418bd0:	b	418bd8 <error@@Base+0x16d90>
  418bd4:	nop
  418bd8:	ldr	x0, [sp, #24]
  418bdc:	cmp	x0, #0x0
  418be0:	b.eq	418bfc <error@@Base+0x16db4>  // b.none
  418be4:	ldr	x0, [sp, #24]
  418be8:	ldr	x1, [x0]
  418bec:	ldr	x0, [sp, #120]
  418bf0:	add	x1, x1, x0
  418bf4:	ldr	x0, [sp, #24]
  418bf8:	str	x1, [x0]
  418bfc:	ldr	x0, [sp, #144]
  418c00:	ldp	x29, x30, [sp], #160
  418c04:	ret
  418c08:	sub	sp, sp, #0x30
  418c0c:	str	x0, [sp, #24]
  418c10:	str	x1, [sp, #16]
  418c14:	str	w2, [sp, #12]
  418c18:	ldr	x0, [sp, #24]
  418c1c:	ldr	x1, [x0]
  418c20:	ldr	x0, [sp, #16]
  418c24:	lsl	x0, x0, #4
  418c28:	add	x0, x1, x0
  418c2c:	ldrb	w0, [x0, #8]
  418c30:	str	w0, [sp, #44]
  418c34:	ldr	x0, [sp, #24]
  418c38:	ldr	x1, [x0]
  418c3c:	ldr	x0, [sp, #16]
  418c40:	lsl	x0, x0, #4
  418c44:	add	x0, x1, x0
  418c48:	ldr	w0, [x0, #8]
  418c4c:	ubfx	x0, x0, #8, #10
  418c50:	and	w0, w0, #0xffff
  418c54:	str	w0, [sp, #40]
  418c58:	ldr	w0, [sp, #44]
  418c5c:	cmp	w0, #0x2
  418c60:	b.eq	418c6c <error@@Base+0x16e24>  // b.none
  418c64:	mov	w0, #0x0                   	// #0
  418c68:	b	418d0c <error@@Base+0x16ec4>
  418c6c:	ldr	w0, [sp, #40]
  418c70:	cmp	w0, #0x0
  418c74:	b.ne	418c80 <error@@Base+0x16e38>  // b.any
  418c78:	mov	w0, #0x1                   	// #1
  418c7c:	b	418d0c <error@@Base+0x16ec4>
  418c80:	ldr	w0, [sp, #40]
  418c84:	and	w0, w0, #0x4
  418c88:	cmp	w0, #0x0
  418c8c:	b.eq	418ca0 <error@@Base+0x16e58>  // b.none
  418c90:	ldr	w0, [sp, #12]
  418c94:	and	w0, w0, #0x1
  418c98:	cmp	w0, #0x0
  418c9c:	b.eq	418d00 <error@@Base+0x16eb8>  // b.none
  418ca0:	ldr	w0, [sp, #40]
  418ca4:	and	w0, w0, #0x8
  418ca8:	cmp	w0, #0x0
  418cac:	b.eq	418cc0 <error@@Base+0x16e78>  // b.none
  418cb0:	ldr	w0, [sp, #12]
  418cb4:	and	w0, w0, #0x1
  418cb8:	cmp	w0, #0x0
  418cbc:	b.ne	418d00 <error@@Base+0x16eb8>  // b.any
  418cc0:	ldr	w0, [sp, #40]
  418cc4:	and	w0, w0, #0x20
  418cc8:	cmp	w0, #0x0
  418ccc:	b.eq	418ce0 <error@@Base+0x16e98>  // b.none
  418cd0:	ldr	w0, [sp, #12]
  418cd4:	and	w0, w0, #0x2
  418cd8:	cmp	w0, #0x0
  418cdc:	b.eq	418d00 <error@@Base+0x16eb8>  // b.none
  418ce0:	ldr	w0, [sp, #40]
  418ce4:	and	w0, w0, #0x80
  418ce8:	cmp	w0, #0x0
  418cec:	b.eq	418d08 <error@@Base+0x16ec0>  // b.none
  418cf0:	ldr	w0, [sp, #12]
  418cf4:	and	w0, w0, #0x8
  418cf8:	cmp	w0, #0x0
  418cfc:	b.ne	418d08 <error@@Base+0x16ec0>  // b.any
  418d00:	mov	w0, #0x0                   	// #0
  418d04:	b	418d0c <error@@Base+0x16ec4>
  418d08:	mov	w0, #0x1                   	// #1
  418d0c:	add	sp, sp, #0x30
  418d10:	ret
  418d14:	stp	x29, x30, [sp, #-64]!
  418d18:	mov	x29, sp
  418d1c:	str	x0, [sp, #40]
  418d20:	str	x1, [sp, #32]
  418d24:	str	x2, [sp, #24]
  418d28:	ldr	x3, [sp, #40]
  418d2c:	ldr	x0, [sp, #40]
  418d30:	ldr	w0, [x0, #160]
  418d34:	mov	w2, w0
  418d38:	ldr	x1, [sp, #24]
  418d3c:	mov	x0, x3
  418d40:	bl	40ba5c <error@@Base+0x9c14>
  418d44:	str	w0, [sp, #52]
  418d48:	str	xzr, [sp, #56]
  418d4c:	b	418db4 <error@@Base+0x16f6c>
  418d50:	ldr	x0, [sp, #40]
  418d54:	ldr	x3, [x0, #152]
  418d58:	ldr	x0, [sp, #32]
  418d5c:	ldr	x1, [x0, #24]
  418d60:	ldr	x0, [sp, #56]
  418d64:	lsl	x0, x0, #3
  418d68:	add	x0, x1, x0
  418d6c:	ldr	x0, [x0]
  418d70:	ldr	w2, [sp, #52]
  418d74:	mov	x1, x0
  418d78:	mov	x0, x3
  418d7c:	bl	418c08 <error@@Base+0x16dc0>
  418d80:	and	w0, w0, #0xff
  418d84:	cmp	w0, #0x0
  418d88:	b.eq	418da8 <error@@Base+0x16f60>  // b.none
  418d8c:	ldr	x0, [sp, #32]
  418d90:	ldr	x1, [x0, #24]
  418d94:	ldr	x0, [sp, #56]
  418d98:	lsl	x0, x0, #3
  418d9c:	add	x0, x1, x0
  418da0:	ldr	x0, [x0]
  418da4:	b	418dcc <error@@Base+0x16f84>
  418da8:	ldr	x0, [sp, #56]
  418dac:	add	x0, x0, #0x1
  418db0:	str	x0, [sp, #56]
  418db4:	ldr	x0, [sp, #32]
  418db8:	ldr	x0, [x0, #16]
  418dbc:	ldr	x1, [sp, #56]
  418dc0:	cmp	x1, x0
  418dc4:	b.lt	418d50 <error@@Base+0x16f08>  // b.tstop
  418dc8:	mov	x0, #0x0                   	// #0
  418dcc:	ldp	x29, x30, [sp], #64
  418dd0:	ret
  418dd4:	stp	x29, x30, [sp, #-192]!
  418dd8:	mov	x29, sp
  418ddc:	str	x0, [sp, #72]
  418de0:	str	x1, [sp, #64]
  418de4:	str	x2, [sp, #56]
  418de8:	str	x3, [sp, #48]
  418dec:	str	x4, [sp, #40]
  418df0:	str	x5, [sp, #32]
  418df4:	str	x6, [sp, #24]
  418df8:	ldr	x0, [sp, #72]
  418dfc:	ldr	x0, [x0, #152]
  418e00:	str	x0, [sp, #160]
  418e04:	ldr	x0, [sp, #160]
  418e08:	ldr	x1, [x0]
  418e0c:	ldr	x0, [sp, #40]
  418e10:	lsl	x0, x0, #4
  418e14:	add	x0, x1, x0
  418e18:	ldrb	w0, [x0, #8]
  418e1c:	and	w0, w0, #0x8
  418e20:	cmp	w0, #0x0
  418e24:	b.eq	418f88 <error@@Base+0x17140>  // b.none
  418e28:	ldr	x0, [sp, #72]
  418e2c:	ldr	x1, [x0, #184]
  418e30:	ldr	x0, [sp, #48]
  418e34:	ldr	x0, [x0]
  418e38:	lsl	x0, x0, #3
  418e3c:	add	x0, x1, x0
  418e40:	ldr	x0, [x0]
  418e44:	add	x0, x0, #0x8
  418e48:	str	x0, [sp, #104]
  418e4c:	ldr	x0, [sp, #160]
  418e50:	ldr	x2, [x0, #40]
  418e54:	ldr	x1, [sp, #40]
  418e58:	mov	x0, x1
  418e5c:	lsl	x0, x0, #1
  418e60:	add	x0, x0, x1
  418e64:	lsl	x0, x0, #3
  418e68:	add	x0, x2, x0
  418e6c:	str	x0, [sp, #96]
  418e70:	ldr	x1, [sp, #40]
  418e74:	ldr	x0, [sp, #32]
  418e78:	bl	40cb6c <error@@Base+0xad24>
  418e7c:	strb	w0, [sp, #135]
  418e80:	ldrb	w0, [sp, #135]
  418e84:	eor	w0, w0, #0x1
  418e88:	and	w0, w0, #0xff
  418e8c:	and	x0, x0, #0xff
  418e90:	cmp	x0, #0x0
  418e94:	b.eq	418ea0 <error@@Base+0x17058>  // b.none
  418e98:	mov	x0, #0xfffffffffffffffe    	// #-2
  418e9c:	b	4192f8 <error@@Base+0x174b0>
  418ea0:	mov	x0, #0xffffffffffffffff    	// #-1
  418ea4:	str	x0, [sp, #176]
  418ea8:	str	xzr, [sp, #184]
  418eac:	b	418f64 <error@@Base+0x1711c>
  418eb0:	ldr	x0, [sp, #96]
  418eb4:	ldr	x1, [x0, #16]
  418eb8:	ldr	x0, [sp, #184]
  418ebc:	lsl	x0, x0, #3
  418ec0:	add	x0, x1, x0
  418ec4:	ldr	x0, [x0]
  418ec8:	str	x0, [sp, #88]
  418ecc:	ldr	x1, [sp, #88]
  418ed0:	ldr	x0, [sp, #104]
  418ed4:	bl	40cf28 <error@@Base+0xb0e0>
  418ed8:	cmp	x0, #0x0
  418edc:	b.eq	418f54 <error@@Base+0x1710c>  // b.none
  418ee0:	ldr	x0, [sp, #176]
  418ee4:	cmn	x0, #0x1
  418ee8:	b.ne	418ef8 <error@@Base+0x170b0>  // b.any
  418eec:	ldr	x0, [sp, #88]
  418ef0:	str	x0, [sp, #176]
  418ef4:	b	418f58 <error@@Base+0x17110>
  418ef8:	ldr	x1, [sp, #176]
  418efc:	ldr	x0, [sp, #32]
  418f00:	bl	40cf28 <error@@Base+0xb0e0>
  418f04:	cmp	x0, #0x0
  418f08:	b.eq	418f14 <error@@Base+0x170cc>  // b.none
  418f0c:	ldr	x0, [sp, #88]
  418f10:	b	4192f8 <error@@Base+0x174b0>
  418f14:	ldr	x0, [sp, #24]
  418f18:	cmp	x0, #0x0
  418f1c:	b.eq	418f7c <error@@Base+0x17134>  // b.none
  418f20:	ldr	x0, [sp, #48]
  418f24:	ldr	x0, [x0]
  418f28:	ldr	x5, [sp, #32]
  418f2c:	ldr	x4, [sp, #56]
  418f30:	ldr	x3, [sp, #64]
  418f34:	ldr	x2, [sp, #88]
  418f38:	mov	x1, x0
  418f3c:	ldr	x0, [sp, #24]
  418f40:	bl	419300 <error@@Base+0x174b8>
  418f44:	cmp	w0, #0x0
  418f48:	b.eq	418f7c <error@@Base+0x17134>  // b.none
  418f4c:	mov	x0, #0xfffffffffffffffe    	// #-2
  418f50:	b	4192f8 <error@@Base+0x174b0>
  418f54:	nop
  418f58:	ldr	x0, [sp, #184]
  418f5c:	add	x0, x0, #0x1
  418f60:	str	x0, [sp, #184]
  418f64:	ldr	x0, [sp, #96]
  418f68:	ldr	x0, [x0, #8]
  418f6c:	ldr	x1, [sp, #184]
  418f70:	cmp	x1, x0
  418f74:	b.lt	418eb0 <error@@Base+0x17068>  // b.tstop
  418f78:	b	418f80 <error@@Base+0x17138>
  418f7c:	nop
  418f80:	ldr	x0, [sp, #176]
  418f84:	b	4192f8 <error@@Base+0x174b0>
  418f88:	str	xzr, [sp, #168]
  418f8c:	ldr	x0, [sp, #160]
  418f90:	ldr	x1, [x0]
  418f94:	ldr	x0, [sp, #40]
  418f98:	lsl	x0, x0, #4
  418f9c:	add	x0, x1, x0
  418fa0:	ldrb	w0, [x0, #8]
  418fa4:	str	w0, [sp, #156]
  418fa8:	ldr	x0, [sp, #160]
  418fac:	ldr	x1, [x0]
  418fb0:	ldr	x0, [sp, #40]
  418fb4:	lsl	x0, x0, #4
  418fb8:	add	x0, x1, x0
  418fbc:	ldrb	w0, [x0, #10]
  418fc0:	and	w0, w0, #0x10
  418fc4:	and	w0, w0, #0xff
  418fc8:	cmp	w0, #0x0
  418fcc:	b.eq	418ffc <error@@Base+0x171b4>  // b.none
  418fd0:	ldr	x1, [sp, #72]
  418fd4:	ldr	x0, [sp, #48]
  418fd8:	ldr	x0, [x0]
  418fdc:	mov	x3, x0
  418fe0:	mov	x2, x1
  418fe4:	ldr	x1, [sp, #40]
  418fe8:	ldr	x0, [sp, #160]
  418fec:	bl	41f4ec <error@@Base+0x1d6a4>
  418ff0:	sxtw	x0, w0
  418ff4:	str	x0, [sp, #168]
  418ff8:	b	4191d4 <error@@Base+0x1738c>
  418ffc:	ldr	w0, [sp, #156]
  419000:	cmp	w0, #0x4
  419004:	b.ne	4191d4 <error@@Base+0x1738c>  // b.any
  419008:	ldr	x0, [sp, #160]
  41900c:	ldr	x1, [x0]
  419010:	ldr	x0, [sp, #40]
  419014:	lsl	x0, x0, #4
  419018:	add	x0, x1, x0
  41901c:	ldr	x0, [x0]
  419020:	add	x0, x0, #0x1
  419024:	str	x0, [sp, #144]
  419028:	ldr	x0, [sp, #144]
  41902c:	lsl	x0, x0, #4
  419030:	ldr	x1, [sp, #56]
  419034:	add	x0, x1, x0
  419038:	ldr	x1, [x0, #8]
  41903c:	ldr	x0, [sp, #144]
  419040:	lsl	x0, x0, #4
  419044:	ldr	x2, [sp, #56]
  419048:	add	x0, x2, x0
  41904c:	ldr	x0, [x0]
  419050:	sub	x0, x1, x0
  419054:	str	x0, [sp, #168]
  419058:	ldr	x0, [sp, #24]
  41905c:	cmp	x0, #0x0
  419060:	b.eq	419134 <error@@Base+0x172ec>  // b.none
  419064:	ldr	x0, [sp, #144]
  419068:	lsl	x0, x0, #4
  41906c:	ldr	x1, [sp, #56]
  419070:	add	x0, x1, x0
  419074:	ldr	x0, [x0]
  419078:	cmn	x0, #0x1
  41907c:	b.eq	41909c <error@@Base+0x17254>  // b.none
  419080:	ldr	x0, [sp, #144]
  419084:	lsl	x0, x0, #4
  419088:	ldr	x1, [sp, #56]
  41908c:	add	x0, x1, x0
  419090:	ldr	x0, [x0, #8]
  419094:	cmn	x0, #0x1
  419098:	b.ne	4190a4 <error@@Base+0x1725c>  // b.any
  41909c:	mov	x0, #0xffffffffffffffff    	// #-1
  4190a0:	b	4192f8 <error@@Base+0x174b0>
  4190a4:	ldr	x0, [sp, #168]
  4190a8:	cmp	x0, #0x0
  4190ac:	b.eq	419134 <error@@Base+0x172ec>  // b.none
  4190b0:	ldr	x0, [sp, #72]
  4190b4:	ldr	x0, [x0, #8]
  4190b8:	str	x0, [sp, #136]
  4190bc:	ldr	x0, [sp, #72]
  4190c0:	ldr	x1, [x0, #48]
  4190c4:	ldr	x0, [sp, #48]
  4190c8:	ldr	x0, [x0]
  4190cc:	sub	x0, x1, x0
  4190d0:	ldr	x1, [sp, #168]
  4190d4:	cmp	x1, x0
  4190d8:	b.gt	41912c <error@@Base+0x172e4>
  4190dc:	ldr	x0, [sp, #144]
  4190e0:	lsl	x0, x0, #4
  4190e4:	ldr	x1, [sp, #56]
  4190e8:	add	x0, x1, x0
  4190ec:	ldr	x0, [x0]
  4190f0:	mov	x1, x0
  4190f4:	ldr	x0, [sp, #136]
  4190f8:	add	x3, x0, x1
  4190fc:	ldr	x0, [sp, #48]
  419100:	ldr	x0, [x0]
  419104:	mov	x1, x0
  419108:	ldr	x0, [sp, #136]
  41910c:	add	x0, x0, x1
  419110:	ldr	x1, [sp, #168]
  419114:	mov	x2, x1
  419118:	mov	x1, x0
  41911c:	mov	x0, x3
  419120:	bl	4019d0 <memcmp@plt>
  419124:	cmp	w0, #0x0
  419128:	b.eq	419134 <error@@Base+0x172ec>  // b.none
  41912c:	mov	x0, #0xffffffffffffffff    	// #-1
  419130:	b	4192f8 <error@@Base+0x174b0>
  419134:	ldr	x0, [sp, #168]
  419138:	cmp	x0, #0x0
  41913c:	b.ne	4191d4 <error@@Base+0x1738c>  // b.any
  419140:	ldr	x1, [sp, #40]
  419144:	ldr	x0, [sp, #32]
  419148:	bl	40cb6c <error@@Base+0xad24>
  41914c:	strb	w0, [sp, #135]
  419150:	ldrb	w0, [sp, #135]
  419154:	eor	w0, w0, #0x1
  419158:	and	w0, w0, #0xff
  41915c:	and	x0, x0, #0xff
  419160:	cmp	x0, #0x0
  419164:	b.eq	419170 <error@@Base+0x17328>  // b.none
  419168:	mov	x0, #0xfffffffffffffffe    	// #-2
  41916c:	b	4192f8 <error@@Base+0x174b0>
  419170:	ldr	x0, [sp, #160]
  419174:	ldr	x2, [x0, #40]
  419178:	ldr	x1, [sp, #40]
  41917c:	mov	x0, x1
  419180:	lsl	x0, x0, #1
  419184:	add	x0, x0, x1
  419188:	lsl	x0, x0, #3
  41918c:	add	x0, x2, x0
  419190:	ldr	x0, [x0, #16]
  419194:	ldr	x0, [x0]
  419198:	str	x0, [sp, #120]
  41919c:	ldr	x0, [sp, #72]
  4191a0:	ldr	x1, [x0, #184]
  4191a4:	ldr	x0, [sp, #48]
  4191a8:	ldr	x0, [x0]
  4191ac:	lsl	x0, x0, #3
  4191b0:	add	x0, x1, x0
  4191b4:	ldr	x0, [x0]
  4191b8:	add	x0, x0, #0x8
  4191bc:	ldr	x1, [sp, #120]
  4191c0:	bl	40cf28 <error@@Base+0xb0e0>
  4191c4:	cmp	x0, #0x0
  4191c8:	b.eq	4191d4 <error@@Base+0x1738c>  // b.none
  4191cc:	ldr	x0, [sp, #120]
  4191d0:	b	4192f8 <error@@Base+0x174b0>
  4191d4:	ldr	x0, [sp, #168]
  4191d8:	cmp	x0, #0x0
  4191dc:	b.ne	419214 <error@@Base+0x173cc>  // b.any
  4191e0:	ldr	x0, [sp, #160]
  4191e4:	ldr	x1, [x0]
  4191e8:	ldr	x0, [sp, #40]
  4191ec:	lsl	x0, x0, #4
  4191f0:	add	x1, x1, x0
  4191f4:	ldr	x0, [sp, #48]
  4191f8:	ldr	x0, [x0]
  4191fc:	mov	x2, x0
  419200:	ldr	x0, [sp, #72]
  419204:	bl	41fa30 <error@@Base+0x1dbe8>
  419208:	and	w0, w0, #0xff
  41920c:	cmp	w0, #0x0
  419210:	b.eq	4192f4 <error@@Base+0x174ac>  // b.none
  419214:	ldr	x0, [sp, #160]
  419218:	ldr	x1, [x0, #24]
  41921c:	ldr	x0, [sp, #40]
  419220:	lsl	x0, x0, #3
  419224:	add	x0, x1, x0
  419228:	ldr	x0, [x0]
  41922c:	str	x0, [sp, #112]
  419230:	ldr	x0, [sp, #168]
  419234:	cmp	x0, #0x0
  419238:	b.ne	41924c <error@@Base+0x17404>  // b.any
  41923c:	ldr	x0, [sp, #48]
  419240:	ldr	x0, [x0]
  419244:	add	x0, x0, #0x1
  419248:	b	41925c <error@@Base+0x17414>
  41924c:	ldr	x0, [sp, #48]
  419250:	ldr	x1, [x0]
  419254:	ldr	x0, [sp, #168]
  419258:	add	x0, x1, x0
  41925c:	ldr	x1, [sp, #48]
  419260:	str	x0, [x1]
  419264:	ldr	x0, [sp, #24]
  419268:	cmp	x0, #0x0
  41926c:	b.eq	4192e4 <error@@Base+0x1749c>  // b.none
  419270:	ldr	x0, [sp, #48]
  419274:	ldr	x1, [x0]
  419278:	ldr	x0, [sp, #72]
  41927c:	ldr	x0, [x0, #168]
  419280:	cmp	x1, x0
  419284:	b.gt	4192dc <error@@Base+0x17494>
  419288:	ldr	x0, [sp, #72]
  41928c:	ldr	x1, [x0, #184]
  419290:	ldr	x0, [sp, #48]
  419294:	ldr	x0, [x0]
  419298:	lsl	x0, x0, #3
  41929c:	add	x0, x1, x0
  4192a0:	ldr	x0, [x0]
  4192a4:	cmp	x0, #0x0
  4192a8:	b.eq	4192dc <error@@Base+0x17494>  // b.none
  4192ac:	ldr	x0, [sp, #72]
  4192b0:	ldr	x1, [x0, #184]
  4192b4:	ldr	x0, [sp, #48]
  4192b8:	ldr	x0, [x0]
  4192bc:	lsl	x0, x0, #3
  4192c0:	add	x0, x1, x0
  4192c4:	ldr	x0, [x0]
  4192c8:	add	x0, x0, #0x8
  4192cc:	ldr	x1, [sp, #112]
  4192d0:	bl	40cf28 <error@@Base+0xb0e0>
  4192d4:	cmp	x0, #0x0
  4192d8:	b.ne	4192e4 <error@@Base+0x1749c>  // b.any
  4192dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4192e0:	b	4192f8 <error@@Base+0x174b0>
  4192e4:	ldr	x0, [sp, #32]
  4192e8:	str	xzr, [x0, #8]
  4192ec:	ldr	x0, [sp, #112]
  4192f0:	b	4192f8 <error@@Base+0x174b0>
  4192f4:	mov	x0, #0xffffffffffffffff    	// #-1
  4192f8:	ldp	x29, x30, [sp], #192
  4192fc:	ret
  419300:	stp	x29, x30, [sp, #-112]!
  419304:	mov	x29, sp
  419308:	str	x19, [sp, #16]
  41930c:	str	x0, [sp, #72]
  419310:	str	x1, [sp, #64]
  419314:	str	x2, [sp, #56]
  419318:	str	x3, [sp, #48]
  41931c:	str	x4, [sp, #40]
  419320:	str	x5, [sp, #32]
  419324:	ldr	x0, [sp, #72]
  419328:	ldr	x0, [x0]
  41932c:	add	x2, x0, #0x1
  419330:	ldr	x1, [sp, #72]
  419334:	str	x2, [x1]
  419338:	str	x0, [sp, #104]
  41933c:	ldr	x0, [sp, #72]
  419340:	ldr	x1, [x0]
  419344:	ldr	x0, [sp, #72]
  419348:	ldr	x0, [x0, #8]
  41934c:	cmp	x1, x0
  419350:	b.ne	4193bc <error@@Base+0x17574>  // b.any
  419354:	ldr	x0, [sp, #72]
  419358:	ldr	x2, [x0, #16]
  41935c:	ldr	x0, [sp, #72]
  419360:	ldr	x0, [x0, #8]
  419364:	mov	x1, x0
  419368:	mov	x0, x1
  41936c:	lsl	x0, x0, #1
  419370:	add	x0, x0, x1
  419374:	lsl	x0, x0, #5
  419378:	mov	x1, x0
  41937c:	mov	x0, x2
  419380:	bl	4018f0 <realloc@plt>
  419384:	str	x0, [sp, #96]
  419388:	ldr	x0, [sp, #96]
  41938c:	cmp	x0, #0x0
  419390:	b.ne	41939c <error@@Base+0x17554>  // b.any
  419394:	mov	w0, #0xc                   	// #12
  419398:	b	4194e4 <error@@Base+0x1769c>
  41939c:	ldr	x0, [sp, #72]
  4193a0:	ldr	x0, [x0, #8]
  4193a4:	lsl	x1, x0, #1
  4193a8:	ldr	x0, [sp, #72]
  4193ac:	str	x1, [x0, #8]
  4193b0:	ldr	x0, [sp, #72]
  4193b4:	ldr	x1, [sp, #96]
  4193b8:	str	x1, [x0, #16]
  4193bc:	ldr	x0, [sp, #72]
  4193c0:	ldr	x2, [x0, #16]
  4193c4:	ldr	x1, [sp, #104]
  4193c8:	mov	x0, x1
  4193cc:	lsl	x0, x0, #1
  4193d0:	add	x0, x0, x1
  4193d4:	lsl	x0, x0, #4
  4193d8:	add	x0, x2, x0
  4193dc:	ldr	x1, [sp, #64]
  4193e0:	str	x1, [x0]
  4193e4:	ldr	x0, [sp, #72]
  4193e8:	ldr	x2, [x0, #16]
  4193ec:	ldr	x1, [sp, #104]
  4193f0:	mov	x0, x1
  4193f4:	lsl	x0, x0, #1
  4193f8:	add	x0, x0, x1
  4193fc:	lsl	x0, x0, #4
  419400:	add	x0, x2, x0
  419404:	ldr	x1, [sp, #56]
  419408:	str	x1, [x0, #8]
  41940c:	ldr	x0, [sp, #48]
  419410:	lsl	x3, x0, #4
  419414:	ldr	x0, [sp, #72]
  419418:	ldr	x2, [x0, #16]
  41941c:	ldr	x1, [sp, #104]
  419420:	mov	x0, x1
  419424:	lsl	x0, x0, #1
  419428:	add	x0, x0, x1
  41942c:	lsl	x0, x0, #4
  419430:	add	x19, x2, x0
  419434:	mov	x0, x3
  419438:	bl	401850 <malloc@plt>
  41943c:	str	x0, [x19, #16]
  419440:	ldr	x0, [sp, #72]
  419444:	ldr	x2, [x0, #16]
  419448:	ldr	x1, [sp, #104]
  41944c:	mov	x0, x1
  419450:	lsl	x0, x0, #1
  419454:	add	x0, x0, x1
  419458:	lsl	x0, x0, #4
  41945c:	add	x0, x2, x0
  419460:	ldr	x0, [x0, #16]
  419464:	cmp	x0, #0x0
  419468:	b.ne	419474 <error@@Base+0x1762c>  // b.any
  41946c:	mov	w0, #0xc                   	// #12
  419470:	b	4194e4 <error@@Base+0x1769c>
  419474:	ldr	x0, [sp, #72]
  419478:	ldr	x2, [x0, #16]
  41947c:	ldr	x1, [sp, #104]
  419480:	mov	x0, x1
  419484:	lsl	x0, x0, #1
  419488:	add	x0, x0, x1
  41948c:	lsl	x0, x0, #4
  419490:	add	x0, x2, x0
  419494:	ldr	x3, [x0, #16]
  419498:	ldr	x0, [sp, #48]
  41949c:	lsl	x0, x0, #4
  4194a0:	mov	x2, x0
  4194a4:	ldr	x1, [sp, #40]
  4194a8:	mov	x0, x3
  4194ac:	bl	401730 <memcpy@plt>
  4194b0:	ldr	x0, [sp, #72]
  4194b4:	ldr	x2, [x0, #16]
  4194b8:	ldr	x1, [sp, #104]
  4194bc:	mov	x0, x1
  4194c0:	lsl	x0, x0, #1
  4194c4:	add	x0, x0, x1
  4194c8:	lsl	x0, x0, #4
  4194cc:	add	x0, x2, x0
  4194d0:	add	x0, x0, #0x18
  4194d4:	ldr	x1, [sp, #32]
  4194d8:	bl	40be38 <error@@Base+0x9ff0>
  4194dc:	str	w0, [sp, #92]
  4194e0:	ldr	w0, [sp, #92]
  4194e4:	ldr	x19, [sp, #16]
  4194e8:	ldp	x29, x30, [sp], #112
  4194ec:	ret
  4194f0:	stp	x29, x30, [sp, #-80]!
  4194f4:	mov	x29, sp
  4194f8:	str	x0, [sp, #56]
  4194fc:	str	x1, [sp, #48]
  419500:	str	x2, [sp, #40]
  419504:	str	x3, [sp, #32]
  419508:	str	x4, [sp, #24]
  41950c:	ldr	x0, [sp, #56]
  419510:	ldr	x0, [x0]
  419514:	sub	x1, x0, #0x1
  419518:	ldr	x0, [sp, #56]
  41951c:	str	x1, [x0]
  419520:	ldr	x0, [sp, #56]
  419524:	ldr	x0, [x0]
  419528:	str	x0, [sp, #72]
  41952c:	ldr	x0, [sp, #72]
  419530:	cmp	x0, #0x0
  419534:	b.ge	419558 <error@@Base+0x17710>  // b.tcont
  419538:	adrp	x0, 422000 <error@@Base+0x201b8>
  41953c:	add	x3, x0, #0xa60
  419540:	mov	w2, #0x555                 	// #1365
  419544:	adrp	x0, 422000 <error@@Base+0x201b8>
  419548:	add	x1, x0, #0x978
  41954c:	adrp	x0, 422000 <error@@Base+0x201b8>
  419550:	add	x0, x0, #0x9f8
  419554:	bl	401b20 <__assert_fail@plt>
  419558:	ldr	x0, [sp, #56]
  41955c:	ldr	x2, [x0, #16]
  419560:	ldr	x1, [sp, #72]
  419564:	mov	x0, x1
  419568:	lsl	x0, x0, #1
  41956c:	add	x0, x0, x1
  419570:	lsl	x0, x0, #4
  419574:	add	x0, x2, x0
  419578:	ldr	x1, [x0]
  41957c:	ldr	x0, [sp, #48]
  419580:	str	x1, [x0]
  419584:	ldr	x0, [sp, #56]
  419588:	ldr	x2, [x0, #16]
  41958c:	ldr	x1, [sp, #72]
  419590:	mov	x0, x1
  419594:	lsl	x0, x0, #1
  419598:	add	x0, x0, x1
  41959c:	lsl	x0, x0, #4
  4195a0:	add	x0, x2, x0
  4195a4:	ldr	x1, [x0, #16]
  4195a8:	ldr	x0, [sp, #40]
  4195ac:	lsl	x0, x0, #4
  4195b0:	mov	x2, x0
  4195b4:	ldr	x0, [sp, #32]
  4195b8:	bl	401730 <memcpy@plt>
  4195bc:	ldr	x0, [sp, #24]
  4195c0:	ldr	x0, [x0, #16]
  4195c4:	bl	401a40 <free@plt>
  4195c8:	ldr	x0, [sp, #56]
  4195cc:	ldr	x2, [x0, #16]
  4195d0:	ldr	x1, [sp, #72]
  4195d4:	mov	x0, x1
  4195d8:	lsl	x0, x0, #1
  4195dc:	add	x0, x0, x1
  4195e0:	lsl	x0, x0, #4
  4195e4:	add	x0, x2, x0
  4195e8:	ldr	x0, [x0, #16]
  4195ec:	bl	401a40 <free@plt>
  4195f0:	ldr	x0, [sp, #56]
  4195f4:	ldr	x2, [x0, #16]
  4195f8:	ldr	x1, [sp, #72]
  4195fc:	mov	x0, x1
  419600:	lsl	x0, x0, #1
  419604:	add	x0, x0, x1
  419608:	lsl	x0, x0, #4
  41960c:	add	x0, x2, x0
  419610:	ldr	x1, [sp, #24]
  419614:	add	x0, x0, #0x18
  419618:	mov	x2, x1
  41961c:	mov	x3, x0
  419620:	ldp	x0, x1, [x3]
  419624:	stp	x0, x1, [x2]
  419628:	ldr	x0, [x3, #16]
  41962c:	str	x0, [x2, #16]
  419630:	ldr	x0, [sp, #56]
  419634:	ldr	x2, [x0, #16]
  419638:	ldr	x1, [sp, #72]
  41963c:	mov	x0, x1
  419640:	lsl	x0, x0, #1
  419644:	add	x0, x0, x1
  419648:	lsl	x0, x0, #4
  41964c:	add	x0, x2, x0
  419650:	ldr	x0, [x0, #8]
  419654:	ldp	x29, x30, [sp], #80
  419658:	ret
  41965c:	stp	x29, x30, [sp, #-176]!
  419660:	mov	x29, sp
  419664:	str	x0, [x29, #56]
  419668:	str	x1, [x29, #48]
  41966c:	str	x2, [x29, #40]
  419670:	str	x3, [x29, #32]
  419674:	strb	w4, [x29, #31]
  419678:	ldr	x0, [x29, #56]
  41967c:	ldr	x0, [x0]
  419680:	str	x0, [x29, #128]
  419684:	str	xzr, [x29, #72]
  419688:	mov	x0, #0x2                   	// #2
  41968c:	str	x0, [x29, #80]
  419690:	str	xzr, [x29, #88]
  419694:	strb	wzr, [x29, #151]
  419698:	ldrb	w0, [x29, #31]
  41969c:	cmp	w0, #0x0
  4196a0:	b.eq	4196f0 <error@@Base+0x178a8>  // b.none
  4196a4:	add	x0, x29, #0x48
  4196a8:	str	x0, [x29, #160]
  4196ac:	ldr	x0, [x29, #160]
  4196b0:	ldr	x0, [x0, #8]
  4196b4:	mov	x1, x0
  4196b8:	mov	x0, x1
  4196bc:	lsl	x0, x0, #1
  4196c0:	add	x0, x0, x1
  4196c4:	lsl	x0, x0, #4
  4196c8:	bl	401850 <malloc@plt>
  4196cc:	mov	x1, x0
  4196d0:	ldr	x0, [x29, #160]
  4196d4:	str	x1, [x0, #16]
  4196d8:	ldr	x0, [x29, #160]
  4196dc:	ldr	x0, [x0, #16]
  4196e0:	cmp	x0, #0x0
  4196e4:	b.ne	4196f4 <error@@Base+0x178ac>  // b.any
  4196e8:	mov	w0, #0xc                   	// #12
  4196ec:	b	419a14 <error@@Base+0x17bcc>
  4196f0:	str	xzr, [x29, #160]
  4196f4:	ldr	x0, [x29, #128]
  4196f8:	ldr	x0, [x0, #144]
  4196fc:	str	x0, [x29, #168]
  419700:	add	x0, x29, #0x60
  419704:	mov	x2, #0x18                  	// #24
  419708:	mov	w1, #0x0                   	// #0
  41970c:	bl	4018d0 <memset@plt>
  419710:	ldr	x0, [x29, #40]
  419714:	lsl	x0, x0, #4
  419718:	cmp	x0, #0xfbf
  41971c:	b.hi	419750 <error@@Base+0x17908>  // b.pmore
  419720:	ldr	x0, [x29, #40]
  419724:	lsl	x0, x0, #4
  419728:	add	x0, x0, #0xf
  41972c:	lsr	x0, x0, #4
  419730:	lsl	x0, x0, #4
  419734:	sub	sp, sp, x0
  419738:	mov	x0, sp
  41973c:	add	x0, x0, #0xf
  419740:	lsr	x0, x0, #4
  419744:	lsl	x0, x0, #4
  419748:	str	x0, [x29, #152]
  41974c:	b	419784 <error@@Base+0x1793c>
  419750:	ldr	x0, [x29, #40]
  419754:	lsl	x0, x0, #4
  419758:	bl	401850 <malloc@plt>
  41975c:	str	x0, [x29, #152]
  419760:	ldr	x0, [x29, #152]
  419764:	cmp	x0, #0x0
  419768:	b.ne	41977c <error@@Base+0x17934>  // b.any
  41976c:	ldr	x0, [x29, #160]
  419770:	bl	419a20 <error@@Base+0x17bd8>
  419774:	mov	w0, #0xc                   	// #12
  419778:	b	419a14 <error@@Base+0x17bcc>
  41977c:	mov	w0, #0x1                   	// #1
  419780:	strb	w0, [x29, #151]
  419784:	ldr	x0, [x29, #40]
  419788:	lsl	x0, x0, #4
  41978c:	mov	x2, x0
  419790:	ldr	x1, [x29, #32]
  419794:	ldr	x0, [x29, #152]
  419798:	bl	401730 <memcpy@plt>
  41979c:	ldr	x0, [x29, #32]
  4197a0:	ldr	x0, [x0]
  4197a4:	str	x0, [x29, #120]
  4197a8:	b	4199dc <error@@Base+0x17b94>
  4197ac:	ldr	x0, [x29, #120]
  4197b0:	ldr	x1, [x29, #40]
  4197b4:	mov	x5, x1
  4197b8:	mov	x4, x0
  4197bc:	ldr	x3, [x29, #168]
  4197c0:	ldr	x2, [x29, #152]
  4197c4:	ldr	x1, [x29, #32]
  4197c8:	ldr	x0, [x29, #128]
  4197cc:	bl	419ac8 <error@@Base+0x17c80>
  4197d0:	ldr	x0, [x29, #32]
  4197d4:	ldr	x1, [x0, #8]
  4197d8:	ldr	x0, [x29, #120]
  4197dc:	cmp	x1, x0
  4197e0:	b.ne	4198f0 <error@@Base+0x17aa8>  // b.any
  4197e4:	ldr	x0, [x29, #48]
  4197e8:	ldr	x0, [x0, #176]
  4197ec:	ldr	x1, [x29, #168]
  4197f0:	cmp	x1, x0
  4197f4:	b.ne	4198f0 <error@@Base+0x17aa8>  // b.any
  4197f8:	ldr	x0, [x29, #160]
  4197fc:	cmp	x0, #0x0
  419800:	b.eq	4198cc <error@@Base+0x17a84>  // b.none
  419804:	str	xzr, [x29, #136]
  419808:	b	419850 <error@@Base+0x17a08>
  41980c:	ldr	x0, [x29, #136]
  419810:	lsl	x0, x0, #4
  419814:	ldr	x1, [x29, #32]
  419818:	add	x0, x1, x0
  41981c:	ldr	x0, [x0]
  419820:	cmp	x0, #0x0
  419824:	b.lt	419844 <error@@Base+0x179fc>  // b.tstop
  419828:	ldr	x0, [x29, #136]
  41982c:	lsl	x0, x0, #4
  419830:	ldr	x1, [x29, #32]
  419834:	add	x0, x1, x0
  419838:	ldr	x0, [x0, #8]
  41983c:	cmn	x0, #0x1
  419840:	b.eq	419864 <error@@Base+0x17a1c>  // b.none
  419844:	ldr	x0, [x29, #136]
  419848:	add	x0, x0, #0x1
  41984c:	str	x0, [x29, #136]
  419850:	ldr	x0, [x29, #136]
  419854:	ldr	x1, [x29, #40]
  419858:	cmp	x1, x0
  41985c:	b.hi	41980c <error@@Base+0x179c4>  // b.pmore
  419860:	b	419868 <error@@Base+0x17a20>
  419864:	nop
  419868:	ldr	x0, [x29, #40]
  41986c:	ldr	x1, [x29, #136]
  419870:	cmp	x1, x0
  419874:	b.ne	4198a0 <error@@Base+0x17a58>  // b.any
  419878:	ldr	x0, [x29, #112]
  41987c:	bl	401a40 <free@plt>
  419880:	ldrb	w0, [x29, #151]
  419884:	cmp	w0, #0x0
  419888:	b.eq	419894 <error@@Base+0x17a4c>  // b.none
  41988c:	ldr	x0, [x29, #152]
  419890:	bl	401a40 <free@plt>
  419894:	ldr	x0, [x29, #160]
  419898:	bl	419a20 <error@@Base+0x17bd8>
  41989c:	b	419a14 <error@@Base+0x17bcc>
  4198a0:	ldr	x1, [x29, #40]
  4198a4:	add	x2, x29, #0x60
  4198a8:	add	x0, x29, #0x78
  4198ac:	mov	x4, x2
  4198b0:	ldr	x3, [x29, #32]
  4198b4:	mov	x2, x1
  4198b8:	mov	x1, x0
  4198bc:	ldr	x0, [x29, #160]
  4198c0:	bl	4194f0 <error@@Base+0x176a8>
  4198c4:	str	x0, [x29, #168]
  4198c8:	b	4198f0 <error@@Base+0x17aa8>
  4198cc:	ldr	x0, [x29, #112]
  4198d0:	bl	401a40 <free@plt>
  4198d4:	ldrb	w0, [x29, #151]
  4198d8:	cmp	w0, #0x0
  4198dc:	b.eq	4198e8 <error@@Base+0x17aa0>  // b.none
  4198e0:	ldr	x0, [x29, #152]
  4198e4:	bl	401a40 <free@plt>
  4198e8:	mov	w0, #0x0                   	// #0
  4198ec:	b	419a14 <error@@Base+0x17bcc>
  4198f0:	ldr	x0, [x29, #40]
  4198f4:	add	x2, x29, #0x60
  4198f8:	add	x1, x29, #0x78
  4198fc:	ldr	x6, [x29, #160]
  419900:	mov	x5, x2
  419904:	ldr	x4, [x29, #168]
  419908:	mov	x3, x1
  41990c:	ldr	x2, [x29, #32]
  419910:	mov	x1, x0
  419914:	ldr	x0, [x29, #48]
  419918:	bl	418dd4 <error@@Base+0x16f8c>
  41991c:	str	x0, [x29, #168]
  419920:	ldr	x0, [x29, #168]
  419924:	lsr	x0, x0, #63
  419928:	and	w0, w0, #0xff
  41992c:	and	x0, x0, #0xff
  419930:	cmp	x0, #0x0
  419934:	b.eq	4199dc <error@@Base+0x17b94>  // b.none
  419938:	ldr	x0, [x29, #168]
  41993c:	cmn	x0, #0x2
  419940:	cset	w0, eq  // eq = none
  419944:	and	w0, w0, #0xff
  419948:	and	x0, x0, #0xff
  41994c:	cmp	x0, #0x0
  419950:	b.eq	419980 <error@@Base+0x17b38>  // b.none
  419954:	ldr	x0, [x29, #112]
  419958:	bl	401a40 <free@plt>
  41995c:	ldrb	w0, [x29, #151]
  419960:	cmp	w0, #0x0
  419964:	b.eq	419970 <error@@Base+0x17b28>  // b.none
  419968:	ldr	x0, [x29, #152]
  41996c:	bl	401a40 <free@plt>
  419970:	ldr	x0, [x29, #160]
  419974:	bl	419a20 <error@@Base+0x17bd8>
  419978:	mov	w0, #0xc                   	// #12
  41997c:	b	419a14 <error@@Base+0x17bcc>
  419980:	ldr	x0, [x29, #160]
  419984:	cmp	x0, #0x0
  419988:	b.eq	4199b8 <error@@Base+0x17b70>  // b.none
  41998c:	ldr	x1, [x29, #40]
  419990:	add	x2, x29, #0x60
  419994:	add	x0, x29, #0x78
  419998:	mov	x4, x2
  41999c:	ldr	x3, [x29, #32]
  4199a0:	mov	x2, x1
  4199a4:	mov	x1, x0
  4199a8:	ldr	x0, [x29, #160]
  4199ac:	bl	4194f0 <error@@Base+0x176a8>
  4199b0:	str	x0, [x29, #168]
  4199b4:	b	4199dc <error@@Base+0x17b94>
  4199b8:	ldr	x0, [x29, #112]
  4199bc:	bl	401a40 <free@plt>
  4199c0:	ldrb	w0, [x29, #151]
  4199c4:	cmp	w0, #0x0
  4199c8:	b.eq	4199d4 <error@@Base+0x17b8c>  // b.none
  4199cc:	ldr	x0, [x29, #152]
  4199d0:	bl	401a40 <free@plt>
  4199d4:	mov	w0, #0x1                   	// #1
  4199d8:	b	419a14 <error@@Base+0x17bcc>
  4199dc:	ldr	x0, [x29, #32]
  4199e0:	ldr	x1, [x0, #8]
  4199e4:	ldr	x0, [x29, #120]
  4199e8:	cmp	x1, x0
  4199ec:	b.ge	4197ac <error@@Base+0x17964>  // b.tcont
  4199f0:	ldr	x0, [x29, #112]
  4199f4:	bl	401a40 <free@plt>
  4199f8:	ldrb	w0, [x29, #151]
  4199fc:	cmp	w0, #0x0
  419a00:	b.eq	419a0c <error@@Base+0x17bc4>  // b.none
  419a04:	ldr	x0, [x29, #152]
  419a08:	bl	401a40 <free@plt>
  419a0c:	ldr	x0, [x29, #160]
  419a10:	bl	419a20 <error@@Base+0x17bd8>
  419a14:	mov	sp, x29
  419a18:	ldp	x29, x30, [sp], #176
  419a1c:	ret
  419a20:	stp	x29, x30, [sp, #-48]!
  419a24:	mov	x29, sp
  419a28:	str	x0, [sp, #24]
  419a2c:	ldr	x0, [sp, #24]
  419a30:	cmp	x0, #0x0
  419a34:	b.eq	419abc <error@@Base+0x17c74>  // b.none
  419a38:	str	xzr, [sp, #40]
  419a3c:	b	419a9c <error@@Base+0x17c54>
  419a40:	ldr	x0, [sp, #24]
  419a44:	ldr	x2, [x0, #16]
  419a48:	ldr	x1, [sp, #40]
  419a4c:	mov	x0, x1
  419a50:	lsl	x0, x0, #1
  419a54:	add	x0, x0, x1
  419a58:	lsl	x0, x0, #4
  419a5c:	add	x0, x2, x0
  419a60:	ldr	x0, [x0, #40]
  419a64:	bl	401a40 <free@plt>
  419a68:	ldr	x0, [sp, #24]
  419a6c:	ldr	x2, [x0, #16]
  419a70:	ldr	x1, [sp, #40]
  419a74:	mov	x0, x1
  419a78:	lsl	x0, x0, #1
  419a7c:	add	x0, x0, x1
  419a80:	lsl	x0, x0, #4
  419a84:	add	x0, x2, x0
  419a88:	ldr	x0, [x0, #16]
  419a8c:	bl	401a40 <free@plt>
  419a90:	ldr	x0, [sp, #40]
  419a94:	add	x0, x0, #0x1
  419a98:	str	x0, [sp, #40]
  419a9c:	ldr	x0, [sp, #24]
  419aa0:	ldr	x0, [x0]
  419aa4:	ldr	x1, [sp, #40]
  419aa8:	cmp	x1, x0
  419aac:	b.lt	419a40 <error@@Base+0x17bf8>  // b.tstop
  419ab0:	ldr	x0, [sp, #24]
  419ab4:	ldr	x0, [x0, #16]
  419ab8:	bl	401a40 <free@plt>
  419abc:	mov	w0, #0x0                   	// #0
  419ac0:	ldp	x29, x30, [sp], #48
  419ac4:	ret
  419ac8:	stp	x29, x30, [sp, #-96]!
  419acc:	mov	x29, sp
  419ad0:	str	x0, [sp, #56]
  419ad4:	str	x1, [sp, #48]
  419ad8:	str	x2, [sp, #40]
  419adc:	str	x3, [sp, #32]
  419ae0:	str	x4, [sp, #24]
  419ae4:	str	x5, [sp, #16]
  419ae8:	ldr	x0, [sp, #56]
  419aec:	ldr	x1, [x0]
  419af0:	ldr	x0, [sp, #32]
  419af4:	lsl	x0, x0, #4
  419af8:	add	x0, x1, x0
  419afc:	ldrb	w0, [x0, #8]
  419b00:	str	w0, [sp, #92]
  419b04:	ldr	w0, [sp, #92]
  419b08:	cmp	w0, #0x8
  419b0c:	b.ne	419b74 <error@@Base+0x17d2c>  // b.any
  419b10:	ldr	x0, [sp, #56]
  419b14:	ldr	x1, [x0]
  419b18:	ldr	x0, [sp, #32]
  419b1c:	lsl	x0, x0, #4
  419b20:	add	x0, x1, x0
  419b24:	ldr	x0, [x0]
  419b28:	add	x0, x0, #0x1
  419b2c:	str	x0, [sp, #72]
  419b30:	ldr	x1, [sp, #72]
  419b34:	ldr	x0, [sp, #16]
  419b38:	cmp	x1, x0
  419b3c:	b.ge	419c7c <error@@Base+0x17e34>  // b.tcont
  419b40:	ldr	x0, [sp, #72]
  419b44:	lsl	x0, x0, #4
  419b48:	ldr	x1, [sp, #48]
  419b4c:	add	x0, x1, x0
  419b50:	ldr	x1, [sp, #24]
  419b54:	str	x1, [x0]
  419b58:	ldr	x0, [sp, #72]
  419b5c:	lsl	x0, x0, #4
  419b60:	ldr	x1, [sp, #48]
  419b64:	add	x0, x1, x0
  419b68:	mov	x1, #0xffffffffffffffff    	// #-1
  419b6c:	str	x1, [x0, #8]
  419b70:	b	419c7c <error@@Base+0x17e34>
  419b74:	ldr	w0, [sp, #92]
  419b78:	cmp	w0, #0x9
  419b7c:	b.ne	419c7c <error@@Base+0x17e34>  // b.any
  419b80:	ldr	x0, [sp, #56]
  419b84:	ldr	x1, [x0]
  419b88:	ldr	x0, [sp, #32]
  419b8c:	lsl	x0, x0, #4
  419b90:	add	x0, x1, x0
  419b94:	ldr	x0, [x0]
  419b98:	add	x0, x0, #0x1
  419b9c:	str	x0, [sp, #80]
  419ba0:	ldr	x1, [sp, #80]
  419ba4:	ldr	x0, [sp, #16]
  419ba8:	cmp	x1, x0
  419bac:	b.ge	419c7c <error@@Base+0x17e34>  // b.tcont
  419bb0:	ldr	x0, [sp, #80]
  419bb4:	lsl	x0, x0, #4
  419bb8:	ldr	x1, [sp, #48]
  419bbc:	add	x0, x1, x0
  419bc0:	ldr	x0, [x0]
  419bc4:	ldr	x1, [sp, #24]
  419bc8:	cmp	x1, x0
  419bcc:	b.le	419c04 <error@@Base+0x17dbc>
  419bd0:	ldr	x0, [sp, #80]
  419bd4:	lsl	x0, x0, #4
  419bd8:	ldr	x1, [sp, #48]
  419bdc:	add	x0, x1, x0
  419be0:	ldr	x1, [sp, #24]
  419be4:	str	x1, [x0, #8]
  419be8:	ldr	x0, [sp, #16]
  419bec:	lsl	x0, x0, #4
  419bf0:	mov	x2, x0
  419bf4:	ldr	x1, [sp, #48]
  419bf8:	ldr	x0, [sp, #40]
  419bfc:	bl	401730 <memcpy@plt>
  419c00:	b	419c7c <error@@Base+0x17e34>
  419c04:	ldr	x0, [sp, #56]
  419c08:	ldr	x1, [x0]
  419c0c:	ldr	x0, [sp, #32]
  419c10:	lsl	x0, x0, #4
  419c14:	add	x0, x1, x0
  419c18:	ldrb	w0, [x0, #10]
  419c1c:	and	w0, w0, #0x8
  419c20:	and	w0, w0, #0xff
  419c24:	cmp	w0, #0x0
  419c28:	b.eq	419c64 <error@@Base+0x17e1c>  // b.none
  419c2c:	ldr	x0, [sp, #80]
  419c30:	lsl	x0, x0, #4
  419c34:	ldr	x1, [sp, #40]
  419c38:	add	x0, x1, x0
  419c3c:	ldr	x0, [x0]
  419c40:	cmn	x0, #0x1
  419c44:	b.eq	419c64 <error@@Base+0x17e1c>  // b.none
  419c48:	ldr	x0, [sp, #16]
  419c4c:	lsl	x0, x0, #4
  419c50:	mov	x2, x0
  419c54:	ldr	x1, [sp, #40]
  419c58:	ldr	x0, [sp, #48]
  419c5c:	bl	401730 <memcpy@plt>
  419c60:	b	419c7c <error@@Base+0x17e34>
  419c64:	ldr	x0, [sp, #80]
  419c68:	lsl	x0, x0, #4
  419c6c:	ldr	x1, [sp, #48]
  419c70:	add	x0, x1, x0
  419c74:	ldr	x1, [sp, #24]
  419c78:	str	x1, [x0, #8]
  419c7c:	nop
  419c80:	ldp	x29, x30, [sp], #96
  419c84:	ret
  419c88:	stp	x29, x30, [sp, #-80]!
  419c8c:	mov	x29, sp
  419c90:	str	x0, [sp, #24]
  419c94:	str	x1, [sp, #16]
  419c98:	str	wzr, [sp, #72]
  419c9c:	ldr	x0, [sp, #16]
  419ca0:	ldr	x0, [x0, #24]
  419ca4:	str	x0, [sp, #64]
  419ca8:	ldr	x0, [sp, #16]
  419cac:	ldr	x1, [x0, #16]
  419cb0:	add	x0, sp, #0x28
  419cb4:	bl	40bca0 <error@@Base+0x9e58>
  419cb8:	str	w0, [sp, #76]
  419cbc:	ldr	w0, [sp, #76]
  419cc0:	cmp	w0, #0x0
  419cc4:	cset	w0, ne  // ne = any
  419cc8:	and	w0, w0, #0xff
  419ccc:	and	x0, x0, #0xff
  419cd0:	cmp	x0, #0x0
  419cd4:	b.eq	419ce0 <error@@Base+0x17e98>  // b.none
  419cd8:	ldr	w0, [sp, #76]
  419cdc:	b	419e68 <error@@Base+0x18020>
  419ce0:	add	x0, sp, #0x28
  419ce4:	mov	x3, x0
  419ce8:	ldr	x2, [sp, #64]
  419cec:	ldr	x1, [sp, #16]
  419cf0:	ldr	x0, [sp, #24]
  419cf4:	bl	41a338 <error@@Base+0x184f0>
  419cf8:	str	w0, [sp, #76]
  419cfc:	ldr	w0, [sp, #76]
  419d00:	cmp	w0, #0x0
  419d04:	cset	w0, ne  // ne = any
  419d08:	and	w0, w0, #0xff
  419d0c:	and	x0, x0, #0xff
  419d10:	cmp	x0, #0x0
  419d14:	b.ne	419e48 <error@@Base+0x18000>  // b.any
  419d18:	b	419e34 <error@@Base+0x17fec>
  419d1c:	ldr	x0, [sp, #16]
  419d20:	ldr	x1, [x0]
  419d24:	ldr	x0, [sp, #64]
  419d28:	lsl	x0, x0, #3
  419d2c:	add	x0, x1, x0
  419d30:	ldr	x0, [x0]
  419d34:	cmp	x0, #0x0
  419d38:	b.ne	419d48 <error@@Base+0x17f00>  // b.any
  419d3c:	ldr	w0, [sp, #72]
  419d40:	add	w0, w0, #0x1
  419d44:	b	419d4c <error@@Base+0x17f04>
  419d48:	mov	w0, #0x0                   	// #0
  419d4c:	str	w0, [sp, #72]
  419d50:	ldr	x0, [sp, #24]
  419d54:	ldr	w0, [x0, #224]
  419d58:	ldr	w1, [sp, #72]
  419d5c:	cmp	w1, w0
  419d60:	b.le	419d94 <error@@Base+0x17f4c>
  419d64:	ldr	x0, [sp, #16]
  419d68:	ldr	x3, [x0]
  419d6c:	ldr	x0, [sp, #64]
  419d70:	lsl	x0, x0, #3
  419d74:	mov	x2, x0
  419d78:	mov	w1, #0x0                   	// #0
  419d7c:	mov	x0, x3
  419d80:	bl	4018d0 <memset@plt>
  419d84:	ldr	x0, [sp, #56]
  419d88:	bl	401a40 <free@plt>
  419d8c:	mov	w0, #0x0                   	// #0
  419d90:	b	419e68 <error@@Base+0x18020>
  419d94:	str	xzr, [sp, #48]
  419d98:	ldr	x0, [sp, #64]
  419d9c:	sub	x0, x0, #0x1
  419da0:	str	x0, [sp, #64]
  419da4:	ldr	x0, [sp, #24]
  419da8:	ldr	x1, [x0, #184]
  419dac:	ldr	x0, [sp, #64]
  419db0:	lsl	x0, x0, #3
  419db4:	add	x0, x1, x0
  419db8:	ldr	x0, [x0]
  419dbc:	cmp	x0, #0x0
  419dc0:	b.eq	419dfc <error@@Base+0x17fb4>  // b.none
  419dc4:	add	x0, sp, #0x28
  419dc8:	mov	x3, x0
  419dcc:	ldr	x2, [sp, #64]
  419dd0:	ldr	x1, [sp, #16]
  419dd4:	ldr	x0, [sp, #24]
  419dd8:	bl	419e70 <error@@Base+0x18028>
  419ddc:	str	w0, [sp, #76]
  419de0:	ldr	w0, [sp, #76]
  419de4:	cmp	w0, #0x0
  419de8:	cset	w0, ne  // ne = any
  419dec:	and	w0, w0, #0xff
  419df0:	and	x0, x0, #0xff
  419df4:	cmp	x0, #0x0
  419df8:	b.ne	419e50 <error@@Base+0x18008>  // b.any
  419dfc:	add	x0, sp, #0x28
  419e00:	mov	x3, x0
  419e04:	ldr	x2, [sp, #64]
  419e08:	ldr	x1, [sp, #16]
  419e0c:	ldr	x0, [sp, #24]
  419e10:	bl	41a338 <error@@Base+0x184f0>
  419e14:	str	w0, [sp, #76]
  419e18:	ldr	w0, [sp, #76]
  419e1c:	cmp	w0, #0x0
  419e20:	cset	w0, ne  // ne = any
  419e24:	and	w0, w0, #0xff
  419e28:	and	x0, x0, #0xff
  419e2c:	cmp	x0, #0x0
  419e30:	b.ne	419e58 <error@@Base+0x18010>  // b.any
  419e34:	ldr	x0, [sp, #64]
  419e38:	cmp	x0, #0x0
  419e3c:	b.gt	419d1c <error@@Base+0x17ed4>
  419e40:	str	wzr, [sp, #76]
  419e44:	b	419e5c <error@@Base+0x18014>
  419e48:	nop
  419e4c:	b	419e5c <error@@Base+0x18014>
  419e50:	nop
  419e54:	b	419e5c <error@@Base+0x18014>
  419e58:	nop
  419e5c:	ldr	x0, [sp, #56]
  419e60:	bl	401a40 <free@plt>
  419e64:	ldr	w0, [sp, #76]
  419e68:	ldp	x29, x30, [sp], #80
  419e6c:	ret
  419e70:	stp	x29, x30, [sp, #-112]!
  419e74:	mov	x29, sp
  419e78:	str	x0, [sp, #40]
  419e7c:	str	x1, [sp, #32]
  419e80:	str	x2, [sp, #24]
  419e84:	str	x3, [sp, #16]
  419e88:	ldr	x0, [sp, #40]
  419e8c:	ldr	x0, [x0, #152]
  419e90:	str	x0, [sp, #88]
  419e94:	ldr	x0, [sp, #40]
  419e98:	ldr	x1, [x0, #184]
  419e9c:	ldr	x0, [sp, #24]
  419ea0:	lsl	x0, x0, #3
  419ea4:	add	x0, x1, x0
  419ea8:	ldr	x0, [x0]
  419eac:	add	x0, x0, #0x20
  419eb0:	str	x0, [sp, #80]
  419eb4:	str	xzr, [sp, #104]
  419eb8:	b	41a098 <error@@Base+0x18250>
  419ebc:	ldr	x0, [sp, #80]
  419ec0:	ldr	x1, [x0, #16]
  419ec4:	ldr	x0, [sp, #104]
  419ec8:	lsl	x0, x0, #3
  419ecc:	add	x0, x1, x0
  419ed0:	ldr	x0, [x0]
  419ed4:	str	x0, [sp, #72]
  419ed8:	str	wzr, [sp, #100]
  419edc:	ldr	x0, [sp, #88]
  419ee0:	ldr	x1, [x0]
  419ee4:	ldr	x0, [sp, #72]
  419ee8:	lsl	x0, x0, #4
  419eec:	add	x0, x1, x0
  419ef0:	ldrb	w0, [x0, #10]
  419ef4:	and	w0, w0, #0x10
  419ef8:	and	w0, w0, #0xff
  419efc:	cmp	w0, #0x0
  419f00:	b.eq	419f28 <error@@Base+0x180e0>  // b.none
  419f04:	ldr	x0, [sp, #32]
  419f08:	ldr	x0, [x0, #24]
  419f0c:	mov	x4, x0
  419f10:	ldr	x3, [sp, #24]
  419f14:	ldr	x2, [sp, #72]
  419f18:	ldr	x1, [sp, #32]
  419f1c:	ldr	x0, [sp, #40]
  419f20:	bl	41b71c <error@@Base+0x198d4>
  419f24:	str	w0, [sp, #100]
  419f28:	ldr	w0, [sp, #100]
  419f2c:	cmp	w0, #0x0
  419f30:	b.ne	419fdc <error@@Base+0x18194>  // b.any
  419f34:	ldr	x0, [sp, #88]
  419f38:	ldr	x1, [x0]
  419f3c:	ldr	x0, [sp, #72]
  419f40:	lsl	x0, x0, #4
  419f44:	add	x0, x1, x0
  419f48:	ldr	x2, [sp, #24]
  419f4c:	mov	x1, x0
  419f50:	ldr	x0, [sp, #40]
  419f54:	bl	41fa30 <error@@Base+0x1dbe8>
  419f58:	and	w0, w0, #0xff
  419f5c:	cmp	w0, #0x0
  419f60:	b.eq	419fdc <error@@Base+0x18194>  // b.none
  419f64:	ldr	x0, [sp, #32]
  419f68:	ldr	x1, [x0]
  419f6c:	ldr	x0, [sp, #24]
  419f70:	add	x0, x0, #0x1
  419f74:	lsl	x0, x0, #3
  419f78:	add	x0, x1, x0
  419f7c:	ldr	x0, [x0]
  419f80:	cmp	x0, #0x0
  419f84:	b.eq	419fdc <error@@Base+0x18194>  // b.none
  419f88:	ldr	x0, [sp, #32]
  419f8c:	ldr	x1, [x0]
  419f90:	ldr	x0, [sp, #24]
  419f94:	add	x0, x0, #0x1
  419f98:	lsl	x0, x0, #3
  419f9c:	add	x0, x1, x0
  419fa0:	ldr	x0, [x0]
  419fa4:	add	x2, x0, #0x8
  419fa8:	ldr	x0, [sp, #88]
  419fac:	ldr	x1, [x0, #24]
  419fb0:	ldr	x0, [sp, #72]
  419fb4:	lsl	x0, x0, #3
  419fb8:	add	x0, x1, x0
  419fbc:	ldr	x0, [x0]
  419fc0:	mov	x1, x0
  419fc4:	mov	x0, x2
  419fc8:	bl	40cf28 <error@@Base+0xb0e0>
  419fcc:	cmp	x0, #0x0
  419fd0:	b.eq	419fdc <error@@Base+0x18194>  // b.none
  419fd4:	mov	w0, #0x1                   	// #1
  419fd8:	str	w0, [sp, #100]
  419fdc:	ldr	w0, [sp, #100]
  419fe0:	cmp	w0, #0x0
  419fe4:	b.eq	41a080 <error@@Base+0x18238>  // b.none
  419fe8:	ldr	x0, [sp, #32]
  419fec:	ldr	x0, [x0, #40]
  419ff0:	cmp	x0, #0x0
  419ff4:	b.eq	41a050 <error@@Base+0x18208>  // b.none
  419ff8:	ldrsw	x0, [sp, #100]
  419ffc:	ldr	x1, [sp, #24]
  41a000:	add	x0, x1, x0
  41a004:	str	x0, [sp, #64]
  41a008:	ldr	x0, [sp, #32]
  41a00c:	add	x6, x0, #0x20
  41a010:	ldr	x0, [sp, #88]
  41a014:	ldr	x1, [x0, #24]
  41a018:	ldr	x0, [sp, #72]
  41a01c:	lsl	x0, x0, #3
  41a020:	add	x0, x1, x0
  41a024:	ldr	x0, [x0]
  41a028:	ldr	x5, [sp, #24]
  41a02c:	ldr	x4, [sp, #72]
  41a030:	ldr	x3, [sp, #64]
  41a034:	mov	x2, x0
  41a038:	mov	x1, x6
  41a03c:	ldr	x0, [sp, #40]
  41a040:	bl	41a94c <error@@Base+0x18b04>
  41a044:	and	w0, w0, #0xff
  41a048:	cmp	w0, #0x0
  41a04c:	b.ne	41a088 <error@@Base+0x18240>  // b.any
  41a050:	ldr	x1, [sp, #72]
  41a054:	ldr	x0, [sp, #16]
  41a058:	bl	40cb6c <error@@Base+0xad24>
  41a05c:	strb	w0, [sp, #63]
  41a060:	ldrb	w0, [sp, #63]
  41a064:	eor	w0, w0, #0x1
  41a068:	and	w0, w0, #0xff
  41a06c:	and	x0, x0, #0xff
  41a070:	cmp	x0, #0x0
  41a074:	b.eq	41a08c <error@@Base+0x18244>  // b.none
  41a078:	mov	w0, #0xc                   	// #12
  41a07c:	b	41a0b0 <error@@Base+0x18268>
  41a080:	nop
  41a084:	b	41a08c <error@@Base+0x18244>
  41a088:	nop
  41a08c:	ldr	x0, [sp, #104]
  41a090:	add	x0, x0, #0x1
  41a094:	str	x0, [sp, #104]
  41a098:	ldr	x0, [sp, #80]
  41a09c:	ldr	x0, [x0, #8]
  41a0a0:	ldr	x1, [sp, #104]
  41a0a4:	cmp	x1, x0
  41a0a8:	b.lt	419ebc <error@@Base+0x18074>  // b.tstop
  41a0ac:	mov	w0, #0x0                   	// #0
  41a0b0:	ldp	x29, x30, [sp], #112
  41a0b4:	ret
  41a0b8:	stp	x29, x30, [sp, #-48]!
  41a0bc:	mov	x29, sp
  41a0c0:	str	x0, [sp, #24]
  41a0c4:	str	x1, [sp, #16]
  41a0c8:	ldr	x0, [sp, #24]
  41a0cc:	ldr	x0, [x0, #192]
  41a0d0:	str	x0, [sp, #40]
  41a0d4:	ldr	x0, [sp, #24]
  41a0d8:	ldr	x0, [x0, #64]
  41a0dc:	ldr	x1, [sp, #16]
  41a0e0:	cmp	x1, x0
  41a0e4:	b.lt	41a100 <error@@Base+0x182b8>  // b.tstop
  41a0e8:	ldr	x0, [sp, #24]
  41a0ec:	ldr	x1, [x0, #64]
  41a0f0:	ldr	x0, [sp, #24]
  41a0f4:	ldr	x0, [x0, #88]
  41a0f8:	cmp	x1, x0
  41a0fc:	b.lt	41a12c <error@@Base+0x182e4>  // b.tstop
  41a100:	ldr	x0, [sp, #24]
  41a104:	ldr	x0, [x0, #48]
  41a108:	ldr	x1, [sp, #16]
  41a10c:	cmp	x1, x0
  41a110:	b.lt	41a168 <error@@Base+0x18320>  // b.tstop
  41a114:	ldr	x0, [sp, #24]
  41a118:	ldr	x1, [x0, #48]
  41a11c:	ldr	x0, [sp, #24]
  41a120:	ldr	x0, [x0, #88]
  41a124:	cmp	x1, x0
  41a128:	b.ge	41a168 <error@@Base+0x18320>  // b.tcont
  41a12c:	ldr	x0, [sp, #16]
  41a130:	add	w0, w0, #0x1
  41a134:	mov	w1, w0
  41a138:	ldr	x0, [sp, #24]
  41a13c:	bl	41fc58 <error@@Base+0x1de10>
  41a140:	str	w0, [sp, #36]
  41a144:	ldr	w0, [sp, #36]
  41a148:	cmp	w0, #0x0
  41a14c:	cset	w0, ne  // ne = any
  41a150:	and	w0, w0, #0xff
  41a154:	and	x0, x0, #0xff
  41a158:	cmp	x0, #0x0
  41a15c:	b.eq	41a168 <error@@Base+0x18320>  // b.none
  41a160:	ldr	w0, [sp, #36]
  41a164:	b	41a1c0 <error@@Base+0x18378>
  41a168:	ldr	x1, [sp, #40]
  41a16c:	ldr	x0, [sp, #16]
  41a170:	cmp	x1, x0
  41a174:	b.ge	41a1bc <error@@Base+0x18374>  // b.tcont
  41a178:	ldr	x0, [sp, #24]
  41a17c:	ldr	x1, [x0, #184]
  41a180:	ldr	x0, [sp, #40]
  41a184:	add	x0, x0, #0x1
  41a188:	lsl	x0, x0, #3
  41a18c:	add	x3, x1, x0
  41a190:	ldr	x1, [sp, #16]
  41a194:	ldr	x0, [sp, #40]
  41a198:	sub	x0, x1, x0
  41a19c:	lsl	x0, x0, #3
  41a1a0:	mov	x2, x0
  41a1a4:	mov	w1, #0x0                   	// #0
  41a1a8:	mov	x0, x3
  41a1ac:	bl	4018d0 <memset@plt>
  41a1b0:	ldr	x0, [sp, #24]
  41a1b4:	ldr	x1, [sp, #16]
  41a1b8:	str	x1, [x0, #192]
  41a1bc:	mov	w0, #0x0                   	// #0
  41a1c0:	ldp	x29, x30, [sp], #48
  41a1c4:	ret
  41a1c8:	stp	x29, x30, [sp, #-112]!
  41a1cc:	mov	x29, sp
  41a1d0:	str	x19, [sp, #16]
  41a1d4:	str	x0, [sp, #56]
  41a1d8:	str	x1, [sp, #48]
  41a1dc:	str	x2, [sp, #40]
  41a1e0:	str	x3, [sp, #32]
  41a1e4:	str	xzr, [sp, #104]
  41a1e8:	b	41a318 <error@@Base+0x184d0>
  41a1ec:	ldr	x0, [sp, #104]
  41a1f0:	lsl	x0, x0, #3
  41a1f4:	ldr	x1, [sp, #48]
  41a1f8:	add	x0, x1, x0
  41a1fc:	ldr	x0, [x0]
  41a200:	cmp	x0, #0x0
  41a204:	b.ne	41a234 <error@@Base+0x183ec>  // b.any
  41a208:	ldr	x0, [sp, #104]
  41a20c:	lsl	x0, x0, #3
  41a210:	ldr	x1, [sp, #40]
  41a214:	add	x1, x1, x0
  41a218:	ldr	x0, [sp, #104]
  41a21c:	lsl	x0, x0, #3
  41a220:	ldr	x2, [sp, #48]
  41a224:	add	x0, x2, x0
  41a228:	ldr	x1, [x1]
  41a22c:	str	x1, [x0]
  41a230:	b	41a30c <error@@Base+0x184c4>
  41a234:	ldr	x0, [sp, #104]
  41a238:	lsl	x0, x0, #3
  41a23c:	ldr	x1, [sp, #40]
  41a240:	add	x0, x1, x0
  41a244:	ldr	x0, [x0]
  41a248:	cmp	x0, #0x0
  41a24c:	b.eq	41a30c <error@@Base+0x184c4>  // b.none
  41a250:	ldr	x0, [sp, #104]
  41a254:	lsl	x0, x0, #3
  41a258:	ldr	x1, [sp, #48]
  41a25c:	add	x0, x1, x0
  41a260:	ldr	x0, [x0]
  41a264:	add	x3, x0, #0x8
  41a268:	ldr	x0, [sp, #104]
  41a26c:	lsl	x0, x0, #3
  41a270:	ldr	x1, [sp, #40]
  41a274:	add	x0, x1, x0
  41a278:	ldr	x0, [x0]
  41a27c:	add	x1, x0, #0x8
  41a280:	add	x0, sp, #0x48
  41a284:	mov	x2, x1
  41a288:	mov	x1, x3
  41a28c:	bl	40c3b0 <error@@Base+0xa568>
  41a290:	str	w0, [sp, #100]
  41a294:	ldr	w0, [sp, #100]
  41a298:	cmp	w0, #0x0
  41a29c:	cset	w0, ne  // ne = any
  41a2a0:	and	w0, w0, #0xff
  41a2a4:	and	x0, x0, #0xff
  41a2a8:	cmp	x0, #0x0
  41a2ac:	b.eq	41a2b8 <error@@Base+0x18470>  // b.none
  41a2b0:	ldr	w0, [sp, #100]
  41a2b4:	b	41a32c <error@@Base+0x184e4>
  41a2b8:	ldr	x0, [sp, #104]
  41a2bc:	lsl	x0, x0, #3
  41a2c0:	ldr	x1, [sp, #48]
  41a2c4:	add	x19, x1, x0
  41a2c8:	add	x1, sp, #0x48
  41a2cc:	add	x0, sp, #0x64
  41a2d0:	mov	x2, x1
  41a2d4:	ldr	x1, [sp, #56]
  41a2d8:	bl	40d4e8 <error@@Base+0xb6a0>
  41a2dc:	str	x0, [x19]
  41a2e0:	ldr	x0, [sp, #88]
  41a2e4:	bl	401a40 <free@plt>
  41a2e8:	ldr	w0, [sp, #100]
  41a2ec:	cmp	w0, #0x0
  41a2f0:	cset	w0, ne  // ne = any
  41a2f4:	and	w0, w0, #0xff
  41a2f8:	and	x0, x0, #0xff
  41a2fc:	cmp	x0, #0x0
  41a300:	b.eq	41a30c <error@@Base+0x184c4>  // b.none
  41a304:	ldr	w0, [sp, #100]
  41a308:	b	41a32c <error@@Base+0x184e4>
  41a30c:	ldr	x0, [sp, #104]
  41a310:	add	x0, x0, #0x1
  41a314:	str	x0, [sp, #104]
  41a318:	ldr	x1, [sp, #104]
  41a31c:	ldr	x0, [sp, #32]
  41a320:	cmp	x1, x0
  41a324:	b.lt	41a1ec <error@@Base+0x183a4>  // b.tstop
  41a328:	mov	w0, #0x0                   	// #0
  41a32c:	ldr	x19, [sp, #16]
  41a330:	ldp	x29, x30, [sp], #112
  41a334:	ret
  41a338:	stp	x29, x30, [sp, #-96]!
  41a33c:	mov	x29, sp
  41a340:	str	x19, [sp, #16]
  41a344:	str	x0, [sp, #56]
  41a348:	str	x1, [sp, #48]
  41a34c:	str	x2, [sp, #40]
  41a350:	str	x3, [sp, #32]
  41a354:	ldr	x0, [sp, #56]
  41a358:	ldr	x0, [x0, #152]
  41a35c:	str	x0, [sp, #88]
  41a360:	str	wzr, [sp, #76]
  41a364:	ldr	x0, [sp, #56]
  41a368:	ldr	x1, [x0, #184]
  41a36c:	ldr	x0, [sp, #40]
  41a370:	lsl	x0, x0, #3
  41a374:	add	x0, x1, x0
  41a378:	ldr	x0, [x0]
  41a37c:	cmp	x0, #0x0
  41a380:	b.eq	41a3a4 <error@@Base+0x1855c>  // b.none
  41a384:	ldr	x0, [sp, #56]
  41a388:	ldr	x1, [x0, #184]
  41a38c:	ldr	x0, [sp, #40]
  41a390:	lsl	x0, x0, #3
  41a394:	add	x0, x1, x0
  41a398:	ldr	x0, [x0]
  41a39c:	add	x0, x0, #0x8
  41a3a0:	b	41a3a8 <error@@Base+0x18560>
  41a3a4:	mov	x0, #0x0                   	// #0
  41a3a8:	str	x0, [sp, #80]
  41a3ac:	ldr	x0, [sp, #32]
  41a3b0:	ldr	x0, [x0, #8]
  41a3b4:	cmp	x0, #0x0
  41a3b8:	b.ne	41a3d8 <error@@Base+0x18590>  // b.any
  41a3bc:	ldr	x0, [sp, #48]
  41a3c0:	ldr	x1, [x0]
  41a3c4:	ldr	x0, [sp, #40]
  41a3c8:	lsl	x0, x0, #3
  41a3cc:	add	x0, x1, x0
  41a3d0:	str	xzr, [x0]
  41a3d4:	b	41a4cc <error@@Base+0x18684>
  41a3d8:	ldr	x0, [sp, #80]
  41a3dc:	cmp	x0, #0x0
  41a3e0:	b.eq	41a480 <error@@Base+0x18638>  // b.none
  41a3e4:	ldr	x2, [sp, #80]
  41a3e8:	ldr	x1, [sp, #32]
  41a3ec:	ldr	x0, [sp, #88]
  41a3f0:	bl	41a550 <error@@Base+0x18708>
  41a3f4:	str	w0, [sp, #76]
  41a3f8:	ldr	w0, [sp, #76]
  41a3fc:	cmp	w0, #0x0
  41a400:	cset	w0, ne  // ne = any
  41a404:	and	w0, w0, #0xff
  41a408:	and	x0, x0, #0xff
  41a40c:	cmp	x0, #0x0
  41a410:	b.eq	41a41c <error@@Base+0x185d4>  // b.none
  41a414:	ldr	w0, [sp, #76]
  41a418:	b	41a544 <error@@Base+0x186fc>
  41a41c:	ldr	x0, [sp, #48]
  41a420:	ldr	x0, [x0, #40]
  41a424:	cmp	x0, #0x0
  41a428:	b.eq	41a480 <error@@Base+0x18638>  // b.none
  41a42c:	ldr	x0, [sp, #48]
  41a430:	add	x1, x0, #0x20
  41a434:	ldr	x0, [sp, #56]
  41a438:	ldr	x0, [x0, #216]
  41a43c:	ldr	x5, [sp, #40]
  41a440:	mov	x4, x0
  41a444:	mov	x3, x1
  41a448:	ldr	x2, [sp, #80]
  41a44c:	ldr	x1, [sp, #32]
  41a450:	ldr	x0, [sp, #88]
  41a454:	bl	41aeb4 <error@@Base+0x1906c>
  41a458:	str	w0, [sp, #76]
  41a45c:	ldr	w0, [sp, #76]
  41a460:	cmp	w0, #0x0
  41a464:	cset	w0, ne  // ne = any
  41a468:	and	w0, w0, #0xff
  41a46c:	and	x0, x0, #0xff
  41a470:	cmp	x0, #0x0
  41a474:	b.eq	41a480 <error@@Base+0x18638>  // b.none
  41a478:	ldr	w0, [sp, #76]
  41a47c:	b	41a544 <error@@Base+0x186fc>
  41a480:	ldr	x0, [sp, #48]
  41a484:	ldr	x1, [x0]
  41a488:	ldr	x0, [sp, #40]
  41a48c:	lsl	x0, x0, #3
  41a490:	add	x19, x1, x0
  41a494:	add	x0, sp, #0x4c
  41a498:	ldr	x2, [sp, #32]
  41a49c:	ldr	x1, [sp, #88]
  41a4a0:	bl	40d4e8 <error@@Base+0xb6a0>
  41a4a4:	str	x0, [x19]
  41a4a8:	ldr	w0, [sp, #76]
  41a4ac:	cmp	w0, #0x0
  41a4b0:	cset	w0, ne  // ne = any
  41a4b4:	and	w0, w0, #0xff
  41a4b8:	and	x0, x0, #0xff
  41a4bc:	cmp	x0, #0x0
  41a4c0:	b.eq	41a4cc <error@@Base+0x18684>  // b.none
  41a4c4:	ldr	w0, [sp, #76]
  41a4c8:	b	41a544 <error@@Base+0x186fc>
  41a4cc:	ldr	x0, [sp, #80]
  41a4d0:	cmp	x0, #0x0
  41a4d4:	b.eq	41a540 <error@@Base+0x186f8>  // b.none
  41a4d8:	ldr	x0, [sp, #56]
  41a4dc:	ldr	x1, [x0, #184]
  41a4e0:	ldr	x0, [sp, #40]
  41a4e4:	lsl	x0, x0, #3
  41a4e8:	add	x0, x1, x0
  41a4ec:	ldr	x0, [x0]
  41a4f0:	ldrb	w0, [x0, #104]
  41a4f4:	and	w0, w0, #0x40
  41a4f8:	and	w0, w0, #0xff
  41a4fc:	cmp	w0, #0x0
  41a500:	b.eq	41a540 <error@@Base+0x186f8>  // b.none
  41a504:	ldr	x3, [sp, #80]
  41a508:	ldr	x2, [sp, #40]
  41a50c:	ldr	x1, [sp, #48]
  41a510:	ldr	x0, [sp, #56]
  41a514:	bl	41b2ac <error@@Base+0x19464>
  41a518:	str	w0, [sp, #76]
  41a51c:	ldr	w0, [sp, #76]
  41a520:	cmp	w0, #0x0
  41a524:	cset	w0, ne  // ne = any
  41a528:	and	w0, w0, #0xff
  41a52c:	and	x0, x0, #0xff
  41a530:	cmp	x0, #0x0
  41a534:	b.eq	41a540 <error@@Base+0x186f8>  // b.none
  41a538:	ldr	w0, [sp, #76]
  41a53c:	b	41a544 <error@@Base+0x186fc>
  41a540:	mov	w0, #0x0                   	// #0
  41a544:	ldr	x19, [sp, #16]
  41a548:	ldp	x29, x30, [sp], #96
  41a54c:	ret
  41a550:	stp	x29, x30, [sp, #-80]!
  41a554:	mov	x29, sp
  41a558:	str	x0, [sp, #40]
  41a55c:	str	x1, [sp, #32]
  41a560:	str	x2, [sp, #24]
  41a564:	str	wzr, [sp, #60]
  41a568:	add	x0, sp, #0x3c
  41a56c:	ldr	x2, [sp, #32]
  41a570:	ldr	x1, [sp, #40]
  41a574:	bl	40d4e8 <error@@Base+0xb6a0>
  41a578:	str	x0, [sp, #64]
  41a57c:	ldr	w0, [sp, #60]
  41a580:	cmp	w0, #0x0
  41a584:	cset	w0, ne  // ne = any
  41a588:	and	w0, w0, #0xff
  41a58c:	and	x0, x0, #0xff
  41a590:	cmp	x0, #0x0
  41a594:	b.eq	41a5a0 <error@@Base+0x18758>  // b.none
  41a598:	ldr	w0, [sp, #60]
  41a59c:	b	41a6a8 <error@@Base+0x18860>
  41a5a0:	ldr	x0, [sp, #64]
  41a5a4:	ldr	x0, [x0, #56]
  41a5a8:	cmp	x0, #0x0
  41a5ac:	b.ne	41a690 <error@@Base+0x18848>  // b.any
  41a5b0:	ldr	x0, [sp, #64]
  41a5b4:	add	x2, x0, #0x38
  41a5b8:	ldr	x0, [sp, #32]
  41a5bc:	ldr	x0, [x0, #8]
  41a5c0:	mov	x1, x0
  41a5c4:	mov	x0, x2
  41a5c8:	bl	40bc30 <error@@Base+0x9de8>
  41a5cc:	str	w0, [sp, #60]
  41a5d0:	ldr	w0, [sp, #60]
  41a5d4:	cmp	w0, #0x0
  41a5d8:	cset	w0, ne  // ne = any
  41a5dc:	and	w0, w0, #0xff
  41a5e0:	and	x0, x0, #0xff
  41a5e4:	cmp	x0, #0x0
  41a5e8:	b.eq	41a5f4 <error@@Base+0x187ac>  // b.none
  41a5ec:	mov	w0, #0xc                   	// #12
  41a5f0:	b	41a6a8 <error@@Base+0x18860>
  41a5f4:	str	xzr, [sp, #72]
  41a5f8:	b	41a67c <error@@Base+0x18834>
  41a5fc:	ldr	x0, [sp, #64]
  41a600:	add	x3, x0, #0x38
  41a604:	ldr	x0, [sp, #40]
  41a608:	ldr	x1, [x0, #56]
  41a60c:	ldr	x0, [sp, #32]
  41a610:	ldr	x2, [x0, #16]
  41a614:	ldr	x0, [sp, #72]
  41a618:	lsl	x0, x0, #3
  41a61c:	add	x0, x2, x0
  41a620:	ldr	x0, [x0]
  41a624:	mov	x2, x0
  41a628:	mov	x0, x2
  41a62c:	lsl	x0, x0, #1
  41a630:	add	x0, x0, x2
  41a634:	lsl	x0, x0, #3
  41a638:	add	x0, x1, x0
  41a63c:	mov	x1, x0
  41a640:	mov	x0, x3
  41a644:	bl	40c720 <error@@Base+0xa8d8>
  41a648:	str	w0, [sp, #60]
  41a64c:	ldr	w0, [sp, #60]
  41a650:	cmp	w0, #0x0
  41a654:	cset	w0, ne  // ne = any
  41a658:	and	w0, w0, #0xff
  41a65c:	and	x0, x0, #0xff
  41a660:	cmp	x0, #0x0
  41a664:	b.eq	41a670 <error@@Base+0x18828>  // b.none
  41a668:	mov	w0, #0xc                   	// #12
  41a66c:	b	41a6a8 <error@@Base+0x18860>
  41a670:	ldr	x0, [sp, #72]
  41a674:	add	x0, x0, #0x1
  41a678:	str	x0, [sp, #72]
  41a67c:	ldr	x0, [sp, #32]
  41a680:	ldr	x0, [x0, #8]
  41a684:	ldr	x1, [sp, #72]
  41a688:	cmp	x1, x0
  41a68c:	b.lt	41a5fc <error@@Base+0x187b4>  // b.tstop
  41a690:	ldr	x0, [sp, #64]
  41a694:	add	x0, x0, #0x38
  41a698:	mov	x2, x0
  41a69c:	ldr	x1, [sp, #24]
  41a6a0:	ldr	x0, [sp, #32]
  41a6a4:	bl	40bf1c <error@@Base+0xa0d4>
  41a6a8:	ldp	x29, x30, [sp], #80
  41a6ac:	ret
  41a6b0:	stp	x29, x30, [sp, #-144]!
  41a6b4:	mov	x29, sp
  41a6b8:	str	x0, [sp, #40]
  41a6bc:	str	x1, [sp, #32]
  41a6c0:	str	x2, [sp, #24]
  41a6c4:	str	x3, [sp, #16]
  41a6c8:	ldr	x0, [sp, #40]
  41a6cc:	ldr	x2, [x0, #56]
  41a6d0:	ldr	x1, [sp, #32]
  41a6d4:	mov	x0, x1
  41a6d8:	lsl	x0, x0, #1
  41a6dc:	add	x0, x0, x1
  41a6e0:	lsl	x0, x0, #3
  41a6e4:	add	x0, x2, x0
  41a6e8:	str	x0, [sp, #128]
  41a6ec:	add	x0, sp, #0x38
  41a6f0:	mov	x2, #0x18                  	// #24
  41a6f4:	mov	w1, #0x0                   	// #0
  41a6f8:	bl	4018d0 <memset@plt>
  41a6fc:	str	xzr, [sp, #136]
  41a700:	b	41a8ac <error@@Base+0x18a64>
  41a704:	ldr	x0, [sp, #128]
  41a708:	ldr	x1, [x0, #16]
  41a70c:	ldr	x0, [sp, #136]
  41a710:	lsl	x0, x0, #3
  41a714:	add	x0, x1, x0
  41a718:	ldr	x0, [x0]
  41a71c:	str	x0, [sp, #104]
  41a720:	ldr	x1, [sp, #104]
  41a724:	ldr	x0, [sp, #32]
  41a728:	cmp	x1, x0
  41a72c:	b.eq	41a89c <error@@Base+0x18a54>  // b.none
  41a730:	ldr	x0, [sp, #40]
  41a734:	ldr	x1, [x0]
  41a738:	ldr	x0, [sp, #104]
  41a73c:	lsl	x0, x0, #4
  41a740:	add	x0, x1, x0
  41a744:	ldrb	w0, [x0, #8]
  41a748:	and	w0, w0, #0x8
  41a74c:	cmp	w0, #0x0
  41a750:	b.eq	41a8a0 <error@@Base+0x18a58>  // b.none
  41a754:	ldr	x0, [sp, #40]
  41a758:	ldr	x2, [x0, #40]
  41a75c:	ldr	x1, [sp, #104]
  41a760:	mov	x0, x1
  41a764:	lsl	x0, x0, #1
  41a768:	add	x0, x0, x1
  41a76c:	lsl	x0, x0, #3
  41a770:	add	x0, x2, x0
  41a774:	ldr	x0, [x0, #16]
  41a778:	ldr	x0, [x0]
  41a77c:	str	x0, [sp, #96]
  41a780:	ldr	x0, [sp, #40]
  41a784:	ldr	x2, [x0, #40]
  41a788:	ldr	x1, [sp, #104]
  41a78c:	mov	x0, x1
  41a790:	lsl	x0, x0, #1
  41a794:	add	x0, x0, x1
  41a798:	lsl	x0, x0, #3
  41a79c:	add	x0, x2, x0
  41a7a0:	ldr	x0, [x0, #8]
  41a7a4:	cmp	x0, #0x1
  41a7a8:	b.le	41a7d8 <error@@Base+0x18990>
  41a7ac:	ldr	x0, [sp, #40]
  41a7b0:	ldr	x2, [x0, #40]
  41a7b4:	ldr	x1, [sp, #104]
  41a7b8:	mov	x0, x1
  41a7bc:	lsl	x0, x0, #1
  41a7c0:	add	x0, x0, x1
  41a7c4:	lsl	x0, x0, #3
  41a7c8:	add	x0, x2, x0
  41a7cc:	ldr	x0, [x0, #16]
  41a7d0:	ldr	x0, [x0, #8]
  41a7d4:	b	41a7dc <error@@Base+0x18994>
  41a7d8:	mov	x0, #0xffffffffffffffff    	// #-1
  41a7dc:	str	x0, [sp, #88]
  41a7e0:	ldr	x1, [sp, #96]
  41a7e4:	ldr	x0, [sp, #128]
  41a7e8:	bl	40cf28 <error@@Base+0xb0e0>
  41a7ec:	cmp	x0, #0x0
  41a7f0:	b.ne	41a808 <error@@Base+0x189c0>  // b.any
  41a7f4:	ldr	x1, [sp, #96]
  41a7f8:	ldr	x0, [sp, #24]
  41a7fc:	bl	40cf28 <error@@Base+0xb0e0>
  41a800:	cmp	x0, #0x0
  41a804:	b.ne	41a83c <error@@Base+0x189f4>  // b.any
  41a808:	ldr	x0, [sp, #88]
  41a80c:	cmp	x0, #0x0
  41a810:	b.le	41a8a0 <error@@Base+0x18a58>
  41a814:	ldr	x1, [sp, #88]
  41a818:	ldr	x0, [sp, #128]
  41a81c:	bl	40cf28 <error@@Base+0xb0e0>
  41a820:	cmp	x0, #0x0
  41a824:	b.ne	41a8a0 <error@@Base+0x18a58>  // b.any
  41a828:	ldr	x1, [sp, #88]
  41a82c:	ldr	x0, [sp, #24]
  41a830:	bl	40cf28 <error@@Base+0xb0e0>
  41a834:	cmp	x0, #0x0
  41a838:	b.eq	41a8a0 <error@@Base+0x18a58>  // b.none
  41a83c:	ldr	x0, [sp, #40]
  41a840:	ldr	x2, [x0, #56]
  41a844:	ldr	x1, [sp, #104]
  41a848:	mov	x0, x1
  41a84c:	lsl	x0, x0, #1
  41a850:	add	x0, x0, x1
  41a854:	lsl	x0, x0, #3
  41a858:	add	x1, x2, x0
  41a85c:	add	x0, sp, #0x38
  41a860:	mov	x2, x1
  41a864:	ldr	x1, [sp, #16]
  41a868:	bl	40bf1c <error@@Base+0xa0d4>
  41a86c:	str	w0, [sp, #84]
  41a870:	ldr	w0, [sp, #84]
  41a874:	cmp	w0, #0x0
  41a878:	cset	w0, ne  // ne = any
  41a87c:	and	w0, w0, #0xff
  41a880:	and	x0, x0, #0xff
  41a884:	cmp	x0, #0x0
  41a888:	b.eq	41a8a0 <error@@Base+0x18a58>  // b.none
  41a88c:	ldr	x0, [sp, #72]
  41a890:	bl	401a40 <free@plt>
  41a894:	ldr	w0, [sp, #84]
  41a898:	b	41a944 <error@@Base+0x18afc>
  41a89c:	nop
  41a8a0:	ldr	x0, [sp, #136]
  41a8a4:	add	x0, x0, #0x1
  41a8a8:	str	x0, [sp, #136]
  41a8ac:	ldr	x0, [sp, #128]
  41a8b0:	ldr	x0, [x0, #8]
  41a8b4:	ldr	x1, [sp, #136]
  41a8b8:	cmp	x1, x0
  41a8bc:	b.lt	41a704 <error@@Base+0x188bc>  // b.tstop
  41a8c0:	str	xzr, [sp, #136]
  41a8c4:	b	41a924 <error@@Base+0x18adc>
  41a8c8:	ldr	x0, [sp, #128]
  41a8cc:	ldr	x1, [x0, #16]
  41a8d0:	ldr	x0, [sp, #136]
  41a8d4:	lsl	x0, x0, #3
  41a8d8:	add	x0, x1, x0
  41a8dc:	ldr	x0, [x0]
  41a8e0:	str	x0, [sp, #120]
  41a8e4:	add	x0, sp, #0x38
  41a8e8:	ldr	x1, [sp, #120]
  41a8ec:	bl	40cf28 <error@@Base+0xb0e0>
  41a8f0:	cmp	x0, #0x0
  41a8f4:	b.ne	41a918 <error@@Base+0x18ad0>  // b.any
  41a8f8:	ldr	x1, [sp, #120]
  41a8fc:	ldr	x0, [sp, #24]
  41a900:	bl	40cf28 <error@@Base+0xb0e0>
  41a904:	sub	x0, x0, #0x1
  41a908:	str	x0, [sp, #112]
  41a90c:	ldr	x1, [sp, #112]
  41a910:	ldr	x0, [sp, #24]
  41a914:	bl	40d000 <error@@Base+0xb1b8>
  41a918:	ldr	x0, [sp, #136]
  41a91c:	add	x0, x0, #0x1
  41a920:	str	x0, [sp, #136]
  41a924:	ldr	x0, [sp, #128]
  41a928:	ldr	x0, [x0, #8]
  41a92c:	ldr	x1, [sp, #136]
  41a930:	cmp	x1, x0
  41a934:	b.lt	41a8c8 <error@@Base+0x18a80>  // b.tstop
  41a938:	ldr	x0, [sp, #72]
  41a93c:	bl	401a40 <free@plt>
  41a940:	mov	w0, #0x0                   	// #0
  41a944:	ldp	x29, x30, [sp], #144
  41a948:	ret
  41a94c:	stp	x29, x30, [sp, #-128]!
  41a950:	mov	x29, sp
  41a954:	str	x0, [sp, #56]
  41a958:	str	x1, [sp, #48]
  41a95c:	str	x2, [sp, #40]
  41a960:	str	x3, [sp, #32]
  41a964:	str	x4, [sp, #24]
  41a968:	str	x5, [sp, #16]
  41a96c:	ldr	x0, [sp, #56]
  41a970:	ldr	x0, [x0, #152]
  41a974:	str	x0, [sp, #112]
  41a978:	ldr	x1, [sp, #32]
  41a97c:	ldr	x0, [sp, #56]
  41a980:	bl	420394 <error@@Base+0x1e54c>
  41a984:	str	x0, [sp, #104]
  41a988:	ldr	x1, [sp, #16]
  41a98c:	ldr	x0, [sp, #56]
  41a990:	bl	420394 <error@@Base+0x1e54c>
  41a994:	str	x0, [sp, #96]
  41a998:	str	xzr, [sp, #120]
  41a99c:	b	41aa9c <error@@Base+0x18c54>
  41a9a0:	ldr	x0, [sp, #56]
  41a9a4:	ldr	x1, [x0, #216]
  41a9a8:	ldr	x0, [sp, #48]
  41a9ac:	ldr	x2, [x0, #16]
  41a9b0:	ldr	x0, [sp, #120]
  41a9b4:	lsl	x0, x0, #3
  41a9b8:	add	x0, x2, x0
  41a9bc:	ldr	x0, [x0]
  41a9c0:	mov	x2, x0
  41a9c4:	mov	x0, x2
  41a9c8:	lsl	x0, x0, #2
  41a9cc:	add	x0, x0, x2
  41a9d0:	lsl	x0, x0, #3
  41a9d4:	add	x0, x1, x0
  41a9d8:	str	x0, [sp, #88]
  41a9dc:	ldr	x0, [sp, #112]
  41a9e0:	ldr	x1, [x0]
  41a9e4:	ldr	x0, [sp, #88]
  41a9e8:	ldr	x0, [x0]
  41a9ec:	lsl	x0, x0, #4
  41a9f0:	add	x0, x1, x0
  41a9f4:	ldr	x0, [x0]
  41a9f8:	str	x0, [sp, #80]
  41a9fc:	ldr	x0, [sp, #48]
  41aa00:	ldr	x1, [x0, #16]
  41aa04:	ldr	x0, [sp, #120]
  41aa08:	lsl	x0, x0, #3
  41aa0c:	add	x0, x1, x0
  41aa10:	ldr	x0, [x0]
  41aa14:	ldr	x5, [sp, #104]
  41aa18:	ldr	x4, [sp, #32]
  41aa1c:	ldr	x3, [sp, #40]
  41aa20:	ldr	x2, [sp, #80]
  41aa24:	mov	x1, x0
  41aa28:	ldr	x0, [sp, #56]
  41aa2c:	bl	41adbc <error@@Base+0x18f74>
  41aa30:	sxtw	x0, w0
  41aa34:	str	x0, [sp, #72]
  41aa38:	ldr	x0, [sp, #48]
  41aa3c:	ldr	x1, [x0, #16]
  41aa40:	ldr	x0, [sp, #120]
  41aa44:	lsl	x0, x0, #3
  41aa48:	add	x0, x1, x0
  41aa4c:	ldr	x0, [x0]
  41aa50:	ldr	x5, [sp, #96]
  41aa54:	ldr	x4, [sp, #16]
  41aa58:	ldr	x3, [sp, #24]
  41aa5c:	ldr	x2, [sp, #80]
  41aa60:	mov	x1, x0
  41aa64:	ldr	x0, [sp, #56]
  41aa68:	bl	41adbc <error@@Base+0x18f74>
  41aa6c:	sxtw	x0, w0
  41aa70:	str	x0, [sp, #64]
  41aa74:	ldr	x1, [sp, #64]
  41aa78:	ldr	x0, [sp, #72]
  41aa7c:	cmp	x1, x0
  41aa80:	b.ne	41aa94 <error@@Base+0x18c4c>  // b.any
  41aa84:	ldr	x0, [sp, #120]
  41aa88:	add	x0, x0, #0x1
  41aa8c:	str	x0, [sp, #120]
  41aa90:	b	41aa9c <error@@Base+0x18c54>
  41aa94:	mov	w0, #0x1                   	// #1
  41aa98:	b	41aab4 <error@@Base+0x18c6c>
  41aa9c:	ldr	x0, [sp, #48]
  41aaa0:	ldr	x0, [x0, #8]
  41aaa4:	ldr	x1, [sp, #120]
  41aaa8:	cmp	x1, x0
  41aaac:	b.lt	41a9a0 <error@@Base+0x18b58>  // b.tstop
  41aab0:	mov	w0, #0x0                   	// #0
  41aab4:	ldp	x29, x30, [sp], #128
  41aab8:	ret
  41aabc:	stp	x29, x30, [sp, #-128]!
  41aac0:	mov	x29, sp
  41aac4:	str	x0, [sp, #56]
  41aac8:	str	w1, [sp, #52]
  41aacc:	str	x2, [sp, #40]
  41aad0:	str	x3, [sp, #32]
  41aad4:	str	x4, [sp, #24]
  41aad8:	ldr	x0, [sp, #56]
  41aadc:	ldr	x0, [x0, #152]
  41aae0:	str	x0, [sp, #104]
  41aae4:	ldr	x0, [sp, #104]
  41aae8:	ldr	x2, [x0, #48]
  41aaec:	ldr	x1, [sp, #32]
  41aaf0:	mov	x0, x1
  41aaf4:	lsl	x0, x0, #1
  41aaf8:	add	x0, x0, x1
  41aafc:	lsl	x0, x0, #3
  41ab00:	add	x0, x2, x0
  41ab04:	str	x0, [sp, #96]
  41ab08:	str	xzr, [sp, #120]
  41ab0c:	b	41ad94 <error@@Base+0x18f4c>
  41ab10:	ldr	x0, [sp, #96]
  41ab14:	ldr	x1, [x0, #16]
  41ab18:	ldr	x0, [sp, #120]
  41ab1c:	lsl	x0, x0, #3
  41ab20:	add	x0, x1, x0
  41ab24:	ldr	x0, [x0]
  41ab28:	str	x0, [sp, #88]
  41ab2c:	ldr	x0, [sp, #104]
  41ab30:	ldr	x1, [x0]
  41ab34:	ldr	x0, [sp, #88]
  41ab38:	lsl	x0, x0, #4
  41ab3c:	add	x0, x1, x0
  41ab40:	ldrb	w0, [x0, #8]
  41ab44:	cmp	w0, #0x9
  41ab48:	b.eq	41ad30 <error@@Base+0x18ee8>  // b.none
  41ab4c:	cmp	w0, #0x9
  41ab50:	b.gt	41ad6c <error@@Base+0x18f24>
  41ab54:	cmp	w0, #0x4
  41ab58:	b.eq	41ab68 <error@@Base+0x18d20>  // b.none
  41ab5c:	cmp	w0, #0x8
  41ab60:	b.eq	41acf4 <error@@Base+0x18eac>  // b.none
  41ab64:	b	41ad6c <error@@Base+0x18f24>
  41ab68:	ldr	x0, [sp, #24]
  41ab6c:	cmn	x0, #0x1
  41ab70:	b.eq	41ad74 <error@@Base+0x18f2c>  // b.none
  41ab74:	ldr	x0, [sp, #56]
  41ab78:	ldr	x2, [x0, #216]
  41ab7c:	ldr	x1, [sp, #24]
  41ab80:	mov	x0, x1
  41ab84:	lsl	x0, x0, #2
  41ab88:	add	x0, x0, x1
  41ab8c:	lsl	x0, x0, #3
  41ab90:	add	x0, x2, x0
  41ab94:	str	x0, [sp, #112]
  41ab98:	ldr	x0, [sp, #112]
  41ab9c:	ldr	x0, [x0]
  41aba0:	ldr	x1, [sp, #88]
  41aba4:	cmp	x1, x0
  41aba8:	b.ne	41accc <error@@Base+0x18e84>  // b.any
  41abac:	ldr	x0, [sp, #40]
  41abb0:	cmp	x0, #0x3f
  41abb4:	b.gt	41abd8 <error@@Base+0x18d90>
  41abb8:	ldr	x0, [sp, #112]
  41abbc:	ldrh	w0, [x0, #34]
  41abc0:	and	x0, x0, #0xffff
  41abc4:	ldr	x1, [sp, #40]
  41abc8:	lsr	x0, x0, x1
  41abcc:	and	x0, x0, #0x1
  41abd0:	cmp	x0, #0x0
  41abd4:	b.eq	41acd4 <error@@Base+0x18e8c>  // b.none
  41abd8:	ldr	x0, [sp, #104]
  41abdc:	ldr	x2, [x0, #40]
  41abe0:	ldr	x1, [sp, #88]
  41abe4:	mov	x0, x1
  41abe8:	lsl	x0, x0, #1
  41abec:	add	x0, x0, x1
  41abf0:	lsl	x0, x0, #3
  41abf4:	add	x0, x2, x0
  41abf8:	ldr	x0, [x0, #16]
  41abfc:	ldr	x0, [x0]
  41ac00:	str	x0, [sp, #80]
  41ac04:	ldr	x1, [sp, #80]
  41ac08:	ldr	x0, [sp, #32]
  41ac0c:	cmp	x1, x0
  41ac10:	b.ne	41ac34 <error@@Base+0x18dec>  // b.any
  41ac14:	ldr	w0, [sp, #52]
  41ac18:	and	w0, w0, #0x1
  41ac1c:	cmp	w0, #0x0
  41ac20:	b.eq	41ac2c <error@@Base+0x18de4>  // b.none
  41ac24:	mov	w0, #0xffffffff            	// #-1
  41ac28:	b	41adb4 <error@@Base+0x18f6c>
  41ac2c:	mov	w0, #0x0                   	// #0
  41ac30:	b	41adb4 <error@@Base+0x18f6c>
  41ac34:	ldr	x4, [sp, #24]
  41ac38:	ldr	x3, [sp, #80]
  41ac3c:	ldr	x2, [sp, #40]
  41ac40:	ldr	w1, [sp, #52]
  41ac44:	ldr	x0, [sp, #56]
  41ac48:	bl	41aabc <error@@Base+0x18c74>
  41ac4c:	str	w0, [sp, #76]
  41ac50:	ldr	w0, [sp, #76]
  41ac54:	cmn	w0, #0x1
  41ac58:	b.ne	41ac64 <error@@Base+0x18e1c>  // b.any
  41ac5c:	mov	w0, #0xffffffff            	// #-1
  41ac60:	b	41adb4 <error@@Base+0x18f6c>
  41ac64:	ldr	w0, [sp, #76]
  41ac68:	cmp	w0, #0x0
  41ac6c:	b.ne	41ac88 <error@@Base+0x18e40>  // b.any
  41ac70:	ldr	w0, [sp, #52]
  41ac74:	and	w0, w0, #0x2
  41ac78:	cmp	w0, #0x0
  41ac7c:	b.eq	41ac88 <error@@Base+0x18e40>  // b.none
  41ac80:	mov	w0, #0x0                   	// #0
  41ac84:	b	41adb4 <error@@Base+0x18f6c>
  41ac88:	ldr	x0, [sp, #40]
  41ac8c:	cmp	x0, #0x3f
  41ac90:	b.gt	41acd8 <error@@Base+0x18e90>
  41ac94:	ldr	x0, [sp, #112]
  41ac98:	ldrh	w1, [x0, #34]
  41ac9c:	ldr	x0, [sp, #40]
  41aca0:	mov	w2, w0
  41aca4:	mov	x0, #0x1                   	// #1
  41aca8:	lsl	x0, x0, x2
  41acac:	and	w0, w0, #0xffff
  41acb0:	mvn	w0, w0
  41acb4:	and	w0, w0, #0xffff
  41acb8:	and	w0, w1, w0
  41acbc:	and	w1, w0, #0xffff
  41acc0:	ldr	x0, [sp, #112]
  41acc4:	strh	w1, [x0, #34]
  41acc8:	b	41acd8 <error@@Base+0x18e90>
  41accc:	nop
  41acd0:	b	41acd8 <error@@Base+0x18e90>
  41acd4:	nop
  41acd8:	ldr	x0, [sp, #112]
  41acdc:	add	x1, x0, #0x28
  41ace0:	str	x1, [sp, #112]
  41ace4:	ldrb	w0, [x0, #32]
  41ace8:	cmp	w0, #0x0
  41acec:	b.ne	41ab98 <error@@Base+0x18d50>  // b.any
  41acf0:	b	41ad74 <error@@Base+0x18f2c>
  41acf4:	ldr	w0, [sp, #52]
  41acf8:	and	w0, w0, #0x1
  41acfc:	cmp	w0, #0x0
  41ad00:	b.eq	41ad7c <error@@Base+0x18f34>  // b.none
  41ad04:	ldr	x0, [sp, #104]
  41ad08:	ldr	x1, [x0]
  41ad0c:	ldr	x0, [sp, #88]
  41ad10:	lsl	x0, x0, #4
  41ad14:	add	x0, x1, x0
  41ad18:	ldr	x0, [x0]
  41ad1c:	ldr	x1, [sp, #40]
  41ad20:	cmp	x1, x0
  41ad24:	b.ne	41ad7c <error@@Base+0x18f34>  // b.any
  41ad28:	mov	w0, #0xffffffff            	// #-1
  41ad2c:	b	41adb4 <error@@Base+0x18f6c>
  41ad30:	ldr	w0, [sp, #52]
  41ad34:	and	w0, w0, #0x2
  41ad38:	cmp	w0, #0x0
  41ad3c:	b.eq	41ad84 <error@@Base+0x18f3c>  // b.none
  41ad40:	ldr	x0, [sp, #104]
  41ad44:	ldr	x1, [x0]
  41ad48:	ldr	x0, [sp, #88]
  41ad4c:	lsl	x0, x0, #4
  41ad50:	add	x0, x1, x0
  41ad54:	ldr	x0, [x0]
  41ad58:	ldr	x1, [sp, #40]
  41ad5c:	cmp	x1, x0
  41ad60:	b.ne	41ad84 <error@@Base+0x18f3c>  // b.any
  41ad64:	mov	w0, #0x0                   	// #0
  41ad68:	b	41adb4 <error@@Base+0x18f6c>
  41ad6c:	nop
  41ad70:	b	41ad88 <error@@Base+0x18f40>
  41ad74:	nop
  41ad78:	b	41ad88 <error@@Base+0x18f40>
  41ad7c:	nop
  41ad80:	b	41ad88 <error@@Base+0x18f40>
  41ad84:	nop
  41ad88:	ldr	x0, [sp, #120]
  41ad8c:	add	x0, x0, #0x1
  41ad90:	str	x0, [sp, #120]
  41ad94:	ldr	x0, [sp, #96]
  41ad98:	ldr	x0, [x0, #8]
  41ad9c:	ldr	x1, [sp, #120]
  41ada0:	cmp	x1, x0
  41ada4:	b.lt	41ab10 <error@@Base+0x18cc8>  // b.tstop
  41ada8:	ldr	w0, [sp, #52]
  41adac:	asr	w0, w0, #1
  41adb0:	and	w0, w0, #0x1
  41adb4:	ldp	x29, x30, [sp], #128
  41adb8:	ret
  41adbc:	stp	x29, x30, [sp, #-80]!
  41adc0:	mov	x29, sp
  41adc4:	str	x0, [sp, #56]
  41adc8:	str	x1, [sp, #48]
  41adcc:	str	x2, [sp, #40]
  41add0:	str	x3, [sp, #32]
  41add4:	str	x4, [sp, #24]
  41add8:	str	x5, [sp, #16]
  41addc:	ldr	x0, [sp, #56]
  41ade0:	ldr	x2, [x0, #216]
  41ade4:	ldr	x1, [sp, #48]
  41ade8:	mov	x0, x1
  41adec:	lsl	x0, x0, #2
  41adf0:	add	x0, x0, x1
  41adf4:	lsl	x0, x0, #3
  41adf8:	add	x0, x2, x0
  41adfc:	str	x0, [sp, #72]
  41ae00:	ldr	x0, [sp, #72]
  41ae04:	ldr	x0, [x0, #16]
  41ae08:	ldr	x1, [sp, #24]
  41ae0c:	cmp	x1, x0
  41ae10:	b.ge	41ae1c <error@@Base+0x18fd4>  // b.tcont
  41ae14:	mov	w0, #0xffffffff            	// #-1
  41ae18:	b	41aeac <error@@Base+0x19064>
  41ae1c:	ldr	x0, [sp, #72]
  41ae20:	ldr	x0, [x0, #24]
  41ae24:	ldr	x1, [sp, #24]
  41ae28:	cmp	x1, x0
  41ae2c:	b.le	41ae38 <error@@Base+0x18ff0>
  41ae30:	mov	w0, #0x1                   	// #1
  41ae34:	b	41aeac <error@@Base+0x19064>
  41ae38:	ldr	x0, [sp, #72]
  41ae3c:	ldr	x0, [x0, #16]
  41ae40:	ldr	x1, [sp, #24]
  41ae44:	cmp	x1, x0
  41ae48:	cset	w0, eq  // eq = none
  41ae4c:	and	w0, w0, #0xff
  41ae50:	str	w0, [sp, #68]
  41ae54:	ldr	x0, [sp, #72]
  41ae58:	ldr	x0, [x0, #24]
  41ae5c:	ldr	x1, [sp, #24]
  41ae60:	cmp	x1, x0
  41ae64:	b.ne	41ae70 <error@@Base+0x19028>  // b.any
  41ae68:	mov	w0, #0x2                   	// #2
  41ae6c:	b	41ae74 <error@@Base+0x1902c>
  41ae70:	mov	w0, #0x0                   	// #0
  41ae74:	ldr	w1, [sp, #68]
  41ae78:	orr	w0, w1, w0
  41ae7c:	str	w0, [sp, #68]
  41ae80:	ldr	w0, [sp, #68]
  41ae84:	cmp	w0, #0x0
  41ae88:	b.ne	41ae94 <error@@Base+0x1904c>  // b.any
  41ae8c:	mov	w0, #0x0                   	// #0
  41ae90:	b	41aeac <error@@Base+0x19064>
  41ae94:	ldr	x4, [sp, #16]
  41ae98:	ldr	x3, [sp, #32]
  41ae9c:	ldr	x2, [sp, #40]
  41aea0:	ldr	w1, [sp, #68]
  41aea4:	ldr	x0, [sp, #56]
  41aea8:	bl	41aabc <error@@Base+0x18c74>
  41aeac:	ldp	x29, x30, [sp], #80
  41aeb0:	ret
  41aeb4:	stp	x29, x30, [sp, #-160]!
  41aeb8:	mov	x29, sp
  41aebc:	str	x0, [sp, #56]
  41aec0:	str	x1, [sp, #48]
  41aec4:	str	x2, [sp, #40]
  41aec8:	str	x3, [sp, #32]
  41aecc:	str	x4, [sp, #24]
  41aed0:	str	x5, [sp, #16]
  41aed4:	str	xzr, [sp, #144]
  41aed8:	b	41b28c <error@@Base+0x19444>
  41aedc:	ldr	x0, [sp, #32]
  41aee0:	ldr	x1, [x0, #16]
  41aee4:	ldr	x0, [sp, #144]
  41aee8:	lsl	x0, x0, #3
  41aeec:	add	x0, x1, x0
  41aef0:	ldr	x0, [x0]
  41aef4:	mov	x1, x0
  41aef8:	mov	x0, x1
  41aefc:	lsl	x0, x0, #2
  41af00:	add	x0, x0, x1
  41af04:	lsl	x0, x0, #3
  41af08:	mov	x1, x0
  41af0c:	ldr	x0, [sp, #24]
  41af10:	add	x0, x0, x1
  41af14:	str	x0, [sp, #120]
  41af18:	ldr	x0, [sp, #120]
  41af1c:	ldr	x0, [x0, #16]
  41af20:	ldr	x1, [sp, #16]
  41af24:	cmp	x1, x0
  41af28:	b.le	41b27c <error@@Base+0x19434>
  41af2c:	ldr	x0, [sp, #120]
  41af30:	ldr	x0, [x0, #8]
  41af34:	ldr	x1, [sp, #16]
  41af38:	cmp	x1, x0
  41af3c:	b.gt	41b27c <error@@Base+0x19434>
  41af40:	ldr	x0, [sp, #56]
  41af44:	ldr	x1, [x0]
  41af48:	ldr	x0, [sp, #120]
  41af4c:	ldr	x0, [x0]
  41af50:	lsl	x0, x0, #4
  41af54:	add	x0, x1, x0
  41af58:	ldr	x0, [x0]
  41af5c:	str	x0, [sp, #112]
  41af60:	ldr	x0, [sp, #120]
  41af64:	ldr	x0, [x0, #24]
  41af68:	ldr	x1, [sp, #16]
  41af6c:	cmp	x1, x0
  41af70:	b.ne	41b19c <error@@Base+0x19354>  // b.any
  41af74:	mov	x0, #0xffffffffffffffff    	// #-1
  41af78:	str	x0, [sp, #136]
  41af7c:	mov	x0, #0xffffffffffffffff    	// #-1
  41af80:	str	x0, [sp, #128]
  41af84:	str	xzr, [sp, #152]
  41af88:	b	41b044 <error@@Base+0x191fc>
  41af8c:	ldr	x0, [sp, #48]
  41af90:	ldr	x1, [x0, #16]
  41af94:	ldr	x0, [sp, #152]
  41af98:	lsl	x0, x0, #3
  41af9c:	add	x0, x1, x0
  41afa0:	ldr	x0, [x0]
  41afa4:	str	x0, [sp, #80]
  41afa8:	ldr	x0, [sp, #56]
  41afac:	ldr	x1, [x0]
  41afb0:	ldr	x0, [sp, #80]
  41afb4:	lsl	x0, x0, #4
  41afb8:	add	x0, x1, x0
  41afbc:	ldrb	w0, [x0, #8]
  41afc0:	str	w0, [sp, #76]
  41afc4:	ldr	w0, [sp, #76]
  41afc8:	cmp	w0, #0x8
  41afcc:	b.ne	41b000 <error@@Base+0x191b8>  // b.any
  41afd0:	ldr	x0, [sp, #56]
  41afd4:	ldr	x1, [x0]
  41afd8:	ldr	x0, [sp, #80]
  41afdc:	lsl	x0, x0, #4
  41afe0:	add	x0, x1, x0
  41afe4:	ldr	x0, [x0]
  41afe8:	ldr	x1, [sp, #112]
  41afec:	cmp	x1, x0
  41aff0:	b.ne	41b000 <error@@Base+0x191b8>  // b.any
  41aff4:	ldr	x0, [sp, #80]
  41aff8:	str	x0, [sp, #136]
  41affc:	b	41b038 <error@@Base+0x191f0>
  41b000:	ldr	w0, [sp, #76]
  41b004:	cmp	w0, #0x9
  41b008:	b.ne	41b038 <error@@Base+0x191f0>  // b.any
  41b00c:	ldr	x0, [sp, #56]
  41b010:	ldr	x1, [x0]
  41b014:	ldr	x0, [sp, #80]
  41b018:	lsl	x0, x0, #4
  41b01c:	add	x0, x1, x0
  41b020:	ldr	x0, [x0]
  41b024:	ldr	x1, [sp, #112]
  41b028:	cmp	x1, x0
  41b02c:	b.ne	41b038 <error@@Base+0x191f0>  // b.any
  41b030:	ldr	x0, [sp, #80]
  41b034:	str	x0, [sp, #128]
  41b038:	ldr	x0, [sp, #152]
  41b03c:	add	x0, x0, #0x1
  41b040:	str	x0, [sp, #152]
  41b044:	ldr	x0, [sp, #48]
  41b048:	ldr	x0, [x0, #8]
  41b04c:	ldr	x1, [sp, #152]
  41b050:	cmp	x1, x0
  41b054:	b.lt	41af8c <error@@Base+0x19144>  // b.tstop
  41b058:	ldr	x0, [sp, #136]
  41b05c:	cmp	x0, #0x0
  41b060:	b.lt	41b0a0 <error@@Base+0x19258>  // b.tstop
  41b064:	ldr	x3, [sp, #40]
  41b068:	ldr	x2, [sp, #48]
  41b06c:	ldr	x1, [sp, #136]
  41b070:	ldr	x0, [sp, #56]
  41b074:	bl	41a6b0 <error@@Base+0x18868>
  41b078:	str	w0, [sp, #96]
  41b07c:	ldr	w0, [sp, #96]
  41b080:	cmp	w0, #0x0
  41b084:	cset	w0, ne  // ne = any
  41b088:	and	w0, w0, #0xff
  41b08c:	and	x0, x0, #0xff
  41b090:	cmp	x0, #0x0
  41b094:	b.eq	41b0a0 <error@@Base+0x19258>  // b.none
  41b098:	ldr	w0, [sp, #96]
  41b09c:	b	41b2a4 <error@@Base+0x1945c>
  41b0a0:	ldr	x0, [sp, #128]
  41b0a4:	cmp	x0, #0x0
  41b0a8:	b.lt	41b280 <error@@Base+0x19438>  // b.tstop
  41b0ac:	str	xzr, [sp, #152]
  41b0b0:	b	41b184 <error@@Base+0x1933c>
  41b0b4:	ldr	x0, [sp, #48]
  41b0b8:	ldr	x1, [x0, #16]
  41b0bc:	ldr	x0, [sp, #152]
  41b0c0:	lsl	x0, x0, #3
  41b0c4:	add	x0, x1, x0
  41b0c8:	ldr	x0, [x0]
  41b0cc:	str	x0, [sp, #88]
  41b0d0:	ldr	x0, [sp, #56]
  41b0d4:	ldr	x2, [x0, #56]
  41b0d8:	ldr	x1, [sp, #88]
  41b0dc:	mov	x0, x1
  41b0e0:	lsl	x0, x0, #1
  41b0e4:	add	x0, x0, x1
  41b0e8:	lsl	x0, x0, #3
  41b0ec:	add	x0, x2, x0
  41b0f0:	ldr	x1, [sp, #128]
  41b0f4:	bl	40cf28 <error@@Base+0xb0e0>
  41b0f8:	cmp	x0, #0x0
  41b0fc:	b.ne	41b178 <error@@Base+0x19330>  // b.any
  41b100:	ldr	x0, [sp, #56]
  41b104:	ldr	x2, [x0, #48]
  41b108:	ldr	x1, [sp, #88]
  41b10c:	mov	x0, x1
  41b110:	lsl	x0, x0, #1
  41b114:	add	x0, x0, x1
  41b118:	lsl	x0, x0, #3
  41b11c:	add	x0, x2, x0
  41b120:	ldr	x1, [sp, #128]
  41b124:	bl	40cf28 <error@@Base+0xb0e0>
  41b128:	cmp	x0, #0x0
  41b12c:	b.ne	41b178 <error@@Base+0x19330>  // b.any
  41b130:	ldr	x3, [sp, #40]
  41b134:	ldr	x2, [sp, #48]
  41b138:	ldr	x1, [sp, #88]
  41b13c:	ldr	x0, [sp, #56]
  41b140:	bl	41a6b0 <error@@Base+0x18868>
  41b144:	str	w0, [sp, #96]
  41b148:	ldr	w0, [sp, #96]
  41b14c:	cmp	w0, #0x0
  41b150:	cset	w0, ne  // ne = any
  41b154:	and	w0, w0, #0xff
  41b158:	and	x0, x0, #0xff
  41b15c:	cmp	x0, #0x0
  41b160:	b.eq	41b16c <error@@Base+0x19324>  // b.none
  41b164:	ldr	w0, [sp, #96]
  41b168:	b	41b2a4 <error@@Base+0x1945c>
  41b16c:	ldr	x0, [sp, #152]
  41b170:	sub	x0, x0, #0x1
  41b174:	str	x0, [sp, #152]
  41b178:	ldr	x0, [sp, #152]
  41b17c:	add	x0, x0, #0x1
  41b180:	str	x0, [sp, #152]
  41b184:	ldr	x0, [sp, #48]
  41b188:	ldr	x0, [x0, #8]
  41b18c:	ldr	x1, [sp, #152]
  41b190:	cmp	x1, x0
  41b194:	b.lt	41b0b4 <error@@Base+0x1926c>  // b.tstop
  41b198:	b	41b280 <error@@Base+0x19438>
  41b19c:	str	xzr, [sp, #152]
  41b1a0:	b	41b264 <error@@Base+0x1941c>
  41b1a4:	ldr	x0, [sp, #48]
  41b1a8:	ldr	x1, [x0, #16]
  41b1ac:	ldr	x0, [sp, #152]
  41b1b0:	lsl	x0, x0, #3
  41b1b4:	add	x0, x1, x0
  41b1b8:	ldr	x0, [x0]
  41b1bc:	str	x0, [sp, #104]
  41b1c0:	ldr	x0, [sp, #56]
  41b1c4:	ldr	x1, [x0]
  41b1c8:	ldr	x0, [sp, #104]
  41b1cc:	lsl	x0, x0, #4
  41b1d0:	add	x0, x1, x0
  41b1d4:	ldrb	w0, [x0, #8]
  41b1d8:	str	w0, [sp, #100]
  41b1dc:	ldr	w0, [sp, #100]
  41b1e0:	cmp	w0, #0x9
  41b1e4:	b.eq	41b1f4 <error@@Base+0x193ac>  // b.none
  41b1e8:	ldr	w0, [sp, #100]
  41b1ec:	cmp	w0, #0x8
  41b1f0:	b.ne	41b258 <error@@Base+0x19410>  // b.any
  41b1f4:	ldr	x0, [sp, #56]
  41b1f8:	ldr	x1, [x0]
  41b1fc:	ldr	x0, [sp, #104]
  41b200:	lsl	x0, x0, #4
  41b204:	add	x0, x1, x0
  41b208:	ldr	x0, [x0]
  41b20c:	ldr	x1, [sp, #112]
  41b210:	cmp	x1, x0
  41b214:	b.ne	41b254 <error@@Base+0x1940c>  // b.any
  41b218:	ldr	x3, [sp, #40]
  41b21c:	ldr	x2, [sp, #48]
  41b220:	ldr	x1, [sp, #104]
  41b224:	ldr	x0, [sp, #56]
  41b228:	bl	41a6b0 <error@@Base+0x18868>
  41b22c:	str	w0, [sp, #96]
  41b230:	ldr	w0, [sp, #96]
  41b234:	cmp	w0, #0x0
  41b238:	cset	w0, ne  // ne = any
  41b23c:	and	w0, w0, #0xff
  41b240:	and	x0, x0, #0xff
  41b244:	cmp	x0, #0x0
  41b248:	b.eq	41b258 <error@@Base+0x19410>  // b.none
  41b24c:	ldr	w0, [sp, #96]
  41b250:	b	41b2a4 <error@@Base+0x1945c>
  41b254:	nop
  41b258:	ldr	x0, [sp, #152]
  41b25c:	add	x0, x0, #0x1
  41b260:	str	x0, [sp, #152]
  41b264:	ldr	x0, [sp, #48]
  41b268:	ldr	x0, [x0, #8]
  41b26c:	ldr	x1, [sp, #152]
  41b270:	cmp	x1, x0
  41b274:	b.lt	41b1a4 <error@@Base+0x1935c>  // b.tstop
  41b278:	b	41b280 <error@@Base+0x19438>
  41b27c:	nop
  41b280:	ldr	x0, [sp, #144]
  41b284:	add	x0, x0, #0x1
  41b288:	str	x0, [sp, #144]
  41b28c:	ldr	x0, [sp, #32]
  41b290:	ldr	x0, [x0, #8]
  41b294:	ldr	x1, [sp, #144]
  41b298:	cmp	x1, x0
  41b29c:	b.lt	41aedc <error@@Base+0x19094>  // b.tstop
  41b2a0:	mov	w0, #0x0                   	// #0
  41b2a4:	ldp	x29, x30, [sp], #160
  41b2a8:	ret
  41b2ac:	stp	x29, x30, [sp, #-208]!
  41b2b0:	mov	x29, sp
  41b2b4:	str	x0, [sp, #40]
  41b2b8:	str	x1, [sp, #32]
  41b2bc:	str	x2, [sp, #24]
  41b2c0:	str	x3, [sp, #16]
  41b2c4:	ldr	x0, [sp, #40]
  41b2c8:	ldr	x0, [x0, #152]
  41b2cc:	str	x0, [sp, #168]
  41b2d0:	ldr	x1, [sp, #24]
  41b2d4:	ldr	x0, [sp, #40]
  41b2d8:	bl	420394 <error@@Base+0x1e54c>
  41b2dc:	str	x0, [sp, #160]
  41b2e0:	ldr	x0, [sp, #160]
  41b2e4:	cmn	x0, #0x1
  41b2e8:	b.ne	41b2f4 <error@@Base+0x194ac>  // b.any
  41b2ec:	mov	w0, #0x0                   	// #0
  41b2f0:	b	41b714 <error@@Base+0x198cc>
  41b2f4:	str	xzr, [sp, #48]
  41b2f8:	str	xzr, [sp, #192]
  41b2fc:	b	41b6cc <error@@Base+0x19884>
  41b300:	ldr	x0, [sp, #16]
  41b304:	ldr	x1, [x0, #16]
  41b308:	ldr	x0, [sp, #192]
  41b30c:	lsl	x0, x0, #3
  41b310:	add	x0, x1, x0
  41b314:	ldr	x0, [x0]
  41b318:	str	x0, [sp, #152]
  41b31c:	ldr	x0, [sp, #168]
  41b320:	ldr	x1, [x0]
  41b324:	ldr	x0, [sp, #152]
  41b328:	lsl	x0, x0, #4
  41b32c:	add	x0, x1, x0
  41b330:	ldrb	w0, [x0, #8]
  41b334:	str	w0, [sp, #148]
  41b338:	ldr	x0, [sp, #32]
  41b33c:	ldr	x0, [x0, #16]
  41b340:	ldr	x1, [sp, #152]
  41b344:	cmp	x1, x0
  41b348:	b.ne	41b360 <error@@Base+0x19518>  // b.any
  41b34c:	ldr	x0, [sp, #32]
  41b350:	ldr	x0, [x0, #24]
  41b354:	ldr	x1, [sp, #24]
  41b358:	cmp	x1, x0
  41b35c:	b.eq	41b6b4 <error@@Base+0x1986c>  // b.none
  41b360:	ldr	w0, [sp, #148]
  41b364:	cmp	w0, #0x4
  41b368:	b.ne	41b6bc <error@@Base+0x19874>  // b.any
  41b36c:	ldr	x0, [sp, #40]
  41b370:	ldr	x2, [x0, #216]
  41b374:	ldr	x1, [sp, #160]
  41b378:	mov	x0, x1
  41b37c:	lsl	x0, x0, #2
  41b380:	add	x0, x0, x1
  41b384:	lsl	x0, x0, #3
  41b388:	add	x0, x2, x0
  41b38c:	str	x0, [sp, #176]
  41b390:	ldr	x0, [sp, #160]
  41b394:	str	x0, [sp, #184]
  41b398:	ldr	x0, [sp, #176]
  41b39c:	ldr	x0, [x0]
  41b3a0:	ldr	x1, [sp, #152]
  41b3a4:	cmp	x1, x0
  41b3a8:	b.ne	41b680 <error@@Base+0x19838>  // b.any
  41b3ac:	ldr	x0, [sp, #176]
  41b3b0:	ldr	x1, [x0, #24]
  41b3b4:	ldr	x0, [sp, #176]
  41b3b8:	ldr	x0, [x0, #16]
  41b3bc:	sub	x0, x1, x0
  41b3c0:	str	x0, [sp, #136]
  41b3c4:	ldr	x1, [sp, #24]
  41b3c8:	ldr	x0, [sp, #136]
  41b3cc:	add	x0, x1, x0
  41b3d0:	str	x0, [sp, #128]
  41b3d4:	ldr	x0, [sp, #136]
  41b3d8:	cmp	x0, #0x0
  41b3dc:	b.eq	41b3fc <error@@Base+0x195b4>  // b.none
  41b3e0:	ldr	x0, [sp, #168]
  41b3e4:	ldr	x1, [x0, #24]
  41b3e8:	ldr	x0, [sp, #152]
  41b3ec:	lsl	x0, x0, #3
  41b3f0:	add	x0, x1, x0
  41b3f4:	ldr	x0, [x0]
  41b3f8:	b	41b424 <error@@Base+0x195dc>
  41b3fc:	ldr	x0, [sp, #168]
  41b400:	ldr	x2, [x0, #40]
  41b404:	ldr	x1, [sp, #152]
  41b408:	mov	x0, x1
  41b40c:	lsl	x0, x0, #1
  41b410:	add	x0, x0, x1
  41b414:	lsl	x0, x0, #3
  41b418:	add	x0, x2, x0
  41b41c:	ldr	x0, [x0, #16]
  41b420:	ldr	x0, [x0]
  41b424:	str	x0, [sp, #120]
  41b428:	ldr	x0, [sp, #32]
  41b42c:	ldr	x0, [x0, #24]
  41b430:	ldr	x1, [sp, #128]
  41b434:	cmp	x1, x0
  41b438:	b.gt	41b688 <error@@Base+0x19840>
  41b43c:	ldr	x0, [sp, #32]
  41b440:	ldr	x1, [x0]
  41b444:	ldr	x0, [sp, #128]
  41b448:	lsl	x0, x0, #3
  41b44c:	add	x0, x1, x0
  41b450:	ldr	x0, [x0]
  41b454:	cmp	x0, #0x0
  41b458:	b.eq	41b688 <error@@Base+0x19840>  // b.none
  41b45c:	ldr	x0, [sp, #32]
  41b460:	ldr	x1, [x0]
  41b464:	ldr	x0, [sp, #128]
  41b468:	lsl	x0, x0, #3
  41b46c:	add	x0, x1, x0
  41b470:	ldr	x0, [x0]
  41b474:	cmp	x0, #0x0
  41b478:	b.eq	41b688 <error@@Base+0x19840>  // b.none
  41b47c:	ldr	x0, [sp, #32]
  41b480:	ldr	x1, [x0]
  41b484:	ldr	x0, [sp, #128]
  41b488:	lsl	x0, x0, #3
  41b48c:	add	x0, x1, x0
  41b490:	ldr	x0, [x0]
  41b494:	add	x0, x0, #0x8
  41b498:	ldr	x1, [sp, #120]
  41b49c:	bl	40cf28 <error@@Base+0xb0e0>
  41b4a0:	cmp	x0, #0x0
  41b4a4:	b.eq	41b688 <error@@Base+0x19840>  // b.none
  41b4a8:	ldr	x0, [sp, #32]
  41b4ac:	add	x0, x0, #0x20
  41b4b0:	ldr	x5, [sp, #128]
  41b4b4:	ldr	x4, [sp, #120]
  41b4b8:	ldr	x3, [sp, #24]
  41b4bc:	ldr	x2, [sp, #152]
  41b4c0:	mov	x1, x0
  41b4c4:	ldr	x0, [sp, #40]
  41b4c8:	bl	41a94c <error@@Base+0x18b04>
  41b4cc:	and	w0, w0, #0xff
  41b4d0:	cmp	w0, #0x0
  41b4d4:	b.ne	41b688 <error@@Base+0x19840>  // b.any
  41b4d8:	ldr	x0, [sp, #48]
  41b4dc:	cmp	x0, #0x0
  41b4e0:	b.ne	41b540 <error@@Base+0x196f8>  // b.any
  41b4e4:	ldr	x1, [sp, #32]
  41b4e8:	add	x0, sp, #0x30
  41b4ec:	ldp	x2, x3, [x1]
  41b4f0:	stp	x2, x3, [x0]
  41b4f4:	ldp	x2, x3, [x1, #16]
  41b4f8:	stp	x2, x3, [x0, #16]
  41b4fc:	ldp	x2, x3, [x1, #32]
  41b500:	stp	x2, x3, [x0, #32]
  41b504:	ldr	x1, [x1, #48]
  41b508:	str	x1, [x0, #48]
  41b50c:	ldr	x0, [sp, #32]
  41b510:	add	x1, x0, #0x20
  41b514:	add	x0, sp, #0x30
  41b518:	add	x0, x0, #0x20
  41b51c:	bl	40be38 <error@@Base+0x9ff0>
  41b520:	str	w0, [sp, #204]
  41b524:	ldr	w0, [sp, #204]
  41b528:	cmp	w0, #0x0
  41b52c:	cset	w0, ne  // ne = any
  41b530:	and	w0, w0, #0xff
  41b534:	and	x0, x0, #0xff
  41b538:	cmp	x0, #0x0
  41b53c:	b.ne	41b6e8 <error@@Base+0x198a0>  // b.any
  41b540:	ldr	x0, [sp, #152]
  41b544:	str	x0, [sp, #64]
  41b548:	ldr	x0, [sp, #24]
  41b54c:	str	x0, [sp, #72]
  41b550:	add	x0, sp, #0x30
  41b554:	add	x0, x0, #0x20
  41b558:	ldr	x1, [sp, #184]
  41b55c:	bl	40cb6c <error@@Base+0xad24>
  41b560:	strb	w0, [sp, #119]
  41b564:	ldrb	w0, [sp, #119]
  41b568:	eor	w0, w0, #0x1
  41b56c:	and	w0, w0, #0xff
  41b570:	and	x0, x0, #0xff
  41b574:	cmp	x0, #0x0
  41b578:	b.eq	41b588 <error@@Base+0x19740>  // b.none
  41b57c:	mov	w0, #0xc                   	// #12
  41b580:	str	w0, [sp, #204]
  41b584:	b	41b6fc <error@@Base+0x198b4>
  41b588:	ldr	x1, [sp, #48]
  41b58c:	ldr	x0, [sp, #24]
  41b590:	lsl	x0, x0, #3
  41b594:	add	x0, x1, x0
  41b598:	ldr	x0, [x0]
  41b59c:	str	x0, [sp, #104]
  41b5a0:	add	x0, sp, #0x30
  41b5a4:	mov	x1, x0
  41b5a8:	ldr	x0, [sp, #40]
  41b5ac:	bl	419c88 <error@@Base+0x17e40>
  41b5b0:	str	w0, [sp, #204]
  41b5b4:	ldr	w0, [sp, #204]
  41b5b8:	cmp	w0, #0x0
  41b5bc:	cset	w0, ne  // ne = any
  41b5c0:	and	w0, w0, #0xff
  41b5c4:	and	x0, x0, #0xff
  41b5c8:	cmp	x0, #0x0
  41b5cc:	b.ne	41b6f0 <error@@Base+0x198a8>  // b.any
  41b5d0:	ldr	x0, [sp, #32]
  41b5d4:	ldr	x0, [x0, #8]
  41b5d8:	cmp	x0, #0x0
  41b5dc:	b.eq	41b620 <error@@Base+0x197d8>  // b.none
  41b5e0:	ldr	x0, [sp, #32]
  41b5e4:	ldr	x1, [x0, #8]
  41b5e8:	ldr	x2, [sp, #48]
  41b5ec:	ldr	x0, [sp, #24]
  41b5f0:	add	x0, x0, #0x1
  41b5f4:	mov	x3, x0
  41b5f8:	ldr	x0, [sp, #168]
  41b5fc:	bl	41a1c8 <error@@Base+0x18380>
  41b600:	str	w0, [sp, #204]
  41b604:	ldr	w0, [sp, #204]
  41b608:	cmp	w0, #0x0
  41b60c:	cset	w0, ne  // ne = any
  41b610:	and	w0, w0, #0xff
  41b614:	and	x0, x0, #0xff
  41b618:	cmp	x0, #0x0
  41b61c:	b.ne	41b6f8 <error@@Base+0x198b0>  // b.any
  41b620:	ldr	x1, [sp, #48]
  41b624:	ldr	x0, [sp, #24]
  41b628:	lsl	x0, x0, #3
  41b62c:	add	x0, x1, x0
  41b630:	ldr	x1, [sp, #104]
  41b634:	str	x1, [x0]
  41b638:	add	x0, sp, #0x30
  41b63c:	add	x0, x0, #0x20
  41b640:	ldr	x1, [sp, #184]
  41b644:	bl	40cf28 <error@@Base+0xb0e0>
  41b648:	sub	x1, x0, #0x1
  41b64c:	add	x0, sp, #0x30
  41b650:	add	x0, x0, #0x20
  41b654:	bl	40d000 <error@@Base+0xb1b8>
  41b658:	ldr	x0, [sp, #40]
  41b65c:	ldr	x2, [x0, #216]
  41b660:	ldr	x1, [sp, #184]
  41b664:	mov	x0, x1
  41b668:	lsl	x0, x0, #2
  41b66c:	add	x0, x0, x1
  41b670:	lsl	x0, x0, #3
  41b674:	add	x0, x2, x0
  41b678:	str	x0, [sp, #176]
  41b67c:	b	41b68c <error@@Base+0x19844>
  41b680:	nop
  41b684:	b	41b68c <error@@Base+0x19844>
  41b688:	nop
  41b68c:	ldr	x0, [sp, #184]
  41b690:	add	x0, x0, #0x1
  41b694:	str	x0, [sp, #184]
  41b698:	ldr	x0, [sp, #176]
  41b69c:	add	x1, x0, #0x28
  41b6a0:	str	x1, [sp, #176]
  41b6a4:	ldrb	w0, [x0, #32]
  41b6a8:	cmp	w0, #0x0
  41b6ac:	b.ne	41b398 <error@@Base+0x19550>  // b.any
  41b6b0:	b	41b6c0 <error@@Base+0x19878>
  41b6b4:	nop
  41b6b8:	b	41b6c0 <error@@Base+0x19878>
  41b6bc:	nop
  41b6c0:	ldr	x0, [sp, #192]
  41b6c4:	add	x0, x0, #0x1
  41b6c8:	str	x0, [sp, #192]
  41b6cc:	ldr	x0, [sp, #16]
  41b6d0:	ldr	x0, [x0, #8]
  41b6d4:	ldr	x1, [sp, #192]
  41b6d8:	cmp	x1, x0
  41b6dc:	b.lt	41b300 <error@@Base+0x194b8>  // b.tstop
  41b6e0:	str	wzr, [sp, #204]
  41b6e4:	b	41b6fc <error@@Base+0x198b4>
  41b6e8:	nop
  41b6ec:	b	41b6fc <error@@Base+0x198b4>
  41b6f0:	nop
  41b6f4:	b	41b6fc <error@@Base+0x198b4>
  41b6f8:	nop
  41b6fc:	ldr	x0, [sp, #48]
  41b700:	cmp	x0, #0x0
  41b704:	b.eq	41b710 <error@@Base+0x198c8>  // b.none
  41b708:	ldr	x0, [sp, #96]
  41b70c:	bl	401a40 <free@plt>
  41b710:	ldr	w0, [sp, #204]
  41b714:	ldp	x29, x30, [sp], #208
  41b718:	ret
  41b71c:	stp	x29, x30, [sp, #-80]!
  41b720:	mov	x29, sp
  41b724:	str	x0, [sp, #56]
  41b728:	str	x1, [sp, #48]
  41b72c:	str	x2, [sp, #40]
  41b730:	str	x3, [sp, #32]
  41b734:	str	x4, [sp, #24]
  41b738:	ldr	x0, [sp, #56]
  41b73c:	ldr	x0, [x0, #152]
  41b740:	str	x0, [sp, #64]
  41b744:	ldr	x0, [sp, #56]
  41b748:	ldr	x3, [sp, #32]
  41b74c:	mov	x2, x0
  41b750:	ldr	x1, [sp, #40]
  41b754:	ldr	x0, [sp, #64]
  41b758:	bl	41f4ec <error@@Base+0x1d6a4>
  41b75c:	str	w0, [sp, #76]
  41b760:	ldr	w0, [sp, #76]
  41b764:	cmp	w0, #0x0
  41b768:	b.le	41b800 <error@@Base+0x199b8>
  41b76c:	ldrsw	x1, [sp, #76]
  41b770:	ldr	x0, [sp, #32]
  41b774:	add	x0, x1, x0
  41b778:	ldr	x1, [sp, #24]
  41b77c:	cmp	x1, x0
  41b780:	b.lt	41b800 <error@@Base+0x199b8>  // b.tstop
  41b784:	ldr	x0, [sp, #48]
  41b788:	ldr	x1, [x0]
  41b78c:	ldrsw	x2, [sp, #76]
  41b790:	ldr	x0, [sp, #32]
  41b794:	add	x0, x2, x0
  41b798:	lsl	x0, x0, #3
  41b79c:	add	x0, x1, x0
  41b7a0:	ldr	x0, [x0]
  41b7a4:	cmp	x0, #0x0
  41b7a8:	b.eq	41b7fc <error@@Base+0x199b4>  // b.none
  41b7ac:	ldr	x0, [sp, #48]
  41b7b0:	ldr	x1, [x0]
  41b7b4:	ldrsw	x2, [sp, #76]
  41b7b8:	ldr	x0, [sp, #32]
  41b7bc:	add	x0, x2, x0
  41b7c0:	lsl	x0, x0, #3
  41b7c4:	add	x0, x1, x0
  41b7c8:	ldr	x0, [x0]
  41b7cc:	add	x2, x0, #0x8
  41b7d0:	ldr	x0, [sp, #64]
  41b7d4:	ldr	x1, [x0, #24]
  41b7d8:	ldr	x0, [sp, #40]
  41b7dc:	lsl	x0, x0, #3
  41b7e0:	add	x0, x1, x0
  41b7e4:	ldr	x0, [x0]
  41b7e8:	mov	x1, x0
  41b7ec:	mov	x0, x2
  41b7f0:	bl	40cf28 <error@@Base+0xb0e0>
  41b7f4:	cmp	x0, #0x0
  41b7f8:	b.ne	41b800 <error@@Base+0x199b8>  // b.any
  41b7fc:	str	wzr, [sp, #76]
  41b800:	ldr	w0, [sp, #76]
  41b804:	ldp	x29, x30, [sp], #80
  41b808:	ret
  41b80c:	stp	x29, x30, [sp, #-80]!
  41b810:	mov	x29, sp
  41b814:	str	x0, [sp, #40]
  41b818:	str	x1, [sp, #32]
  41b81c:	str	x2, [sp, #24]
  41b820:	ldr	x0, [sp, #24]
  41b824:	ldrb	w0, [x0, #104]
  41b828:	ubfx	x0, x0, #5, #1
  41b82c:	and	w0, w0, #0xff
  41b830:	and	x0, x0, #0xff
  41b834:	cmp	x0, #0x0
  41b838:	b.eq	41b87c <error@@Base+0x19a34>  // b.none
  41b83c:	ldr	x1, [sp, #24]
  41b840:	ldr	x0, [sp, #32]
  41b844:	bl	41be44 <error@@Base+0x19ffc>
  41b848:	mov	w1, w0
  41b84c:	ldr	x0, [sp, #40]
  41b850:	str	w1, [x0]
  41b854:	ldr	x0, [sp, #40]
  41b858:	ldr	w0, [x0]
  41b85c:	cmp	w0, #0x0
  41b860:	cset	w0, ne  // ne = any
  41b864:	and	w0, w0, #0xff
  41b868:	and	x0, x0, #0xff
  41b86c:	cmp	x0, #0x0
  41b870:	b.eq	41b87c <error@@Base+0x19a34>  // b.none
  41b874:	mov	x0, #0x0                   	// #0
  41b878:	b	41b9ac <error@@Base+0x19b64>
  41b87c:	ldr	x0, [sp, #32]
  41b880:	ldr	x1, [x0, #8]
  41b884:	ldr	x0, [sp, #32]
  41b888:	ldr	x0, [x0, #72]
  41b88c:	add	x3, x0, #0x1
  41b890:	ldr	x2, [sp, #32]
  41b894:	str	x3, [x2, #72]
  41b898:	add	x0, x1, x0
  41b89c:	ldrb	w0, [x0]
  41b8a0:	strb	w0, [sp, #79]
  41b8a4:	ldr	x0, [sp, #24]
  41b8a8:	ldr	x0, [x0, #88]
  41b8ac:	str	x0, [sp, #64]
  41b8b0:	ldr	x0, [sp, #64]
  41b8b4:	cmp	x0, #0x0
  41b8b8:	cset	w0, ne  // ne = any
  41b8bc:	and	w0, w0, #0xff
  41b8c0:	and	x0, x0, #0xff
  41b8c4:	cmp	x0, #0x0
  41b8c8:	b.eq	41b8e4 <error@@Base+0x19a9c>  // b.none
  41b8cc:	ldrb	w0, [sp, #79]
  41b8d0:	lsl	x0, x0, #3
  41b8d4:	ldr	x1, [sp, #64]
  41b8d8:	add	x0, x1, x0
  41b8dc:	ldr	x0, [x0]
  41b8e0:	b	41b9ac <error@@Base+0x19b64>
  41b8e4:	ldr	x0, [sp, #24]
  41b8e8:	ldr	x0, [x0, #96]
  41b8ec:	str	x0, [sp, #64]
  41b8f0:	ldr	x0, [sp, #64]
  41b8f4:	cmp	x0, #0x0
  41b8f8:	cset	w0, ne  // ne = any
  41b8fc:	and	w0, w0, #0xff
  41b900:	and	x0, x0, #0xff
  41b904:	cmp	x0, #0x0
  41b908:	b.eq	41b978 <error@@Base+0x19b30>  // b.none
  41b90c:	ldr	x3, [sp, #32]
  41b910:	ldr	x0, [sp, #32]
  41b914:	ldr	x0, [x0, #72]
  41b918:	sub	x1, x0, #0x1
  41b91c:	ldr	x0, [sp, #32]
  41b920:	ldr	w0, [x0, #160]
  41b924:	mov	w2, w0
  41b928:	mov	x0, x3
  41b92c:	bl	40ba5c <error@@Base+0x9c14>
  41b930:	str	w0, [sp, #60]
  41b934:	ldr	w0, [sp, #60]
  41b938:	and	w0, w0, #0x1
  41b93c:	cmp	w0, #0x0
  41b940:	b.eq	41b960 <error@@Base+0x19b18>  // b.none
  41b944:	ldrb	w0, [sp, #79]
  41b948:	add	x0, x0, #0x100
  41b94c:	lsl	x0, x0, #3
  41b950:	ldr	x1, [sp, #64]
  41b954:	add	x0, x1, x0
  41b958:	ldr	x0, [x0]
  41b95c:	b	41b9ac <error@@Base+0x19b64>
  41b960:	ldrb	w0, [sp, #79]
  41b964:	lsl	x0, x0, #3
  41b968:	ldr	x1, [sp, #64]
  41b96c:	add	x0, x1, x0
  41b970:	ldr	x0, [x0]
  41b974:	b	41b9ac <error@@Base+0x19b64>
  41b978:	ldr	x0, [sp, #32]
  41b97c:	ldr	x0, [x0, #152]
  41b980:	ldr	x1, [sp, #24]
  41b984:	bl	41e148 <error@@Base+0x1c300>
  41b988:	and	w0, w0, #0xff
  41b98c:	eor	w0, w0, #0x1
  41b990:	and	w0, w0, #0xff
  41b994:	cmp	w0, #0x0
  41b998:	b.eq	41b8a4 <error@@Base+0x19a5c>  // b.none
  41b99c:	ldr	x0, [sp, #40]
  41b9a0:	mov	w1, #0xc                   	// #12
  41b9a4:	str	w1, [x0]
  41b9a8:	mov	x0, #0x0                   	// #0
  41b9ac:	ldp	x29, x30, [sp], #80
  41b9b0:	ret
  41b9b4:	stp	x29, x30, [sp, #-144]!
  41b9b8:	mov	x29, sp
  41b9bc:	str	x19, [sp, #16]
  41b9c0:	str	x0, [sp, #56]
  41b9c4:	str	x1, [sp, #48]
  41b9c8:	str	x2, [sp, #40]
  41b9cc:	ldr	x0, [sp, #48]
  41b9d0:	ldr	x0, [x0, #152]
  41b9d4:	str	x0, [sp, #128]
  41b9d8:	ldr	x0, [sp, #48]
  41b9dc:	ldr	x0, [x0, #72]
  41b9e0:	str	x0, [sp, #120]
  41b9e4:	ldr	x0, [sp, #48]
  41b9e8:	ldr	x0, [x0, #192]
  41b9ec:	ldr	x1, [sp, #120]
  41b9f0:	cmp	x1, x0
  41b9f4:	b.le	41ba24 <error@@Base+0x19bdc>
  41b9f8:	ldr	x0, [sp, #48]
  41b9fc:	ldr	x1, [x0, #184]
  41ba00:	ldr	x0, [sp, #120]
  41ba04:	lsl	x0, x0, #3
  41ba08:	add	x0, x1, x0
  41ba0c:	ldr	x1, [sp, #40]
  41ba10:	str	x1, [x0]
  41ba14:	ldr	x0, [sp, #48]
  41ba18:	ldr	x1, [sp, #120]
  41ba1c:	str	x1, [x0, #192]
  41ba20:	b	41bb7c <error@@Base+0x19d34>
  41ba24:	ldr	x0, [sp, #48]
  41ba28:	ldr	x1, [x0, #184]
  41ba2c:	ldr	x0, [sp, #120]
  41ba30:	lsl	x0, x0, #3
  41ba34:	add	x0, x1, x0
  41ba38:	ldr	x0, [x0]
  41ba3c:	cmp	x0, #0x0
  41ba40:	b.ne	41ba64 <error@@Base+0x19c1c>  // b.any
  41ba44:	ldr	x0, [sp, #48]
  41ba48:	ldr	x1, [x0, #184]
  41ba4c:	ldr	x0, [sp, #120]
  41ba50:	lsl	x0, x0, #3
  41ba54:	add	x0, x1, x0
  41ba58:	ldr	x1, [sp, #40]
  41ba5c:	str	x1, [x0]
  41ba60:	b	41bb7c <error@@Base+0x19d34>
  41ba64:	str	xzr, [sp, #136]
  41ba68:	ldr	x0, [sp, #48]
  41ba6c:	ldr	x1, [x0, #184]
  41ba70:	ldr	x0, [sp, #120]
  41ba74:	lsl	x0, x0, #3
  41ba78:	add	x0, x1, x0
  41ba7c:	ldr	x0, [x0]
  41ba80:	str	x0, [sp, #112]
  41ba84:	ldr	x0, [sp, #112]
  41ba88:	ldr	x0, [x0, #80]
  41ba8c:	str	x0, [sp, #104]
  41ba90:	ldr	x0, [sp, #40]
  41ba94:	cmp	x0, #0x0
  41ba98:	b.eq	41baec <error@@Base+0x19ca4>  // b.none
  41ba9c:	ldr	x0, [sp, #40]
  41baa0:	ldr	x0, [x0, #80]
  41baa4:	str	x0, [sp, #136]
  41baa8:	add	x0, sp, #0x48
  41baac:	ldr	x2, [sp, #104]
  41bab0:	ldr	x1, [sp, #136]
  41bab4:	bl	40c3b0 <error@@Base+0xa568>
  41bab8:	mov	w1, w0
  41babc:	ldr	x0, [sp, #56]
  41bac0:	str	w1, [x0]
  41bac4:	ldr	x0, [sp, #56]
  41bac8:	ldr	w0, [x0]
  41bacc:	cmp	w0, #0x0
  41bad0:	cset	w0, ne  // ne = any
  41bad4:	and	w0, w0, #0xff
  41bad8:	and	x0, x0, #0xff
  41badc:	cmp	x0, #0x0
  41bae0:	b.eq	41bb08 <error@@Base+0x19cc0>  // b.none
  41bae4:	mov	x0, #0x0                   	// #0
  41bae8:	b	41bc64 <error@@Base+0x19e1c>
  41baec:	ldr	x0, [sp, #104]
  41baf0:	add	x2, sp, #0x48
  41baf4:	mov	x3, x0
  41baf8:	ldp	x0, x1, [x3]
  41bafc:	stp	x0, x1, [x2]
  41bb00:	ldr	x0, [x3, #16]
  41bb04:	str	x0, [x2, #16]
  41bb08:	ldr	x3, [sp, #48]
  41bb0c:	ldr	x0, [sp, #48]
  41bb10:	ldr	x0, [x0, #72]
  41bb14:	sub	x1, x0, #0x1
  41bb18:	ldr	x0, [sp, #48]
  41bb1c:	ldr	w0, [x0, #160]
  41bb20:	mov	w2, w0
  41bb24:	mov	x0, x3
  41bb28:	bl	40ba5c <error@@Base+0x9c14>
  41bb2c:	str	w0, [sp, #100]
  41bb30:	ldr	x0, [sp, #48]
  41bb34:	ldr	x1, [x0, #184]
  41bb38:	ldr	x0, [sp, #120]
  41bb3c:	lsl	x0, x0, #3
  41bb40:	add	x19, x1, x0
  41bb44:	add	x0, sp, #0x48
  41bb48:	ldr	w3, [sp, #100]
  41bb4c:	mov	x2, x0
  41bb50:	ldr	x1, [sp, #128]
  41bb54:	ldr	x0, [sp, #56]
  41bb58:	bl	40d634 <error@@Base+0xb7ec>
  41bb5c:	str	x0, [x19]
  41bb60:	ldr	x0, [x19]
  41bb64:	str	x0, [sp, #40]
  41bb68:	ldr	x0, [sp, #136]
  41bb6c:	cmp	x0, #0x0
  41bb70:	b.eq	41bb7c <error@@Base+0x19d34>  // b.none
  41bb74:	ldr	x0, [sp, #88]
  41bb78:	bl	401a40 <free@plt>
  41bb7c:	ldr	x0, [sp, #128]
  41bb80:	ldr	x0, [x0, #152]
  41bb84:	cmp	x0, #0x0
  41bb88:	b.eq	41bc60 <error@@Base+0x19e18>  // b.none
  41bb8c:	ldr	x0, [sp, #40]
  41bb90:	cmp	x0, #0x0
  41bb94:	b.eq	41bc60 <error@@Base+0x19e18>  // b.none
  41bb98:	ldr	x0, [sp, #40]
  41bb9c:	add	x0, x0, #0x8
  41bba0:	ldr	x2, [sp, #120]
  41bba4:	mov	x1, x0
  41bba8:	ldr	x0, [sp, #48]
  41bbac:	bl	41bd2c <error@@Base+0x19ee4>
  41bbb0:	mov	w1, w0
  41bbb4:	ldr	x0, [sp, #56]
  41bbb8:	str	w1, [x0]
  41bbbc:	ldr	x0, [sp, #56]
  41bbc0:	ldr	w0, [x0]
  41bbc4:	cmp	w0, #0x0
  41bbc8:	cset	w0, ne  // ne = any
  41bbcc:	and	w0, w0, #0xff
  41bbd0:	and	x0, x0, #0xff
  41bbd4:	cmp	x0, #0x0
  41bbd8:	b.eq	41bbe4 <error@@Base+0x19d9c>  // b.none
  41bbdc:	mov	x0, #0x0                   	// #0
  41bbe0:	b	41bc64 <error@@Base+0x19e1c>
  41bbe4:	ldr	x0, [sp, #40]
  41bbe8:	ldrb	w0, [x0, #104]
  41bbec:	and	w0, w0, #0x40
  41bbf0:	and	w0, w0, #0xff
  41bbf4:	cmp	w0, #0x0
  41bbf8:	b.eq	41bc60 <error@@Base+0x19e18>  // b.none
  41bbfc:	ldr	x0, [sp, #40]
  41bc00:	add	x0, x0, #0x8
  41bc04:	mov	x1, x0
  41bc08:	ldr	x0, [sp, #48]
  41bc0c:	bl	41c240 <error@@Base+0x1a3f8>
  41bc10:	mov	w1, w0
  41bc14:	ldr	x0, [sp, #56]
  41bc18:	str	w1, [x0]
  41bc1c:	ldr	x0, [sp, #56]
  41bc20:	ldr	w0, [x0]
  41bc24:	cmp	w0, #0x0
  41bc28:	cset	w0, ne  // ne = any
  41bc2c:	and	w0, w0, #0xff
  41bc30:	and	x0, x0, #0xff
  41bc34:	cmp	x0, #0x0
  41bc38:	b.eq	41bc44 <error@@Base+0x19dfc>  // b.none
  41bc3c:	mov	x0, #0x0                   	// #0
  41bc40:	b	41bc64 <error@@Base+0x19e1c>
  41bc44:	ldr	x0, [sp, #48]
  41bc48:	ldr	x1, [x0, #184]
  41bc4c:	ldr	x0, [sp, #120]
  41bc50:	lsl	x0, x0, #3
  41bc54:	add	x0, x1, x0
  41bc58:	ldr	x0, [x0]
  41bc5c:	str	x0, [sp, #40]
  41bc60:	ldr	x0, [sp, #40]
  41bc64:	ldr	x19, [sp, #16]
  41bc68:	ldp	x29, x30, [sp], #144
  41bc6c:	ret
  41bc70:	stp	x29, x30, [sp, #-64]!
  41bc74:	mov	x29, sp
  41bc78:	str	x0, [sp, #24]
  41bc7c:	str	x1, [sp, #16]
  41bc80:	ldr	x0, [sp, #16]
  41bc84:	ldr	x0, [x0, #192]
  41bc88:	str	x0, [sp, #48]
  41bc8c:	ldr	x0, [sp, #16]
  41bc90:	ldr	x0, [x0, #72]
  41bc94:	str	x0, [sp, #56]
  41bc98:	ldr	x0, [sp, #56]
  41bc9c:	add	x0, x0, #0x1
  41bca0:	str	x0, [sp, #56]
  41bca4:	ldr	x1, [sp, #56]
  41bca8:	ldr	x0, [sp, #48]
  41bcac:	cmp	x1, x0
  41bcb0:	b.le	41bcbc <error@@Base+0x19e74>
  41bcb4:	mov	x0, #0x0                   	// #0
  41bcb8:	b	41bd24 <error@@Base+0x19edc>
  41bcbc:	ldr	x0, [sp, #16]
  41bcc0:	ldr	x0, [x0, #72]
  41bcc4:	add	x1, x0, #0x1
  41bcc8:	ldr	x0, [sp, #16]
  41bccc:	str	x1, [x0, #72]
  41bcd0:	ldr	x0, [sp, #16]
  41bcd4:	ldr	x1, [x0, #184]
  41bcd8:	ldr	x0, [sp, #56]
  41bcdc:	lsl	x0, x0, #3
  41bce0:	add	x0, x1, x0
  41bce4:	ldr	x0, [x0]
  41bce8:	cmp	x0, #0x0
  41bcec:	b.eq	41bc98 <error@@Base+0x19e50>  // b.none
  41bcf0:	mov	x2, #0x0                   	// #0
  41bcf4:	ldr	x1, [sp, #16]
  41bcf8:	ldr	x0, [sp, #24]
  41bcfc:	bl	41b9b4 <error@@Base+0x19b6c>
  41bd00:	str	x0, [sp, #40]
  41bd04:	ldr	x0, [sp, #24]
  41bd08:	ldr	w0, [x0]
  41bd0c:	cmp	w0, #0x0
  41bd10:	b.ne	41bd20 <error@@Base+0x19ed8>  // b.any
  41bd14:	ldr	x0, [sp, #40]
  41bd18:	cmp	x0, #0x0
  41bd1c:	b.eq	41bc80 <error@@Base+0x19e38>  // b.none
  41bd20:	ldr	x0, [sp, #40]
  41bd24:	ldp	x29, x30, [sp], #64
  41bd28:	ret
  41bd2c:	stp	x29, x30, [sp, #-80]!
  41bd30:	mov	x29, sp
  41bd34:	str	x0, [sp, #40]
  41bd38:	str	x1, [sp, #32]
  41bd3c:	str	x2, [sp, #24]
  41bd40:	ldr	x0, [sp, #40]
  41bd44:	ldr	x0, [x0, #152]
  41bd48:	str	x0, [sp, #64]
  41bd4c:	str	xzr, [sp, #72]
  41bd50:	b	41be24 <error@@Base+0x19fdc>
  41bd54:	ldr	x0, [sp, #32]
  41bd58:	ldr	x1, [x0, #16]
  41bd5c:	ldr	x0, [sp, #72]
  41bd60:	lsl	x0, x0, #3
  41bd64:	add	x0, x1, x0
  41bd68:	ldr	x0, [x0]
  41bd6c:	str	x0, [sp, #56]
  41bd70:	ldr	x0, [sp, #64]
  41bd74:	ldr	x1, [x0]
  41bd78:	ldr	x0, [sp, #56]
  41bd7c:	lsl	x0, x0, #4
  41bd80:	add	x0, x1, x0
  41bd84:	ldrb	w0, [x0, #8]
  41bd88:	cmp	w0, #0x8
  41bd8c:	b.ne	41be18 <error@@Base+0x19fd0>  // b.any
  41bd90:	ldr	x0, [sp, #64]
  41bd94:	ldr	x1, [x0]
  41bd98:	ldr	x0, [sp, #56]
  41bd9c:	lsl	x0, x0, #4
  41bda0:	add	x0, x1, x0
  41bda4:	ldr	x0, [x0]
  41bda8:	cmp	x0, #0x3f
  41bdac:	b.gt	41be18 <error@@Base+0x19fd0>
  41bdb0:	ldr	x0, [sp, #64]
  41bdb4:	ldr	x0, [x0, #160]
  41bdb8:	ldr	x1, [sp, #64]
  41bdbc:	ldr	x2, [x1]
  41bdc0:	ldr	x1, [sp, #56]
  41bdc4:	lsl	x1, x1, #4
  41bdc8:	add	x1, x2, x1
  41bdcc:	ldr	x1, [x1]
  41bdd0:	lsr	x0, x0, x1
  41bdd4:	and	x0, x0, #0x1
  41bdd8:	cmp	x0, #0x0
  41bddc:	b.eq	41be18 <error@@Base+0x19fd0>  // b.none
  41bde0:	ldr	x2, [sp, #24]
  41bde4:	ldr	x1, [sp, #56]
  41bde8:	ldr	x0, [sp, #40]
  41bdec:	bl	420484 <error@@Base+0x1e63c>
  41bdf0:	str	w0, [sp, #52]
  41bdf4:	ldr	w0, [sp, #52]
  41bdf8:	cmp	w0, #0x0
  41bdfc:	cset	w0, ne  // ne = any
  41be00:	and	w0, w0, #0xff
  41be04:	and	x0, x0, #0xff
  41be08:	cmp	x0, #0x0
  41be0c:	b.eq	41be18 <error@@Base+0x19fd0>  // b.none
  41be10:	ldr	w0, [sp, #52]
  41be14:	b	41be3c <error@@Base+0x19ff4>
  41be18:	ldr	x0, [sp, #72]
  41be1c:	add	x0, x0, #0x1
  41be20:	str	x0, [sp, #72]
  41be24:	ldr	x0, [sp, #32]
  41be28:	ldr	x0, [x0, #8]
  41be2c:	ldr	x1, [sp, #72]
  41be30:	cmp	x1, x0
  41be34:	b.lt	41bd54 <error@@Base+0x19f0c>  // b.tstop
  41be38:	mov	w0, #0x0                   	// #0
  41be3c:	ldp	x29, x30, [sp], #80
  41be40:	ret
  41be44:	stp	x29, x30, [sp, #-144]!
  41be48:	mov	x29, sp
  41be4c:	str	x19, [sp, #16]
  41be50:	str	x0, [sp, #40]
  41be54:	str	x1, [sp, #32]
  41be58:	ldr	x0, [sp, #40]
  41be5c:	ldr	x0, [x0, #152]
  41be60:	str	x0, [sp, #128]
  41be64:	str	xzr, [sp, #136]
  41be68:	b	41c21c <error@@Base+0x1a3d4>
  41be6c:	ldr	x0, [sp, #32]
  41be70:	ldr	x1, [x0, #24]
  41be74:	ldr	x0, [sp, #136]
  41be78:	lsl	x0, x0, #3
  41be7c:	add	x0, x1, x0
  41be80:	ldr	x0, [x0]
  41be84:	str	x0, [sp, #120]
  41be88:	ldr	x0, [sp, #128]
  41be8c:	ldr	x1, [x0]
  41be90:	ldr	x0, [sp, #120]
  41be94:	lsl	x0, x0, #4
  41be98:	add	x0, x1, x0
  41be9c:	ldrb	w0, [x0, #10]
  41bea0:	and	w0, w0, #0x10
  41bea4:	and	w0, w0, #0xff
  41bea8:	cmp	w0, #0x0
  41beac:	b.eq	41c1fc <error@@Base+0x1a3b4>  // b.none
  41beb0:	ldr	x0, [sp, #128]
  41beb4:	ldr	x1, [x0]
  41beb8:	ldr	x0, [sp, #120]
  41bebc:	lsl	x0, x0, #4
  41bec0:	add	x0, x1, x0
  41bec4:	ldr	w0, [x0, #8]
  41bec8:	and	w0, w0, #0x3ff00
  41becc:	cmp	w0, #0x0
  41bed0:	b.eq	41bfe8 <error@@Base+0x1a1a0>  // b.none
  41bed4:	ldr	x3, [sp, #40]
  41bed8:	ldr	x0, [sp, #40]
  41bedc:	ldr	x1, [x0, #72]
  41bee0:	ldr	x0, [sp, #40]
  41bee4:	ldr	w0, [x0, #160]
  41bee8:	mov	w2, w0
  41beec:	mov	x0, x3
  41bef0:	bl	40ba5c <error@@Base+0x9c14>
  41bef4:	str	w0, [sp, #116]
  41bef8:	ldr	x0, [sp, #128]
  41befc:	ldr	x1, [x0]
  41bf00:	ldr	x0, [sp, #120]
  41bf04:	lsl	x0, x0, #4
  41bf08:	add	x0, x1, x0
  41bf0c:	ldr	w0, [x0, #8]
  41bf10:	ubfx	x0, x0, #8, #10
  41bf14:	and	w0, w0, #0xffff
  41bf18:	and	w0, w0, #0x4
  41bf1c:	cmp	w0, #0x0
  41bf20:	b.eq	41bf34 <error@@Base+0x1a0ec>  // b.none
  41bf24:	ldr	w0, [sp, #116]
  41bf28:	and	w0, w0, #0x1
  41bf2c:	cmp	w0, #0x0
  41bf30:	b.eq	41c204 <error@@Base+0x1a3bc>  // b.none
  41bf34:	ldr	x0, [sp, #128]
  41bf38:	ldr	x1, [x0]
  41bf3c:	ldr	x0, [sp, #120]
  41bf40:	lsl	x0, x0, #4
  41bf44:	add	x0, x1, x0
  41bf48:	ldr	w0, [x0, #8]
  41bf4c:	ubfx	x0, x0, #8, #10
  41bf50:	and	w0, w0, #0xffff
  41bf54:	and	w0, w0, #0x8
  41bf58:	cmp	w0, #0x0
  41bf5c:	b.eq	41bf70 <error@@Base+0x1a128>  // b.none
  41bf60:	ldr	w0, [sp, #116]
  41bf64:	and	w0, w0, #0x1
  41bf68:	cmp	w0, #0x0
  41bf6c:	b.ne	41c204 <error@@Base+0x1a3bc>  // b.any
  41bf70:	ldr	x0, [sp, #128]
  41bf74:	ldr	x1, [x0]
  41bf78:	ldr	x0, [sp, #120]
  41bf7c:	lsl	x0, x0, #4
  41bf80:	add	x0, x1, x0
  41bf84:	ldr	w0, [x0, #8]
  41bf88:	ubfx	x0, x0, #8, #10
  41bf8c:	and	w0, w0, #0xffff
  41bf90:	and	w0, w0, #0x20
  41bf94:	cmp	w0, #0x0
  41bf98:	b.eq	41bfac <error@@Base+0x1a164>  // b.none
  41bf9c:	ldr	w0, [sp, #116]
  41bfa0:	and	w0, w0, #0x2
  41bfa4:	cmp	w0, #0x0
  41bfa8:	b.eq	41c204 <error@@Base+0x1a3bc>  // b.none
  41bfac:	ldr	x0, [sp, #128]
  41bfb0:	ldr	x1, [x0]
  41bfb4:	ldr	x0, [sp, #120]
  41bfb8:	lsl	x0, x0, #4
  41bfbc:	add	x0, x1, x0
  41bfc0:	ldr	w0, [x0, #8]
  41bfc4:	ubfx	x0, x0, #8, #10
  41bfc8:	and	w0, w0, #0xffff
  41bfcc:	and	w0, w0, #0x80
  41bfd0:	cmp	w0, #0x0
  41bfd4:	b.eq	41bfe8 <error@@Base+0x1a1a0>  // b.none
  41bfd8:	ldr	w0, [sp, #116]
  41bfdc:	and	w0, w0, #0x8
  41bfe0:	cmp	w0, #0x0
  41bfe4:	b.eq	41c204 <error@@Base+0x1a3bc>  // b.none
  41bfe8:	ldr	x1, [sp, #40]
  41bfec:	ldr	x0, [sp, #40]
  41bff0:	ldr	x0, [x0, #72]
  41bff4:	mov	x3, x0
  41bff8:	mov	x2, x1
  41bffc:	ldr	x1, [sp, #120]
  41c000:	ldr	x0, [sp, #128]
  41c004:	bl	41f4ec <error@@Base+0x1d6a4>
  41c008:	str	w0, [sp, #112]
  41c00c:	ldr	w0, [sp, #112]
  41c010:	cmp	w0, #0x0
  41c014:	b.eq	41c20c <error@@Base+0x1a3c4>  // b.none
  41c018:	ldr	x0, [sp, #40]
  41c01c:	ldr	x1, [x0, #72]
  41c020:	ldrsw	x0, [sp, #112]
  41c024:	add	x0, x1, x0
  41c028:	str	x0, [sp, #104]
  41c02c:	ldr	x0, [sp, #40]
  41c030:	ldr	w0, [x0, #224]
  41c034:	ldr	w2, [sp, #112]
  41c038:	ldr	w1, [sp, #112]
  41c03c:	cmp	w2, w0
  41c040:	csel	w1, w1, w0, ge  // ge = tcont
  41c044:	ldr	x0, [sp, #40]
  41c048:	str	w1, [x0, #224]
  41c04c:	ldr	x1, [sp, #104]
  41c050:	ldr	x0, [sp, #40]
  41c054:	bl	41a0b8 <error@@Base+0x18270>
  41c058:	str	w0, [sp, #84]
  41c05c:	ldr	w0, [sp, #84]
  41c060:	cmp	w0, #0x0
  41c064:	cset	w0, ne  // ne = any
  41c068:	and	w0, w0, #0xff
  41c06c:	and	x0, x0, #0xff
  41c070:	cmp	x0, #0x0
  41c074:	b.eq	41c080 <error@@Base+0x1a238>  // b.none
  41c078:	ldr	w0, [sp, #84]
  41c07c:	b	41c234 <error@@Base+0x1a3ec>
  41c080:	ldr	x0, [sp, #128]
  41c084:	ldr	x1, [x0, #48]
  41c088:	ldr	x0, [sp, #128]
  41c08c:	ldr	x2, [x0, #24]
  41c090:	ldr	x0, [sp, #120]
  41c094:	lsl	x0, x0, #3
  41c098:	add	x0, x2, x0
  41c09c:	ldr	x0, [x0]
  41c0a0:	mov	x2, x0
  41c0a4:	mov	x0, x2
  41c0a8:	lsl	x0, x0, #1
  41c0ac:	add	x0, x0, x2
  41c0b0:	lsl	x0, x0, #3
  41c0b4:	add	x0, x1, x0
  41c0b8:	str	x0, [sp, #96]
  41c0bc:	ldr	x0, [sp, #40]
  41c0c0:	ldr	x1, [x0, #184]
  41c0c4:	ldr	x0, [sp, #104]
  41c0c8:	lsl	x0, x0, #3
  41c0cc:	add	x0, x1, x0
  41c0d0:	ldr	x0, [x0]
  41c0d4:	str	x0, [sp, #88]
  41c0d8:	ldr	x0, [sp, #88]
  41c0dc:	cmp	x0, #0x0
  41c0e0:	b.ne	41c104 <error@@Base+0x1a2bc>  // b.any
  41c0e4:	ldr	x0, [sp, #96]
  41c0e8:	add	x2, sp, #0x38
  41c0ec:	mov	x3, x0
  41c0f0:	ldp	x0, x1, [x3]
  41c0f4:	stp	x0, x1, [x2]
  41c0f8:	ldr	x0, [x3, #16]
  41c0fc:	str	x0, [x2, #16]
  41c100:	b	41c140 <error@@Base+0x1a2f8>
  41c104:	ldr	x0, [sp, #88]
  41c108:	ldr	x1, [x0, #80]
  41c10c:	add	x0, sp, #0x38
  41c110:	ldr	x2, [sp, #96]
  41c114:	bl	40c3b0 <error@@Base+0xa568>
  41c118:	str	w0, [sp, #84]
  41c11c:	ldr	w0, [sp, #84]
  41c120:	cmp	w0, #0x0
  41c124:	cset	w0, ne  // ne = any
  41c128:	and	w0, w0, #0xff
  41c12c:	and	x0, x0, #0xff
  41c130:	cmp	x0, #0x0
  41c134:	b.eq	41c140 <error@@Base+0x1a2f8>  // b.none
  41c138:	ldr	w0, [sp, #84]
  41c13c:	b	41c234 <error@@Base+0x1a3ec>
  41c140:	ldr	x3, [sp, #40]
  41c144:	ldr	x0, [sp, #104]
  41c148:	sub	x1, x0, #0x1
  41c14c:	ldr	x0, [sp, #40]
  41c150:	ldr	w0, [x0, #160]
  41c154:	mov	w2, w0
  41c158:	mov	x0, x3
  41c15c:	bl	40ba5c <error@@Base+0x9c14>
  41c160:	str	w0, [sp, #116]
  41c164:	ldr	x0, [sp, #40]
  41c168:	ldr	x1, [x0, #184]
  41c16c:	ldr	x0, [sp, #104]
  41c170:	lsl	x0, x0, #3
  41c174:	add	x19, x1, x0
  41c178:	add	x1, sp, #0x38
  41c17c:	add	x0, sp, #0x54
  41c180:	ldr	w3, [sp, #116]
  41c184:	mov	x2, x1
  41c188:	ldr	x1, [sp, #128]
  41c18c:	bl	40d634 <error@@Base+0xb7ec>
  41c190:	str	x0, [x19]
  41c194:	ldr	x0, [sp, #88]
  41c198:	cmp	x0, #0x0
  41c19c:	b.eq	41c1a8 <error@@Base+0x1a360>  // b.none
  41c1a0:	ldr	x0, [sp, #72]
  41c1a4:	bl	401a40 <free@plt>
  41c1a8:	ldr	x0, [sp, #40]
  41c1ac:	ldr	x1, [x0, #184]
  41c1b0:	ldr	x0, [sp, #104]
  41c1b4:	lsl	x0, x0, #3
  41c1b8:	add	x0, x1, x0
  41c1bc:	ldr	x0, [x0]
  41c1c0:	cmp	x0, #0x0
  41c1c4:	cset	w0, eq  // eq = none
  41c1c8:	and	w0, w0, #0xff
  41c1cc:	and	x0, x0, #0xff
  41c1d0:	cmp	x0, #0x0
  41c1d4:	b.eq	41c210 <error@@Base+0x1a3c8>  // b.none
  41c1d8:	ldr	w0, [sp, #84]
  41c1dc:	cmp	w0, #0x0
  41c1e0:	cset	w0, ne  // ne = any
  41c1e4:	and	w0, w0, #0xff
  41c1e8:	and	x0, x0, #0xff
  41c1ec:	cmp	x0, #0x0
  41c1f0:	b.eq	41c210 <error@@Base+0x1a3c8>  // b.none
  41c1f4:	ldr	w0, [sp, #84]
  41c1f8:	b	41c234 <error@@Base+0x1a3ec>
  41c1fc:	nop
  41c200:	b	41c210 <error@@Base+0x1a3c8>
  41c204:	nop
  41c208:	b	41c210 <error@@Base+0x1a3c8>
  41c20c:	nop
  41c210:	ldr	x0, [sp, #136]
  41c214:	add	x0, x0, #0x1
  41c218:	str	x0, [sp, #136]
  41c21c:	ldr	x0, [sp, #32]
  41c220:	ldr	x0, [x0, #16]
  41c224:	ldr	x1, [sp, #136]
  41c228:	cmp	x1, x0
  41c22c:	b.lt	41be6c <error@@Base+0x1a024>  // b.tstop
  41c230:	mov	w0, #0x0                   	// #0
  41c234:	ldr	x19, [sp, #16]
  41c238:	ldp	x29, x30, [sp], #144
  41c23c:	ret
  41c240:	stp	x29, x30, [sp, #-192]!
  41c244:	mov	x29, sp
  41c248:	str	x19, [sp, #16]
  41c24c:	str	x0, [sp, #40]
  41c250:	str	x1, [sp, #32]
  41c254:	ldr	x0, [sp, #40]
  41c258:	ldr	x0, [x0, #152]
  41c25c:	str	x0, [sp, #168]
  41c260:	ldr	x0, [sp, #40]
  41c264:	ldr	x0, [x0, #72]
  41c268:	str	x0, [sp, #160]
  41c26c:	str	xzr, [sp, #184]
  41c270:	b	41c79c <error@@Base+0x1a954>
  41c274:	ldr	x0, [sp, #32]
  41c278:	ldr	x1, [x0, #16]
  41c27c:	ldr	x0, [sp, #184]
  41c280:	lsl	x0, x0, #3
  41c284:	add	x0, x1, x0
  41c288:	ldr	x0, [x0]
  41c28c:	str	x0, [sp, #152]
  41c290:	ldr	x0, [sp, #168]
  41c294:	ldr	x1, [x0]
  41c298:	ldr	x0, [sp, #152]
  41c29c:	lsl	x0, x0, #4
  41c2a0:	add	x0, x1, x0
  41c2a4:	str	x0, [sp, #144]
  41c2a8:	ldr	x0, [sp, #144]
  41c2ac:	ldrb	w0, [x0, #8]
  41c2b0:	cmp	w0, #0x4
  41c2b4:	b.ne	41c784 <error@@Base+0x1a93c>  // b.any
  41c2b8:	ldr	x0, [sp, #144]
  41c2bc:	ldr	w0, [x0, #8]
  41c2c0:	and	w0, w0, #0x3ff00
  41c2c4:	cmp	w0, #0x0
  41c2c8:	b.eq	41c39c <error@@Base+0x1a554>  // b.none
  41c2cc:	ldr	x3, [sp, #40]
  41c2d0:	ldr	x0, [sp, #40]
  41c2d4:	ldr	w0, [x0, #160]
  41c2d8:	mov	w2, w0
  41c2dc:	ldr	x1, [sp, #160]
  41c2e0:	mov	x0, x3
  41c2e4:	bl	40ba5c <error@@Base+0x9c14>
  41c2e8:	str	w0, [sp, #140]
  41c2ec:	ldr	x0, [sp, #144]
  41c2f0:	ldr	w0, [x0, #8]
  41c2f4:	ubfx	x0, x0, #8, #10
  41c2f8:	and	w0, w0, #0xffff
  41c2fc:	and	w0, w0, #0x4
  41c300:	cmp	w0, #0x0
  41c304:	b.eq	41c318 <error@@Base+0x1a4d0>  // b.none
  41c308:	ldr	w0, [sp, #140]
  41c30c:	and	w0, w0, #0x1
  41c310:	cmp	w0, #0x0
  41c314:	b.eq	41c78c <error@@Base+0x1a944>  // b.none
  41c318:	ldr	x0, [sp, #144]
  41c31c:	ldr	w0, [x0, #8]
  41c320:	ubfx	x0, x0, #8, #10
  41c324:	and	w0, w0, #0xffff
  41c328:	and	w0, w0, #0x8
  41c32c:	cmp	w0, #0x0
  41c330:	b.eq	41c344 <error@@Base+0x1a4fc>  // b.none
  41c334:	ldr	w0, [sp, #140]
  41c338:	and	w0, w0, #0x1
  41c33c:	cmp	w0, #0x0
  41c340:	b.ne	41c78c <error@@Base+0x1a944>  // b.any
  41c344:	ldr	x0, [sp, #144]
  41c348:	ldr	w0, [x0, #8]
  41c34c:	ubfx	x0, x0, #8, #10
  41c350:	and	w0, w0, #0xffff
  41c354:	and	w0, w0, #0x20
  41c358:	cmp	w0, #0x0
  41c35c:	b.eq	41c370 <error@@Base+0x1a528>  // b.none
  41c360:	ldr	w0, [sp, #140]
  41c364:	and	w0, w0, #0x2
  41c368:	cmp	w0, #0x0
  41c36c:	b.eq	41c78c <error@@Base+0x1a944>  // b.none
  41c370:	ldr	x0, [sp, #144]
  41c374:	ldr	w0, [x0, #8]
  41c378:	ubfx	x0, x0, #8, #10
  41c37c:	and	w0, w0, #0xffff
  41c380:	and	w0, w0, #0x80
  41c384:	cmp	w0, #0x0
  41c388:	b.eq	41c39c <error@@Base+0x1a554>  // b.none
  41c38c:	ldr	w0, [sp, #140]
  41c390:	and	w0, w0, #0x8
  41c394:	cmp	w0, #0x0
  41c398:	b.eq	41c78c <error@@Base+0x1a944>  // b.none
  41c39c:	ldr	x0, [sp, #40]
  41c3a0:	ldr	x0, [x0, #200]
  41c3a4:	str	x0, [sp, #176]
  41c3a8:	ldr	x2, [sp, #160]
  41c3ac:	ldr	x1, [sp, #152]
  41c3b0:	ldr	x0, [sp, #40]
  41c3b4:	bl	41c7e4 <error@@Base+0x1a99c>
  41c3b8:	str	w0, [sp, #84]
  41c3bc:	ldr	w0, [sp, #84]
  41c3c0:	cmp	w0, #0x0
  41c3c4:	cset	w0, ne  // ne = any
  41c3c8:	and	w0, w0, #0xff
  41c3cc:	and	x0, x0, #0xff
  41c3d0:	cmp	x0, #0x0
  41c3d4:	b.ne	41c7b8 <error@@Base+0x1a970>  // b.any
  41c3d8:	b	41c76c <error@@Base+0x1a924>
  41c3dc:	ldr	x0, [sp, #40]
  41c3e0:	ldr	x2, [x0, #216]
  41c3e4:	ldr	x1, [sp, #176]
  41c3e8:	mov	x0, x1
  41c3ec:	lsl	x0, x0, #2
  41c3f0:	add	x0, x0, x1
  41c3f4:	lsl	x0, x0, #3
  41c3f8:	add	x0, x2, x0
  41c3fc:	str	x0, [sp, #128]
  41c400:	ldr	x0, [sp, #128]
  41c404:	ldr	x0, [x0]
  41c408:	ldr	x1, [sp, #152]
  41c40c:	cmp	x1, x0
  41c410:	b.ne	41c75c <error@@Base+0x1a914>  // b.any
  41c414:	ldr	x0, [sp, #128]
  41c418:	ldr	x0, [x0, #8]
  41c41c:	ldr	x1, [sp, #160]
  41c420:	cmp	x1, x0
  41c424:	b.ne	41c75c <error@@Base+0x1a914>  // b.any
  41c428:	ldr	x0, [sp, #128]
  41c42c:	ldr	x1, [x0, #24]
  41c430:	ldr	x0, [sp, #128]
  41c434:	ldr	x0, [x0, #16]
  41c438:	sub	x0, x1, x0
  41c43c:	str	x0, [sp, #120]
  41c440:	ldr	x0, [sp, #120]
  41c444:	cmp	x0, #0x0
  41c448:	b.ne	41c498 <error@@Base+0x1a650>  // b.any
  41c44c:	ldr	x0, [sp, #168]
  41c450:	ldr	x2, [x0, #48]
  41c454:	ldr	x0, [sp, #168]
  41c458:	ldr	x3, [x0, #40]
  41c45c:	ldr	x1, [sp, #152]
  41c460:	mov	x0, x1
  41c464:	lsl	x0, x0, #1
  41c468:	add	x0, x0, x1
  41c46c:	lsl	x0, x0, #3
  41c470:	add	x0, x3, x0
  41c474:	ldr	x0, [x0, #16]
  41c478:	ldr	x0, [x0]
  41c47c:	mov	x1, x0
  41c480:	mov	x0, x1
  41c484:	lsl	x0, x0, #1
  41c488:	add	x0, x0, x1
  41c48c:	lsl	x0, x0, #3
  41c490:	add	x0, x2, x0
  41c494:	b	41c4d0 <error@@Base+0x1a688>
  41c498:	ldr	x0, [sp, #168]
  41c49c:	ldr	x1, [x0, #48]
  41c4a0:	ldr	x0, [sp, #168]
  41c4a4:	ldr	x2, [x0, #24]
  41c4a8:	ldr	x0, [sp, #152]
  41c4ac:	lsl	x0, x0, #3
  41c4b0:	add	x0, x2, x0
  41c4b4:	ldr	x0, [x0]
  41c4b8:	mov	x2, x0
  41c4bc:	mov	x0, x2
  41c4c0:	lsl	x0, x0, #1
  41c4c4:	add	x0, x0, x2
  41c4c8:	lsl	x0, x0, #3
  41c4cc:	add	x0, x1, x0
  41c4d0:	str	x0, [sp, #112]
  41c4d4:	ldr	x0, [sp, #128]
  41c4d8:	ldr	x1, [x0, #24]
  41c4dc:	ldr	x0, [sp, #160]
  41c4e0:	add	x1, x1, x0
  41c4e4:	ldr	x0, [sp, #128]
  41c4e8:	ldr	x0, [x0, #16]
  41c4ec:	sub	x0, x1, x0
  41c4f0:	str	x0, [sp, #104]
  41c4f4:	ldr	x3, [sp, #40]
  41c4f8:	ldr	x0, [sp, #104]
  41c4fc:	sub	x1, x0, #0x1
  41c500:	ldr	x0, [sp, #40]
  41c504:	ldr	w0, [x0, #160]
  41c508:	mov	w2, w0
  41c50c:	mov	x0, x3
  41c510:	bl	40ba5c <error@@Base+0x9c14>
  41c514:	str	w0, [sp, #140]
  41c518:	ldr	x0, [sp, #40]
  41c51c:	ldr	x1, [x0, #184]
  41c520:	ldr	x0, [sp, #104]
  41c524:	lsl	x0, x0, #3
  41c528:	add	x0, x1, x0
  41c52c:	ldr	x0, [x0]
  41c530:	str	x0, [sp, #96]
  41c534:	ldr	x0, [sp, #40]
  41c538:	ldr	x1, [x0, #184]
  41c53c:	ldr	x0, [sp, #160]
  41c540:	lsl	x0, x0, #3
  41c544:	add	x0, x1, x0
  41c548:	ldr	x0, [x0]
  41c54c:	cmp	x0, #0x0
  41c550:	b.eq	41c574 <error@@Base+0x1a72c>  // b.none
  41c554:	ldr	x0, [sp, #40]
  41c558:	ldr	x1, [x0, #184]
  41c55c:	ldr	x0, [sp, #160]
  41c560:	lsl	x0, x0, #3
  41c564:	add	x0, x1, x0
  41c568:	ldr	x0, [x0]
  41c56c:	ldr	x0, [x0, #16]
  41c570:	b	41c578 <error@@Base+0x1a730>
  41c574:	mov	x0, #0x0                   	// #0
  41c578:	str	x0, [sp, #88]
  41c57c:	ldr	x0, [sp, #96]
  41c580:	cmp	x0, #0x0
  41c584:	b.ne	41c604 <error@@Base+0x1a7bc>  // b.any
  41c588:	ldr	x0, [sp, #40]
  41c58c:	ldr	x1, [x0, #184]
  41c590:	ldr	x0, [sp, #104]
  41c594:	lsl	x0, x0, #3
  41c598:	add	x19, x1, x0
  41c59c:	add	x0, sp, #0x54
  41c5a0:	ldr	w3, [sp, #140]
  41c5a4:	ldr	x2, [sp, #112]
  41c5a8:	ldr	x1, [sp, #168]
  41c5ac:	bl	40d634 <error@@Base+0xb7ec>
  41c5b0:	str	x0, [x19]
  41c5b4:	ldr	x0, [sp, #40]
  41c5b8:	ldr	x1, [x0, #184]
  41c5bc:	ldr	x0, [sp, #104]
  41c5c0:	lsl	x0, x0, #3
  41c5c4:	add	x0, x1, x0
  41c5c8:	ldr	x0, [x0]
  41c5cc:	cmp	x0, #0x0
  41c5d0:	cset	w0, eq  // eq = none
  41c5d4:	and	w0, w0, #0xff
  41c5d8:	and	x0, x0, #0xff
  41c5dc:	cmp	x0, #0x0
  41c5e0:	b.eq	41c6c8 <error@@Base+0x1a880>  // b.none
  41c5e4:	ldr	w0, [sp, #84]
  41c5e8:	cmp	w0, #0x0
  41c5ec:	cset	w0, ne  // ne = any
  41c5f0:	and	w0, w0, #0xff
  41c5f4:	and	x0, x0, #0xff
  41c5f8:	cmp	x0, #0x0
  41c5fc:	b.eq	41c6c8 <error@@Base+0x1a880>  // b.none
  41c600:	b	41c7d4 <error@@Base+0x1a98c>
  41c604:	ldr	x0, [sp, #96]
  41c608:	ldr	x1, [x0, #80]
  41c60c:	add	x0, sp, #0x38
  41c610:	ldr	x2, [sp, #112]
  41c614:	bl	40c3b0 <error@@Base+0xa568>
  41c618:	str	w0, [sp, #84]
  41c61c:	ldr	w0, [sp, #84]
  41c620:	cmp	w0, #0x0
  41c624:	cset	w0, ne  // ne = any
  41c628:	and	w0, w0, #0xff
  41c62c:	and	x0, x0, #0xff
  41c630:	cmp	x0, #0x0
  41c634:	b.eq	41c644 <error@@Base+0x1a7fc>  // b.none
  41c638:	ldr	x0, [sp, #72]
  41c63c:	bl	401a40 <free@plt>
  41c640:	b	41c7d4 <error@@Base+0x1a98c>
  41c644:	ldr	x0, [sp, #40]
  41c648:	ldr	x1, [x0, #184]
  41c64c:	ldr	x0, [sp, #104]
  41c650:	lsl	x0, x0, #3
  41c654:	add	x19, x1, x0
  41c658:	add	x1, sp, #0x38
  41c65c:	add	x0, sp, #0x54
  41c660:	ldr	w3, [sp, #140]
  41c664:	mov	x2, x1
  41c668:	ldr	x1, [sp, #168]
  41c66c:	bl	40d634 <error@@Base+0xb7ec>
  41c670:	str	x0, [x19]
  41c674:	ldr	x0, [sp, #72]
  41c678:	bl	401a40 <free@plt>
  41c67c:	ldr	x0, [sp, #40]
  41c680:	ldr	x1, [x0, #184]
  41c684:	ldr	x0, [sp, #104]
  41c688:	lsl	x0, x0, #3
  41c68c:	add	x0, x1, x0
  41c690:	ldr	x0, [x0]
  41c694:	cmp	x0, #0x0
  41c698:	cset	w0, eq  // eq = none
  41c69c:	and	w0, w0, #0xff
  41c6a0:	and	x0, x0, #0xff
  41c6a4:	cmp	x0, #0x0
  41c6a8:	b.eq	41c6c8 <error@@Base+0x1a880>  // b.none
  41c6ac:	ldr	w0, [sp, #84]
  41c6b0:	cmp	w0, #0x0
  41c6b4:	cset	w0, ne  // ne = any
  41c6b8:	and	w0, w0, #0xff
  41c6bc:	and	x0, x0, #0xff
  41c6c0:	cmp	x0, #0x0
  41c6c4:	b.ne	41c7c0 <error@@Base+0x1a978>  // b.any
  41c6c8:	ldr	x0, [sp, #120]
  41c6cc:	cmp	x0, #0x0
  41c6d0:	b.ne	41c760 <error@@Base+0x1a918>  // b.any
  41c6d4:	ldr	x0, [sp, #40]
  41c6d8:	ldr	x1, [x0, #184]
  41c6dc:	ldr	x0, [sp, #160]
  41c6e0:	lsl	x0, x0, #3
  41c6e4:	add	x0, x1, x0
  41c6e8:	ldr	x0, [x0]
  41c6ec:	ldr	x0, [x0, #16]
  41c6f0:	ldr	x1, [sp, #88]
  41c6f4:	cmp	x1, x0
  41c6f8:	b.ge	41c760 <error@@Base+0x1a918>  // b.tcont
  41c6fc:	ldr	x2, [sp, #160]
  41c700:	ldr	x1, [sp, #112]
  41c704:	ldr	x0, [sp, #40]
  41c708:	bl	41bd2c <error@@Base+0x19ee4>
  41c70c:	str	w0, [sp, #84]
  41c710:	ldr	w0, [sp, #84]
  41c714:	cmp	w0, #0x0
  41c718:	cset	w0, ne  // ne = any
  41c71c:	and	w0, w0, #0xff
  41c720:	and	x0, x0, #0xff
  41c724:	cmp	x0, #0x0
  41c728:	b.ne	41c7c8 <error@@Base+0x1a980>  // b.any
  41c72c:	ldr	x1, [sp, #112]
  41c730:	ldr	x0, [sp, #40]
  41c734:	bl	41c240 <error@@Base+0x1a3f8>
  41c738:	str	w0, [sp, #84]
  41c73c:	ldr	w0, [sp, #84]
  41c740:	cmp	w0, #0x0
  41c744:	cset	w0, ne  // ne = any
  41c748:	and	w0, w0, #0xff
  41c74c:	and	x0, x0, #0xff
  41c750:	cmp	x0, #0x0
  41c754:	b.ne	41c7d0 <error@@Base+0x1a988>  // b.any
  41c758:	b	41c760 <error@@Base+0x1a918>
  41c75c:	nop
  41c760:	ldr	x0, [sp, #176]
  41c764:	add	x0, x0, #0x1
  41c768:	str	x0, [sp, #176]
  41c76c:	ldr	x0, [sp, #40]
  41c770:	ldr	x0, [x0, #200]
  41c774:	ldr	x1, [sp, #176]
  41c778:	cmp	x1, x0
  41c77c:	b.lt	41c3dc <error@@Base+0x1a594>  // b.tstop
  41c780:	b	41c790 <error@@Base+0x1a948>
  41c784:	nop
  41c788:	b	41c790 <error@@Base+0x1a948>
  41c78c:	nop
  41c790:	ldr	x0, [sp, #184]
  41c794:	add	x0, x0, #0x1
  41c798:	str	x0, [sp, #184]
  41c79c:	ldr	x0, [sp, #32]
  41c7a0:	ldr	x0, [x0, #8]
  41c7a4:	ldr	x1, [sp, #184]
  41c7a8:	cmp	x1, x0
  41c7ac:	b.lt	41c274 <error@@Base+0x1a42c>  // b.tstop
  41c7b0:	str	wzr, [sp, #84]
  41c7b4:	b	41c7d4 <error@@Base+0x1a98c>
  41c7b8:	nop
  41c7bc:	b	41c7d4 <error@@Base+0x1a98c>
  41c7c0:	nop
  41c7c4:	b	41c7d4 <error@@Base+0x1a98c>
  41c7c8:	nop
  41c7cc:	b	41c7d4 <error@@Base+0x1a98c>
  41c7d0:	nop
  41c7d4:	ldr	w0, [sp, #84]
  41c7d8:	ldr	x19, [sp, #16]
  41c7dc:	ldp	x29, x30, [sp], #192
  41c7e0:	ret
  41c7e4:	stp	x29, x30, [sp, #-176]!
  41c7e8:	mov	x29, sp
  41c7ec:	str	x0, [sp, #40]
  41c7f0:	str	x1, [sp, #32]
  41c7f4:	str	x2, [sp, #24]
  41c7f8:	ldr	x0, [sp, #40]
  41c7fc:	ldr	x0, [x0, #152]
  41c800:	str	x0, [sp, #120]
  41c804:	ldr	x0, [sp, #40]
  41c808:	ldr	x0, [x0, #8]
  41c80c:	str	x0, [sp, #160]
  41c810:	ldr	x1, [sp, #24]
  41c814:	ldr	x0, [sp, #40]
  41c818:	bl	420394 <error@@Base+0x1e54c>
  41c81c:	str	x0, [sp, #112]
  41c820:	ldr	x0, [sp, #112]
  41c824:	cmn	x0, #0x1
  41c828:	b.eq	41c884 <error@@Base+0x1aa3c>  // b.none
  41c82c:	ldr	x0, [sp, #40]
  41c830:	ldr	x2, [x0, #216]
  41c834:	ldr	x1, [sp, #112]
  41c838:	mov	x0, x1
  41c83c:	lsl	x0, x0, #2
  41c840:	add	x0, x0, x1
  41c844:	lsl	x0, x0, #3
  41c848:	add	x0, x2, x0
  41c84c:	str	x0, [sp, #152]
  41c850:	ldr	x0, [sp, #152]
  41c854:	ldr	x0, [x0]
  41c858:	ldr	x1, [sp, #32]
  41c85c:	cmp	x1, x0
  41c860:	b.ne	41c86c <error@@Base+0x1aa24>  // b.any
  41c864:	mov	w0, #0x0                   	// #0
  41c868:	b	41cde8 <error@@Base+0x1afa0>
  41c86c:	ldr	x0, [sp, #152]
  41c870:	add	x1, x0, #0x28
  41c874:	str	x1, [sp, #152]
  41c878:	ldrb	w0, [x0, #32]
  41c87c:	cmp	w0, #0x0
  41c880:	b.ne	41c850 <error@@Base+0x1aa08>  // b.any
  41c884:	ldr	x0, [sp, #120]
  41c888:	ldr	x1, [x0]
  41c88c:	ldr	x0, [sp, #32]
  41c890:	lsl	x0, x0, #4
  41c894:	add	x0, x1, x0
  41c898:	ldr	x0, [x0]
  41c89c:	str	x0, [sp, #104]
  41c8a0:	str	xzr, [sp, #168]
  41c8a4:	b	41cdd0 <error@@Base+0x1af88>
  41c8a8:	ldr	x0, [sp, #40]
  41c8ac:	ldr	x1, [x0, #248]
  41c8b0:	ldr	x0, [sp, #168]
  41c8b4:	lsl	x0, x0, #3
  41c8b8:	add	x0, x1, x0
  41c8bc:	ldr	x0, [x0]
  41c8c0:	str	x0, [sp, #96]
  41c8c4:	ldr	x0, [sp, #120]
  41c8c8:	ldr	x1, [x0]
  41c8cc:	ldr	x0, [sp, #96]
  41c8d0:	ldr	x0, [x0, #8]
  41c8d4:	lsl	x0, x0, #4
  41c8d8:	add	x0, x1, x0
  41c8dc:	ldr	x0, [x0]
  41c8e0:	ldr	x1, [sp, #104]
  41c8e4:	cmp	x1, x0
  41c8e8:	b.ne	41cda8 <error@@Base+0x1af60>  // b.any
  41c8ec:	ldr	x0, [sp, #96]
  41c8f0:	ldr	x0, [x0]
  41c8f4:	str	x0, [sp, #136]
  41c8f8:	ldr	x0, [sp, #24]
  41c8fc:	str	x0, [sp, #128]
  41c900:	str	xzr, [sp, #144]
  41c904:	b	41ca94 <error@@Base+0x1ac4c>
  41c908:	ldr	x0, [sp, #96]
  41c90c:	ldr	x1, [x0, #40]
  41c910:	ldr	x0, [sp, #144]
  41c914:	lsl	x0, x0, #3
  41c918:	add	x0, x1, x0
  41c91c:	ldr	x0, [x0]
  41c920:	str	x0, [sp, #88]
  41c924:	ldr	x0, [sp, #88]
  41c928:	ldr	x1, [x0, #8]
  41c92c:	ldr	x0, [sp, #136]
  41c930:	sub	x0, x1, x0
  41c934:	str	x0, [sp, #80]
  41c938:	ldr	x0, [sp, #80]
  41c93c:	cmp	x0, #0x0
  41c940:	b.le	41ca0c <error@@Base+0x1abc4>
  41c944:	ldr	x1, [sp, #128]
  41c948:	ldr	x0, [sp, #80]
  41c94c:	add	x1, x1, x0
  41c950:	ldr	x0, [sp, #40]
  41c954:	ldr	x0, [x0, #48]
  41c958:	cmp	x1, x0
  41c95c:	cset	w0, gt
  41c960:	and	w0, w0, #0xff
  41c964:	and	x0, x0, #0xff
  41c968:	cmp	x0, #0x0
  41c96c:	b.eq	41c9d8 <error@@Base+0x1ab90>  // b.none
  41c970:	ldr	x1, [sp, #128]
  41c974:	ldr	x0, [sp, #80]
  41c978:	add	x1, x1, x0
  41c97c:	ldr	x0, [sp, #40]
  41c980:	ldr	x0, [x0, #88]
  41c984:	cmp	x1, x0
  41c988:	b.gt	41caac <error@@Base+0x1ac64>
  41c98c:	ldr	x1, [sp, #128]
  41c990:	ldr	x0, [sp, #80]
  41c994:	add	x0, x1, x0
  41c998:	mov	x1, x0
  41c99c:	ldr	x0, [sp, #40]
  41c9a0:	bl	41a0b8 <error@@Base+0x18270>
  41c9a4:	str	w0, [sp, #76]
  41c9a8:	ldr	w0, [sp, #76]
  41c9ac:	cmp	w0, #0x0
  41c9b0:	cset	w0, ne  // ne = any
  41c9b4:	and	w0, w0, #0xff
  41c9b8:	and	x0, x0, #0xff
  41c9bc:	cmp	x0, #0x0
  41c9c0:	b.eq	41c9cc <error@@Base+0x1ab84>  // b.none
  41c9c4:	ldr	w0, [sp, #76]
  41c9c8:	b	41cde8 <error@@Base+0x1afa0>
  41c9cc:	ldr	x0, [sp, #40]
  41c9d0:	ldr	x0, [x0, #8]
  41c9d4:	str	x0, [sp, #160]
  41c9d8:	ldr	x0, [sp, #128]
  41c9dc:	ldr	x1, [sp, #160]
  41c9e0:	add	x3, x1, x0
  41c9e4:	ldr	x0, [sp, #136]
  41c9e8:	ldr	x1, [sp, #160]
  41c9ec:	add	x0, x1, x0
  41c9f0:	ldr	x1, [sp, #80]
  41c9f4:	mov	x2, x1
  41c9f8:	mov	x1, x0
  41c9fc:	mov	x0, x3
  41ca00:	bl	4019d0 <memcmp@plt>
  41ca04:	cmp	w0, #0x0
  41ca08:	b.ne	41cab4 <error@@Base+0x1ac6c>  // b.any
  41ca0c:	ldr	x1, [sp, #128]
  41ca10:	ldr	x0, [sp, #80]
  41ca14:	add	x0, x1, x0
  41ca18:	str	x0, [sp, #128]
  41ca1c:	ldr	x1, [sp, #136]
  41ca20:	ldr	x0, [sp, #80]
  41ca24:	add	x0, x1, x0
  41ca28:	str	x0, [sp, #136]
  41ca2c:	ldr	x4, [sp, #24]
  41ca30:	ldr	x3, [sp, #32]
  41ca34:	ldr	x2, [sp, #88]
  41ca38:	ldr	x1, [sp, #96]
  41ca3c:	ldr	x0, [sp, #40]
  41ca40:	bl	41cdf0 <error@@Base+0x1afa8>
  41ca44:	str	w0, [sp, #76]
  41ca48:	ldr	x0, [sp, #40]
  41ca4c:	ldr	x0, [x0, #8]
  41ca50:	str	x0, [sp, #160]
  41ca54:	ldr	w0, [sp, #76]
  41ca58:	cmp	w0, #0x1
  41ca5c:	b.eq	41ca84 <error@@Base+0x1ac3c>  // b.none
  41ca60:	ldr	w0, [sp, #76]
  41ca64:	cmp	w0, #0x0
  41ca68:	cset	w0, ne  // ne = any
  41ca6c:	and	w0, w0, #0xff
  41ca70:	and	x0, x0, #0xff
  41ca74:	cmp	x0, #0x0
  41ca78:	b.eq	41ca88 <error@@Base+0x1ac40>  // b.none
  41ca7c:	ldr	w0, [sp, #76]
  41ca80:	b	41cde8 <error@@Base+0x1afa0>
  41ca84:	nop
  41ca88:	ldr	x0, [sp, #144]
  41ca8c:	add	x0, x0, #0x1
  41ca90:	str	x0, [sp, #144]
  41ca94:	ldr	x0, [sp, #96]
  41ca98:	ldr	x0, [x0, #32]
  41ca9c:	ldr	x1, [sp, #144]
  41caa0:	cmp	x1, x0
  41caa4:	b.lt	41c908 <error@@Base+0x1aac0>  // b.tstop
  41caa8:	b	41cab8 <error@@Base+0x1ac70>
  41caac:	nop
  41cab0:	b	41cab8 <error@@Base+0x1ac70>
  41cab4:	nop
  41cab8:	ldr	x0, [sp, #96]
  41cabc:	ldr	x0, [x0, #32]
  41cac0:	ldr	x1, [sp, #144]
  41cac4:	cmp	x1, x0
  41cac8:	b.lt	41cdb0 <error@@Base+0x1af68>  // b.tstop
  41cacc:	ldr	x0, [sp, #144]
  41cad0:	cmp	x0, #0x0
  41cad4:	b.le	41cd94 <error@@Base+0x1af4c>
  41cad8:	ldr	x0, [sp, #136]
  41cadc:	add	x0, x0, #0x1
  41cae0:	str	x0, [sp, #136]
  41cae4:	b	41cd94 <error@@Base+0x1af4c>
  41cae8:	ldr	x0, [sp, #96]
  41caec:	ldr	x0, [x0]
  41caf0:	ldr	x1, [sp, #136]
  41caf4:	sub	x0, x1, x0
  41caf8:	str	x0, [sp, #64]
  41cafc:	ldr	x0, [sp, #64]
  41cb00:	cmp	x0, #0x0
  41cb04:	b.le	41cbc0 <error@@Base+0x1ad78>
  41cb08:	ldr	x0, [sp, #40]
  41cb0c:	ldr	x0, [x0, #48]
  41cb10:	ldr	x1, [sp, #128]
  41cb14:	cmp	x1, x0
  41cb18:	cset	w0, ge  // ge = tcont
  41cb1c:	and	w0, w0, #0xff
  41cb20:	and	x0, x0, #0xff
  41cb24:	cmp	x0, #0x0
  41cb28:	b.eq	41cb88 <error@@Base+0x1ad40>  // b.none
  41cb2c:	ldr	x0, [sp, #40]
  41cb30:	ldr	x0, [x0, #88]
  41cb34:	ldr	x1, [sp, #128]
  41cb38:	cmp	x1, x0
  41cb3c:	b.ge	41cdb8 <error@@Base+0x1af70>  // b.tcont
  41cb40:	ldr	x0, [sp, #128]
  41cb44:	add	w0, w0, #0x1
  41cb48:	mov	w1, w0
  41cb4c:	ldr	x0, [sp, #40]
  41cb50:	bl	41fc58 <error@@Base+0x1de10>
  41cb54:	str	w0, [sp, #76]
  41cb58:	ldr	w0, [sp, #76]
  41cb5c:	cmp	w0, #0x0
  41cb60:	cset	w0, ne  // ne = any
  41cb64:	and	w0, w0, #0xff
  41cb68:	and	x0, x0, #0xff
  41cb6c:	cmp	x0, #0x0
  41cb70:	b.eq	41cb7c <error@@Base+0x1ad34>  // b.none
  41cb74:	ldr	w0, [sp, #76]
  41cb78:	b	41cde8 <error@@Base+0x1afa0>
  41cb7c:	ldr	x0, [sp, #40]
  41cb80:	ldr	x0, [x0, #8]
  41cb84:	str	x0, [sp, #160]
  41cb88:	ldr	x0, [sp, #128]
  41cb8c:	add	x1, x0, #0x1
  41cb90:	str	x1, [sp, #128]
  41cb94:	mov	x1, x0
  41cb98:	ldr	x0, [sp, #160]
  41cb9c:	add	x0, x0, x1
  41cba0:	ldrb	w1, [x0]
  41cba4:	ldr	x0, [sp, #136]
  41cba8:	sub	x0, x0, #0x1
  41cbac:	ldr	x2, [sp, #160]
  41cbb0:	add	x0, x2, x0
  41cbb4:	ldrb	w0, [x0]
  41cbb8:	cmp	w1, w0
  41cbbc:	b.ne	41cdc0 <error@@Base+0x1af78>  // b.any
  41cbc0:	ldr	x0, [sp, #40]
  41cbc4:	ldr	x1, [x0, #184]
  41cbc8:	ldr	x0, [sp, #136]
  41cbcc:	lsl	x0, x0, #3
  41cbd0:	add	x0, x1, x0
  41cbd4:	ldr	x0, [x0]
  41cbd8:	cmp	x0, #0x0
  41cbdc:	b.eq	41cd6c <error@@Base+0x1af24>  // b.none
  41cbe0:	ldr	x0, [sp, #40]
  41cbe4:	ldr	x1, [x0, #184]
  41cbe8:	ldr	x0, [sp, #136]
  41cbec:	lsl	x0, x0, #3
  41cbf0:	add	x0, x1, x0
  41cbf4:	ldr	x0, [x0]
  41cbf8:	add	x0, x0, #0x8
  41cbfc:	str	x0, [sp, #56]
  41cc00:	mov	w3, #0x9                   	// #9
  41cc04:	ldr	x2, [sp, #104]
  41cc08:	ldr	x1, [sp, #56]
  41cc0c:	ldr	x0, [sp, #120]
  41cc10:	bl	41ced8 <error@@Base+0x1b090>
  41cc14:	str	x0, [sp, #48]
  41cc18:	ldr	x0, [sp, #48]
  41cc1c:	cmn	x0, #0x1
  41cc20:	b.eq	41cd74 <error@@Base+0x1af2c>  // b.none
  41cc24:	ldr	x0, [sp, #96]
  41cc28:	ldr	x0, [x0, #16]
  41cc2c:	cmp	x0, #0x0
  41cc30:	b.ne	41cc78 <error@@Base+0x1ae30>  // b.any
  41cc34:	ldr	x0, [sp, #96]
  41cc38:	ldr	x0, [x0]
  41cc3c:	ldr	x1, [sp, #136]
  41cc40:	sub	x0, x1, x0
  41cc44:	add	x0, x0, #0x1
  41cc48:	mov	x1, x0
  41cc4c:	mov	x0, #0x18                  	// #24
  41cc50:	bl	4018e0 <calloc@plt>
  41cc54:	mov	x1, x0
  41cc58:	ldr	x0, [sp, #96]
  41cc5c:	str	x1, [x0, #16]
  41cc60:	ldr	x0, [sp, #96]
  41cc64:	ldr	x0, [x0, #16]
  41cc68:	cmp	x0, #0x0
  41cc6c:	b.ne	41cc78 <error@@Base+0x1ae30>  // b.any
  41cc70:	mov	w0, #0xc                   	// #12
  41cc74:	b	41cde8 <error@@Base+0x1afa0>
  41cc78:	ldr	x0, [sp, #96]
  41cc7c:	ldr	x1, [x0, #16]
  41cc80:	ldr	x0, [sp, #96]
  41cc84:	ldr	x2, [x0, #8]
  41cc88:	ldr	x0, [sp, #96]
  41cc8c:	ldr	x0, [x0]
  41cc90:	mov	w6, #0x9                   	// #9
  41cc94:	ldr	x5, [sp, #136]
  41cc98:	ldr	x4, [sp, #48]
  41cc9c:	mov	x3, x0
  41cca0:	ldr	x0, [sp, #40]
  41cca4:	bl	41cf88 <error@@Base+0x1b140>
  41cca8:	str	w0, [sp, #76]
  41ccac:	ldr	w0, [sp, #76]
  41ccb0:	cmp	w0, #0x1
  41ccb4:	b.eq	41cd7c <error@@Base+0x1af34>  // b.none
  41ccb8:	ldr	w0, [sp, #76]
  41ccbc:	cmp	w0, #0x0
  41ccc0:	cset	w0, ne  // ne = any
  41ccc4:	and	w0, w0, #0xff
  41ccc8:	and	x0, x0, #0xff
  41cccc:	cmp	x0, #0x0
  41ccd0:	b.eq	41ccdc <error@@Base+0x1ae94>  // b.none
  41ccd4:	ldr	w0, [sp, #76]
  41ccd8:	b	41cde8 <error@@Base+0x1afa0>
  41ccdc:	ldr	x2, [sp, #136]
  41cce0:	ldr	x1, [sp, #48]
  41cce4:	ldr	x0, [sp, #96]
  41cce8:	bl	4205f8 <error@@Base+0x1e7b0>
  41ccec:	str	x0, [sp, #88]
  41ccf0:	ldr	x0, [sp, #88]
  41ccf4:	cmp	x0, #0x0
  41ccf8:	cset	w0, eq  // eq = none
  41ccfc:	and	w0, w0, #0xff
  41cd00:	and	x0, x0, #0xff
  41cd04:	cmp	x0, #0x0
  41cd08:	b.eq	41cd14 <error@@Base+0x1aecc>  // b.none
  41cd0c:	mov	w0, #0xc                   	// #12
  41cd10:	b	41cde8 <error@@Base+0x1afa0>
  41cd14:	ldr	x4, [sp, #24]
  41cd18:	ldr	x3, [sp, #32]
  41cd1c:	ldr	x2, [sp, #88]
  41cd20:	ldr	x1, [sp, #96]
  41cd24:	ldr	x0, [sp, #40]
  41cd28:	bl	41cdf0 <error@@Base+0x1afa8>
  41cd2c:	str	w0, [sp, #76]
  41cd30:	ldr	x0, [sp, #40]
  41cd34:	ldr	x0, [x0, #8]
  41cd38:	str	x0, [sp, #160]
  41cd3c:	ldr	w0, [sp, #76]
  41cd40:	cmp	w0, #0x1
  41cd44:	b.eq	41cd84 <error@@Base+0x1af3c>  // b.none
  41cd48:	ldr	w0, [sp, #76]
  41cd4c:	cmp	w0, #0x0
  41cd50:	cset	w0, ne  // ne = any
  41cd54:	and	w0, w0, #0xff
  41cd58:	and	x0, x0, #0xff
  41cd5c:	cmp	x0, #0x0
  41cd60:	b.eq	41cd88 <error@@Base+0x1af40>  // b.none
  41cd64:	ldr	w0, [sp, #76]
  41cd68:	b	41cde8 <error@@Base+0x1afa0>
  41cd6c:	nop
  41cd70:	b	41cd88 <error@@Base+0x1af40>
  41cd74:	nop
  41cd78:	b	41cd88 <error@@Base+0x1af40>
  41cd7c:	nop
  41cd80:	b	41cd88 <error@@Base+0x1af40>
  41cd84:	nop
  41cd88:	ldr	x0, [sp, #136]
  41cd8c:	add	x0, x0, #0x1
  41cd90:	str	x0, [sp, #136]
  41cd94:	ldr	x1, [sp, #136]
  41cd98:	ldr	x0, [sp, #24]
  41cd9c:	cmp	x1, x0
  41cda0:	b.le	41cae8 <error@@Base+0x1aca0>
  41cda4:	b	41cdc4 <error@@Base+0x1af7c>
  41cda8:	nop
  41cdac:	b	41cdc4 <error@@Base+0x1af7c>
  41cdb0:	nop
  41cdb4:	b	41cdc4 <error@@Base+0x1af7c>
  41cdb8:	nop
  41cdbc:	b	41cdc4 <error@@Base+0x1af7c>
  41cdc0:	nop
  41cdc4:	ldr	x0, [sp, #168]
  41cdc8:	add	x0, x0, #0x1
  41cdcc:	str	x0, [sp, #168]
  41cdd0:	ldr	x0, [sp, #40]
  41cdd4:	ldr	x0, [x0, #232]
  41cdd8:	ldr	x1, [sp, #168]
  41cddc:	cmp	x1, x0
  41cde0:	b.lt	41c8a8 <error@@Base+0x1aa60>  // b.tstop
  41cde4:	mov	w0, #0x0                   	// #0
  41cde8:	ldp	x29, x30, [sp], #176
  41cdec:	ret
  41cdf0:	stp	x29, x30, [sp, #-80]!
  41cdf4:	mov	x29, sp
  41cdf8:	str	x0, [sp, #56]
  41cdfc:	str	x1, [sp, #48]
  41ce00:	str	x2, [sp, #40]
  41ce04:	str	x3, [sp, #32]
  41ce08:	str	x4, [sp, #24]
  41ce0c:	ldr	x0, [sp, #40]
  41ce10:	add	x1, x0, #0x10
  41ce14:	ldr	x0, [sp, #40]
  41ce18:	ldr	x2, [x0]
  41ce1c:	ldr	x0, [sp, #40]
  41ce20:	ldr	x0, [x0, #8]
  41ce24:	mov	w6, #0x8                   	// #8
  41ce28:	ldr	x5, [sp, #24]
  41ce2c:	ldr	x4, [sp, #32]
  41ce30:	mov	x3, x0
  41ce34:	ldr	x0, [sp, #56]
  41ce38:	bl	41cf88 <error@@Base+0x1b140>
  41ce3c:	str	w0, [sp, #76]
  41ce40:	ldr	w0, [sp, #76]
  41ce44:	cmp	w0, #0x0
  41ce48:	b.eq	41ce54 <error@@Base+0x1b00c>  // b.none
  41ce4c:	ldr	w0, [sp, #76]
  41ce50:	b	41ced0 <error@@Base+0x1b088>
  41ce54:	ldr	x0, [sp, #48]
  41ce58:	ldr	x1, [x0]
  41ce5c:	ldr	x0, [sp, #40]
  41ce60:	ldr	x0, [x0, #8]
  41ce64:	mov	x4, x0
  41ce68:	mov	x3, x1
  41ce6c:	ldr	x2, [sp, #24]
  41ce70:	ldr	x1, [sp, #32]
  41ce74:	ldr	x0, [sp, #56]
  41ce78:	bl	42007c <error@@Base+0x1e234>
  41ce7c:	str	w0, [sp, #76]
  41ce80:	ldr	w0, [sp, #76]
  41ce84:	cmp	w0, #0x0
  41ce88:	cset	w0, ne  // ne = any
  41ce8c:	and	w0, w0, #0xff
  41ce90:	and	x0, x0, #0xff
  41ce94:	cmp	x0, #0x0
  41ce98:	b.eq	41cea4 <error@@Base+0x1b05c>  // b.none
  41ce9c:	ldr	w0, [sp, #76]
  41cea0:	b	41ced0 <error@@Base+0x1b088>
  41cea4:	ldr	x0, [sp, #40]
  41cea8:	ldr	x1, [x0, #8]
  41ceac:	ldr	x0, [sp, #24]
  41ceb0:	add	x1, x1, x0
  41ceb4:	ldr	x0, [sp, #48]
  41ceb8:	ldr	x0, [x0]
  41cebc:	sub	x0, x1, x0
  41cec0:	str	x0, [sp, #64]
  41cec4:	ldr	x1, [sp, #64]
  41cec8:	ldr	x0, [sp, #56]
  41cecc:	bl	41a0b8 <error@@Base+0x18270>
  41ced0:	ldp	x29, x30, [sp], #80
  41ced4:	ret
  41ced8:	sub	sp, sp, #0x40
  41cedc:	str	x0, [sp, #24]
  41cee0:	str	x1, [sp, #16]
  41cee4:	str	x2, [sp, #8]
  41cee8:	str	w3, [sp, #4]
  41ceec:	str	xzr, [sp, #56]
  41cef0:	b	41cf68 <error@@Base+0x1b120>
  41cef4:	ldr	x0, [sp, #16]
  41cef8:	ldr	x1, [x0, #16]
  41cefc:	ldr	x0, [sp, #56]
  41cf00:	lsl	x0, x0, #3
  41cf04:	add	x0, x1, x0
  41cf08:	ldr	x0, [x0]
  41cf0c:	str	x0, [sp, #48]
  41cf10:	ldr	x0, [sp, #24]
  41cf14:	ldr	x1, [x0]
  41cf18:	ldr	x0, [sp, #48]
  41cf1c:	lsl	x0, x0, #4
  41cf20:	add	x0, x1, x0
  41cf24:	str	x0, [sp, #40]
  41cf28:	ldr	x0, [sp, #40]
  41cf2c:	ldrb	w0, [x0, #8]
  41cf30:	mov	w1, w0
  41cf34:	ldr	w0, [sp, #4]
  41cf38:	cmp	w0, w1
  41cf3c:	b.ne	41cf5c <error@@Base+0x1b114>  // b.any
  41cf40:	ldr	x0, [sp, #40]
  41cf44:	ldr	x0, [x0]
  41cf48:	ldr	x1, [sp, #8]
  41cf4c:	cmp	x1, x0
  41cf50:	b.ne	41cf5c <error@@Base+0x1b114>  // b.any
  41cf54:	ldr	x0, [sp, #48]
  41cf58:	b	41cf80 <error@@Base+0x1b138>
  41cf5c:	ldr	x0, [sp, #56]
  41cf60:	add	x0, x0, #0x1
  41cf64:	str	x0, [sp, #56]
  41cf68:	ldr	x0, [sp, #16]
  41cf6c:	ldr	x0, [x0, #8]
  41cf70:	ldr	x1, [sp, #56]
  41cf74:	cmp	x1, x0
  41cf78:	b.lt	41cef4 <error@@Base+0x1b0ac>  // b.tstop
  41cf7c:	mov	x0, #0xffffffffffffffff    	// #-1
  41cf80:	add	sp, sp, #0x40
  41cf84:	ret
  41cf88:	stp	x29, x30, [sp, #-224]!
  41cf8c:	mov	x29, sp
  41cf90:	str	x0, [sp, #72]
  41cf94:	str	x1, [sp, #64]
  41cf98:	str	x2, [sp, #56]
  41cf9c:	str	x3, [sp, #48]
  41cfa0:	str	x4, [sp, #40]
  41cfa4:	str	x5, [sp, #32]
  41cfa8:	str	w6, [sp, #28]
  41cfac:	ldr	x0, [sp, #72]
  41cfb0:	ldr	x0, [x0, #152]
  41cfb4:	str	x0, [sp, #192]
  41cfb8:	str	wzr, [sp, #116]
  41cfbc:	str	xzr, [sp, #200]
  41cfc0:	ldr	x0, [sp, #192]
  41cfc4:	ldr	x1, [x0]
  41cfc8:	ldr	x0, [sp, #56]
  41cfcc:	lsl	x0, x0, #4
  41cfd0:	add	x0, x1, x0
  41cfd4:	ldr	x0, [x0]
  41cfd8:	str	x0, [sp, #184]
  41cfdc:	ldr	x0, [sp, #72]
  41cfe0:	ldr	w0, [x0, #224]
  41cfe4:	sxtw	x1, w0
  41cfe8:	ldr	x0, [sp, #32]
  41cfec:	add	x1, x1, x0
  41cff0:	ldr	x0, [sp, #64]
  41cff4:	ldr	x0, [x0, #8]
  41cff8:	cmp	x1, x0
  41cffc:	cset	w0, ge  // ge = tcont
  41d000:	and	w0, w0, #0xff
  41d004:	and	x0, x0, #0xff
  41d008:	cmp	x0, #0x0
  41d00c:	b.eq	41d130 <error@@Base+0x1b2e8>  // b.none
  41d010:	ldr	x0, [sp, #64]
  41d014:	ldr	x0, [x0, #8]
  41d018:	str	x0, [sp, #176]
  41d01c:	ldr	x0, [sp, #72]
  41d020:	ldr	w0, [x0, #224]
  41d024:	sxtw	x1, w0
  41d028:	ldr	x0, [sp, #32]
  41d02c:	add	x0, x1, x0
  41d030:	add	x0, x0, #0x1
  41d034:	str	x0, [sp, #168]
  41d038:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  41d03c:	ldr	x0, [sp, #176]
  41d040:	sub	x0, x1, x0
  41d044:	ldr	x1, [sp, #168]
  41d048:	cmp	x1, x0
  41d04c:	cset	w0, gt
  41d050:	and	w0, w0, #0xff
  41d054:	and	x0, x0, #0xff
  41d058:	cmp	x0, #0x0
  41d05c:	b.eq	41d068 <error@@Base+0x1b220>  // b.none
  41d060:	mov	w0, #0xc                   	// #12
  41d064:	b	41d6e8 <error@@Base+0x1b8a0>
  41d068:	ldr	x1, [sp, #176]
  41d06c:	ldr	x0, [sp, #168]
  41d070:	add	x0, x1, x0
  41d074:	str	x0, [sp, #160]
  41d078:	ldr	x1, [sp, #160]
  41d07c:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  41d080:	cmp	x1, x0
  41d084:	cset	w0, hi  // hi = pmore
  41d088:	and	w0, w0, #0xff
  41d08c:	and	x0, x0, #0xff
  41d090:	cmp	x0, #0x0
  41d094:	b.eq	41d0a0 <error@@Base+0x1b258>  // b.none
  41d098:	mov	w0, #0xc                   	// #12
  41d09c:	b	41d6e8 <error@@Base+0x1b8a0>
  41d0a0:	ldr	x0, [sp, #64]
  41d0a4:	ldr	x2, [x0, #16]
  41d0a8:	ldr	x0, [sp, #160]
  41d0ac:	lsl	x0, x0, #3
  41d0b0:	mov	x1, x0
  41d0b4:	mov	x0, x2
  41d0b8:	bl	4018f0 <realloc@plt>
  41d0bc:	str	x0, [sp, #152]
  41d0c0:	ldr	x0, [sp, #152]
  41d0c4:	cmp	x0, #0x0
  41d0c8:	cset	w0, eq  // eq = none
  41d0cc:	and	w0, w0, #0xff
  41d0d0:	and	x0, x0, #0xff
  41d0d4:	cmp	x0, #0x0
  41d0d8:	b.eq	41d0e4 <error@@Base+0x1b29c>  // b.none
  41d0dc:	mov	w0, #0xc                   	// #12
  41d0e0:	b	41d6e8 <error@@Base+0x1b8a0>
  41d0e4:	ldr	x0, [sp, #64]
  41d0e8:	ldr	x1, [sp, #152]
  41d0ec:	str	x1, [x0, #16]
  41d0f0:	ldr	x0, [sp, #64]
  41d0f4:	ldr	x1, [sp, #160]
  41d0f8:	str	x1, [x0, #8]
  41d0fc:	ldr	x0, [sp, #176]
  41d100:	lsl	x0, x0, #3
  41d104:	ldr	x1, [sp, #152]
  41d108:	add	x3, x1, x0
  41d10c:	ldr	x0, [sp, #64]
  41d110:	ldr	x1, [x0, #8]
  41d114:	ldr	x0, [sp, #176]
  41d118:	sub	x0, x1, x0
  41d11c:	lsl	x0, x0, #3
  41d120:	mov	x2, x0
  41d124:	mov	w1, #0x0                   	// #0
  41d128:	mov	x0, x3
  41d12c:	bl	4018d0 <memset@plt>
  41d130:	ldr	x0, [sp, #64]
  41d134:	ldr	x0, [x0]
  41d138:	cmp	x0, #0x0
  41d13c:	b.eq	41d14c <error@@Base+0x1b304>  // b.none
  41d140:	ldr	x0, [sp, #64]
  41d144:	ldr	x0, [x0]
  41d148:	b	41d150 <error@@Base+0x1b308>
  41d14c:	ldr	x0, [sp, #48]
  41d150:	str	x0, [sp, #216]
  41d154:	ldr	x0, [sp, #72]
  41d158:	ldr	x0, [x0, #184]
  41d15c:	str	x0, [sp, #144]
  41d160:	ldr	x0, [sp, #72]
  41d164:	ldr	x0, [x0, #72]
  41d168:	str	x0, [sp, #136]
  41d16c:	ldr	x0, [sp, #64]
  41d170:	ldr	x1, [x0, #16]
  41d174:	ldr	x0, [sp, #72]
  41d178:	str	x1, [x0, #184]
  41d17c:	ldr	x0, [sp, #72]
  41d180:	ldr	x1, [sp, #216]
  41d184:	str	x1, [x0, #72]
  41d188:	ldr	x3, [sp, #72]
  41d18c:	ldr	x0, [sp, #216]
  41d190:	sub	x1, x0, #0x1
  41d194:	ldr	x0, [sp, #72]
  41d198:	ldr	w0, [x0, #160]
  41d19c:	mov	w2, w0
  41d1a0:	mov	x0, x3
  41d1a4:	bl	40ba5c <error@@Base+0x9c14>
  41d1a8:	str	w0, [sp, #132]
  41d1ac:	ldr	x1, [sp, #216]
  41d1b0:	ldr	x0, [sp, #48]
  41d1b4:	cmp	x1, x0
  41d1b8:	b.ne	41d238 <error@@Base+0x1b3f0>  // b.any
  41d1bc:	add	x0, sp, #0x58
  41d1c0:	ldr	x1, [sp, #56]
  41d1c4:	bl	40bca0 <error@@Base+0x9e58>
  41d1c8:	str	w0, [sp, #116]
  41d1cc:	ldr	w0, [sp, #116]
  41d1d0:	cmp	w0, #0x0
  41d1d4:	cset	w0, ne  // ne = any
  41d1d8:	and	w0, w0, #0xff
  41d1dc:	and	x0, x0, #0xff
  41d1e0:	cmp	x0, #0x0
  41d1e4:	b.eq	41d1f0 <error@@Base+0x1b3a8>  // b.none
  41d1e8:	ldr	w0, [sp, #116]
  41d1ec:	b	41d6e8 <error@@Base+0x1b8a0>
  41d1f0:	add	x0, sp, #0x58
  41d1f4:	ldr	w3, [sp, #28]
  41d1f8:	ldr	x2, [sp, #184]
  41d1fc:	mov	x1, x0
  41d200:	ldr	x0, [sp, #192]
  41d204:	bl	41d9c0 <error@@Base+0x1bb78>
  41d208:	str	w0, [sp, #116]
  41d20c:	ldr	w0, [sp, #116]
  41d210:	cmp	w0, #0x0
  41d214:	cset	w0, ne  // ne = any
  41d218:	and	w0, w0, #0xff
  41d21c:	and	x0, x0, #0xff
  41d220:	cmp	x0, #0x0
  41d224:	b.eq	41d2c0 <error@@Base+0x1b478>  // b.none
  41d228:	ldr	x0, [sp, #104]
  41d22c:	bl	401a40 <free@plt>
  41d230:	ldr	w0, [sp, #116]
  41d234:	b	41d6e8 <error@@Base+0x1b8a0>
  41d238:	ldr	x0, [sp, #72]
  41d23c:	ldr	x1, [x0, #184]
  41d240:	ldr	x0, [sp, #216]
  41d244:	lsl	x0, x0, #3
  41d248:	add	x0, x1, x0
  41d24c:	ldr	x0, [x0]
  41d250:	str	x0, [sp, #200]
  41d254:	ldr	x0, [sp, #200]
  41d258:	cmp	x0, #0x0
  41d25c:	b.eq	41d2b0 <error@@Base+0x1b468>  // b.none
  41d260:	ldr	x0, [sp, #200]
  41d264:	ldrb	w0, [x0, #104]
  41d268:	and	w0, w0, #0x40
  41d26c:	and	w0, w0, #0xff
  41d270:	cmp	w0, #0x0
  41d274:	b.eq	41d2b0 <error@@Base+0x1b468>  // b.none
  41d278:	ldr	x0, [sp, #200]
  41d27c:	add	x1, x0, #0x8
  41d280:	add	x0, sp, #0x58
  41d284:	bl	40be38 <error@@Base+0x9ff0>
  41d288:	str	w0, [sp, #116]
  41d28c:	ldr	w0, [sp, #116]
  41d290:	cmp	w0, #0x0
  41d294:	cset	w0, ne  // ne = any
  41d298:	and	w0, w0, #0xff
  41d29c:	and	x0, x0, #0xff
  41d2a0:	cmp	x0, #0x0
  41d2a4:	b.eq	41d2c0 <error@@Base+0x1b478>  // b.none
  41d2a8:	ldr	w0, [sp, #116]
  41d2ac:	b	41d6e8 <error@@Base+0x1b8a0>
  41d2b0:	add	x0, sp, #0x58
  41d2b4:	mov	x2, #0x18                  	// #24
  41d2b8:	mov	w1, #0x0                   	// #0
  41d2bc:	bl	4018d0 <memset@plt>
  41d2c0:	ldr	x1, [sp, #216]
  41d2c4:	ldr	x0, [sp, #48]
  41d2c8:	cmp	x1, x0
  41d2cc:	b.eq	41d2f4 <error@@Base+0x1b4ac>  // b.none
  41d2d0:	ldr	x0, [sp, #200]
  41d2d4:	cmp	x0, #0x0
  41d2d8:	b.eq	41d3cc <error@@Base+0x1b584>  // b.none
  41d2dc:	ldr	x0, [sp, #200]
  41d2e0:	ldrb	w0, [x0, #104]
  41d2e4:	and	w0, w0, #0x40
  41d2e8:	and	w0, w0, #0xff
  41d2ec:	cmp	w0, #0x0
  41d2f0:	b.eq	41d3cc <error@@Base+0x1b584>  // b.none
  41d2f4:	ldr	x0, [sp, #96]
  41d2f8:	cmp	x0, #0x0
  41d2fc:	b.eq	41d34c <error@@Base+0x1b504>  // b.none
  41d300:	add	x0, sp, #0x58
  41d304:	ldr	w4, [sp, #28]
  41d308:	ldr	x3, [sp, #184]
  41d30c:	ldr	x2, [sp, #216]
  41d310:	mov	x1, x0
  41d314:	ldr	x0, [sp, #72]
  41d318:	bl	41dd58 <error@@Base+0x1bf10>
  41d31c:	str	w0, [sp, #116]
  41d320:	ldr	w0, [sp, #116]
  41d324:	cmp	w0, #0x0
  41d328:	cset	w0, ne  // ne = any
  41d32c:	and	w0, w0, #0xff
  41d330:	and	x0, x0, #0xff
  41d334:	cmp	x0, #0x0
  41d338:	b.eq	41d34c <error@@Base+0x1b504>  // b.none
  41d33c:	ldr	x0, [sp, #104]
  41d340:	bl	401a40 <free@plt>
  41d344:	ldr	w0, [sp, #116]
  41d348:	b	41d6e8 <error@@Base+0x1b8a0>
  41d34c:	add	x1, sp, #0x58
  41d350:	add	x0, sp, #0x74
  41d354:	ldr	w3, [sp, #132]
  41d358:	mov	x2, x1
  41d35c:	ldr	x1, [sp, #192]
  41d360:	bl	40d634 <error@@Base+0xb7ec>
  41d364:	str	x0, [sp, #200]
  41d368:	ldr	x0, [sp, #200]
  41d36c:	cmp	x0, #0x0
  41d370:	cset	w0, eq  // eq = none
  41d374:	and	w0, w0, #0xff
  41d378:	and	x0, x0, #0xff
  41d37c:	cmp	x0, #0x0
  41d380:	b.eq	41d3b0 <error@@Base+0x1b568>  // b.none
  41d384:	ldr	w0, [sp, #116]
  41d388:	cmp	w0, #0x0
  41d38c:	cset	w0, ne  // ne = any
  41d390:	and	w0, w0, #0xff
  41d394:	and	x0, x0, #0xff
  41d398:	cmp	x0, #0x0
  41d39c:	b.eq	41d3b0 <error@@Base+0x1b568>  // b.none
  41d3a0:	ldr	x0, [sp, #104]
  41d3a4:	bl	401a40 <free@plt>
  41d3a8:	ldr	w0, [sp, #116]
  41d3ac:	b	41d6e8 <error@@Base+0x1b8a0>
  41d3b0:	ldr	x0, [sp, #72]
  41d3b4:	ldr	x1, [x0, #184]
  41d3b8:	ldr	x0, [sp, #216]
  41d3bc:	lsl	x0, x0, #3
  41d3c0:	add	x0, x1, x0
  41d3c4:	ldr	x1, [sp, #200]
  41d3c8:	str	x1, [x0]
  41d3cc:	str	xzr, [sp, #208]
  41d3d0:	b	41d620 <error@@Base+0x1b7d8>
  41d3d4:	str	xzr, [sp, #96]
  41d3d8:	ldr	x0, [sp, #72]
  41d3dc:	ldr	x1, [x0, #184]
  41d3e0:	ldr	x0, [sp, #216]
  41d3e4:	add	x0, x0, #0x1
  41d3e8:	lsl	x0, x0, #3
  41d3ec:	add	x0, x1, x0
  41d3f0:	ldr	x0, [x0]
  41d3f4:	cmp	x0, #0x0
  41d3f8:	b.eq	41d454 <error@@Base+0x1b60c>  // b.none
  41d3fc:	ldr	x0, [sp, #72]
  41d400:	ldr	x1, [x0, #184]
  41d404:	ldr	x0, [sp, #216]
  41d408:	add	x0, x0, #0x1
  41d40c:	lsl	x0, x0, #3
  41d410:	add	x0, x1, x0
  41d414:	ldr	x0, [x0]
  41d418:	add	x1, x0, #0x8
  41d41c:	add	x0, sp, #0x58
  41d420:	bl	40c720 <error@@Base+0xa8d8>
  41d424:	str	w0, [sp, #116]
  41d428:	ldr	w0, [sp, #116]
  41d42c:	cmp	w0, #0x0
  41d430:	cset	w0, ne  // ne = any
  41d434:	and	w0, w0, #0xff
  41d438:	and	x0, x0, #0xff
  41d43c:	cmp	x0, #0x0
  41d440:	b.eq	41d454 <error@@Base+0x1b60c>  // b.none
  41d444:	ldr	x0, [sp, #104]
  41d448:	bl	401a40 <free@plt>
  41d44c:	ldr	w0, [sp, #116]
  41d450:	b	41d6e8 <error@@Base+0x1b8a0>
  41d454:	ldr	x0, [sp, #200]
  41d458:	cmp	x0, #0x0
  41d45c:	b.eq	41d4b0 <error@@Base+0x1b668>  // b.none
  41d460:	ldr	x0, [sp, #200]
  41d464:	add	x0, x0, #0x20
  41d468:	add	x1, sp, #0x58
  41d46c:	mov	x3, x1
  41d470:	mov	x2, x0
  41d474:	ldr	x1, [sp, #216]
  41d478:	ldr	x0, [sp, #72]
  41d47c:	bl	41d6f0 <error@@Base+0x1b8a8>
  41d480:	str	w0, [sp, #116]
  41d484:	ldr	w0, [sp, #116]
  41d488:	cmp	w0, #0x0
  41d48c:	cset	w0, ne  // ne = any
  41d490:	and	w0, w0, #0xff
  41d494:	and	x0, x0, #0xff
  41d498:	cmp	x0, #0x0
  41d49c:	b.eq	41d4b0 <error@@Base+0x1b668>  // b.none
  41d4a0:	ldr	x0, [sp, #104]
  41d4a4:	bl	401a40 <free@plt>
  41d4a8:	ldr	w0, [sp, #116]
  41d4ac:	b	41d6e8 <error@@Base+0x1b8a0>
  41d4b0:	ldr	x0, [sp, #216]
  41d4b4:	add	x0, x0, #0x1
  41d4b8:	str	x0, [sp, #216]
  41d4bc:	ldr	x0, [sp, #96]
  41d4c0:	cmp	x0, #0x0
  41d4c4:	b.eq	41d55c <error@@Base+0x1b714>  // b.none
  41d4c8:	add	x0, sp, #0x58
  41d4cc:	ldr	w3, [sp, #28]
  41d4d0:	ldr	x2, [sp, #184]
  41d4d4:	mov	x1, x0
  41d4d8:	ldr	x0, [sp, #192]
  41d4dc:	bl	41d9c0 <error@@Base+0x1bb78>
  41d4e0:	str	w0, [sp, #116]
  41d4e4:	ldr	w0, [sp, #116]
  41d4e8:	cmp	w0, #0x0
  41d4ec:	cset	w0, ne  // ne = any
  41d4f0:	and	w0, w0, #0xff
  41d4f4:	and	x0, x0, #0xff
  41d4f8:	cmp	x0, #0x0
  41d4fc:	b.eq	41d510 <error@@Base+0x1b6c8>  // b.none
  41d500:	ldr	x0, [sp, #104]
  41d504:	bl	401a40 <free@plt>
  41d508:	ldr	w0, [sp, #116]
  41d50c:	b	41d6e8 <error@@Base+0x1b8a0>
  41d510:	add	x0, sp, #0x58
  41d514:	ldr	w4, [sp, #28]
  41d518:	ldr	x3, [sp, #184]
  41d51c:	ldr	x2, [sp, #216]
  41d520:	mov	x1, x0
  41d524:	ldr	x0, [sp, #72]
  41d528:	bl	41dd58 <error@@Base+0x1bf10>
  41d52c:	str	w0, [sp, #116]
  41d530:	ldr	w0, [sp, #116]
  41d534:	cmp	w0, #0x0
  41d538:	cset	w0, ne  // ne = any
  41d53c:	and	w0, w0, #0xff
  41d540:	and	x0, x0, #0xff
  41d544:	cmp	x0, #0x0
  41d548:	b.eq	41d55c <error@@Base+0x1b714>  // b.none
  41d54c:	ldr	x0, [sp, #104]
  41d550:	bl	401a40 <free@plt>
  41d554:	ldr	w0, [sp, #116]
  41d558:	b	41d6e8 <error@@Base+0x1b8a0>
  41d55c:	ldr	x3, [sp, #72]
  41d560:	ldr	x0, [sp, #216]
  41d564:	sub	x1, x0, #0x1
  41d568:	ldr	x0, [sp, #72]
  41d56c:	ldr	w0, [x0, #160]
  41d570:	mov	w2, w0
  41d574:	mov	x0, x3
  41d578:	bl	40ba5c <error@@Base+0x9c14>
  41d57c:	str	w0, [sp, #132]
  41d580:	add	x1, sp, #0x58
  41d584:	add	x0, sp, #0x74
  41d588:	ldr	w3, [sp, #132]
  41d58c:	mov	x2, x1
  41d590:	ldr	x1, [sp, #192]
  41d594:	bl	40d634 <error@@Base+0xb7ec>
  41d598:	str	x0, [sp, #200]
  41d59c:	ldr	x0, [sp, #200]
  41d5a0:	cmp	x0, #0x0
  41d5a4:	cset	w0, eq  // eq = none
  41d5a8:	and	w0, w0, #0xff
  41d5ac:	and	x0, x0, #0xff
  41d5b0:	cmp	x0, #0x0
  41d5b4:	b.eq	41d5e4 <error@@Base+0x1b79c>  // b.none
  41d5b8:	ldr	w0, [sp, #116]
  41d5bc:	cmp	w0, #0x0
  41d5c0:	cset	w0, ne  // ne = any
  41d5c4:	and	w0, w0, #0xff
  41d5c8:	and	x0, x0, #0xff
  41d5cc:	cmp	x0, #0x0
  41d5d0:	b.eq	41d5e4 <error@@Base+0x1b79c>  // b.none
  41d5d4:	ldr	x0, [sp, #104]
  41d5d8:	bl	401a40 <free@plt>
  41d5dc:	ldr	w0, [sp, #116]
  41d5e0:	b	41d6e8 <error@@Base+0x1b8a0>
  41d5e4:	ldr	x0, [sp, #72]
  41d5e8:	ldr	x1, [x0, #184]
  41d5ec:	ldr	x0, [sp, #216]
  41d5f0:	lsl	x0, x0, #3
  41d5f4:	add	x0, x1, x0
  41d5f8:	ldr	x1, [sp, #200]
  41d5fc:	str	x1, [x0]
  41d600:	ldr	x0, [sp, #200]
  41d604:	cmp	x0, #0x0
  41d608:	b.ne	41d618 <error@@Base+0x1b7d0>  // b.any
  41d60c:	ldr	x0, [sp, #208]
  41d610:	add	x0, x0, #0x1
  41d614:	b	41d61c <error@@Base+0x1b7d4>
  41d618:	mov	x0, #0x0                   	// #0
  41d61c:	str	x0, [sp, #208]
  41d620:	ldr	x1, [sp, #216]
  41d624:	ldr	x0, [sp, #32]
  41d628:	cmp	x1, x0
  41d62c:	b.ge	41d648 <error@@Base+0x1b800>  // b.tcont
  41d630:	ldr	x0, [sp, #72]
  41d634:	ldr	w0, [x0, #224]
  41d638:	sxtw	x0, w0
  41d63c:	ldr	x1, [sp, #208]
  41d640:	cmp	x1, x0
  41d644:	b.le	41d3d4 <error@@Base+0x1b58c>
  41d648:	ldr	x0, [sp, #104]
  41d64c:	bl	401a40 <free@plt>
  41d650:	ldr	x0, [sp, #72]
  41d654:	ldr	x1, [x0, #184]
  41d658:	ldr	x0, [sp, #32]
  41d65c:	lsl	x0, x0, #3
  41d660:	add	x0, x1, x0
  41d664:	ldr	x0, [x0]
  41d668:	cmp	x0, #0x0
  41d66c:	b.eq	41d690 <error@@Base+0x1b848>  // b.none
  41d670:	ldr	x0, [sp, #72]
  41d674:	ldr	x1, [x0, #184]
  41d678:	ldr	x0, [sp, #32]
  41d67c:	lsl	x0, x0, #3
  41d680:	add	x0, x1, x0
  41d684:	ldr	x0, [x0]
  41d688:	add	x0, x0, #0x8
  41d68c:	b	41d694 <error@@Base+0x1b84c>
  41d690:	mov	x0, #0x0                   	// #0
  41d694:	str	x0, [sp, #120]
  41d698:	ldr	x0, [sp, #64]
  41d69c:	ldr	x1, [sp, #216]
  41d6a0:	str	x1, [x0]
  41d6a4:	ldr	x0, [sp, #72]
  41d6a8:	ldr	x1, [sp, #144]
  41d6ac:	str	x1, [x0, #184]
  41d6b0:	ldr	x0, [sp, #72]
  41d6b4:	ldr	x1, [sp, #136]
  41d6b8:	str	x1, [x0, #72]
  41d6bc:	ldr	x0, [sp, #120]
  41d6c0:	cmp	x0, #0x0
  41d6c4:	b.eq	41d6e4 <error@@Base+0x1b89c>  // b.none
  41d6c8:	ldr	x1, [sp, #40]
  41d6cc:	ldr	x0, [sp, #120]
  41d6d0:	bl	40cf28 <error@@Base+0xb0e0>
  41d6d4:	cmp	x0, #0x0
  41d6d8:	b.eq	41d6e4 <error@@Base+0x1b89c>  // b.none
  41d6dc:	mov	w0, #0x0                   	// #0
  41d6e0:	b	41d6e8 <error@@Base+0x1b8a0>
  41d6e4:	mov	w0, #0x1                   	// #1
  41d6e8:	ldp	x29, x30, [sp], #224
  41d6ec:	ret
  41d6f0:	stp	x29, x30, [sp, #-160]!
  41d6f4:	mov	x29, sp
  41d6f8:	str	x19, [sp, #16]
  41d6fc:	str	x0, [sp, #56]
  41d700:	str	x1, [sp, #48]
  41d704:	str	x2, [sp, #40]
  41d708:	str	x3, [sp, #32]
  41d70c:	ldr	x0, [sp, #56]
  41d710:	ldr	x0, [x0, #152]
  41d714:	str	x0, [sp, #136]
  41d718:	str	wzr, [sp, #96]
  41d71c:	add	x0, sp, #0x48
  41d720:	mov	x2, #0x18                  	// #24
  41d724:	mov	w1, #0x0                   	// #0
  41d728:	bl	4018d0 <memset@plt>
  41d72c:	str	xzr, [sp, #152]
  41d730:	b	41d994 <error@@Base+0x1bb4c>
  41d734:	str	wzr, [sp, #148]
  41d738:	ldr	x0, [sp, #40]
  41d73c:	ldr	x1, [x0, #16]
  41d740:	ldr	x0, [sp, #152]
  41d744:	lsl	x0, x0, #3
  41d748:	add	x0, x1, x0
  41d74c:	ldr	x0, [x0]
  41d750:	str	x0, [sp, #128]
  41d754:	ldr	x0, [sp, #136]
  41d758:	ldr	x1, [x0]
  41d75c:	ldr	x0, [sp, #128]
  41d760:	lsl	x0, x0, #4
  41d764:	add	x0, x1, x0
  41d768:	ldrb	w0, [x0, #10]
  41d76c:	and	w0, w0, #0x10
  41d770:	and	w0, w0, #0xff
  41d774:	cmp	w0, #0x0
  41d778:	b.eq	41d8fc <error@@Base+0x1bab4>  // b.none
  41d77c:	ldr	x0, [sp, #56]
  41d780:	ldr	x3, [sp, #48]
  41d784:	mov	x2, x0
  41d788:	ldr	x1, [sp, #128]
  41d78c:	ldr	x0, [sp, #136]
  41d790:	bl	41f4ec <error@@Base+0x1d6a4>
  41d794:	str	w0, [sp, #148]
  41d798:	ldr	w0, [sp, #148]
  41d79c:	cmp	w0, #0x1
  41d7a0:	b.le	41d8fc <error@@Base+0x1bab4>
  41d7a4:	ldr	x0, [sp, #136]
  41d7a8:	ldr	x1, [x0, #24]
  41d7ac:	ldr	x0, [sp, #128]
  41d7b0:	lsl	x0, x0, #3
  41d7b4:	add	x0, x1, x0
  41d7b8:	ldr	x0, [x0]
  41d7bc:	str	x0, [sp, #120]
  41d7c0:	ldrsw	x0, [sp, #148]
  41d7c4:	ldr	x1, [sp, #48]
  41d7c8:	add	x0, x1, x0
  41d7cc:	str	x0, [sp, #112]
  41d7d0:	ldr	x0, [sp, #56]
  41d7d4:	ldr	x1, [x0, #184]
  41d7d8:	ldr	x0, [sp, #112]
  41d7dc:	lsl	x0, x0, #3
  41d7e0:	add	x0, x1, x0
  41d7e4:	ldr	x0, [x0]
  41d7e8:	str	x0, [sp, #104]
  41d7ec:	str	xzr, [sp, #80]
  41d7f0:	ldr	x0, [sp, #104]
  41d7f4:	cmp	x0, #0x0
  41d7f8:	b.eq	41d83c <error@@Base+0x1b9f4>  // b.none
  41d7fc:	ldr	x0, [sp, #104]
  41d800:	add	x1, x0, #0x8
  41d804:	add	x0, sp, #0x48
  41d808:	bl	40c720 <error@@Base+0xa8d8>
  41d80c:	str	w0, [sp, #96]
  41d810:	ldr	w0, [sp, #96]
  41d814:	cmp	w0, #0x0
  41d818:	cset	w0, ne  // ne = any
  41d81c:	and	w0, w0, #0xff
  41d820:	and	x0, x0, #0xff
  41d824:	cmp	x0, #0x0
  41d828:	b.eq	41d83c <error@@Base+0x1b9f4>  // b.none
  41d82c:	ldr	x0, [sp, #88]
  41d830:	bl	401a40 <free@plt>
  41d834:	ldr	w0, [sp, #96]
  41d838:	b	41d9b4 <error@@Base+0x1bb6c>
  41d83c:	add	x0, sp, #0x48
  41d840:	ldr	x1, [sp, #120]
  41d844:	bl	40cb6c <error@@Base+0xad24>
  41d848:	strb	w0, [sp, #103]
  41d84c:	ldrb	w0, [sp, #103]
  41d850:	eor	w0, w0, #0x1
  41d854:	and	w0, w0, #0xff
  41d858:	and	x0, x0, #0xff
  41d85c:	cmp	x0, #0x0
  41d860:	b.eq	41d874 <error@@Base+0x1ba2c>  // b.none
  41d864:	ldr	x0, [sp, #88]
  41d868:	bl	401a40 <free@plt>
  41d86c:	mov	w0, #0xc                   	// #12
  41d870:	b	41d9b4 <error@@Base+0x1bb6c>
  41d874:	ldr	x0, [sp, #56]
  41d878:	ldr	x1, [x0, #184]
  41d87c:	ldr	x0, [sp, #112]
  41d880:	lsl	x0, x0, #3
  41d884:	add	x19, x1, x0
  41d888:	add	x1, sp, #0x48
  41d88c:	add	x0, sp, #0x60
  41d890:	mov	x2, x1
  41d894:	ldr	x1, [sp, #136]
  41d898:	bl	40d4e8 <error@@Base+0xb6a0>
  41d89c:	str	x0, [x19]
  41d8a0:	ldr	x0, [sp, #56]
  41d8a4:	ldr	x1, [x0, #184]
  41d8a8:	ldr	x0, [sp, #112]
  41d8ac:	lsl	x0, x0, #3
  41d8b0:	add	x0, x1, x0
  41d8b4:	ldr	x0, [x0]
  41d8b8:	cmp	x0, #0x0
  41d8bc:	cset	w0, eq  // eq = none
  41d8c0:	and	w0, w0, #0xff
  41d8c4:	and	x0, x0, #0xff
  41d8c8:	cmp	x0, #0x0
  41d8cc:	b.eq	41d8fc <error@@Base+0x1bab4>  // b.none
  41d8d0:	ldr	w0, [sp, #96]
  41d8d4:	cmp	w0, #0x0
  41d8d8:	cset	w0, ne  // ne = any
  41d8dc:	and	w0, w0, #0xff
  41d8e0:	and	x0, x0, #0xff
  41d8e4:	cmp	x0, #0x0
  41d8e8:	b.eq	41d8fc <error@@Base+0x1bab4>  // b.none
  41d8ec:	ldr	x0, [sp, #88]
  41d8f0:	bl	401a40 <free@plt>
  41d8f4:	ldr	w0, [sp, #96]
  41d8f8:	b	41d9b4 <error@@Base+0x1bb6c>
  41d8fc:	ldr	w0, [sp, #148]
  41d900:	cmp	w0, #0x0
  41d904:	b.ne	41d938 <error@@Base+0x1baf0>  // b.any
  41d908:	ldr	x0, [sp, #136]
  41d90c:	ldr	x1, [x0]
  41d910:	ldr	x0, [sp, #128]
  41d914:	lsl	x0, x0, #4
  41d918:	add	x0, x1, x0
  41d91c:	ldr	x2, [sp, #48]
  41d920:	mov	x1, x0
  41d924:	ldr	x0, [sp, #56]
  41d928:	bl	41fa30 <error@@Base+0x1dbe8>
  41d92c:	and	w0, w0, #0xff
  41d930:	cmp	w0, #0x0
  41d934:	b.eq	41d988 <error@@Base+0x1bb40>  // b.none
  41d938:	ldr	x0, [sp, #136]
  41d93c:	ldr	x1, [x0, #24]
  41d940:	ldr	x0, [sp, #128]
  41d944:	lsl	x0, x0, #3
  41d948:	add	x0, x1, x0
  41d94c:	ldr	x0, [x0]
  41d950:	mov	x1, x0
  41d954:	ldr	x0, [sp, #32]
  41d958:	bl	40cb6c <error@@Base+0xad24>
  41d95c:	strb	w0, [sp, #103]
  41d960:	ldrb	w0, [sp, #103]
  41d964:	eor	w0, w0, #0x1
  41d968:	and	w0, w0, #0xff
  41d96c:	and	x0, x0, #0xff
  41d970:	cmp	x0, #0x0
  41d974:	b.eq	41d988 <error@@Base+0x1bb40>  // b.none
  41d978:	ldr	x0, [sp, #88]
  41d97c:	bl	401a40 <free@plt>
  41d980:	mov	w0, #0xc                   	// #12
  41d984:	b	41d9b4 <error@@Base+0x1bb6c>
  41d988:	ldr	x0, [sp, #152]
  41d98c:	add	x0, x0, #0x1
  41d990:	str	x0, [sp, #152]
  41d994:	ldr	x0, [sp, #40]
  41d998:	ldr	x0, [x0, #8]
  41d99c:	ldr	x1, [sp, #152]
  41d9a0:	cmp	x1, x0
  41d9a4:	b.lt	41d734 <error@@Base+0x1b8ec>  // b.tstop
  41d9a8:	ldr	x0, [sp, #88]
  41d9ac:	bl	401a40 <free@plt>
  41d9b0:	mov	w0, #0x0                   	// #0
  41d9b4:	ldr	x19, [sp, #16]
  41d9b8:	ldp	x29, x30, [sp], #160
  41d9bc:	ret
  41d9c0:	stp	x29, x30, [sp, #-112]!
  41d9c4:	mov	x29, sp
  41d9c8:	str	x0, [sp, #40]
  41d9cc:	str	x1, [sp, #32]
  41d9d0:	str	x2, [sp, #24]
  41d9d4:	str	w3, [sp, #20]
  41d9d8:	ldr	x0, [sp, #32]
  41d9dc:	ldr	x1, [x0, #8]
  41d9e0:	add	x0, sp, #0x30
  41d9e4:	bl	40bc30 <error@@Base+0x9de8>
  41d9e8:	str	w0, [sp, #100]
  41d9ec:	ldr	w0, [sp, #100]
  41d9f0:	cmp	w0, #0x0
  41d9f4:	cset	w0, ne  // ne = any
  41d9f8:	and	w0, w0, #0xff
  41d9fc:	and	x0, x0, #0xff
  41da00:	cmp	x0, #0x0
  41da04:	b.eq	41da10 <error@@Base+0x1bbc8>  // b.none
  41da08:	ldr	w0, [sp, #100]
  41da0c:	b	41db50 <error@@Base+0x1bd08>
  41da10:	str	xzr, [sp, #104]
  41da14:	b	41db10 <error@@Base+0x1bcc8>
  41da18:	ldr	x0, [sp, #32]
  41da1c:	ldr	x1, [x0, #16]
  41da20:	ldr	x0, [sp, #104]
  41da24:	lsl	x0, x0, #3
  41da28:	add	x0, x1, x0
  41da2c:	ldr	x0, [x0]
  41da30:	str	x0, [sp, #88]
  41da34:	ldr	x0, [sp, #40]
  41da38:	ldr	x2, [x0, #48]
  41da3c:	ldr	x1, [sp, #88]
  41da40:	mov	x0, x1
  41da44:	lsl	x0, x0, #1
  41da48:	add	x0, x0, x1
  41da4c:	lsl	x0, x0, #3
  41da50:	add	x0, x2, x0
  41da54:	str	x0, [sp, #80]
  41da58:	ldr	w3, [sp, #20]
  41da5c:	ldr	x2, [sp, #24]
  41da60:	ldr	x1, [sp, #80]
  41da64:	ldr	x0, [sp, #40]
  41da68:	bl	41ced8 <error@@Base+0x1b090>
  41da6c:	str	x0, [sp, #72]
  41da70:	ldr	x0, [sp, #72]
  41da74:	cmn	x0, #0x1
  41da78:	b.ne	41dab8 <error@@Base+0x1bc70>  // b.any
  41da7c:	add	x0, sp, #0x30
  41da80:	ldr	x1, [sp, #80]
  41da84:	bl	40c720 <error@@Base+0xa8d8>
  41da88:	str	w0, [sp, #100]
  41da8c:	ldr	w0, [sp, #100]
  41da90:	cmp	w0, #0x0
  41da94:	cset	w0, ne  // ne = any
  41da98:	and	w0, w0, #0xff
  41da9c:	and	x0, x0, #0xff
  41daa0:	cmp	x0, #0x0
  41daa4:	b.eq	41db04 <error@@Base+0x1bcbc>  // b.none
  41daa8:	ldr	x0, [sp, #64]
  41daac:	bl	401a40 <free@plt>
  41dab0:	ldr	w0, [sp, #100]
  41dab4:	b	41db50 <error@@Base+0x1bd08>
  41dab8:	add	x0, sp, #0x30
  41dabc:	ldr	w4, [sp, #20]
  41dac0:	ldr	x3, [sp, #24]
  41dac4:	ldr	x2, [sp, #88]
  41dac8:	mov	x1, x0
  41dacc:	ldr	x0, [sp, #40]
  41dad0:	bl	41db58 <error@@Base+0x1bd10>
  41dad4:	str	w0, [sp, #100]
  41dad8:	ldr	w0, [sp, #100]
  41dadc:	cmp	w0, #0x0
  41dae0:	cset	w0, ne  // ne = any
  41dae4:	and	w0, w0, #0xff
  41dae8:	and	x0, x0, #0xff
  41daec:	cmp	x0, #0x0
  41daf0:	b.eq	41db04 <error@@Base+0x1bcbc>  // b.none
  41daf4:	ldr	x0, [sp, #64]
  41daf8:	bl	401a40 <free@plt>
  41dafc:	ldr	w0, [sp, #100]
  41db00:	b	41db50 <error@@Base+0x1bd08>
  41db04:	ldr	x0, [sp, #104]
  41db08:	add	x0, x0, #0x1
  41db0c:	str	x0, [sp, #104]
  41db10:	ldr	x0, [sp, #32]
  41db14:	ldr	x0, [x0, #8]
  41db18:	ldr	x1, [sp, #104]
  41db1c:	cmp	x1, x0
  41db20:	b.lt	41da18 <error@@Base+0x1bbd0>  // b.tstop
  41db24:	ldr	x0, [sp, #32]
  41db28:	ldr	x0, [x0, #16]
  41db2c:	bl	401a40 <free@plt>
  41db30:	ldr	x0, [sp, #32]
  41db34:	mov	x3, x0
  41db38:	add	x2, sp, #0x30
  41db3c:	ldp	x0, x1, [x2]
  41db40:	stp	x0, x1, [x3]
  41db44:	ldr	x0, [x2, #16]
  41db48:	str	x0, [x3, #16]
  41db4c:	mov	w0, #0x0                   	// #0
  41db50:	ldp	x29, x30, [sp], #112
  41db54:	ret
  41db58:	stp	x29, x30, [sp, #-80]!
  41db5c:	mov	x29, sp
  41db60:	str	x0, [sp, #56]
  41db64:	str	x1, [sp, #48]
  41db68:	str	x2, [sp, #40]
  41db6c:	str	x3, [sp, #32]
  41db70:	str	w4, [sp, #28]
  41db74:	ldr	x0, [sp, #40]
  41db78:	str	x0, [sp, #72]
  41db7c:	b	41dd28 <error@@Base+0x1bee0>
  41db80:	ldr	x0, [sp, #56]
  41db84:	ldr	x1, [x0]
  41db88:	ldr	x0, [sp, #72]
  41db8c:	lsl	x0, x0, #4
  41db90:	add	x0, x1, x0
  41db94:	ldrb	w0, [x0, #8]
  41db98:	mov	w1, w0
  41db9c:	ldr	w0, [sp, #28]
  41dba0:	cmp	w0, w1
  41dba4:	b.ne	41dc08 <error@@Base+0x1bdc0>  // b.any
  41dba8:	ldr	x0, [sp, #56]
  41dbac:	ldr	x1, [x0]
  41dbb0:	ldr	x0, [sp, #72]
  41dbb4:	lsl	x0, x0, #4
  41dbb8:	add	x0, x1, x0
  41dbbc:	ldr	x0, [x0]
  41dbc0:	ldr	x1, [sp, #32]
  41dbc4:	cmp	x1, x0
  41dbc8:	b.ne	41dc08 <error@@Base+0x1bdc0>  // b.any
  41dbcc:	ldr	w0, [sp, #28]
  41dbd0:	cmp	w0, #0x9
  41dbd4:	b.ne	41dd40 <error@@Base+0x1bef8>  // b.any
  41dbd8:	ldr	x1, [sp, #72]
  41dbdc:	ldr	x0, [sp, #48]
  41dbe0:	bl	40cb6c <error@@Base+0xad24>
  41dbe4:	strb	w0, [sp, #71]
  41dbe8:	ldrb	w0, [sp, #71]
  41dbec:	eor	w0, w0, #0x1
  41dbf0:	and	w0, w0, #0xff
  41dbf4:	and	x0, x0, #0xff
  41dbf8:	cmp	x0, #0x0
  41dbfc:	b.eq	41dd40 <error@@Base+0x1bef8>  // b.none
  41dc00:	mov	w0, #0xc                   	// #12
  41dc04:	b	41dd50 <error@@Base+0x1bf08>
  41dc08:	ldr	x1, [sp, #72]
  41dc0c:	ldr	x0, [sp, #48]
  41dc10:	bl	40cb6c <error@@Base+0xad24>
  41dc14:	strb	w0, [sp, #71]
  41dc18:	ldrb	w0, [sp, #71]
  41dc1c:	eor	w0, w0, #0x1
  41dc20:	and	w0, w0, #0xff
  41dc24:	and	x0, x0, #0xff
  41dc28:	cmp	x0, #0x0
  41dc2c:	b.eq	41dc38 <error@@Base+0x1bdf0>  // b.none
  41dc30:	mov	w0, #0xc                   	// #12
  41dc34:	b	41dd50 <error@@Base+0x1bf08>
  41dc38:	ldr	x0, [sp, #56]
  41dc3c:	ldr	x2, [x0, #40]
  41dc40:	ldr	x1, [sp, #72]
  41dc44:	mov	x0, x1
  41dc48:	lsl	x0, x0, #1
  41dc4c:	add	x0, x0, x1
  41dc50:	lsl	x0, x0, #3
  41dc54:	add	x0, x2, x0
  41dc58:	ldr	x0, [x0, #8]
  41dc5c:	cmp	x0, #0x0
  41dc60:	b.eq	41dd48 <error@@Base+0x1bf00>  // b.none
  41dc64:	ldr	x0, [sp, #56]
  41dc68:	ldr	x2, [x0, #40]
  41dc6c:	ldr	x1, [sp, #72]
  41dc70:	mov	x0, x1
  41dc74:	lsl	x0, x0, #1
  41dc78:	add	x0, x0, x1
  41dc7c:	lsl	x0, x0, #3
  41dc80:	add	x0, x2, x0
  41dc84:	ldr	x0, [x0, #8]
  41dc88:	cmp	x0, #0x2
  41dc8c:	b.ne	41dcfc <error@@Base+0x1beb4>  // b.any
  41dc90:	ldr	x0, [sp, #56]
  41dc94:	ldr	x2, [x0, #40]
  41dc98:	ldr	x1, [sp, #72]
  41dc9c:	mov	x0, x1
  41dca0:	lsl	x0, x0, #1
  41dca4:	add	x0, x0, x1
  41dca8:	lsl	x0, x0, #3
  41dcac:	add	x0, x2, x0
  41dcb0:	ldr	x0, [x0, #16]
  41dcb4:	add	x0, x0, #0x8
  41dcb8:	ldr	x0, [x0]
  41dcbc:	ldr	w4, [sp, #28]
  41dcc0:	ldr	x3, [sp, #32]
  41dcc4:	mov	x2, x0
  41dcc8:	ldr	x1, [sp, #48]
  41dccc:	ldr	x0, [sp, #56]
  41dcd0:	bl	41db58 <error@@Base+0x1bd10>
  41dcd4:	str	w0, [sp, #64]
  41dcd8:	ldr	w0, [sp, #64]
  41dcdc:	cmp	w0, #0x0
  41dce0:	cset	w0, ne  // ne = any
  41dce4:	and	w0, w0, #0xff
  41dce8:	and	x0, x0, #0xff
  41dcec:	cmp	x0, #0x0
  41dcf0:	b.eq	41dcfc <error@@Base+0x1beb4>  // b.none
  41dcf4:	ldr	w0, [sp, #64]
  41dcf8:	b	41dd50 <error@@Base+0x1bf08>
  41dcfc:	ldr	x0, [sp, #56]
  41dd00:	ldr	x2, [x0, #40]
  41dd04:	ldr	x1, [sp, #72]
  41dd08:	mov	x0, x1
  41dd0c:	lsl	x0, x0, #1
  41dd10:	add	x0, x0, x1
  41dd14:	lsl	x0, x0, #3
  41dd18:	add	x0, x2, x0
  41dd1c:	ldr	x0, [x0, #16]
  41dd20:	ldr	x0, [x0]
  41dd24:	str	x0, [sp, #72]
  41dd28:	ldr	x1, [sp, #72]
  41dd2c:	ldr	x0, [sp, #48]
  41dd30:	bl	40cf28 <error@@Base+0xb0e0>
  41dd34:	cmp	x0, #0x0
  41dd38:	b.eq	41db80 <error@@Base+0x1bd38>  // b.none
  41dd3c:	b	41dd4c <error@@Base+0x1bf04>
  41dd40:	nop
  41dd44:	b	41dd4c <error@@Base+0x1bf04>
  41dd48:	nop
  41dd4c:	mov	w0, #0x0                   	// #0
  41dd50:	ldp	x29, x30, [sp], #80
  41dd54:	ret
  41dd58:	stp	x29, x30, [sp, #-192]!
  41dd5c:	mov	x29, sp
  41dd60:	str	x19, [sp, #16]
  41dd64:	str	x0, [sp, #72]
  41dd68:	str	x1, [sp, #64]
  41dd6c:	str	x2, [sp, #56]
  41dd70:	str	x3, [sp, #48]
  41dd74:	str	w4, [sp, #44]
  41dd78:	ldr	x0, [sp, #72]
  41dd7c:	ldr	x0, [x0, #152]
  41dd80:	str	x0, [sp, #176]
  41dd84:	ldr	x1, [sp, #56]
  41dd88:	ldr	x0, [sp, #72]
  41dd8c:	bl	420394 <error@@Base+0x1e54c>
  41dd90:	str	x0, [sp, #168]
  41dd94:	ldr	x0, [sp, #168]
  41dd98:	cmn	x0, #0x1
  41dd9c:	b.ne	41dda8 <error@@Base+0x1bf60>  // b.any
  41dda0:	mov	w0, #0x0                   	// #0
  41dda4:	b	41e13c <error@@Base+0x1c2f4>
  41dda8:	nop
  41ddac:	ldr	x0, [sp, #72]
  41ddb0:	ldr	x2, [x0, #216]
  41ddb4:	ldr	x1, [sp, #168]
  41ddb8:	mov	x0, x1
  41ddbc:	lsl	x0, x0, #2
  41ddc0:	add	x0, x0, x1
  41ddc4:	lsl	x0, x0, #3
  41ddc8:	add	x0, x2, x0
  41ddcc:	str	x0, [sp, #184]
  41ddd0:	ldr	x0, [sp, #184]
  41ddd4:	ldr	x0, [x0]
  41ddd8:	mov	x1, x0
  41dddc:	ldr	x0, [sp, #64]
  41dde0:	bl	40cf28 <error@@Base+0xb0e0>
  41dde4:	cmp	x0, #0x0
  41dde8:	b.eq	41e10c <error@@Base+0x1c2c4>  // b.none
  41ddec:	ldr	x0, [sp, #184]
  41ddf0:	ldr	x1, [x0, #24]
  41ddf4:	ldr	x0, [sp, #56]
  41ddf8:	add	x1, x1, x0
  41ddfc:	ldr	x0, [sp, #184]
  41de00:	ldr	x0, [x0, #16]
  41de04:	sub	x0, x1, x0
  41de08:	str	x0, [sp, #160]
  41de0c:	ldr	x1, [sp, #160]
  41de10:	ldr	x0, [sp, #56]
  41de14:	cmp	x1, x0
  41de18:	b.ne	41df4c <error@@Base+0x1c104>  // b.any
  41de1c:	ldr	x0, [sp, #176]
  41de20:	ldr	x1, [x0, #40]
  41de24:	ldr	x0, [sp, #184]
  41de28:	ldr	x0, [x0]
  41de2c:	mov	x2, x0
  41de30:	mov	x0, x2
  41de34:	lsl	x0, x0, #1
  41de38:	add	x0, x0, x2
  41de3c:	lsl	x0, x0, #3
  41de40:	add	x0, x1, x0
  41de44:	ldr	x0, [x0, #16]
  41de48:	ldr	x0, [x0]
  41de4c:	str	x0, [sp, #152]
  41de50:	ldr	x1, [sp, #152]
  41de54:	ldr	x0, [sp, #64]
  41de58:	bl	40cf28 <error@@Base+0xb0e0>
  41de5c:	cmp	x0, #0x0
  41de60:	b.ne	41e114 <error@@Base+0x1c2cc>  // b.any
  41de64:	add	x0, sp, #0x70
  41de68:	ldr	x1, [sp, #152]
  41de6c:	bl	40bca0 <error@@Base+0x9e58>
  41de70:	str	w0, [sp, #136]
  41de74:	add	x0, sp, #0x70
  41de78:	ldr	w3, [sp, #44]
  41de7c:	ldr	x2, [sp, #48]
  41de80:	mov	x1, x0
  41de84:	ldr	x0, [sp, #176]
  41de88:	bl	41d9c0 <error@@Base+0x1bb78>
  41de8c:	str	w0, [sp, #144]
  41de90:	add	x0, sp, #0x70
  41de94:	mov	x1, x0
  41de98:	ldr	x0, [sp, #64]
  41de9c:	bl	40c720 <error@@Base+0xa8d8>
  41dea0:	str	w0, [sp, #140]
  41dea4:	ldr	x0, [sp, #128]
  41dea8:	bl	401a40 <free@plt>
  41deac:	ldr	w0, [sp, #136]
  41deb0:	cmp	w0, #0x0
  41deb4:	cset	w0, ne  // ne = any
  41deb8:	and	w0, w0, #0xff
  41debc:	and	x0, x0, #0xff
  41dec0:	cmp	x0, #0x0
  41dec4:	b.ne	41dee4 <error@@Base+0x1c09c>  // b.any
  41dec8:	ldr	w0, [sp, #144]
  41decc:	cmp	w0, #0x0
  41ded0:	cset	w0, ne  // ne = any
  41ded4:	and	w0, w0, #0xff
  41ded8:	and	x0, x0, #0xff
  41dedc:	cmp	x0, #0x0
  41dee0:	b.eq	41deec <error@@Base+0x1c0a4>  // b.none
  41dee4:	mov	w0, #0x1                   	// #1
  41dee8:	b	41def0 <error@@Base+0x1c0a8>
  41deec:	mov	w0, #0x0                   	// #0
  41def0:	cmp	w0, #0x0
  41def4:	b.ne	41df14 <error@@Base+0x1c0cc>  // b.any
  41def8:	ldr	w0, [sp, #140]
  41defc:	cmp	w0, #0x0
  41df00:	cset	w0, ne  // ne = any
  41df04:	and	w0, w0, #0xff
  41df08:	and	x0, x0, #0xff
  41df0c:	cmp	x0, #0x0
  41df10:	b.eq	41ddac <error@@Base+0x1bf64>  // b.none
  41df14:	ldr	w0, [sp, #136]
  41df18:	cmp	w0, #0x0
  41df1c:	b.ne	41df3c <error@@Base+0x1c0f4>  // b.any
  41df20:	ldr	w0, [sp, #144]
  41df24:	cmp	w0, #0x0
  41df28:	b.eq	41df34 <error@@Base+0x1c0ec>  // b.none
  41df2c:	ldr	w0, [sp, #144]
  41df30:	b	41df40 <error@@Base+0x1c0f8>
  41df34:	ldr	w0, [sp, #140]
  41df38:	b	41df40 <error@@Base+0x1c0f8>
  41df3c:	ldr	w0, [sp, #136]
  41df40:	str	w0, [sp, #136]
  41df44:	ldr	w0, [sp, #136]
  41df48:	b	41e13c <error@@Base+0x1c2f4>
  41df4c:	ldr	x0, [sp, #176]
  41df50:	ldr	x1, [x0, #24]
  41df54:	ldr	x0, [sp, #184]
  41df58:	ldr	x0, [x0]
  41df5c:	lsl	x0, x0, #3
  41df60:	add	x0, x1, x0
  41df64:	ldr	x0, [x0]
  41df68:	str	x0, [sp, #152]
  41df6c:	ldr	x0, [sp, #72]
  41df70:	ldr	x1, [x0, #184]
  41df74:	ldr	x0, [sp, #160]
  41df78:	lsl	x0, x0, #3
  41df7c:	add	x0, x1, x0
  41df80:	ldr	x0, [x0]
  41df84:	cmp	x0, #0x0
  41df88:	b.eq	41e050 <error@@Base+0x1c208>  // b.none
  41df8c:	ldr	x0, [sp, #72]
  41df90:	ldr	x1, [x0, #184]
  41df94:	ldr	x0, [sp, #160]
  41df98:	lsl	x0, x0, #3
  41df9c:	add	x0, x1, x0
  41dfa0:	ldr	x0, [x0]
  41dfa4:	add	x0, x0, #0x8
  41dfa8:	ldr	x1, [sp, #152]
  41dfac:	bl	40cf28 <error@@Base+0xb0e0>
  41dfb0:	cmp	x0, #0x0
  41dfb4:	b.ne	41e11c <error@@Base+0x1c2d4>  // b.any
  41dfb8:	ldr	x0, [sp, #72]
  41dfbc:	ldr	x1, [x0, #184]
  41dfc0:	ldr	x0, [sp, #160]
  41dfc4:	lsl	x0, x0, #3
  41dfc8:	add	x0, x1, x0
  41dfcc:	ldr	x0, [x0]
  41dfd0:	add	x1, x0, #0x8
  41dfd4:	add	x0, sp, #0x58
  41dfd8:	bl	40be38 <error@@Base+0x9ff0>
  41dfdc:	str	w0, [sp, #136]
  41dfe0:	add	x0, sp, #0x58
  41dfe4:	ldr	x1, [sp, #152]
  41dfe8:	bl	40cb6c <error@@Base+0xad24>
  41dfec:	strb	w0, [sp, #151]
  41dff0:	ldr	w0, [sp, #136]
  41dff4:	cmp	w0, #0x0
  41dff8:	cset	w0, ne  // ne = any
  41dffc:	and	w0, w0, #0xff
  41e000:	and	x0, x0, #0xff
  41e004:	cmp	x0, #0x0
  41e008:	b.ne	41e024 <error@@Base+0x1c1dc>  // b.any
  41e00c:	ldrb	w0, [sp, #151]
  41e010:	eor	w0, w0, #0x1
  41e014:	and	w0, w0, #0xff
  41e018:	and	x0, x0, #0xff
  41e01c:	cmp	x0, #0x0
  41e020:	b.eq	41e084 <error@@Base+0x1c23c>  // b.none
  41e024:	ldr	x0, [sp, #104]
  41e028:	bl	401a40 <free@plt>
  41e02c:	ldr	w0, [sp, #136]
  41e030:	cmp	w0, #0x0
  41e034:	b.eq	41e040 <error@@Base+0x1c1f8>  // b.none
  41e038:	ldr	w0, [sp, #136]
  41e03c:	b	41e044 <error@@Base+0x1c1fc>
  41e040:	mov	w0, #0xc                   	// #12
  41e044:	str	w0, [sp, #136]
  41e048:	ldr	w0, [sp, #136]
  41e04c:	b	41e13c <error@@Base+0x1c2f4>
  41e050:	add	x0, sp, #0x58
  41e054:	ldr	x1, [sp, #152]
  41e058:	bl	40bca0 <error@@Base+0x9e58>
  41e05c:	str	w0, [sp, #136]
  41e060:	ldr	w0, [sp, #136]
  41e064:	cmp	w0, #0x0
  41e068:	cset	w0, ne  // ne = any
  41e06c:	and	w0, w0, #0xff
  41e070:	and	x0, x0, #0xff
  41e074:	cmp	x0, #0x0
  41e078:	b.eq	41e084 <error@@Base+0x1c23c>  // b.none
  41e07c:	ldr	w0, [sp, #136]
  41e080:	b	41e13c <error@@Base+0x1c2f4>
  41e084:	ldr	x0, [sp, #72]
  41e088:	ldr	x1, [x0, #184]
  41e08c:	ldr	x0, [sp, #160]
  41e090:	lsl	x0, x0, #3
  41e094:	add	x19, x1, x0
  41e098:	add	x1, sp, #0x58
  41e09c:	add	x0, sp, #0x88
  41e0a0:	mov	x2, x1
  41e0a4:	ldr	x1, [sp, #176]
  41e0a8:	bl	40d4e8 <error@@Base+0xb6a0>
  41e0ac:	str	x0, [x19]
  41e0b0:	ldr	x0, [sp, #104]
  41e0b4:	bl	401a40 <free@plt>
  41e0b8:	ldr	x0, [sp, #72]
  41e0bc:	ldr	x1, [x0, #184]
  41e0c0:	ldr	x0, [sp, #160]
  41e0c4:	lsl	x0, x0, #3
  41e0c8:	add	x0, x1, x0
  41e0cc:	ldr	x0, [x0]
  41e0d0:	cmp	x0, #0x0
  41e0d4:	cset	w0, eq  // eq = none
  41e0d8:	and	w0, w0, #0xff
  41e0dc:	and	x0, x0, #0xff
  41e0e0:	cmp	x0, #0x0
  41e0e4:	b.eq	41e120 <error@@Base+0x1c2d8>  // b.none
  41e0e8:	ldr	w0, [sp, #136]
  41e0ec:	cmp	w0, #0x0
  41e0f0:	cset	w0, ne  // ne = any
  41e0f4:	and	w0, w0, #0xff
  41e0f8:	and	x0, x0, #0xff
  41e0fc:	cmp	x0, #0x0
  41e100:	b.eq	41e120 <error@@Base+0x1c2d8>  // b.none
  41e104:	ldr	w0, [sp, #136]
  41e108:	b	41e13c <error@@Base+0x1c2f4>
  41e10c:	nop
  41e110:	b	41e120 <error@@Base+0x1c2d8>
  41e114:	nop
  41e118:	b	41e120 <error@@Base+0x1c2d8>
  41e11c:	nop
  41e120:	ldr	x0, [sp, #184]
  41e124:	add	x1, x0, #0x28
  41e128:	str	x1, [sp, #184]
  41e12c:	ldrb	w0, [x0, #32]
  41e130:	cmp	w0, #0x0
  41e134:	b.ne	41ddd0 <error@@Base+0x1bf88>  // b.any
  41e138:	mov	w0, #0x0                   	// #0
  41e13c:	ldr	x19, [sp, #16]
  41e140:	ldp	x29, x30, [sp], #192
  41e144:	ret
  41e148:	stp	x29, x30, [sp, #-256]!
  41e14c:	mov	x29, sp
  41e150:	str	x19, [sp, #16]
  41e154:	str	x0, [x29, #40]
  41e158:	str	x1, [x29, #32]
  41e15c:	strb	wzr, [x29, #235]
  41e160:	strb	wzr, [x29, #191]
  41e164:	strb	wzr, [x29, #215]
  41e168:	str	xzr, [x29, #192]
  41e16c:	mov	x0, #0x3800                	// #14336
  41e170:	bl	401850 <malloc@plt>
  41e174:	str	x0, [x29, #176]
  41e178:	ldr	x0, [x29, #176]
  41e17c:	cmp	x0, #0x0
  41e180:	cset	w0, eq  // eq = none
  41e184:	and	w0, w0, #0xff
  41e188:	and	x0, x0, #0xff
  41e18c:	cmp	x0, #0x0
  41e190:	b.eq	41e19c <error@@Base+0x1c354>  // b.none
  41e194:	mov	w0, #0x0                   	// #0
  41e198:	b	41ebd8 <error@@Base+0x1cd90>
  41e19c:	mov	w0, #0x1                   	// #1
  41e1a0:	strb	w0, [x29, #191]
  41e1a4:	ldr	x0, [x29, #176]
  41e1a8:	str	x0, [x29, #168]
  41e1ac:	ldr	x1, [x29, #176]
  41e1b0:	mov	x0, #0x1800                	// #6144
  41e1b4:	add	x0, x1, x0
  41e1b8:	str	x0, [x29, #160]
  41e1bc:	ldr	x0, [x29, #32]
  41e1c0:	str	xzr, [x0, #88]
  41e1c4:	ldr	x0, [x29, #32]
  41e1c8:	ldr	x1, [x0, #88]
  41e1cc:	ldr	x0, [x29, #32]
  41e1d0:	str	x1, [x0, #96]
  41e1d4:	ldr	x3, [x29, #160]
  41e1d8:	ldr	x2, [x29, #168]
  41e1dc:	ldr	x1, [x29, #32]
  41e1e0:	ldr	x0, [x29, #40]
  41e1e4:	bl	41ebe8 <error@@Base+0x1cda0>
  41e1e8:	str	x0, [x29, #152]
  41e1ec:	ldr	x0, [x29, #152]
  41e1f0:	cmp	x0, #0x0
  41e1f4:	cset	w0, le
  41e1f8:	and	w0, w0, #0xff
  41e1fc:	and	x0, x0, #0xff
  41e200:	cmp	x0, #0x0
  41e204:	b.eq	41e278 <error@@Base+0x1c430>  // b.none
  41e208:	ldrb	w0, [x29, #191]
  41e20c:	cmp	w0, #0x0
  41e210:	b.eq	41e21c <error@@Base+0x1c3d4>  // b.none
  41e214:	ldr	x0, [x29, #176]
  41e218:	bl	401a40 <free@plt>
  41e21c:	ldr	x0, [x29, #152]
  41e220:	cmp	x0, #0x0
  41e224:	b.ne	41e270 <error@@Base+0x1c428>  // b.any
  41e228:	mov	x1, #0x100                 	// #256
  41e22c:	mov	x0, #0x8                   	// #8
  41e230:	bl	4018e0 <calloc@plt>
  41e234:	mov	x1, x0
  41e238:	ldr	x0, [x29, #32]
  41e23c:	str	x1, [x0, #88]
  41e240:	ldr	x0, [x29, #32]
  41e244:	ldr	x0, [x0, #88]
  41e248:	cmp	x0, #0x0
  41e24c:	cset	w0, eq  // eq = none
  41e250:	and	w0, w0, #0xff
  41e254:	and	x0, x0, #0xff
  41e258:	cmp	x0, #0x0
  41e25c:	b.eq	41e268 <error@@Base+0x1c420>  // b.none
  41e260:	mov	w0, #0x0                   	// #0
  41e264:	b	41ebd8 <error@@Base+0x1cd90>
  41e268:	mov	w0, #0x1                   	// #1
  41e26c:	b	41ebd8 <error@@Base+0x1cd90>
  41e270:	mov	w0, #0x0                   	// #0
  41e274:	b	41ebd8 <error@@Base+0x1cd90>
  41e278:	ldr	x0, [x29, #152]
  41e27c:	add	x1, x0, #0x1
  41e280:	add	x0, x29, #0x58
  41e284:	bl	40bc30 <error@@Base+0x9de8>
  41e288:	str	w0, [x29, #116]
  41e28c:	ldr	w0, [x29, #116]
  41e290:	cmp	w0, #0x0
  41e294:	cset	w0, ne  // ne = any
  41e298:	and	w0, w0, #0xff
  41e29c:	and	x0, x0, #0xff
  41e2a0:	cmp	x0, #0x0
  41e2a4:	b.ne	41e37c <error@@Base+0x1c534>  // b.any
  41e2a8:	mov	x0, #0xa855                	// #43093
  41e2ac:	movk	x0, #0xaaaa, lsl #16
  41e2b0:	movk	x0, #0xaaaa, lsl #32
  41e2b4:	movk	x0, #0xaaa, lsl #48
  41e2b8:	str	x0, [x29, #144]
  41e2bc:	ldr	x0, [x29, #152]
  41e2c0:	ldr	x1, [x29, #144]
  41e2c4:	cmp	x1, x0
  41e2c8:	cset	w0, cc  // cc = lo, ul, last
  41e2cc:	and	w0, w0, #0xff
  41e2d0:	and	x0, x0, #0xff
  41e2d4:	cmp	x0, #0x0
  41e2d8:	b.ne	41e384 <error@@Base+0x1c53c>  // b.any
  41e2dc:	ldr	x1, [x29, #152]
  41e2e0:	mov	x0, x1
  41e2e4:	lsl	x0, x0, #1
  41e2e8:	add	x0, x0, x1
  41e2ec:	lsl	x0, x0, #3
  41e2f0:	mov	x1, x0
  41e2f4:	mov	x0, #0x3800                	// #14336
  41e2f8:	add	x0, x1, x0
  41e2fc:	cmp	x0, #0xfbf
  41e300:	b.hi	41e340 <error@@Base+0x1c4f8>  // b.pmore
  41e304:	ldr	x1, [x29, #152]
  41e308:	mov	x0, x1
  41e30c:	lsl	x0, x0, #1
  41e310:	add	x0, x0, x1
  41e314:	lsl	x0, x0, #3
  41e318:	add	x0, x0, #0xf
  41e31c:	lsr	x0, x0, #4
  41e320:	lsl	x0, x0, #4
  41e324:	sub	sp, sp, x0
  41e328:	mov	x0, sp
  41e32c:	add	x0, x0, #0xf
  41e330:	lsr	x0, x0, #4
  41e334:	lsl	x0, x0, #4
  41e338:	str	x0, [x29, #192]
  41e33c:	b	41e43c <error@@Base+0x1c5f4>
  41e340:	ldr	x1, [x29, #152]
  41e344:	mov	x0, x1
  41e348:	lsl	x0, x0, #1
  41e34c:	add	x0, x0, x1
  41e350:	lsl	x0, x0, #3
  41e354:	bl	401850 <malloc@plt>
  41e358:	str	x0, [x29, #192]
  41e35c:	ldr	x0, [x29, #192]
  41e360:	cmp	x0, #0x0
  41e364:	cset	w0, eq  // eq = none
  41e368:	and	w0, w0, #0xff
  41e36c:	and	x0, x0, #0xff
  41e370:	cmp	x0, #0x0
  41e374:	b.eq	41e434 <error@@Base+0x1c5ec>  // b.none
  41e378:	b	41e3b0 <error@@Base+0x1c568>
  41e37c:	nop
  41e380:	b	41e3b0 <error@@Base+0x1c568>
  41e384:	nop
  41e388:	b	41e3b0 <error@@Base+0x1c568>
  41e38c:	nop
  41e390:	b	41e3b0 <error@@Base+0x1c568>
  41e394:	nop
  41e398:	b	41e3b0 <error@@Base+0x1c568>
  41e39c:	nop
  41e3a0:	b	41e3b0 <error@@Base+0x1c568>
  41e3a4:	nop
  41e3a8:	b	41e3b0 <error@@Base+0x1c568>
  41e3ac:	nop
  41e3b0:	ldrb	w0, [x29, #215]
  41e3b4:	cmp	w0, #0x0
  41e3b8:	b.eq	41e3c4 <error@@Base+0x1c57c>  // b.none
  41e3bc:	ldr	x0, [x29, #192]
  41e3c0:	bl	401a40 <free@plt>
  41e3c4:	ldr	x0, [x29, #104]
  41e3c8:	bl	401a40 <free@plt>
  41e3cc:	str	xzr, [x29, #248]
  41e3d0:	b	41e408 <error@@Base+0x1c5c0>
  41e3d4:	ldr	x1, [x29, #248]
  41e3d8:	mov	x0, x1
  41e3dc:	lsl	x0, x0, #1
  41e3e0:	add	x0, x0, x1
  41e3e4:	lsl	x0, x0, #3
  41e3e8:	mov	x1, x0
  41e3ec:	ldr	x0, [x29, #168]
  41e3f0:	add	x0, x0, x1
  41e3f4:	ldr	x0, [x0, #16]
  41e3f8:	bl	401a40 <free@plt>
  41e3fc:	ldr	x0, [x29, #248]
  41e400:	add	x0, x0, #0x1
  41e404:	str	x0, [x29, #248]
  41e408:	ldr	x1, [x29, #248]
  41e40c:	ldr	x0, [x29, #152]
  41e410:	cmp	x1, x0
  41e414:	b.lt	41e3d4 <error@@Base+0x1c58c>  // b.tstop
  41e418:	ldrb	w0, [x29, #191]
  41e41c:	cmp	w0, #0x0
  41e420:	b.eq	41e42c <error@@Base+0x1c5e4>  // b.none
  41e424:	ldr	x0, [x29, #176]
  41e428:	bl	401a40 <free@plt>
  41e42c:	mov	w0, #0x0                   	// #0
  41e430:	b	41ebd8 <error@@Base+0x1cd90>
  41e434:	mov	w0, #0x1                   	// #1
  41e438:	strb	w0, [x29, #215]
  41e43c:	ldr	x0, [x29, #152]
  41e440:	lsl	x0, x0, #3
  41e444:	ldr	x1, [x29, #192]
  41e448:	add	x0, x1, x0
  41e44c:	str	x0, [x29, #136]
  41e450:	ldr	x0, [x29, #152]
  41e454:	lsl	x0, x0, #3
  41e458:	ldr	x1, [x29, #136]
  41e45c:	add	x0, x1, x0
  41e460:	str	x0, [x29, #128]
  41e464:	add	x0, x29, #0x38
  41e468:	bl	409018 <error@@Base+0x71d0>
  41e46c:	str	xzr, [x29, #248]
  41e470:	b	41e7a0 <error@@Base+0x1c958>
  41e474:	str	xzr, [x29, #96]
  41e478:	str	xzr, [x29, #240]
  41e47c:	b	41e52c <error@@Base+0x1c6e4>
  41e480:	ldr	x0, [x29, #40]
  41e484:	ldr	x2, [x0, #24]
  41e488:	ldr	x1, [x29, #248]
  41e48c:	mov	x0, x1
  41e490:	lsl	x0, x0, #1
  41e494:	add	x0, x0, x1
  41e498:	lsl	x0, x0, #3
  41e49c:	mov	x1, x0
  41e4a0:	ldr	x0, [x29, #168]
  41e4a4:	add	x0, x0, x1
  41e4a8:	ldr	x1, [x0, #16]
  41e4ac:	ldr	x0, [x29, #240]
  41e4b0:	lsl	x0, x0, #3
  41e4b4:	add	x0, x1, x0
  41e4b8:	ldr	x0, [x0]
  41e4bc:	lsl	x0, x0, #3
  41e4c0:	add	x0, x2, x0
  41e4c4:	ldr	x0, [x0]
  41e4c8:	str	x0, [x29, #120]
  41e4cc:	ldr	x0, [x29, #120]
  41e4d0:	cmn	x0, #0x1
  41e4d4:	b.eq	41e520 <error@@Base+0x1c6d8>  // b.none
  41e4d8:	ldr	x0, [x29, #40]
  41e4dc:	ldr	x2, [x0, #48]
  41e4e0:	ldr	x1, [x29, #120]
  41e4e4:	mov	x0, x1
  41e4e8:	lsl	x0, x0, #1
  41e4ec:	add	x0, x0, x1
  41e4f0:	lsl	x0, x0, #3
  41e4f4:	add	x1, x2, x0
  41e4f8:	add	x0, x29, #0x58
  41e4fc:	bl	40c720 <error@@Base+0xa8d8>
  41e500:	str	w0, [x29, #116]
  41e504:	ldr	w0, [x29, #116]
  41e508:	cmp	w0, #0x0
  41e50c:	cset	w0, ne  // ne = any
  41e510:	and	w0, w0, #0xff
  41e514:	and	x0, x0, #0xff
  41e518:	cmp	x0, #0x0
  41e51c:	b.ne	41e38c <error@@Base+0x1c544>  // b.any
  41e520:	ldr	x0, [x29, #240]
  41e524:	add	x0, x0, #0x1
  41e528:	str	x0, [x29, #240]
  41e52c:	ldr	x1, [x29, #248]
  41e530:	mov	x0, x1
  41e534:	lsl	x0, x0, #1
  41e538:	add	x0, x0, x1
  41e53c:	lsl	x0, x0, #3
  41e540:	mov	x1, x0
  41e544:	ldr	x0, [x29, #168]
  41e548:	add	x0, x0, x1
  41e54c:	ldr	x0, [x0, #8]
  41e550:	ldr	x1, [x29, #240]
  41e554:	cmp	x1, x0
  41e558:	b.lt	41e480 <error@@Base+0x1c638>  // b.tstop
  41e55c:	ldr	x0, [x29, #248]
  41e560:	lsl	x0, x0, #3
  41e564:	ldr	x1, [x29, #192]
  41e568:	add	x19, x1, x0
  41e56c:	add	x1, x29, #0x58
  41e570:	add	x0, x29, #0x74
  41e574:	mov	w3, #0x0                   	// #0
  41e578:	mov	x2, x1
  41e57c:	ldr	x1, [x29, #40]
  41e580:	bl	40d634 <error@@Base+0xb7ec>
  41e584:	str	x0, [x19]
  41e588:	ldr	x0, [x29, #248]
  41e58c:	lsl	x0, x0, #3
  41e590:	ldr	x1, [x29, #192]
  41e594:	add	x0, x1, x0
  41e598:	ldr	x0, [x0]
  41e59c:	cmp	x0, #0x0
  41e5a0:	cset	w0, eq  // eq = none
  41e5a4:	and	w0, w0, #0xff
  41e5a8:	and	x0, x0, #0xff
  41e5ac:	cmp	x0, #0x0
  41e5b0:	b.eq	41e5d0 <error@@Base+0x1c788>  // b.none
  41e5b4:	ldr	w0, [x29, #116]
  41e5b8:	cmp	w0, #0x0
  41e5bc:	cset	w0, ne  // ne = any
  41e5c0:	and	w0, w0, #0xff
  41e5c4:	and	x0, x0, #0xff
  41e5c8:	cmp	x0, #0x0
  41e5cc:	b.ne	41e394 <error@@Base+0x1c54c>  // b.any
  41e5d0:	ldr	x0, [x29, #248]
  41e5d4:	lsl	x0, x0, #3
  41e5d8:	ldr	x1, [x29, #192]
  41e5dc:	add	x0, x1, x0
  41e5e0:	ldr	x0, [x0]
  41e5e4:	ldrb	w0, [x0, #104]
  41e5e8:	and	w0, w0, #0xffffff80
  41e5ec:	and	w0, w0, #0xff
  41e5f0:	cmp	w0, #0x0
  41e5f4:	b.eq	41e72c <error@@Base+0x1c8e4>  // b.none
  41e5f8:	ldr	x0, [x29, #248]
  41e5fc:	lsl	x0, x0, #3
  41e600:	ldr	x1, [x29, #136]
  41e604:	add	x19, x1, x0
  41e608:	add	x1, x29, #0x58
  41e60c:	add	x0, x29, #0x74
  41e610:	mov	w3, #0x1                   	// #1
  41e614:	mov	x2, x1
  41e618:	ldr	x1, [x29, #40]
  41e61c:	bl	40d634 <error@@Base+0xb7ec>
  41e620:	str	x0, [x19]
  41e624:	ldr	x0, [x29, #248]
  41e628:	lsl	x0, x0, #3
  41e62c:	ldr	x1, [x29, #136]
  41e630:	add	x0, x1, x0
  41e634:	ldr	x0, [x0]
  41e638:	cmp	x0, #0x0
  41e63c:	cset	w0, eq  // eq = none
  41e640:	and	w0, w0, #0xff
  41e644:	and	x0, x0, #0xff
  41e648:	cmp	x0, #0x0
  41e64c:	b.eq	41e66c <error@@Base+0x1c824>  // b.none
  41e650:	ldr	w0, [x29, #116]
  41e654:	cmp	w0, #0x0
  41e658:	cset	w0, ne  // ne = any
  41e65c:	and	w0, w0, #0xff
  41e660:	and	x0, x0, #0xff
  41e664:	cmp	x0, #0x0
  41e668:	b.ne	41e39c <error@@Base+0x1c554>  // b.any
  41e66c:	ldr	x0, [x29, #248]
  41e670:	lsl	x0, x0, #3
  41e674:	ldr	x1, [x29, #192]
  41e678:	add	x0, x1, x0
  41e67c:	ldr	x1, [x0]
  41e680:	ldr	x0, [x29, #248]
  41e684:	lsl	x0, x0, #3
  41e688:	ldr	x2, [x29, #136]
  41e68c:	add	x0, x2, x0
  41e690:	ldr	x0, [x0]
  41e694:	cmp	x1, x0
  41e698:	b.eq	41e6b4 <error@@Base+0x1c86c>  // b.none
  41e69c:	ldr	x0, [x29, #40]
  41e6a0:	ldr	w0, [x0, #180]
  41e6a4:	cmp	w0, #0x1
  41e6a8:	b.le	41e6b4 <error@@Base+0x1c86c>
  41e6ac:	mov	w0, #0x1                   	// #1
  41e6b0:	strb	w0, [x29, #235]
  41e6b4:	ldr	x0, [x29, #248]
  41e6b8:	lsl	x0, x0, #3
  41e6bc:	ldr	x1, [x29, #128]
  41e6c0:	add	x19, x1, x0
  41e6c4:	add	x1, x29, #0x58
  41e6c8:	add	x0, x29, #0x74
  41e6cc:	mov	w3, #0x2                   	// #2
  41e6d0:	mov	x2, x1
  41e6d4:	ldr	x1, [x29, #40]
  41e6d8:	bl	40d634 <error@@Base+0xb7ec>
  41e6dc:	str	x0, [x19]
  41e6e0:	ldr	x0, [x29, #248]
  41e6e4:	lsl	x0, x0, #3
  41e6e8:	ldr	x1, [x29, #128]
  41e6ec:	add	x0, x1, x0
  41e6f0:	ldr	x0, [x0]
  41e6f4:	cmp	x0, #0x0
  41e6f8:	cset	w0, eq  // eq = none
  41e6fc:	and	w0, w0, #0xff
  41e700:	and	x0, x0, #0xff
  41e704:	cmp	x0, #0x0
  41e708:	b.eq	41e77c <error@@Base+0x1c934>  // b.none
  41e70c:	ldr	w0, [x29, #116]
  41e710:	cmp	w0, #0x0
  41e714:	cset	w0, ne  // ne = any
  41e718:	and	w0, w0, #0xff
  41e71c:	and	x0, x0, #0xff
  41e720:	cmp	x0, #0x0
  41e724:	b.eq	41e77c <error@@Base+0x1c934>  // b.none
  41e728:	b	41e3b0 <error@@Base+0x1c568>
  41e72c:	ldr	x0, [x29, #248]
  41e730:	lsl	x0, x0, #3
  41e734:	ldr	x1, [x29, #192]
  41e738:	add	x1, x1, x0
  41e73c:	ldr	x0, [x29, #248]
  41e740:	lsl	x0, x0, #3
  41e744:	ldr	x2, [x29, #136]
  41e748:	add	x0, x2, x0
  41e74c:	ldr	x1, [x1]
  41e750:	str	x1, [x0]
  41e754:	ldr	x0, [x29, #248]
  41e758:	lsl	x0, x0, #3
  41e75c:	ldr	x1, [x29, #192]
  41e760:	add	x1, x1, x0
  41e764:	ldr	x0, [x29, #248]
  41e768:	lsl	x0, x0, #3
  41e76c:	ldr	x2, [x29, #128]
  41e770:	add	x0, x2, x0
  41e774:	ldr	x1, [x1]
  41e778:	str	x1, [x0]
  41e77c:	ldr	x0, [x29, #248]
  41e780:	lsl	x0, x0, #5
  41e784:	ldr	x1, [x29, #160]
  41e788:	add	x1, x1, x0
  41e78c:	add	x0, x29, #0x38
  41e790:	bl	4090f8 <error@@Base+0x72b0>
  41e794:	ldr	x0, [x29, #248]
  41e798:	add	x0, x0, #0x1
  41e79c:	str	x0, [x29, #248]
  41e7a0:	ldr	x1, [x29, #248]
  41e7a4:	ldr	x0, [x29, #152]
  41e7a8:	cmp	x1, x0
  41e7ac:	b.lt	41e474 <error@@Base+0x1c62c>  // b.tstop
  41e7b0:	ldrb	w0, [x29, #235]
  41e7b4:	cmp	x0, #0x0
  41e7b8:	b.ne	41e944 <error@@Base+0x1cafc>  // b.any
  41e7bc:	mov	x1, #0x100                 	// #256
  41e7c0:	mov	x0, #0x8                   	// #8
  41e7c4:	bl	4018e0 <calloc@plt>
  41e7c8:	mov	x1, x0
  41e7cc:	ldr	x0, [x29, #32]
  41e7d0:	str	x1, [x0, #88]
  41e7d4:	ldr	x0, [x29, #32]
  41e7d8:	ldr	x0, [x0, #88]
  41e7dc:	str	x0, [x29, #200]
  41e7e0:	ldr	x0, [x29, #200]
  41e7e4:	cmp	x0, #0x0
  41e7e8:	cset	w0, eq  // eq = none
  41e7ec:	and	w0, w0, #0xff
  41e7f0:	and	x0, x0, #0xff
  41e7f4:	cmp	x0, #0x0
  41e7f8:	b.ne	41e3a4 <error@@Base+0x1c55c>  // b.any
  41e7fc:	str	xzr, [x29, #248]
  41e800:	b	41e934 <error@@Base+0x1caec>
  41e804:	ldr	x0, [x29, #248]
  41e808:	lsl	w0, w0, #6
  41e80c:	str	w0, [x29, #236]
  41e810:	add	x0, x29, #0x108
  41e814:	sub	x0, x0, #0xd0
  41e818:	ldr	x1, [x29, #248]
  41e81c:	ldr	x0, [x0, x1, lsl #3]
  41e820:	str	x0, [x29, #224]
  41e824:	mov	x0, #0x1                   	// #1
  41e828:	str	x0, [x29, #216]
  41e82c:	b	41e91c <error@@Base+0x1cad4>
  41e830:	ldr	x0, [x29, #224]
  41e834:	and	x0, x0, #0x1
  41e838:	cmp	x0, #0x0
  41e83c:	b.eq	41e8f8 <error@@Base+0x1cab0>  // b.none
  41e840:	str	xzr, [x29, #240]
  41e844:	b	41e854 <error@@Base+0x1ca0c>
  41e848:	ldr	x0, [x29, #240]
  41e84c:	add	x0, x0, #0x1
  41e850:	str	x0, [x29, #240]
  41e854:	ldr	x0, [x29, #240]
  41e858:	lsl	x0, x0, #5
  41e85c:	ldr	x1, [x29, #160]
  41e860:	add	x0, x1, x0
  41e864:	ldr	x1, [x29, #248]
  41e868:	ldr	x1, [x0, x1, lsl #3]
  41e86c:	ldr	x0, [x29, #216]
  41e870:	and	x0, x1, x0
  41e874:	cmp	x0, #0x0
  41e878:	b.eq	41e848 <error@@Base+0x1ca00>  // b.none
  41e87c:	ldr	x1, [x29, #40]
  41e880:	ldr	x0, [x29, #248]
  41e884:	add	x0, x0, #0x16
  41e888:	lsl	x0, x0, #3
  41e88c:	add	x0, x1, x0
  41e890:	ldr	x1, [x0, #8]
  41e894:	ldr	x0, [x29, #216]
  41e898:	and	x0, x1, x0
  41e89c:	cmp	x0, #0x0
  41e8a0:	b.eq	41e8d0 <error@@Base+0x1ca88>  // b.none
  41e8a4:	ldr	x0, [x29, #240]
  41e8a8:	lsl	x0, x0, #3
  41e8ac:	ldr	x1, [x29, #136]
  41e8b0:	add	x1, x1, x0
  41e8b4:	ldrsw	x0, [x29, #236]
  41e8b8:	lsl	x0, x0, #3
  41e8bc:	ldr	x2, [x29, #200]
  41e8c0:	add	x0, x2, x0
  41e8c4:	ldr	x1, [x1]
  41e8c8:	str	x1, [x0]
  41e8cc:	b	41e8f8 <error@@Base+0x1cab0>
  41e8d0:	ldr	x0, [x29, #240]
  41e8d4:	lsl	x0, x0, #3
  41e8d8:	ldr	x1, [x29, #192]
  41e8dc:	add	x1, x1, x0
  41e8e0:	ldrsw	x0, [x29, #236]
  41e8e4:	lsl	x0, x0, #3
  41e8e8:	ldr	x2, [x29, #200]
  41e8ec:	add	x0, x2, x0
  41e8f0:	ldr	x1, [x1]
  41e8f4:	str	x1, [x0]
  41e8f8:	ldr	x0, [x29, #216]
  41e8fc:	lsl	x0, x0, #1
  41e900:	str	x0, [x29, #216]
  41e904:	ldr	x0, [x29, #224]
  41e908:	lsr	x0, x0, #1
  41e90c:	str	x0, [x29, #224]
  41e910:	ldr	w0, [x29, #236]
  41e914:	add	w0, w0, #0x1
  41e918:	str	w0, [x29, #236]
  41e91c:	ldr	x0, [x29, #224]
  41e920:	cmp	x0, #0x0
  41e924:	b.ne	41e830 <error@@Base+0x1c9e8>  // b.any
  41e928:	ldr	x0, [x29, #248]
  41e92c:	add	x0, x0, #0x1
  41e930:	str	x0, [x29, #248]
  41e934:	ldr	x0, [x29, #248]
  41e938:	cmp	x0, #0x3
  41e93c:	b.le	41e804 <error@@Base+0x1c9bc>
  41e940:	b	41eaa0 <error@@Base+0x1cc58>
  41e944:	mov	x1, #0x200                 	// #512
  41e948:	mov	x0, #0x8                   	// #8
  41e94c:	bl	4018e0 <calloc@plt>
  41e950:	mov	x1, x0
  41e954:	ldr	x0, [x29, #32]
  41e958:	str	x1, [x0, #96]
  41e95c:	ldr	x0, [x29, #32]
  41e960:	ldr	x0, [x0, #96]
  41e964:	str	x0, [x29, #200]
  41e968:	ldr	x0, [x29, #200]
  41e96c:	cmp	x0, #0x0
  41e970:	cset	w0, eq  // eq = none
  41e974:	and	w0, w0, #0xff
  41e978:	and	x0, x0, #0xff
  41e97c:	cmp	x0, #0x0
  41e980:	b.ne	41e3ac <error@@Base+0x1c564>  // b.any
  41e984:	str	xzr, [x29, #248]
  41e988:	b	41ea94 <error@@Base+0x1cc4c>
  41e98c:	ldr	x0, [x29, #248]
  41e990:	lsl	w0, w0, #6
  41e994:	str	w0, [x29, #236]
  41e998:	add	x0, x29, #0x108
  41e99c:	sub	x0, x0, #0xd0
  41e9a0:	ldr	x1, [x29, #248]
  41e9a4:	ldr	x0, [x0, x1, lsl #3]
  41e9a8:	str	x0, [x29, #224]
  41e9ac:	mov	x0, #0x1                   	// #1
  41e9b0:	str	x0, [x29, #216]
  41e9b4:	b	41ea7c <error@@Base+0x1cc34>
  41e9b8:	ldr	x0, [x29, #224]
  41e9bc:	and	x0, x0, #0x1
  41e9c0:	cmp	x0, #0x0
  41e9c4:	b.eq	41ea58 <error@@Base+0x1cc10>  // b.none
  41e9c8:	str	xzr, [x29, #240]
  41e9cc:	b	41e9dc <error@@Base+0x1cb94>
  41e9d0:	ldr	x0, [x29, #240]
  41e9d4:	add	x0, x0, #0x1
  41e9d8:	str	x0, [x29, #240]
  41e9dc:	ldr	x0, [x29, #240]
  41e9e0:	lsl	x0, x0, #5
  41e9e4:	ldr	x1, [x29, #160]
  41e9e8:	add	x0, x1, x0
  41e9ec:	ldr	x1, [x29, #248]
  41e9f0:	ldr	x1, [x0, x1, lsl #3]
  41e9f4:	ldr	x0, [x29, #216]
  41e9f8:	and	x0, x1, x0
  41e9fc:	cmp	x0, #0x0
  41ea00:	b.eq	41e9d0 <error@@Base+0x1cb88>  // b.none
  41ea04:	ldr	x0, [x29, #240]
  41ea08:	lsl	x0, x0, #3
  41ea0c:	ldr	x1, [x29, #192]
  41ea10:	add	x1, x1, x0
  41ea14:	ldrsw	x0, [x29, #236]
  41ea18:	lsl	x0, x0, #3
  41ea1c:	ldr	x2, [x29, #200]
  41ea20:	add	x0, x2, x0
  41ea24:	ldr	x1, [x1]
  41ea28:	str	x1, [x0]
  41ea2c:	ldr	x0, [x29, #240]
  41ea30:	lsl	x0, x0, #3
  41ea34:	ldr	x1, [x29, #136]
  41ea38:	add	x1, x1, x0
  41ea3c:	ldrsw	x0, [x29, #236]
  41ea40:	add	x0, x0, #0x100
  41ea44:	lsl	x0, x0, #3
  41ea48:	ldr	x2, [x29, #200]
  41ea4c:	add	x0, x2, x0
  41ea50:	ldr	x1, [x1]
  41ea54:	str	x1, [x0]
  41ea58:	ldr	x0, [x29, #216]
  41ea5c:	lsl	x0, x0, #1
  41ea60:	str	x0, [x29, #216]
  41ea64:	ldr	x0, [x29, #224]
  41ea68:	lsr	x0, x0, #1
  41ea6c:	str	x0, [x29, #224]
  41ea70:	ldr	w0, [x29, #236]
  41ea74:	add	w0, w0, #0x1
  41ea78:	str	w0, [x29, #236]
  41ea7c:	ldr	x0, [x29, #224]
  41ea80:	cmp	x0, #0x0
  41ea84:	b.ne	41e9b8 <error@@Base+0x1cb70>  // b.any
  41ea88:	ldr	x0, [x29, #248]
  41ea8c:	add	x0, x0, #0x1
  41ea90:	str	x0, [x29, #248]
  41ea94:	ldr	x0, [x29, #248]
  41ea98:	cmp	x0, #0x3
  41ea9c:	b.le	41e98c <error@@Base+0x1cb44>
  41eaa0:	add	x0, x29, #0x38
  41eaa4:	mov	x1, #0xa                   	// #10
  41eaa8:	bl	408fb8 <error@@Base+0x7170>
  41eaac:	and	w0, w0, #0xff
  41eab0:	cmp	w0, #0x0
  41eab4:	b.eq	41eb58 <error@@Base+0x1cd10>  // b.none
  41eab8:	str	xzr, [x29, #240]
  41eabc:	b	41eb40 <error@@Base+0x1ccf8>
  41eac0:	ldr	x0, [x29, #240]
  41eac4:	lsl	x0, x0, #5
  41eac8:	ldr	x1, [x29, #160]
  41eacc:	add	x0, x1, x0
  41ead0:	mov	x1, #0xa                   	// #10
  41ead4:	bl	408fb8 <error@@Base+0x7170>
  41ead8:	and	w0, w0, #0xff
  41eadc:	cmp	w0, #0x0
  41eae0:	b.eq	41eb34 <error@@Base+0x1ccec>  // b.none
  41eae4:	ldr	x0, [x29, #240]
  41eae8:	lsl	x0, x0, #3
  41eaec:	ldr	x1, [x29, #128]
  41eaf0:	add	x1, x1, x0
  41eaf4:	ldr	x0, [x29, #200]
  41eaf8:	add	x0, x0, #0x50
  41eafc:	ldr	x1, [x1]
  41eb00:	str	x1, [x0]
  41eb04:	ldrb	w0, [x29, #235]
  41eb08:	cmp	w0, #0x0
  41eb0c:	b.eq	41eb54 <error@@Base+0x1cd0c>  // b.none
  41eb10:	ldr	x0, [x29, #240]
  41eb14:	lsl	x0, x0, #3
  41eb18:	ldr	x1, [x29, #128]
  41eb1c:	add	x1, x1, x0
  41eb20:	ldr	x0, [x29, #200]
  41eb24:	add	x0, x0, #0x850
  41eb28:	ldr	x1, [x1]
  41eb2c:	str	x1, [x0]
  41eb30:	b	41eb54 <error@@Base+0x1cd0c>
  41eb34:	ldr	x0, [x29, #240]
  41eb38:	add	x0, x0, #0x1
  41eb3c:	str	x0, [x29, #240]
  41eb40:	ldr	x1, [x29, #240]
  41eb44:	ldr	x0, [x29, #152]
  41eb48:	cmp	x1, x0
  41eb4c:	b.lt	41eac0 <error@@Base+0x1cc78>  // b.tstop
  41eb50:	b	41eb58 <error@@Base+0x1cd10>
  41eb54:	nop
  41eb58:	ldrb	w0, [x29, #215]
  41eb5c:	cmp	w0, #0x0
  41eb60:	b.eq	41eb6c <error@@Base+0x1cd24>  // b.none
  41eb64:	ldr	x0, [x29, #192]
  41eb68:	bl	401a40 <free@plt>
  41eb6c:	ldr	x0, [x29, #104]
  41eb70:	bl	401a40 <free@plt>
  41eb74:	str	xzr, [x29, #248]
  41eb78:	b	41ebb0 <error@@Base+0x1cd68>
  41eb7c:	ldr	x1, [x29, #248]
  41eb80:	mov	x0, x1
  41eb84:	lsl	x0, x0, #1
  41eb88:	add	x0, x0, x1
  41eb8c:	lsl	x0, x0, #3
  41eb90:	mov	x1, x0
  41eb94:	ldr	x0, [x29, #168]
  41eb98:	add	x0, x0, x1
  41eb9c:	ldr	x0, [x0, #16]
  41eba0:	bl	401a40 <free@plt>
  41eba4:	ldr	x0, [x29, #248]
  41eba8:	add	x0, x0, #0x1
  41ebac:	str	x0, [x29, #248]
  41ebb0:	ldr	x1, [x29, #248]
  41ebb4:	ldr	x0, [x29, #152]
  41ebb8:	cmp	x1, x0
  41ebbc:	b.lt	41eb7c <error@@Base+0x1cd34>  // b.tstop
  41ebc0:	ldrb	w0, [x29, #191]
  41ebc4:	cmp	w0, #0x0
  41ebc8:	b.eq	41ebd4 <error@@Base+0x1cd8c>  // b.none
  41ebcc:	ldr	x0, [x29, #176]
  41ebd0:	bl	401a40 <free@plt>
  41ebd4:	mov	w0, #0x1                   	// #1
  41ebd8:	mov	sp, x29
  41ebdc:	ldr	x19, [sp, #16]
  41ebe0:	ldp	x29, x30, [sp], #256
  41ebe4:	ret
  41ebe8:	stp	x29, x30, [sp, #-256]!
  41ebec:	mov	x29, sp
  41ebf0:	str	x0, [sp, #40]
  41ebf4:	str	x1, [sp, #32]
  41ebf8:	str	x2, [sp, #24]
  41ebfc:	str	x3, [sp, #16]
  41ec00:	ldr	x0, [sp, #32]
  41ec04:	add	x0, x0, #0x8
  41ec08:	str	x0, [sp, #176]
  41ec0c:	add	x0, sp, #0x70
  41ec10:	bl	409018 <error@@Base+0x71d0>
  41ec14:	str	xzr, [sp, #224]
  41ec18:	str	xzr, [sp, #248]
  41ec1c:	b	41f464 <error@@Base+0x1d61c>
  41ec20:	ldr	x0, [sp, #40]
  41ec24:	ldr	x1, [x0]
  41ec28:	ldr	x0, [sp, #176]
  41ec2c:	ldr	x2, [x0, #16]
  41ec30:	ldr	x0, [sp, #248]
  41ec34:	lsl	x0, x0, #3
  41ec38:	add	x0, x2, x0
  41ec3c:	ldr	x0, [x0]
  41ec40:	lsl	x0, x0, #4
  41ec44:	add	x0, x1, x0
  41ec48:	str	x0, [sp, #168]
  41ec4c:	ldr	x0, [sp, #168]
  41ec50:	ldrb	w0, [x0, #8]
  41ec54:	str	w0, [sp, #164]
  41ec58:	ldr	x0, [sp, #168]
  41ec5c:	ldr	w0, [x0, #8]
  41ec60:	ubfx	x0, x0, #8, #10
  41ec64:	and	w0, w0, #0xffff
  41ec68:	str	w0, [sp, #160]
  41ec6c:	ldr	w0, [sp, #164]
  41ec70:	cmp	w0, #0x1
  41ec74:	b.ne	41ec90 <error@@Base+0x1ce48>  // b.any
  41ec78:	ldr	x0, [sp, #168]
  41ec7c:	ldrb	w0, [x0]
  41ec80:	and	x1, x0, #0xff
  41ec84:	add	x0, sp, #0x70
  41ec88:	bl	408ebc <error@@Base+0x7074>
  41ec8c:	b	41ed88 <error@@Base+0x1cf40>
  41ec90:	ldr	w0, [sp, #164]
  41ec94:	cmp	w0, #0x3
  41ec98:	b.ne	41ecb0 <error@@Base+0x1ce68>  // b.any
  41ec9c:	ldr	x0, [sp, #168]
  41eca0:	ldr	x1, [x0]
  41eca4:	add	x0, sp, #0x70
  41eca8:	bl	4090f8 <error@@Base+0x72b0>
  41ecac:	b	41ed88 <error@@Base+0x1cf40>
  41ecb0:	ldr	w0, [sp, #164]
  41ecb4:	cmp	w0, #0x5
  41ecb8:	b.ne	41ed2c <error@@Base+0x1cee4>  // b.any
  41ecbc:	ldr	x0, [sp, #40]
  41ecc0:	ldr	w0, [x0, #180]
  41ecc4:	cmp	w0, #0x1
  41ecc8:	b.le	41ece0 <error@@Base+0x1ce98>
  41eccc:	ldr	x0, [sp, #40]
  41ecd0:	ldr	x1, [x0, #120]
  41ecd4:	add	x0, sp, #0x70
  41ecd8:	bl	4090f8 <error@@Base+0x72b0>
  41ecdc:	b	41ece8 <error@@Base+0x1cea0>
  41ece0:	add	x0, sp, #0x70
  41ece4:	bl	409040 <error@@Base+0x71f8>
  41ece8:	ldr	x0, [sp, #40]
  41ecec:	ldr	x0, [x0, #216]
  41ecf0:	and	x0, x0, #0x40
  41ecf4:	cmp	x0, #0x0
  41ecf8:	b.ne	41ed08 <error@@Base+0x1cec0>  // b.any
  41ecfc:	add	x0, sp, #0x70
  41ed00:	mov	x1, #0xa                   	// #10
  41ed04:	bl	408f38 <error@@Base+0x70f0>
  41ed08:	ldr	x0, [sp, #40]
  41ed0c:	ldr	x0, [x0, #216]
  41ed10:	and	x0, x0, #0x80
  41ed14:	cmp	x0, #0x0
  41ed18:	b.eq	41ed88 <error@@Base+0x1cf40>  // b.none
  41ed1c:	add	x0, sp, #0x70
  41ed20:	mov	x1, #0x0                   	// #0
  41ed24:	bl	408f38 <error@@Base+0x70f0>
  41ed28:	b	41ed88 <error@@Base+0x1cf40>
  41ed2c:	ldr	w0, [sp, #164]
  41ed30:	cmp	w0, #0x7
  41ed34:	b.ne	41f43c <error@@Base+0x1d5f4>  // b.any
  41ed38:	add	x0, sp, #0x70
  41ed3c:	mov	x2, #0x10                  	// #16
  41ed40:	mov	w1, #0xffffffff            	// #-1
  41ed44:	bl	4018d0 <memset@plt>
  41ed48:	ldr	x0, [sp, #40]
  41ed4c:	ldr	x0, [x0, #216]
  41ed50:	and	x0, x0, #0x40
  41ed54:	cmp	x0, #0x0
  41ed58:	b.ne	41ed68 <error@@Base+0x1cf20>  // b.any
  41ed5c:	add	x0, sp, #0x70
  41ed60:	mov	x1, #0xa                   	// #10
  41ed64:	bl	408f38 <error@@Base+0x70f0>
  41ed68:	ldr	x0, [sp, #40]
  41ed6c:	ldr	x0, [x0, #216]
  41ed70:	and	x0, x0, #0x80
  41ed74:	cmp	x0, #0x0
  41ed78:	b.eq	41ed88 <error@@Base+0x1cf40>  // b.none
  41ed7c:	add	x0, sp, #0x70
  41ed80:	mov	x1, #0x0                   	// #0
  41ed84:	bl	408f38 <error@@Base+0x70f0>
  41ed88:	ldr	w0, [sp, #160]
  41ed8c:	cmp	w0, #0x0
  41ed90:	b.eq	41f0ac <error@@Base+0x1d264>  // b.none
  41ed94:	ldr	w0, [sp, #160]
  41ed98:	and	w0, w0, #0x20
  41ed9c:	cmp	w0, #0x0
  41eda0:	b.eq	41edd4 <error@@Base+0x1cf8c>  // b.none
  41eda4:	add	x0, sp, #0x70
  41eda8:	mov	x1, #0xa                   	// #10
  41edac:	bl	408fb8 <error@@Base+0x7170>
  41edb0:	strb	w0, [sp, #159]
  41edb4:	add	x0, sp, #0x70
  41edb8:	bl	409018 <error@@Base+0x71d0>
  41edbc:	ldrb	w0, [sp, #159]
  41edc0:	cmp	w0, #0x0
  41edc4:	b.eq	41f444 <error@@Base+0x1d5fc>  // b.none
  41edc8:	add	x0, sp, #0x70
  41edcc:	mov	x1, #0xa                   	// #10
  41edd0:	bl	408ebc <error@@Base+0x7074>
  41edd4:	ldr	w0, [sp, #160]
  41edd8:	and	w0, w0, #0x80
  41eddc:	cmp	w0, #0x0
  41ede0:	b.eq	41edf0 <error@@Base+0x1cfa8>  // b.none
  41ede4:	add	x0, sp, #0x70
  41ede8:	bl	409018 <error@@Base+0x71d0>
  41edec:	b	41f458 <error@@Base+0x1d610>
  41edf0:	ldr	w0, [sp, #160]
  41edf4:	and	w0, w0, #0x4
  41edf8:	cmp	w0, #0x0
  41edfc:	b.eq	41ef4c <error@@Base+0x1d104>  // b.none
  41ee00:	str	xzr, [sp, #216]
  41ee04:	ldr	w0, [sp, #164]
  41ee08:	cmp	w0, #0x1
  41ee0c:	b.ne	41ee34 <error@@Base+0x1cfec>  // b.any
  41ee10:	ldr	x0, [sp, #168]
  41ee14:	ldrb	w0, [x0, #10]
  41ee18:	and	w0, w0, #0x40
  41ee1c:	and	w0, w0, #0xff
  41ee20:	cmp	w0, #0x0
  41ee24:	b.ne	41ee34 <error@@Base+0x1cfec>  // b.any
  41ee28:	add	x0, sp, #0x70
  41ee2c:	bl	409018 <error@@Base+0x71d0>
  41ee30:	b	41f458 <error@@Base+0x1d610>
  41ee34:	ldr	x0, [sp, #40]
  41ee38:	ldr	w0, [x0, #180]
  41ee3c:	cmp	w0, #0x1
  41ee40:	b.le	41eed4 <error@@Base+0x1d08c>
  41ee44:	str	xzr, [sp, #240]
  41ee48:	b	41eec4 <error@@Base+0x1d07c>
  41ee4c:	add	x0, sp, #0x70
  41ee50:	ldr	x1, [sp, #240]
  41ee54:	ldr	x1, [x0, x1, lsl #3]
  41ee58:	ldr	x2, [sp, #40]
  41ee5c:	ldr	x0, [sp, #240]
  41ee60:	add	x0, x0, #0x16
  41ee64:	lsl	x0, x0, #3
  41ee68:	add	x0, x2, x0
  41ee6c:	ldr	x2, [x0, #8]
  41ee70:	ldr	x0, [sp, #40]
  41ee74:	ldr	x3, [x0, #120]
  41ee78:	ldr	x0, [sp, #240]
  41ee7c:	lsl	x0, x0, #3
  41ee80:	add	x0, x3, x0
  41ee84:	ldr	x0, [x0]
  41ee88:	mvn	x0, x0
  41ee8c:	orr	x0, x2, x0
  41ee90:	and	x2, x1, x0
  41ee94:	add	x0, sp, #0x70
  41ee98:	ldr	x1, [sp, #240]
  41ee9c:	str	x2, [x0, x1, lsl #3]
  41eea0:	add	x0, sp, #0x70
  41eea4:	ldr	x1, [sp, #240]
  41eea8:	ldr	x0, [x0, x1, lsl #3]
  41eeac:	ldr	x1, [sp, #216]
  41eeb0:	orr	x0, x1, x0
  41eeb4:	str	x0, [sp, #216]
  41eeb8:	ldr	x0, [sp, #240]
  41eebc:	add	x0, x0, #0x1
  41eec0:	str	x0, [sp, #240]
  41eec4:	ldr	x0, [sp, #240]
  41eec8:	cmp	x0, #0x3
  41eecc:	b.le	41ee4c <error@@Base+0x1d004>
  41eed0:	b	41ef40 <error@@Base+0x1d0f8>
  41eed4:	str	xzr, [sp, #240]
  41eed8:	b	41ef34 <error@@Base+0x1d0ec>
  41eedc:	add	x0, sp, #0x70
  41eee0:	ldr	x1, [sp, #240]
  41eee4:	ldr	x1, [x0, x1, lsl #3]
  41eee8:	ldr	x2, [sp, #40]
  41eeec:	ldr	x0, [sp, #240]
  41eef0:	add	x0, x0, #0x16
  41eef4:	lsl	x0, x0, #3
  41eef8:	add	x0, x2, x0
  41eefc:	ldr	x0, [x0, #8]
  41ef00:	and	x2, x1, x0
  41ef04:	add	x0, sp, #0x70
  41ef08:	ldr	x1, [sp, #240]
  41ef0c:	str	x2, [x0, x1, lsl #3]
  41ef10:	add	x0, sp, #0x70
  41ef14:	ldr	x1, [sp, #240]
  41ef18:	ldr	x0, [x0, x1, lsl #3]
  41ef1c:	ldr	x1, [sp, #216]
  41ef20:	orr	x0, x1, x0
  41ef24:	str	x0, [sp, #216]
  41ef28:	ldr	x0, [sp, #240]
  41ef2c:	add	x0, x0, #0x1
  41ef30:	str	x0, [sp, #240]
  41ef34:	ldr	x0, [sp, #240]
  41ef38:	cmp	x0, #0x3
  41ef3c:	b.le	41eedc <error@@Base+0x1d094>
  41ef40:	ldr	x0, [sp, #216]
  41ef44:	cmp	x0, #0x0
  41ef48:	b.eq	41f44c <error@@Base+0x1d604>  // b.none
  41ef4c:	ldr	w0, [sp, #160]
  41ef50:	and	w0, w0, #0x8
  41ef54:	cmp	w0, #0x0
  41ef58:	b.eq	41f0ac <error@@Base+0x1d264>  // b.none
  41ef5c:	str	xzr, [sp, #208]
  41ef60:	ldr	w0, [sp, #164]
  41ef64:	cmp	w0, #0x1
  41ef68:	b.ne	41ef90 <error@@Base+0x1d148>  // b.any
  41ef6c:	ldr	x0, [sp, #168]
  41ef70:	ldrb	w0, [x0, #10]
  41ef74:	and	w0, w0, #0x40
  41ef78:	and	w0, w0, #0xff
  41ef7c:	cmp	w0, #0x0
  41ef80:	b.eq	41ef90 <error@@Base+0x1d148>  // b.none
  41ef84:	add	x0, sp, #0x70
  41ef88:	bl	409018 <error@@Base+0x71d0>
  41ef8c:	b	41f458 <error@@Base+0x1d610>
  41ef90:	ldr	x0, [sp, #40]
  41ef94:	ldr	w0, [x0, #180]
  41ef98:	cmp	w0, #0x1
  41ef9c:	b.le	41f030 <error@@Base+0x1d1e8>
  41efa0:	str	xzr, [sp, #240]
  41efa4:	b	41f020 <error@@Base+0x1d1d8>
  41efa8:	add	x0, sp, #0x70
  41efac:	ldr	x1, [sp, #240]
  41efb0:	ldr	x1, [x0, x1, lsl #3]
  41efb4:	ldr	x2, [sp, #40]
  41efb8:	ldr	x0, [sp, #240]
  41efbc:	add	x0, x0, #0x16
  41efc0:	lsl	x0, x0, #3
  41efc4:	add	x0, x2, x0
  41efc8:	ldr	x2, [x0, #8]
  41efcc:	ldr	x0, [sp, #40]
  41efd0:	ldr	x3, [x0, #120]
  41efd4:	ldr	x0, [sp, #240]
  41efd8:	lsl	x0, x0, #3
  41efdc:	add	x0, x3, x0
  41efe0:	ldr	x0, [x0]
  41efe4:	and	x0, x2, x0
  41efe8:	mvn	x0, x0
  41efec:	and	x2, x1, x0
  41eff0:	add	x0, sp, #0x70
  41eff4:	ldr	x1, [sp, #240]
  41eff8:	str	x2, [x0, x1, lsl #3]
  41effc:	add	x0, sp, #0x70
  41f000:	ldr	x1, [sp, #240]
  41f004:	ldr	x0, [x0, x1, lsl #3]
  41f008:	ldr	x1, [sp, #208]
  41f00c:	orr	x0, x1, x0
  41f010:	str	x0, [sp, #208]
  41f014:	ldr	x0, [sp, #240]
  41f018:	add	x0, x0, #0x1
  41f01c:	str	x0, [sp, #240]
  41f020:	ldr	x0, [sp, #240]
  41f024:	cmp	x0, #0x3
  41f028:	b.le	41efa8 <error@@Base+0x1d160>
  41f02c:	b	41f0a0 <error@@Base+0x1d258>
  41f030:	str	xzr, [sp, #240]
  41f034:	b	41f094 <error@@Base+0x1d24c>
  41f038:	add	x0, sp, #0x70
  41f03c:	ldr	x1, [sp, #240]
  41f040:	ldr	x1, [x0, x1, lsl #3]
  41f044:	ldr	x2, [sp, #40]
  41f048:	ldr	x0, [sp, #240]
  41f04c:	add	x0, x0, #0x16
  41f050:	lsl	x0, x0, #3
  41f054:	add	x0, x2, x0
  41f058:	ldr	x0, [x0, #8]
  41f05c:	mvn	x0, x0
  41f060:	and	x2, x1, x0
  41f064:	add	x0, sp, #0x70
  41f068:	ldr	x1, [sp, #240]
  41f06c:	str	x2, [x0, x1, lsl #3]
  41f070:	add	x0, sp, #0x70
  41f074:	ldr	x1, [sp, #240]
  41f078:	ldr	x0, [x0, x1, lsl #3]
  41f07c:	ldr	x1, [sp, #208]
  41f080:	orr	x0, x1, x0
  41f084:	str	x0, [sp, #208]
  41f088:	ldr	x0, [sp, #240]
  41f08c:	add	x0, x0, #0x1
  41f090:	str	x0, [sp, #240]
  41f094:	ldr	x0, [sp, #240]
  41f098:	cmp	x0, #0x3
  41f09c:	b.le	41f038 <error@@Base+0x1d1f0>
  41f0a0:	ldr	x0, [sp, #208]
  41f0a4:	cmp	x0, #0x0
  41f0a8:	b.eq	41f454 <error@@Base+0x1d60c>  // b.none
  41f0ac:	str	xzr, [sp, #240]
  41f0b0:	b	41f380 <error@@Base+0x1d538>
  41f0b4:	ldr	w0, [sp, #164]
  41f0b8:	cmp	w0, #0x1
  41f0bc:	b.ne	41f0fc <error@@Base+0x1d2b4>  // b.any
  41f0c0:	ldr	x0, [sp, #240]
  41f0c4:	lsl	x0, x0, #5
  41f0c8:	ldr	x1, [sp, #16]
  41f0cc:	add	x2, x1, x0
  41f0d0:	ldr	x0, [sp, #168]
  41f0d4:	ldrb	w0, [x0]
  41f0d8:	and	x0, x0, #0xff
  41f0dc:	mov	x1, x0
  41f0e0:	mov	x0, x2
  41f0e4:	bl	408fb8 <error@@Base+0x7170>
  41f0e8:	and	w0, w0, #0xff
  41f0ec:	eor	w0, w0, #0x1
  41f0f0:	and	w0, w0, #0xff
  41f0f4:	cmp	w0, #0x0
  41f0f8:	b.ne	41f368 <error@@Base+0x1d520>  // b.any
  41f0fc:	str	xzr, [sp, #200]
  41f100:	str	xzr, [sp, #232]
  41f104:	b	41f160 <error@@Base+0x1d318>
  41f108:	add	x0, sp, #0x70
  41f10c:	ldr	x1, [sp, #232]
  41f110:	ldr	x1, [x0, x1, lsl #3]
  41f114:	ldr	x0, [sp, #240]
  41f118:	lsl	x0, x0, #5
  41f11c:	ldr	x2, [sp, #16]
  41f120:	add	x0, x2, x0
  41f124:	ldr	x2, [sp, #232]
  41f128:	ldr	x0, [x0, x2, lsl #3]
  41f12c:	and	x2, x1, x0
  41f130:	add	x0, sp, #0x30
  41f134:	ldr	x1, [sp, #232]
  41f138:	str	x2, [x0, x1, lsl #3]
  41f13c:	add	x0, sp, #0x30
  41f140:	ldr	x1, [sp, #232]
  41f144:	ldr	x0, [x0, x1, lsl #3]
  41f148:	ldr	x1, [sp, #200]
  41f14c:	orr	x0, x1, x0
  41f150:	str	x0, [sp, #200]
  41f154:	ldr	x0, [sp, #232]
  41f158:	add	x0, x0, #0x1
  41f15c:	str	x0, [sp, #232]
  41f160:	ldr	x0, [sp, #232]
  41f164:	cmp	x0, #0x3
  41f168:	b.le	41f108 <error@@Base+0x1d2c0>
  41f16c:	ldr	x0, [sp, #200]
  41f170:	cmp	x0, #0x0
  41f174:	b.eq	41f370 <error@@Base+0x1d528>  // b.none
  41f178:	str	xzr, [sp, #184]
  41f17c:	ldr	x0, [sp, #184]
  41f180:	str	x0, [sp, #192]
  41f184:	str	xzr, [sp, #232]
  41f188:	b	41f238 <error@@Base+0x1d3f0>
  41f18c:	add	x0, sp, #0x70
  41f190:	ldr	x1, [sp, #232]
  41f194:	ldr	x0, [x0, x1, lsl #3]
  41f198:	mvn	x1, x0
  41f19c:	ldr	x0, [sp, #240]
  41f1a0:	lsl	x0, x0, #5
  41f1a4:	ldr	x2, [sp, #16]
  41f1a8:	add	x0, x2, x0
  41f1ac:	ldr	x2, [sp, #232]
  41f1b0:	ldr	x0, [x0, x2, lsl #3]
  41f1b4:	and	x2, x1, x0
  41f1b8:	add	x0, sp, #0x50
  41f1bc:	ldr	x1, [sp, #232]
  41f1c0:	str	x2, [x0, x1, lsl #3]
  41f1c4:	add	x0, sp, #0x50
  41f1c8:	ldr	x1, [sp, #232]
  41f1cc:	ldr	x0, [x0, x1, lsl #3]
  41f1d0:	ldr	x1, [sp, #192]
  41f1d4:	orr	x0, x1, x0
  41f1d8:	str	x0, [sp, #192]
  41f1dc:	add	x0, sp, #0x70
  41f1e0:	ldr	x1, [sp, #232]
  41f1e4:	ldr	x1, [x0, x1, lsl #3]
  41f1e8:	ldr	x0, [sp, #240]
  41f1ec:	lsl	x0, x0, #5
  41f1f0:	ldr	x2, [sp, #16]
  41f1f4:	add	x0, x2, x0
  41f1f8:	ldr	x2, [sp, #232]
  41f1fc:	ldr	x0, [x0, x2, lsl #3]
  41f200:	mvn	x0, x0
  41f204:	and	x2, x1, x0
  41f208:	add	x0, sp, #0x70
  41f20c:	ldr	x1, [sp, #232]
  41f210:	str	x2, [x0, x1, lsl #3]
  41f214:	add	x0, sp, #0x70
  41f218:	ldr	x1, [sp, #232]
  41f21c:	ldr	x0, [x0, x1, lsl #3]
  41f220:	ldr	x1, [sp, #184]
  41f224:	orr	x0, x1, x0
  41f228:	str	x0, [sp, #184]
  41f22c:	ldr	x0, [sp, #232]
  41f230:	add	x0, x0, #0x1
  41f234:	str	x0, [sp, #232]
  41f238:	ldr	x0, [sp, #232]
  41f23c:	cmp	x0, #0x3
  41f240:	b.le	41f18c <error@@Base+0x1d344>
  41f244:	ldr	x0, [sp, #192]
  41f248:	cmp	x0, #0x0
  41f24c:	b.eq	41f2f8 <error@@Base+0x1d4b0>  // b.none
  41f250:	ldr	x0, [sp, #224]
  41f254:	lsl	x0, x0, #5
  41f258:	ldr	x1, [sp, #16]
  41f25c:	add	x0, x1, x0
  41f260:	add	x1, sp, #0x50
  41f264:	bl	409068 <error@@Base+0x7220>
  41f268:	ldr	x0, [sp, #240]
  41f26c:	lsl	x0, x0, #5
  41f270:	ldr	x1, [sp, #16]
  41f274:	add	x0, x1, x0
  41f278:	add	x1, sp, #0x30
  41f27c:	bl	409068 <error@@Base+0x7220>
  41f280:	ldr	x1, [sp, #224]
  41f284:	mov	x0, x1
  41f288:	lsl	x0, x0, #1
  41f28c:	add	x0, x0, x1
  41f290:	lsl	x0, x0, #3
  41f294:	mov	x1, x0
  41f298:	ldr	x0, [sp, #24]
  41f29c:	add	x2, x0, x1
  41f2a0:	ldr	x1, [sp, #240]
  41f2a4:	mov	x0, x1
  41f2a8:	lsl	x0, x0, #1
  41f2ac:	add	x0, x0, x1
  41f2b0:	lsl	x0, x0, #3
  41f2b4:	mov	x1, x0
  41f2b8:	ldr	x0, [sp, #24]
  41f2bc:	add	x0, x0, x1
  41f2c0:	mov	x1, x0
  41f2c4:	mov	x0, x2
  41f2c8:	bl	40be38 <error@@Base+0x9ff0>
  41f2cc:	str	w0, [sp, #152]
  41f2d0:	ldr	w0, [sp, #152]
  41f2d4:	cmp	w0, #0x0
  41f2d8:	cset	w0, ne  // ne = any
  41f2dc:	and	w0, w0, #0xff
  41f2e0:	and	x0, x0, #0xff
  41f2e4:	cmp	x0, #0x0
  41f2e8:	b.ne	41f480 <error@@Base+0x1d638>  // b.any
  41f2ec:	ldr	x0, [sp, #224]
  41f2f0:	add	x0, x0, #0x1
  41f2f4:	str	x0, [sp, #224]
  41f2f8:	ldr	x1, [sp, #240]
  41f2fc:	mov	x0, x1
  41f300:	lsl	x0, x0, #1
  41f304:	add	x0, x0, x1
  41f308:	lsl	x0, x0, #3
  41f30c:	mov	x1, x0
  41f310:	ldr	x0, [sp, #24]
  41f314:	add	x2, x0, x1
  41f318:	ldr	x0, [sp, #176]
  41f31c:	ldr	x1, [x0, #16]
  41f320:	ldr	x0, [sp, #248]
  41f324:	lsl	x0, x0, #3
  41f328:	add	x0, x1, x0
  41f32c:	ldr	x0, [x0]
  41f330:	mov	x1, x0
  41f334:	mov	x0, x2
  41f338:	bl	40cb6c <error@@Base+0xad24>
  41f33c:	strb	w0, [sp, #151]
  41f340:	ldrb	w0, [sp, #151]
  41f344:	eor	w0, w0, #0x1
  41f348:	and	w0, w0, #0xff
  41f34c:	and	x0, x0, #0xff
  41f350:	cmp	x0, #0x0
  41f354:	b.ne	41f488 <error@@Base+0x1d640>  // b.any
  41f358:	ldr	x0, [sp, #184]
  41f35c:	cmp	x0, #0x0
  41f360:	b.eq	41f394 <error@@Base+0x1d54c>  // b.none
  41f364:	b	41f374 <error@@Base+0x1d52c>
  41f368:	nop
  41f36c:	b	41f374 <error@@Base+0x1d52c>
  41f370:	nop
  41f374:	ldr	x0, [sp, #240]
  41f378:	add	x0, x0, #0x1
  41f37c:	str	x0, [sp, #240]
  41f380:	ldr	x1, [sp, #240]
  41f384:	ldr	x0, [sp, #224]
  41f388:	cmp	x1, x0
  41f38c:	b.lt	41f0b4 <error@@Base+0x1d26c>  // b.tstop
  41f390:	b	41f398 <error@@Base+0x1d550>
  41f394:	nop
  41f398:	ldr	x1, [sp, #240]
  41f39c:	ldr	x0, [sp, #224]
  41f3a0:	cmp	x1, x0
  41f3a4:	b.ne	41f458 <error@@Base+0x1d610>  // b.any
  41f3a8:	ldr	x0, [sp, #224]
  41f3ac:	lsl	x0, x0, #5
  41f3b0:	ldr	x1, [sp, #16]
  41f3b4:	add	x0, x1, x0
  41f3b8:	add	x1, sp, #0x70
  41f3bc:	bl	409068 <error@@Base+0x7220>
  41f3c0:	ldr	x1, [sp, #224]
  41f3c4:	mov	x0, x1
  41f3c8:	lsl	x0, x0, #1
  41f3cc:	add	x0, x0, x1
  41f3d0:	lsl	x0, x0, #3
  41f3d4:	mov	x1, x0
  41f3d8:	ldr	x0, [sp, #24]
  41f3dc:	add	x2, x0, x1
  41f3e0:	ldr	x0, [sp, #176]
  41f3e4:	ldr	x1, [x0, #16]
  41f3e8:	ldr	x0, [sp, #248]
  41f3ec:	lsl	x0, x0, #3
  41f3f0:	add	x0, x1, x0
  41f3f4:	ldr	x0, [x0]
  41f3f8:	mov	x1, x0
  41f3fc:	mov	x0, x2
  41f400:	bl	40bca0 <error@@Base+0x9e58>
  41f404:	str	w0, [sp, #152]
  41f408:	ldr	w0, [sp, #152]
  41f40c:	cmp	w0, #0x0
  41f410:	cset	w0, ne  // ne = any
  41f414:	and	w0, w0, #0xff
  41f418:	and	x0, x0, #0xff
  41f41c:	cmp	x0, #0x0
  41f420:	b.ne	41f490 <error@@Base+0x1d648>  // b.any
  41f424:	ldr	x0, [sp, #224]
  41f428:	add	x0, x0, #0x1
  41f42c:	str	x0, [sp, #224]
  41f430:	add	x0, sp, #0x70
  41f434:	bl	409018 <error@@Base+0x71d0>
  41f438:	b	41f458 <error@@Base+0x1d610>
  41f43c:	nop
  41f440:	b	41f458 <error@@Base+0x1d610>
  41f444:	nop
  41f448:	b	41f458 <error@@Base+0x1d610>
  41f44c:	nop
  41f450:	b	41f458 <error@@Base+0x1d610>
  41f454:	nop
  41f458:	ldr	x0, [sp, #248]
  41f45c:	add	x0, x0, #0x1
  41f460:	str	x0, [sp, #248]
  41f464:	ldr	x0, [sp, #176]
  41f468:	ldr	x0, [x0, #8]
  41f46c:	ldr	x1, [sp, #248]
  41f470:	cmp	x1, x0
  41f474:	b.lt	41ec20 <error@@Base+0x1cdd8>  // b.tstop
  41f478:	ldr	x0, [sp, #224]
  41f47c:	b	41f4e4 <error@@Base+0x1d69c>
  41f480:	nop
  41f484:	b	41f494 <error@@Base+0x1d64c>
  41f488:	nop
  41f48c:	b	41f494 <error@@Base+0x1d64c>
  41f490:	nop
  41f494:	str	xzr, [sp, #240]
  41f498:	b	41f4d0 <error@@Base+0x1d688>
  41f49c:	ldr	x1, [sp, #240]
  41f4a0:	mov	x0, x1
  41f4a4:	lsl	x0, x0, #1
  41f4a8:	add	x0, x0, x1
  41f4ac:	lsl	x0, x0, #3
  41f4b0:	mov	x1, x0
  41f4b4:	ldr	x0, [sp, #24]
  41f4b8:	add	x0, x0, x1
  41f4bc:	ldr	x0, [x0, #16]
  41f4c0:	bl	401a40 <free@plt>
  41f4c4:	ldr	x0, [sp, #240]
  41f4c8:	add	x0, x0, #0x1
  41f4cc:	str	x0, [sp, #240]
  41f4d0:	ldr	x1, [sp, #240]
  41f4d4:	ldr	x0, [sp, #224]
  41f4d8:	cmp	x1, x0
  41f4dc:	b.lt	41f49c <error@@Base+0x1d654>  // b.tstop
  41f4e0:	mov	x0, #0xffffffffffffffff    	// #-1
  41f4e4:	ldp	x29, x30, [sp], #256
  41f4e8:	ret
  41f4ec:	stp	x29, x30, [sp, #-128]!
  41f4f0:	mov	x29, sp
  41f4f4:	str	x0, [sp, #40]
  41f4f8:	str	x1, [sp, #32]
  41f4fc:	str	x2, [sp, #24]
  41f500:	str	x3, [sp, #16]
  41f504:	ldr	x0, [sp, #40]
  41f508:	ldr	x1, [x0]
  41f50c:	ldr	x0, [sp, #32]
  41f510:	lsl	x0, x0, #4
  41f514:	add	x0, x1, x0
  41f518:	str	x0, [sp, #96]
  41f51c:	ldr	x0, [sp, #96]
  41f520:	ldrb	w0, [x0, #8]
  41f524:	cmp	w0, #0x7
  41f528:	cset	w0, eq  // eq = none
  41f52c:	and	w0, w0, #0xff
  41f530:	and	x0, x0, #0xff
  41f534:	cmp	x0, #0x0
  41f538:	b.eq	41f754 <error@@Base+0x1d90c>  // b.none
  41f53c:	ldr	x0, [sp, #24]
  41f540:	ldr	x1, [x0, #8]
  41f544:	ldr	x0, [sp, #16]
  41f548:	add	x0, x1, x0
  41f54c:	ldrb	w0, [x0]
  41f550:	strb	w0, [sp, #63]
  41f554:	ldrb	w0, [sp, #63]
  41f558:	cmp	w0, #0xc1
  41f55c:	cset	w0, ls  // ls = plast
  41f560:	and	w0, w0, #0xff
  41f564:	and	x0, x0, #0xff
  41f568:	cmp	x0, #0x0
  41f56c:	b.eq	41f578 <error@@Base+0x1d730>  // b.none
  41f570:	mov	w0, #0x0                   	// #0
  41f574:	b	41fa28 <error@@Base+0x1dbe0>
  41f578:	ldr	x0, [sp, #16]
  41f57c:	add	x1, x0, #0x1
  41f580:	ldr	x0, [sp, #24]
  41f584:	ldr	x0, [x0, #88]
  41f588:	cmp	x1, x0
  41f58c:	b.lt	41f598 <error@@Base+0x1d750>  // b.tstop
  41f590:	mov	w0, #0x0                   	// #0
  41f594:	b	41fa28 <error@@Base+0x1dbe0>
  41f598:	ldr	x0, [sp, #24]
  41f59c:	ldr	x1, [x0, #8]
  41f5a0:	ldr	x0, [sp, #16]
  41f5a4:	add	x0, x0, #0x1
  41f5a8:	add	x0, x1, x0
  41f5ac:	ldrb	w0, [x0]
  41f5b0:	strb	w0, [sp, #62]
  41f5b4:	ldrb	w0, [sp, #63]
  41f5b8:	cmp	w0, #0xdf
  41f5bc:	b.hi	41f5e8 <error@@Base+0x1d7a0>  // b.pmore
  41f5c0:	ldrsb	w0, [sp, #62]
  41f5c4:	cmp	w0, #0x0
  41f5c8:	b.ge	41f5d8 <error@@Base+0x1d790>  // b.tcont
  41f5cc:	ldrb	w0, [sp, #62]
  41f5d0:	cmp	w0, #0xbf
  41f5d4:	b.ls	41f5e0 <error@@Base+0x1d798>  // b.plast
  41f5d8:	mov	w0, #0x0                   	// #0
  41f5dc:	b	41fa28 <error@@Base+0x1dbe0>
  41f5e0:	mov	w0, #0x2                   	// #2
  41f5e4:	b	41fa28 <error@@Base+0x1dbe0>
  41f5e8:	ldrb	w0, [sp, #63]
  41f5ec:	cmp	w0, #0xef
  41f5f0:	b.hi	41f61c <error@@Base+0x1d7d4>  // b.pmore
  41f5f4:	mov	w0, #0x3                   	// #3
  41f5f8:	str	w0, [sp, #124]
  41f5fc:	ldrb	w0, [sp, #63]
  41f600:	cmp	w0, #0xe0
  41f604:	b.ne	41f6c0 <error@@Base+0x1d878>  // b.any
  41f608:	ldrb	w0, [sp, #62]
  41f60c:	cmp	w0, #0x9f
  41f610:	b.hi	41f6c0 <error@@Base+0x1d878>  // b.pmore
  41f614:	mov	w0, #0x0                   	// #0
  41f618:	b	41fa28 <error@@Base+0x1dbe0>
  41f61c:	ldrb	w0, [sp, #63]
  41f620:	cmp	w0, #0xf7
  41f624:	b.hi	41f650 <error@@Base+0x1d808>  // b.pmore
  41f628:	mov	w0, #0x4                   	// #4
  41f62c:	str	w0, [sp, #124]
  41f630:	ldrb	w0, [sp, #63]
  41f634:	cmp	w0, #0xf0
  41f638:	b.ne	41f6c0 <error@@Base+0x1d878>  // b.any
  41f63c:	ldrb	w0, [sp, #62]
  41f640:	cmp	w0, #0x8f
  41f644:	b.hi	41f6c0 <error@@Base+0x1d878>  // b.pmore
  41f648:	mov	w0, #0x0                   	// #0
  41f64c:	b	41fa28 <error@@Base+0x1dbe0>
  41f650:	ldrb	w0, [sp, #63]
  41f654:	cmp	w0, #0xfb
  41f658:	b.hi	41f684 <error@@Base+0x1d83c>  // b.pmore
  41f65c:	mov	w0, #0x5                   	// #5
  41f660:	str	w0, [sp, #124]
  41f664:	ldrb	w0, [sp, #63]
  41f668:	cmp	w0, #0xf8
  41f66c:	b.ne	41f6c0 <error@@Base+0x1d878>  // b.any
  41f670:	ldrb	w0, [sp, #62]
  41f674:	cmp	w0, #0x87
  41f678:	b.hi	41f6c0 <error@@Base+0x1d878>  // b.pmore
  41f67c:	mov	w0, #0x0                   	// #0
  41f680:	b	41fa28 <error@@Base+0x1dbe0>
  41f684:	ldrb	w0, [sp, #63]
  41f688:	cmp	w0, #0xfd
  41f68c:	b.hi	41f6b8 <error@@Base+0x1d870>  // b.pmore
  41f690:	mov	w0, #0x6                   	// #6
  41f694:	str	w0, [sp, #124]
  41f698:	ldrb	w0, [sp, #63]
  41f69c:	cmp	w0, #0xfc
  41f6a0:	b.ne	41f6c0 <error@@Base+0x1d878>  // b.any
  41f6a4:	ldrb	w0, [sp, #62]
  41f6a8:	cmp	w0, #0x83
  41f6ac:	b.hi	41f6c0 <error@@Base+0x1d878>  // b.pmore
  41f6b0:	mov	w0, #0x0                   	// #0
  41f6b4:	b	41fa28 <error@@Base+0x1dbe0>
  41f6b8:	mov	w0, #0x0                   	// #0
  41f6bc:	b	41fa28 <error@@Base+0x1dbe0>
  41f6c0:	ldrsw	x1, [sp, #124]
  41f6c4:	ldr	x0, [sp, #16]
  41f6c8:	add	x1, x1, x0
  41f6cc:	ldr	x0, [sp, #24]
  41f6d0:	ldr	x0, [x0, #88]
  41f6d4:	cmp	x1, x0
  41f6d8:	b.le	41f6e4 <error@@Base+0x1d89c>
  41f6dc:	mov	w0, #0x0                   	// #0
  41f6e0:	b	41fa28 <error@@Base+0x1dbe0>
  41f6e4:	mov	x0, #0x1                   	// #1
  41f6e8:	str	x0, [sp, #112]
  41f6ec:	b	41f73c <error@@Base+0x1d8f4>
  41f6f0:	ldr	x0, [sp, #24]
  41f6f4:	ldr	x0, [x0, #8]
  41f6f8:	ldr	x2, [sp, #16]
  41f6fc:	ldr	x1, [sp, #112]
  41f700:	add	x1, x2, x1
  41f704:	add	x0, x0, x1
  41f708:	ldrb	w0, [x0]
  41f70c:	strb	w0, [sp, #62]
  41f710:	ldrsb	w0, [sp, #62]
  41f714:	cmp	w0, #0x0
  41f718:	b.ge	41f728 <error@@Base+0x1d8e0>  // b.tcont
  41f71c:	ldrb	w0, [sp, #62]
  41f720:	cmp	w0, #0xbf
  41f724:	b.ls	41f730 <error@@Base+0x1d8e8>  // b.plast
  41f728:	mov	w0, #0x0                   	// #0
  41f72c:	b	41fa28 <error@@Base+0x1dbe0>
  41f730:	ldr	x0, [sp, #112]
  41f734:	add	x0, x0, #0x1
  41f738:	str	x0, [sp, #112]
  41f73c:	ldrsw	x0, [sp, #124]
  41f740:	ldr	x1, [sp, #112]
  41f744:	cmp	x1, x0
  41f748:	b.lt	41f6f0 <error@@Base+0x1d8a8>  // b.tstop
  41f74c:	ldr	w0, [sp, #124]
  41f750:	b	41fa28 <error@@Base+0x1dbe0>
  41f754:	ldr	x1, [sp, #16]
  41f758:	ldr	x0, [sp, #24]
  41f75c:	bl	4091f0 <error@@Base+0x73a8>
  41f760:	str	w0, [sp, #124]
  41f764:	ldr	x0, [sp, #96]
  41f768:	ldrb	w0, [x0, #8]
  41f76c:	cmp	w0, #0x5
  41f770:	b.ne	41f7f8 <error@@Base+0x1d9b0>  // b.any
  41f774:	ldr	w0, [sp, #124]
  41f778:	cmp	w0, #0x1
  41f77c:	b.gt	41f788 <error@@Base+0x1d940>
  41f780:	mov	w0, #0x0                   	// #0
  41f784:	b	41fa28 <error@@Base+0x1dbe0>
  41f788:	ldr	x0, [sp, #40]
  41f78c:	ldr	x0, [x0, #216]
  41f790:	and	x0, x0, #0x40
  41f794:	cmp	x0, #0x0
  41f798:	b.ne	41f7b8 <error@@Base+0x1d970>  // b.any
  41f79c:	ldr	x0, [sp, #24]
  41f7a0:	ldr	x1, [x0, #8]
  41f7a4:	ldr	x0, [sp, #16]
  41f7a8:	add	x0, x1, x0
  41f7ac:	ldrb	w0, [x0]
  41f7b0:	cmp	w0, #0xa
  41f7b4:	b.eq	41f7e8 <error@@Base+0x1d9a0>  // b.none
  41f7b8:	ldr	x0, [sp, #40]
  41f7bc:	ldr	x0, [x0, #216]
  41f7c0:	and	x0, x0, #0x80
  41f7c4:	cmp	x0, #0x0
  41f7c8:	b.eq	41f7f0 <error@@Base+0x1d9a8>  // b.none
  41f7cc:	ldr	x0, [sp, #24]
  41f7d0:	ldr	x1, [x0, #8]
  41f7d4:	ldr	x0, [sp, #16]
  41f7d8:	add	x0, x1, x0
  41f7dc:	ldrb	w0, [x0]
  41f7e0:	cmp	w0, #0x0
  41f7e4:	b.ne	41f7f0 <error@@Base+0x1d9a8>  // b.any
  41f7e8:	mov	w0, #0x0                   	// #0
  41f7ec:	b	41fa28 <error@@Base+0x1dbe0>
  41f7f0:	ldr	w0, [sp, #124]
  41f7f4:	b	41fa28 <error@@Base+0x1dbe0>
  41f7f8:	ldr	x1, [sp, #16]
  41f7fc:	ldr	x0, [sp, #24]
  41f800:	bl	4092d8 <error@@Base+0x7490>
  41f804:	str	w0, [sp, #92]
  41f808:	ldr	w0, [sp, #92]
  41f80c:	cmp	w0, #0x1
  41f810:	b.gt	41f820 <error@@Base+0x1d9d8>
  41f814:	ldr	w0, [sp, #124]
  41f818:	cmp	w0, #0x1
  41f81c:	b.le	41f82c <error@@Base+0x1d9e4>
  41f820:	ldr	w0, [sp, #124]
  41f824:	cmp	w0, #0x0
  41f828:	b.ne	41f834 <error@@Base+0x1d9ec>  // b.any
  41f82c:	mov	w0, #0x0                   	// #0
  41f830:	b	41fa28 <error@@Base+0x1dbe0>
  41f834:	ldr	x0, [sp, #96]
  41f838:	ldrb	w0, [x0, #8]
  41f83c:	cmp	w0, #0x6
  41f840:	b.ne	41fa24 <error@@Base+0x1dbdc>  // b.any
  41f844:	ldr	x0, [sp, #96]
  41f848:	ldr	x0, [x0]
  41f84c:	str	x0, [sp, #80]
  41f850:	str	wzr, [sp, #108]
  41f854:	ldr	x0, [sp, #80]
  41f858:	ldr	x0, [x0, #64]
  41f85c:	cmp	x0, #0x0
  41f860:	b.ne	41f884 <error@@Base+0x1da3c>  // b.any
  41f864:	ldr	x0, [sp, #80]
  41f868:	ldr	x0, [x0, #72]
  41f86c:	cmp	x0, #0x0
  41f870:	b.ne	41f884 <error@@Base+0x1da3c>  // b.any
  41f874:	ldr	x0, [sp, #80]
  41f878:	ldr	x0, [x0, #40]
  41f87c:	cmp	x0, #0x0
  41f880:	b.eq	41f894 <error@@Base+0x1da4c>  // b.none
  41f884:	ldr	x1, [sp, #16]
  41f888:	ldr	x0, [sp, #24]
  41f88c:	bl	409284 <error@@Base+0x743c>
  41f890:	b	41f898 <error@@Base+0x1da50>
  41f894:	mov	w0, #0x0                   	// #0
  41f898:	str	w0, [sp, #76]
  41f89c:	str	xzr, [sp, #112]
  41f8a0:	b	41f8e0 <error@@Base+0x1da98>
  41f8a4:	ldr	x0, [sp, #80]
  41f8a8:	ldr	x1, [x0]
  41f8ac:	ldr	x0, [sp, #112]
  41f8b0:	lsl	x0, x0, #2
  41f8b4:	add	x0, x1, x0
  41f8b8:	ldr	w0, [x0]
  41f8bc:	ldr	w1, [sp, #76]
  41f8c0:	cmp	w1, w0
  41f8c4:	b.ne	41f8d4 <error@@Base+0x1da8c>  // b.any
  41f8c8:	ldr	w0, [sp, #124]
  41f8cc:	str	w0, [sp, #108]
  41f8d0:	b	41f9d8 <error@@Base+0x1db90>
  41f8d4:	ldr	x0, [sp, #112]
  41f8d8:	add	x0, x0, #0x1
  41f8dc:	str	x0, [sp, #112]
  41f8e0:	ldr	x0, [sp, #80]
  41f8e4:	ldr	x0, [x0, #40]
  41f8e8:	ldr	x1, [sp, #112]
  41f8ec:	cmp	x1, x0
  41f8f0:	b.lt	41f8a4 <error@@Base+0x1da5c>  // b.tstop
  41f8f4:	str	xzr, [sp, #112]
  41f8f8:	b	41f944 <error@@Base+0x1dafc>
  41f8fc:	ldr	x0, [sp, #80]
  41f900:	ldr	x1, [x0, #24]
  41f904:	ldr	x0, [sp, #112]
  41f908:	lsl	x0, x0, #3
  41f90c:	add	x0, x1, x0
  41f910:	ldr	x0, [x0]
  41f914:	str	x0, [sp, #64]
  41f918:	ldr	x1, [sp, #64]
  41f91c:	ldr	w0, [sp, #76]
  41f920:	bl	401840 <iswctype@plt>
  41f924:	cmp	w0, #0x0
  41f928:	b.eq	41f938 <error@@Base+0x1daf0>  // b.none
  41f92c:	ldr	w0, [sp, #124]
  41f930:	str	w0, [sp, #108]
  41f934:	b	41f9d8 <error@@Base+0x1db90>
  41f938:	ldr	x0, [sp, #112]
  41f93c:	add	x0, x0, #0x1
  41f940:	str	x0, [sp, #112]
  41f944:	ldr	x0, [sp, #80]
  41f948:	ldr	x0, [x0, #72]
  41f94c:	ldr	x1, [sp, #112]
  41f950:	cmp	x1, x0
  41f954:	b.lt	41f8fc <error@@Base+0x1dab4>  // b.tstop
  41f958:	str	xzr, [sp, #112]
  41f95c:	b	41f9c0 <error@@Base+0x1db78>
  41f960:	ldr	x0, [sp, #80]
  41f964:	ldr	x1, [x0, #8]
  41f968:	ldr	x0, [sp, #112]
  41f96c:	lsl	x0, x0, #2
  41f970:	add	x0, x1, x0
  41f974:	ldr	w0, [x0]
  41f978:	ldr	w1, [sp, #76]
  41f97c:	cmp	w1, w0
  41f980:	b.cc	41f9b4 <error@@Base+0x1db6c>  // b.lo, b.ul, b.last
  41f984:	ldr	x0, [sp, #80]
  41f988:	ldr	x1, [x0, #16]
  41f98c:	ldr	x0, [sp, #112]
  41f990:	lsl	x0, x0, #2
  41f994:	add	x0, x1, x0
  41f998:	ldr	w0, [x0]
  41f99c:	ldr	w1, [sp, #76]
  41f9a0:	cmp	w1, w0
  41f9a4:	b.hi	41f9b4 <error@@Base+0x1db6c>  // b.pmore
  41f9a8:	ldr	w0, [sp, #124]
  41f9ac:	str	w0, [sp, #108]
  41f9b0:	b	41f9d8 <error@@Base+0x1db90>
  41f9b4:	ldr	x0, [sp, #112]
  41f9b8:	add	x0, x0, #0x1
  41f9bc:	str	x0, [sp, #112]
  41f9c0:	ldr	x0, [sp, #80]
  41f9c4:	ldr	x0, [x0, #64]
  41f9c8:	ldr	x1, [sp, #112]
  41f9cc:	cmp	x1, x0
  41f9d0:	b.lt	41f960 <error@@Base+0x1db18>  // b.tstop
  41f9d4:	nop
  41f9d8:	ldr	x0, [sp, #80]
  41f9dc:	ldrb	w0, [x0, #32]
  41f9e0:	and	w0, w0, #0x1
  41f9e4:	and	w0, w0, #0xff
  41f9e8:	cmp	w0, #0x0
  41f9ec:	b.ne	41f9f8 <error@@Base+0x1dbb0>  // b.any
  41f9f0:	ldr	w0, [sp, #108]
  41f9f4:	b	41fa28 <error@@Base+0x1dbe0>
  41f9f8:	ldr	w0, [sp, #108]
  41f9fc:	cmp	w0, #0x0
  41fa00:	b.le	41fa0c <error@@Base+0x1dbc4>
  41fa04:	mov	w0, #0x0                   	// #0
  41fa08:	b	41fa28 <error@@Base+0x1dbe0>
  41fa0c:	ldr	w0, [sp, #92]
  41fa10:	ldr	w2, [sp, #124]
  41fa14:	ldr	w1, [sp, #124]
  41fa18:	cmp	w2, w0
  41fa1c:	csel	w0, w1, w0, ge  // ge = tcont
  41fa20:	b	41fa28 <error@@Base+0x1dbe0>
  41fa24:	mov	w0, #0x0                   	// #0
  41fa28:	ldp	x29, x30, [sp], #128
  41fa2c:	ret
  41fa30:	stp	x29, x30, [sp, #-64]!
  41fa34:	mov	x29, sp
  41fa38:	str	x0, [sp, #40]
  41fa3c:	str	x1, [sp, #32]
  41fa40:	str	x2, [sp, #24]
  41fa44:	ldr	x0, [sp, #40]
  41fa48:	ldr	x1, [x0, #8]
  41fa4c:	ldr	x0, [sp, #24]
  41fa50:	add	x0, x1, x0
  41fa54:	ldrb	w0, [x0]
  41fa58:	strb	w0, [sp, #63]
  41fa5c:	ldr	x0, [sp, #32]
  41fa60:	ldrb	w0, [x0, #8]
  41fa64:	cmp	w0, #0x7
  41fa68:	b.eq	41fae0 <error@@Base+0x1dc98>  // b.none
  41fa6c:	cmp	w0, #0x7
  41fa70:	b.gt	41fb44 <error@@Base+0x1dcfc>
  41fa74:	cmp	w0, #0x5
  41fa78:	b.eq	41faf4 <error@@Base+0x1dcac>  // b.none
  41fa7c:	cmp	w0, #0x5
  41fa80:	b.gt	41fb44 <error@@Base+0x1dcfc>
  41fa84:	cmp	w0, #0x1
  41fa88:	b.eq	41fa98 <error@@Base+0x1dc50>  // b.none
  41fa8c:	cmp	w0, #0x3
  41fa90:	b.eq	41fab4 <error@@Base+0x1dc6c>  // b.none
  41fa94:	b	41fb44 <error@@Base+0x1dcfc>
  41fa98:	ldr	x0, [sp, #32]
  41fa9c:	ldrb	w0, [x0]
  41faa0:	ldrb	w1, [sp, #63]
  41faa4:	cmp	w1, w0
  41faa8:	b.eq	41fb4c <error@@Base+0x1dd04>  // b.none
  41faac:	mov	w0, #0x0                   	// #0
  41fab0:	b	41fc50 <error@@Base+0x1de08>
  41fab4:	ldr	x0, [sp, #32]
  41fab8:	ldr	x0, [x0]
  41fabc:	ldrb	w1, [sp, #63]
  41fac0:	bl	408fb8 <error@@Base+0x7170>
  41fac4:	and	w0, w0, #0xff
  41fac8:	eor	w0, w0, #0x1
  41facc:	and	w0, w0, #0xff
  41fad0:	cmp	w0, #0x0
  41fad4:	b.eq	41fb54 <error@@Base+0x1dd0c>  // b.none
  41fad8:	mov	w0, #0x0                   	// #0
  41fadc:	b	41fc50 <error@@Base+0x1de08>
  41fae0:	ldrsb	w0, [sp, #63]
  41fae4:	cmp	w0, #0x0
  41fae8:	b.ge	41faf4 <error@@Base+0x1dcac>  // b.tcont
  41faec:	mov	w0, #0x0                   	// #0
  41faf0:	b	41fc50 <error@@Base+0x1de08>
  41faf4:	ldrb	w0, [sp, #63]
  41faf8:	cmp	w0, #0xa
  41fafc:	b.ne	41fb18 <error@@Base+0x1dcd0>  // b.any
  41fb00:	ldr	x0, [sp, #40]
  41fb04:	ldr	x0, [x0, #152]
  41fb08:	ldr	x0, [x0, #216]
  41fb0c:	and	x0, x0, #0x40
  41fb10:	cmp	x0, #0x0
  41fb14:	b.eq	41fb3c <error@@Base+0x1dcf4>  // b.none
  41fb18:	ldrb	w0, [sp, #63]
  41fb1c:	cmp	w0, #0x0
  41fb20:	b.ne	41fb5c <error@@Base+0x1dd14>  // b.any
  41fb24:	ldr	x0, [sp, #40]
  41fb28:	ldr	x0, [x0, #152]
  41fb2c:	ldr	x0, [x0, #216]
  41fb30:	and	x0, x0, #0x80
  41fb34:	cmp	x0, #0x0
  41fb38:	b.eq	41fb5c <error@@Base+0x1dd14>  // b.none
  41fb3c:	mov	w0, #0x0                   	// #0
  41fb40:	b	41fc50 <error@@Base+0x1de08>
  41fb44:	mov	w0, #0x0                   	// #0
  41fb48:	b	41fc50 <error@@Base+0x1de08>
  41fb4c:	nop
  41fb50:	b	41fb60 <error@@Base+0x1dd18>
  41fb54:	nop
  41fb58:	b	41fb60 <error@@Base+0x1dd18>
  41fb5c:	nop
  41fb60:	ldr	x0, [sp, #32]
  41fb64:	ldr	w0, [x0, #8]
  41fb68:	and	w0, w0, #0x3ff00
  41fb6c:	cmp	w0, #0x0
  41fb70:	b.eq	41fc4c <error@@Base+0x1de04>  // b.none
  41fb74:	ldr	x3, [sp, #40]
  41fb78:	ldr	x0, [sp, #40]
  41fb7c:	ldr	w0, [x0, #160]
  41fb80:	mov	w2, w0
  41fb84:	ldr	x1, [sp, #24]
  41fb88:	mov	x0, x3
  41fb8c:	bl	40ba5c <error@@Base+0x9c14>
  41fb90:	str	w0, [sp, #56]
  41fb94:	ldr	x0, [sp, #32]
  41fb98:	ldr	w0, [x0, #8]
  41fb9c:	ubfx	x0, x0, #8, #10
  41fba0:	and	w0, w0, #0xffff
  41fba4:	and	w0, w0, #0x4
  41fba8:	cmp	w0, #0x0
  41fbac:	b.eq	41fbc0 <error@@Base+0x1dd78>  // b.none
  41fbb0:	ldr	w0, [sp, #56]
  41fbb4:	and	w0, w0, #0x1
  41fbb8:	cmp	w0, #0x0
  41fbbc:	b.eq	41fc44 <error@@Base+0x1ddfc>  // b.none
  41fbc0:	ldr	x0, [sp, #32]
  41fbc4:	ldr	w0, [x0, #8]
  41fbc8:	ubfx	x0, x0, #8, #10
  41fbcc:	and	w0, w0, #0xffff
  41fbd0:	and	w0, w0, #0x8
  41fbd4:	cmp	w0, #0x0
  41fbd8:	b.eq	41fbec <error@@Base+0x1dda4>  // b.none
  41fbdc:	ldr	w0, [sp, #56]
  41fbe0:	and	w0, w0, #0x1
  41fbe4:	cmp	w0, #0x0
  41fbe8:	b.ne	41fc44 <error@@Base+0x1ddfc>  // b.any
  41fbec:	ldr	x0, [sp, #32]
  41fbf0:	ldr	w0, [x0, #8]
  41fbf4:	ubfx	x0, x0, #8, #10
  41fbf8:	and	w0, w0, #0xffff
  41fbfc:	and	w0, w0, #0x20
  41fc00:	cmp	w0, #0x0
  41fc04:	b.eq	41fc18 <error@@Base+0x1ddd0>  // b.none
  41fc08:	ldr	w0, [sp, #56]
  41fc0c:	and	w0, w0, #0x2
  41fc10:	cmp	w0, #0x0
  41fc14:	b.eq	41fc44 <error@@Base+0x1ddfc>  // b.none
  41fc18:	ldr	x0, [sp, #32]
  41fc1c:	ldr	w0, [x0, #8]
  41fc20:	ubfx	x0, x0, #8, #10
  41fc24:	and	w0, w0, #0xffff
  41fc28:	and	w0, w0, #0x80
  41fc2c:	cmp	w0, #0x0
  41fc30:	b.eq	41fc4c <error@@Base+0x1de04>  // b.none
  41fc34:	ldr	w0, [sp, #56]
  41fc38:	and	w0, w0, #0x8
  41fc3c:	cmp	w0, #0x0
  41fc40:	b.ne	41fc4c <error@@Base+0x1de04>  // b.any
  41fc44:	mov	w0, #0x0                   	// #0
  41fc48:	b	41fc50 <error@@Base+0x1de08>
  41fc4c:	mov	w0, #0x1                   	// #1
  41fc50:	ldp	x29, x30, [sp], #64
  41fc54:	ret
  41fc58:	stp	x29, x30, [sp, #-64]!
  41fc5c:	mov	x29, sp
  41fc60:	str	x0, [sp, #24]
  41fc64:	str	w1, [sp, #20]
  41fc68:	ldr	x0, [sp, #24]
  41fc6c:	str	x0, [sp, #56]
  41fc70:	ldr	x0, [sp, #56]
  41fc74:	ldr	x0, [x0, #64]
  41fc78:	mov	x1, x0
  41fc7c:	mov	x0, #0xffffffffffffffe     	// #1152921504606846974
  41fc80:	cmp	x1, x0
  41fc84:	cset	w0, hi  // hi = pmore
  41fc88:	and	w0, w0, #0xff
  41fc8c:	and	x0, x0, #0xff
  41fc90:	cmp	x0, #0x0
  41fc94:	b.eq	41fca0 <error@@Base+0x1de58>  // b.none
  41fc98:	mov	w0, #0xc                   	// #12
  41fc9c:	b	41fdf8 <error@@Base+0x1dfb0>
  41fca0:	ldrsw	x1, [sp, #20]
  41fca4:	ldr	x0, [sp, #56]
  41fca8:	ldr	x0, [x0, #64]
  41fcac:	lsl	x2, x0, #1
  41fcb0:	ldr	x0, [sp, #56]
  41fcb4:	ldr	x0, [x0, #88]
  41fcb8:	cmp	x2, x0
  41fcbc:	csel	x0, x2, x0, le
  41fcc0:	cmp	x1, x0
  41fcc4:	csel	x0, x1, x0, ge  // ge = tcont
  41fcc8:	mov	x1, x0
  41fccc:	ldr	x0, [sp, #56]
  41fcd0:	bl	40964c <error@@Base+0x7804>
  41fcd4:	str	w0, [sp, #52]
  41fcd8:	ldr	w0, [sp, #52]
  41fcdc:	cmp	w0, #0x0
  41fce0:	cset	w0, ne  // ne = any
  41fce4:	and	w0, w0, #0xff
  41fce8:	and	x0, x0, #0xff
  41fcec:	cmp	x0, #0x0
  41fcf0:	b.eq	41fcfc <error@@Base+0x1deb4>  // b.none
  41fcf4:	ldr	w0, [sp, #52]
  41fcf8:	b	41fdf8 <error@@Base+0x1dfb0>
  41fcfc:	ldr	x0, [sp, #24]
  41fd00:	ldr	x0, [x0, #184]
  41fd04:	cmp	x0, #0x0
  41fd08:	b.eq	41fd64 <error@@Base+0x1df1c>  // b.none
  41fd0c:	ldr	x0, [sp, #24]
  41fd10:	ldr	x2, [x0, #184]
  41fd14:	ldr	x0, [sp, #56]
  41fd18:	ldr	x0, [x0, #64]
  41fd1c:	add	x0, x0, #0x1
  41fd20:	lsl	x0, x0, #3
  41fd24:	mov	x1, x0
  41fd28:	mov	x0, x2
  41fd2c:	bl	4018f0 <realloc@plt>
  41fd30:	str	x0, [sp, #40]
  41fd34:	ldr	x0, [sp, #40]
  41fd38:	cmp	x0, #0x0
  41fd3c:	cset	w0, eq  // eq = none
  41fd40:	and	w0, w0, #0xff
  41fd44:	and	x0, x0, #0xff
  41fd48:	cmp	x0, #0x0
  41fd4c:	b.eq	41fd58 <error@@Base+0x1df10>  // b.none
  41fd50:	mov	w0, #0xc                   	// #12
  41fd54:	b	41fdf8 <error@@Base+0x1dfb0>
  41fd58:	ldr	x0, [sp, #24]
  41fd5c:	ldr	x1, [sp, #40]
  41fd60:	str	x1, [x0, #184]
  41fd64:	ldr	x0, [sp, #56]
  41fd68:	ldrb	w0, [x0, #136]
  41fd6c:	cmp	w0, #0x0
  41fd70:	b.eq	41fdc0 <error@@Base+0x1df78>  // b.none
  41fd74:	ldr	x0, [sp, #56]
  41fd78:	ldr	w0, [x0, #144]
  41fd7c:	cmp	w0, #0x1
  41fd80:	b.le	41fdb4 <error@@Base+0x1df6c>
  41fd84:	ldr	x0, [sp, #56]
  41fd88:	bl	409c30 <error@@Base+0x7de8>
  41fd8c:	str	w0, [sp, #52]
  41fd90:	ldr	w0, [sp, #52]
  41fd94:	cmp	w0, #0x0
  41fd98:	cset	w0, ne  // ne = any
  41fd9c:	and	w0, w0, #0xff
  41fda0:	and	x0, x0, #0xff
  41fda4:	cmp	x0, #0x0
  41fda8:	b.eq	41fdf4 <error@@Base+0x1dfac>  // b.none
  41fdac:	ldr	w0, [sp, #52]
  41fdb0:	b	41fdf8 <error@@Base+0x1dfb0>
  41fdb4:	ldr	x0, [sp, #56]
  41fdb8:	bl	40a8a4 <error@@Base+0x8a5c>
  41fdbc:	b	41fdf4 <error@@Base+0x1dfac>
  41fdc0:	ldr	x0, [sp, #56]
  41fdc4:	ldr	w0, [x0, #144]
  41fdc8:	cmp	w0, #0x1
  41fdcc:	b.le	41fddc <error@@Base+0x1df94>
  41fdd0:	ldr	x0, [sp, #56]
  41fdd4:	bl	4098d8 <error@@Base+0x7a90>
  41fdd8:	b	41fdf4 <error@@Base+0x1dfac>
  41fddc:	ldr	x0, [sp, #56]
  41fde0:	ldr	x0, [x0, #120]
  41fde4:	cmp	x0, #0x0
  41fde8:	b.eq	41fdf4 <error@@Base+0x1dfac>  // b.none
  41fdec:	ldr	x0, [sp, #56]
  41fdf0:	bl	40a99c <error@@Base+0x8b54>
  41fdf4:	mov	w0, #0x0                   	// #0
  41fdf8:	ldp	x29, x30, [sp], #64
  41fdfc:	ret
  41fe00:	stp	x29, x30, [sp, #-64]!
  41fe04:	mov	x29, sp
  41fe08:	str	x0, [sp, #40]
  41fe0c:	str	w1, [sp, #36]
  41fe10:	str	x2, [sp, #24]
  41fe14:	ldr	x0, [sp, #40]
  41fe18:	ldr	w1, [sp, #36]
  41fe1c:	str	w1, [x0, #160]
  41fe20:	ldr	x0, [sp, #40]
  41fe24:	mov	x1, #0xffffffffffffffff    	// #-1
  41fe28:	str	x1, [x0, #168]
  41fe2c:	ldr	x0, [sp, #24]
  41fe30:	cmp	x0, #0x0
  41fe34:	b.le	41ff10 <error@@Base+0x1e0c8>
  41fe38:	mov	x0, #0x28                  	// #40
  41fe3c:	str	x0, [sp, #56]
  41fe40:	mov	x1, #0xffffffffffffffff    	// #-1
  41fe44:	ldr	x0, [sp, #56]
  41fe48:	udiv	x0, x1, x0
  41fe4c:	cmp	x0, #0x0
  41fe50:	b.lt	41fe64 <error@@Base+0x1e01c>  // b.tstop
  41fe54:	mov	x1, #0xffffffffffffffff    	// #-1
  41fe58:	ldr	x0, [sp, #56]
  41fe5c:	udiv	x0, x1, x0
  41fe60:	b	41fe68 <error@@Base+0x1e020>
  41fe64:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  41fe68:	ldr	x1, [sp, #24]
  41fe6c:	cmp	x0, x1
  41fe70:	cset	w0, cc  // cc = lo, ul, last
  41fe74:	and	w0, w0, #0xff
  41fe78:	and	x0, x0, #0xff
  41fe7c:	cmp	x0, #0x0
  41fe80:	b.eq	41fe8c <error@@Base+0x1e044>  // b.none
  41fe84:	mov	w0, #0xc                   	// #12
  41fe88:	b	41ff38 <error@@Base+0x1e0f0>
  41fe8c:	ldr	x1, [sp, #24]
  41fe90:	mov	x0, x1
  41fe94:	lsl	x0, x0, #2
  41fe98:	add	x0, x0, x1
  41fe9c:	lsl	x0, x0, #3
  41fea0:	bl	401850 <malloc@plt>
  41fea4:	mov	x1, x0
  41fea8:	ldr	x0, [sp, #40]
  41feac:	str	x1, [x0, #216]
  41feb0:	ldr	x0, [sp, #24]
  41feb4:	lsl	x0, x0, #3
  41feb8:	bl	401850 <malloc@plt>
  41febc:	mov	x1, x0
  41fec0:	ldr	x0, [sp, #40]
  41fec4:	str	x1, [x0, #248]
  41fec8:	ldr	x0, [sp, #40]
  41fecc:	ldr	x0, [x0, #216]
  41fed0:	cmp	x0, #0x0
  41fed4:	cset	w0, eq  // eq = none
  41fed8:	and	w0, w0, #0xff
  41fedc:	and	x0, x0, #0xff
  41fee0:	cmp	x0, #0x0
  41fee4:	b.ne	41ff08 <error@@Base+0x1e0c0>  // b.any
  41fee8:	ldr	x0, [sp, #40]
  41feec:	ldr	x0, [x0, #248]
  41fef0:	cmp	x0, #0x0
  41fef4:	cset	w0, eq  // eq = none
  41fef8:	and	w0, w0, #0xff
  41fefc:	and	x0, x0, #0xff
  41ff00:	cmp	x0, #0x0
  41ff04:	b.eq	41ff10 <error@@Base+0x1e0c8>  // b.none
  41ff08:	mov	w0, #0xc                   	// #12
  41ff0c:	b	41ff38 <error@@Base+0x1e0f0>
  41ff10:	ldr	x0, [sp, #40]
  41ff14:	ldr	x1, [sp, #24]
  41ff18:	str	x1, [x0, #208]
  41ff1c:	ldr	x0, [sp, #40]
  41ff20:	mov	w1, #0x1                   	// #1
  41ff24:	str	w1, [x0, #224]
  41ff28:	ldr	x0, [sp, #40]
  41ff2c:	ldr	x1, [sp, #24]
  41ff30:	str	x1, [x0, #240]
  41ff34:	mov	w0, #0x0                   	// #0
  41ff38:	ldp	x29, x30, [sp], #64
  41ff3c:	ret
  41ff40:	stp	x29, x30, [sp, #-64]!
  41ff44:	mov	x29, sp
  41ff48:	str	x0, [sp, #24]
  41ff4c:	str	xzr, [sp, #56]
  41ff50:	b	420014 <error@@Base+0x1e1cc>
  41ff54:	ldr	x0, [sp, #24]
  41ff58:	ldr	x1, [x0, #248]
  41ff5c:	ldr	x0, [sp, #56]
  41ff60:	lsl	x0, x0, #3
  41ff64:	add	x0, x1, x0
  41ff68:	ldr	x0, [x0]
  41ff6c:	str	x0, [sp, #40]
  41ff70:	str	xzr, [sp, #48]
  41ff74:	b	41ffb4 <error@@Base+0x1e16c>
  41ff78:	ldr	x0, [sp, #40]
  41ff7c:	ldr	x1, [x0, #40]
  41ff80:	ldr	x0, [sp, #48]
  41ff84:	lsl	x0, x0, #3
  41ff88:	add	x0, x1, x0
  41ff8c:	ldr	x0, [x0]
  41ff90:	str	x0, [sp, #32]
  41ff94:	ldr	x0, [sp, #32]
  41ff98:	ldr	x0, [x0, #32]
  41ff9c:	bl	401a40 <free@plt>
  41ffa0:	ldr	x0, [sp, #32]
  41ffa4:	bl	401a40 <free@plt>
  41ffa8:	ldr	x0, [sp, #48]
  41ffac:	add	x0, x0, #0x1
  41ffb0:	str	x0, [sp, #48]
  41ffb4:	ldr	x0, [sp, #40]
  41ffb8:	ldr	x0, [x0, #32]
  41ffbc:	ldr	x1, [sp, #48]
  41ffc0:	cmp	x1, x0
  41ffc4:	b.lt	41ff78 <error@@Base+0x1e130>  // b.tstop
  41ffc8:	ldr	x0, [sp, #40]
  41ffcc:	ldr	x0, [x0, #40]
  41ffd0:	bl	401a40 <free@plt>
  41ffd4:	ldr	x0, [sp, #40]
  41ffd8:	ldr	x0, [x0, #16]
  41ffdc:	cmp	x0, #0x0
  41ffe0:	b.eq	420000 <error@@Base+0x1e1b8>  // b.none
  41ffe4:	ldr	x0, [sp, #40]
  41ffe8:	ldr	x0, [x0, #16]
  41ffec:	ldr	x0, [x0, #16]
  41fff0:	bl	401a40 <free@plt>
  41fff4:	ldr	x0, [sp, #40]
  41fff8:	ldr	x0, [x0, #16]
  41fffc:	bl	401a40 <free@plt>
  420000:	ldr	x0, [sp, #40]
  420004:	bl	401a40 <free@plt>
  420008:	ldr	x0, [sp, #56]
  42000c:	add	x0, x0, #0x1
  420010:	str	x0, [sp, #56]
  420014:	ldr	x0, [sp, #24]
  420018:	ldr	x0, [x0, #232]
  42001c:	ldr	x1, [sp, #56]
  420020:	cmp	x1, x0
  420024:	b.lt	41ff54 <error@@Base+0x1e10c>  // b.tstop
  420028:	ldr	x0, [sp, #24]
  42002c:	str	xzr, [x0, #232]
  420030:	ldr	x0, [sp, #24]
  420034:	str	xzr, [x0, #200]
  420038:	nop
  42003c:	ldp	x29, x30, [sp], #64
  420040:	ret
  420044:	stp	x29, x30, [sp, #-32]!
  420048:	mov	x29, sp
  42004c:	str	x0, [sp, #24]
  420050:	ldr	x0, [sp, #24]
  420054:	bl	41ff40 <error@@Base+0x1e0f8>
  420058:	ldr	x0, [sp, #24]
  42005c:	ldr	x0, [x0, #248]
  420060:	bl	401a40 <free@plt>
  420064:	ldr	x0, [sp, #24]
  420068:	ldr	x0, [x0, #216]
  42006c:	bl	401a40 <free@plt>
  420070:	nop
  420074:	ldp	x29, x30, [sp], #32
  420078:	ret
  42007c:	stp	x29, x30, [sp, #-80]!
  420080:	mov	x29, sp
  420084:	str	x0, [sp, #56]
  420088:	str	x1, [sp, #48]
  42008c:	str	x2, [sp, #40]
  420090:	str	x3, [sp, #32]
  420094:	str	x4, [sp, #24]
  420098:	ldr	x0, [sp, #56]
  42009c:	ldr	x1, [x0, #200]
  4200a0:	ldr	x0, [sp, #56]
  4200a4:	ldr	x0, [x0, #208]
  4200a8:	cmp	x1, x0
  4200ac:	b.lt	420188 <error@@Base+0x1e340>  // b.tstop
  4200b0:	ldr	x0, [sp, #56]
  4200b4:	ldr	x2, [x0, #216]
  4200b8:	ldr	x0, [sp, #56]
  4200bc:	ldr	x0, [x0, #208]
  4200c0:	mov	x1, x0
  4200c4:	mov	x0, x1
  4200c8:	lsl	x0, x0, #2
  4200cc:	add	x0, x0, x1
  4200d0:	lsl	x0, x0, #4
  4200d4:	mov	x1, x0
  4200d8:	mov	x0, x2
  4200dc:	bl	4018f0 <realloc@plt>
  4200e0:	str	x0, [sp, #72]
  4200e4:	ldr	x0, [sp, #72]
  4200e8:	cmp	x0, #0x0
  4200ec:	cset	w0, eq  // eq = none
  4200f0:	and	w0, w0, #0xff
  4200f4:	and	x0, x0, #0xff
  4200f8:	cmp	x0, #0x0
  4200fc:	b.eq	420114 <error@@Base+0x1e2cc>  // b.none
  420100:	ldr	x0, [sp, #56]
  420104:	ldr	x0, [x0, #216]
  420108:	bl	401a40 <free@plt>
  42010c:	mov	w0, #0xc                   	// #12
  420110:	b	42038c <error@@Base+0x1e544>
  420114:	ldr	x0, [sp, #56]
  420118:	ldr	x1, [sp, #72]
  42011c:	str	x1, [x0, #216]
  420120:	ldr	x0, [sp, #56]
  420124:	ldr	x1, [x0, #216]
  420128:	ldr	x0, [sp, #56]
  42012c:	ldr	x0, [x0, #200]
  420130:	mov	x2, x0
  420134:	mov	x0, x2
  420138:	lsl	x0, x0, #2
  42013c:	add	x0, x0, x2
  420140:	lsl	x0, x0, #3
  420144:	add	x3, x1, x0
  420148:	ldr	x0, [sp, #56]
  42014c:	ldr	x0, [x0, #208]
  420150:	mov	x1, x0
  420154:	mov	x0, x1
  420158:	lsl	x0, x0, #2
  42015c:	add	x0, x0, x1
  420160:	lsl	x0, x0, #3
  420164:	mov	x2, x0
  420168:	mov	w1, #0x0                   	// #0
  42016c:	mov	x0, x3
  420170:	bl	4018d0 <memset@plt>
  420174:	ldr	x0, [sp, #56]
  420178:	ldr	x0, [x0, #208]
  42017c:	lsl	x1, x0, #1
  420180:	ldr	x0, [sp, #56]
  420184:	str	x1, [x0, #208]
  420188:	ldr	x0, [sp, #56]
  42018c:	ldr	x0, [x0, #200]
  420190:	cmp	x0, #0x0
  420194:	b.le	420208 <error@@Base+0x1e3c0>
  420198:	ldr	x0, [sp, #56]
  42019c:	ldr	x1, [x0, #216]
  4201a0:	ldr	x0, [sp, #56]
  4201a4:	ldr	x0, [x0, #200]
  4201a8:	mov	x2, x0
  4201ac:	mov	x0, x2
  4201b0:	lsl	x0, x0, #2
  4201b4:	add	x0, x0, x2
  4201b8:	lsl	x0, x0, #3
  4201bc:	sub	x0, x0, #0x28
  4201c0:	add	x0, x1, x0
  4201c4:	ldr	x0, [x0, #8]
  4201c8:	ldr	x1, [sp, #40]
  4201cc:	cmp	x1, x0
  4201d0:	b.ne	420208 <error@@Base+0x1e3c0>  // b.any
  4201d4:	ldr	x0, [sp, #56]
  4201d8:	ldr	x1, [x0, #216]
  4201dc:	ldr	x0, [sp, #56]
  4201e0:	ldr	x0, [x0, #200]
  4201e4:	mov	x2, x0
  4201e8:	mov	x0, x2
  4201ec:	lsl	x0, x0, #2
  4201f0:	add	x0, x0, x2
  4201f4:	lsl	x0, x0, #3
  4201f8:	sub	x0, x0, #0x28
  4201fc:	add	x0, x1, x0
  420200:	mov	w1, #0x1                   	// #1
  420204:	strb	w1, [x0, #32]
  420208:	ldr	x0, [sp, #56]
  42020c:	ldr	x1, [x0, #216]
  420210:	ldr	x0, [sp, #56]
  420214:	ldr	x0, [x0, #200]
  420218:	mov	x2, x0
  42021c:	mov	x0, x2
  420220:	lsl	x0, x0, #2
  420224:	add	x0, x0, x2
  420228:	lsl	x0, x0, #3
  42022c:	add	x0, x1, x0
  420230:	ldr	x1, [sp, #48]
  420234:	str	x1, [x0]
  420238:	ldr	x0, [sp, #56]
  42023c:	ldr	x1, [x0, #216]
  420240:	ldr	x0, [sp, #56]
  420244:	ldr	x0, [x0, #200]
  420248:	mov	x2, x0
  42024c:	mov	x0, x2
  420250:	lsl	x0, x0, #2
  420254:	add	x0, x0, x2
  420258:	lsl	x0, x0, #3
  42025c:	add	x0, x1, x0
  420260:	ldr	x1, [sp, #40]
  420264:	str	x1, [x0, #8]
  420268:	ldr	x0, [sp, #56]
  42026c:	ldr	x1, [x0, #216]
  420270:	ldr	x0, [sp, #56]
  420274:	ldr	x0, [x0, #200]
  420278:	mov	x2, x0
  42027c:	mov	x0, x2
  420280:	lsl	x0, x0, #2
  420284:	add	x0, x0, x2
  420288:	lsl	x0, x0, #3
  42028c:	add	x0, x1, x0
  420290:	ldr	x1, [sp, #32]
  420294:	str	x1, [x0, #16]
  420298:	ldr	x0, [sp, #56]
  42029c:	ldr	x1, [x0, #216]
  4202a0:	ldr	x0, [sp, #56]
  4202a4:	ldr	x0, [x0, #200]
  4202a8:	mov	x2, x0
  4202ac:	mov	x0, x2
  4202b0:	lsl	x0, x0, #2
  4202b4:	add	x0, x0, x2
  4202b8:	lsl	x0, x0, #3
  4202bc:	add	x0, x1, x0
  4202c0:	ldr	x1, [sp, #24]
  4202c4:	str	x1, [x0, #24]
  4202c8:	ldr	x1, [sp, #32]
  4202cc:	ldr	x0, [sp, #24]
  4202d0:	cmp	x1, x0
  4202d4:	b.ne	4202e0 <error@@Base+0x1e498>  // b.any
  4202d8:	mov	w2, #0xffff                	// #65535
  4202dc:	b	4202e4 <error@@Base+0x1e49c>
  4202e0:	mov	w2, #0x0                   	// #0
  4202e4:	ldr	x0, [sp, #56]
  4202e8:	ldr	x1, [x0, #216]
  4202ec:	ldr	x0, [sp, #56]
  4202f0:	ldr	x0, [x0, #200]
  4202f4:	mov	x3, x0
  4202f8:	mov	x0, x3
  4202fc:	lsl	x0, x0, #2
  420300:	add	x0, x0, x3
  420304:	lsl	x0, x0, #3
  420308:	add	x0, x1, x0
  42030c:	mov	w1, w2
  420310:	strh	w1, [x0, #34]
  420314:	ldr	x0, [sp, #56]
  420318:	ldr	x1, [x0, #216]
  42031c:	ldr	x0, [sp, #56]
  420320:	ldr	x0, [x0, #200]
  420324:	add	x3, x0, #0x1
  420328:	ldr	x2, [sp, #56]
  42032c:	str	x3, [x2, #200]
  420330:	mov	x2, x0
  420334:	mov	x0, x2
  420338:	lsl	x0, x0, #2
  42033c:	add	x0, x0, x2
  420340:	lsl	x0, x0, #3
  420344:	add	x0, x1, x0
  420348:	strb	wzr, [x0, #32]
  42034c:	ldr	x0, [sp, #56]
  420350:	ldr	w0, [x0, #224]
  420354:	sxtw	x1, w0
  420358:	ldr	x2, [sp, #24]
  42035c:	ldr	x0, [sp, #32]
  420360:	sub	x0, x2, x0
  420364:	cmp	x1, x0
  420368:	b.ge	420388 <error@@Base+0x1e540>  // b.tcont
  42036c:	ldr	x0, [sp, #24]
  420370:	mov	w1, w0
  420374:	ldr	x0, [sp, #32]
  420378:	sub	w0, w1, w0
  42037c:	mov	w1, w0
  420380:	ldr	x0, [sp, #56]
  420384:	str	w1, [x0, #224]
  420388:	mov	w0, #0x0                   	// #0
  42038c:	ldp	x29, x30, [sp], #80
  420390:	ret
  420394:	sub	sp, sp, #0x30
  420398:	str	x0, [sp, #8]
  42039c:	str	x1, [sp]
  4203a0:	ldr	x0, [sp, #8]
  4203a4:	ldr	x0, [x0, #200]
  4203a8:	str	x0, [sp, #32]
  4203ac:	ldr	x0, [sp, #32]
  4203b0:	str	x0, [sp, #24]
  4203b4:	str	xzr, [sp, #40]
  4203b8:	b	420420 <error@@Base+0x1e5d8>
  4203bc:	ldr	x1, [sp, #40]
  4203c0:	ldr	x0, [sp, #32]
  4203c4:	add	x0, x1, x0
  4203c8:	lsr	x1, x0, #63
  4203cc:	add	x0, x1, x0
  4203d0:	asr	x0, x0, #1
  4203d4:	str	x0, [sp, #16]
  4203d8:	ldr	x0, [sp, #8]
  4203dc:	ldr	x2, [x0, #216]
  4203e0:	ldr	x1, [sp, #16]
  4203e4:	mov	x0, x1
  4203e8:	lsl	x0, x0, #2
  4203ec:	add	x0, x0, x1
  4203f0:	lsl	x0, x0, #3
  4203f4:	add	x0, x2, x0
  4203f8:	ldr	x0, [x0, #8]
  4203fc:	ldr	x1, [sp]
  420400:	cmp	x1, x0
  420404:	b.le	420418 <error@@Base+0x1e5d0>
  420408:	ldr	x0, [sp, #16]
  42040c:	add	x0, x0, #0x1
  420410:	str	x0, [sp, #40]
  420414:	b	420420 <error@@Base+0x1e5d8>
  420418:	ldr	x0, [sp, #16]
  42041c:	str	x0, [sp, #32]
  420420:	ldr	x1, [sp, #40]
  420424:	ldr	x0, [sp, #32]
  420428:	cmp	x1, x0
  42042c:	b.lt	4203bc <error@@Base+0x1e574>  // b.tstop
  420430:	ldr	x1, [sp, #40]
  420434:	ldr	x0, [sp, #24]
  420438:	cmp	x1, x0
  42043c:	b.ge	420478 <error@@Base+0x1e630>  // b.tcont
  420440:	ldr	x0, [sp, #8]
  420444:	ldr	x2, [x0, #216]
  420448:	ldr	x1, [sp, #40]
  42044c:	mov	x0, x1
  420450:	lsl	x0, x0, #2
  420454:	add	x0, x0, x1
  420458:	lsl	x0, x0, #3
  42045c:	add	x0, x2, x0
  420460:	ldr	x0, [x0, #8]
  420464:	ldr	x1, [sp]
  420468:	cmp	x1, x0
  42046c:	b.ne	420478 <error@@Base+0x1e630>  // b.any
  420470:	ldr	x0, [sp, #40]
  420474:	b	42047c <error@@Base+0x1e634>
  420478:	mov	x0, #0xffffffffffffffff    	// #-1
  42047c:	add	sp, sp, #0x30
  420480:	ret
  420484:	stp	x29, x30, [sp, #-80]!
  420488:	mov	x29, sp
  42048c:	str	x19, [sp, #16]
  420490:	str	x0, [sp, #56]
  420494:	str	x1, [sp, #48]
  420498:	str	x2, [sp, #40]
  42049c:	ldr	x0, [sp, #56]
  4204a0:	ldr	x1, [x0, #232]
  4204a4:	ldr	x0, [sp, #56]
  4204a8:	ldr	x0, [x0, #240]
  4204ac:	cmp	x1, x0
  4204b0:	cset	w0, eq  // eq = none
  4204b4:	and	w0, w0, #0xff
  4204b8:	and	x0, x0, #0xff
  4204bc:	cmp	x0, #0x0
  4204c0:	b.eq	420530 <error@@Base+0x1e6e8>  // b.none
  4204c4:	ldr	x0, [sp, #56]
  4204c8:	ldr	x0, [x0, #240]
  4204cc:	lsl	x0, x0, #1
  4204d0:	str	x0, [sp, #72]
  4204d4:	ldr	x0, [sp, #56]
  4204d8:	ldr	x2, [x0, #248]
  4204dc:	ldr	x0, [sp, #72]
  4204e0:	lsl	x0, x0, #3
  4204e4:	mov	x1, x0
  4204e8:	mov	x0, x2
  4204ec:	bl	4018f0 <realloc@plt>
  4204f0:	str	x0, [sp, #64]
  4204f4:	ldr	x0, [sp, #64]
  4204f8:	cmp	x0, #0x0
  4204fc:	cset	w0, eq  // eq = none
  420500:	and	w0, w0, #0xff
  420504:	and	x0, x0, #0xff
  420508:	cmp	x0, #0x0
  42050c:	b.eq	420518 <error@@Base+0x1e6d0>  // b.none
  420510:	mov	w0, #0xc                   	// #12
  420514:	b	4205ec <error@@Base+0x1e7a4>
  420518:	ldr	x0, [sp, #56]
  42051c:	ldr	x1, [sp, #64]
  420520:	str	x1, [x0, #248]
  420524:	ldr	x0, [sp, #56]
  420528:	ldr	x1, [sp, #72]
  42052c:	str	x1, [x0, #240]
  420530:	ldr	x0, [sp, #56]
  420534:	ldr	x1, [x0, #248]
  420538:	ldr	x0, [sp, #56]
  42053c:	ldr	x0, [x0, #232]
  420540:	lsl	x0, x0, #3
  420544:	add	x19, x1, x0
  420548:	mov	x1, #0x30                  	// #48
  42054c:	mov	x0, #0x1                   	// #1
  420550:	bl	4018e0 <calloc@plt>
  420554:	str	x0, [x19]
  420558:	ldr	x0, [sp, #56]
  42055c:	ldr	x1, [x0, #248]
  420560:	ldr	x0, [sp, #56]
  420564:	ldr	x0, [x0, #232]
  420568:	lsl	x0, x0, #3
  42056c:	add	x0, x1, x0
  420570:	ldr	x0, [x0]
  420574:	cmp	x0, #0x0
  420578:	cset	w0, eq  // eq = none
  42057c:	and	w0, w0, #0xff
  420580:	and	x0, x0, #0xff
  420584:	cmp	x0, #0x0
  420588:	b.eq	420594 <error@@Base+0x1e74c>  // b.none
  42058c:	mov	w0, #0xc                   	// #12
  420590:	b	4205ec <error@@Base+0x1e7a4>
  420594:	ldr	x0, [sp, #56]
  420598:	ldr	x1, [x0, #248]
  42059c:	ldr	x0, [sp, #56]
  4205a0:	ldr	x0, [x0, #232]
  4205a4:	lsl	x0, x0, #3
  4205a8:	add	x0, x1, x0
  4205ac:	ldr	x0, [x0]
  4205b0:	ldr	x1, [sp, #48]
  4205b4:	str	x1, [x0, #8]
  4205b8:	ldr	x0, [sp, #56]
  4205bc:	ldr	x1, [x0, #248]
  4205c0:	ldr	x0, [sp, #56]
  4205c4:	ldr	x0, [x0, #232]
  4205c8:	add	x3, x0, #0x1
  4205cc:	ldr	x2, [sp, #56]
  4205d0:	str	x3, [x2, #232]
  4205d4:	lsl	x0, x0, #3
  4205d8:	add	x0, x1, x0
  4205dc:	ldr	x0, [x0]
  4205e0:	ldr	x1, [sp, #40]
  4205e4:	str	x1, [x0]
  4205e8:	mov	w0, #0x0                   	// #0
  4205ec:	ldr	x19, [sp, #16]
  4205f0:	ldp	x29, x30, [sp], #80
  4205f4:	ret
  4205f8:	stp	x29, x30, [sp, #-80]!
  4205fc:	mov	x29, sp
  420600:	str	x0, [sp, #40]
  420604:	str	x1, [sp, #32]
  420608:	str	x2, [sp, #24]
  42060c:	ldr	x0, [sp, #40]
  420610:	ldr	x1, [x0, #32]
  420614:	ldr	x0, [sp, #40]
  420618:	ldr	x0, [x0, #24]
  42061c:	cmp	x1, x0
  420620:	cset	w0, eq  // eq = none
  420624:	and	w0, w0, #0xff
  420628:	and	x0, x0, #0xff
  42062c:	cmp	x0, #0x0
  420630:	b.eq	4206a4 <error@@Base+0x1e85c>  // b.none
  420634:	ldr	x0, [sp, #40]
  420638:	ldr	x0, [x0, #24]
  42063c:	lsl	x0, x0, #1
  420640:	add	x0, x0, #0x1
  420644:	str	x0, [sp, #72]
  420648:	ldr	x0, [sp, #40]
  42064c:	ldr	x2, [x0, #40]
  420650:	ldr	x0, [sp, #72]
  420654:	lsl	x0, x0, #3
  420658:	mov	x1, x0
  42065c:	mov	x0, x2
  420660:	bl	4018f0 <realloc@plt>
  420664:	str	x0, [sp, #64]
  420668:	ldr	x0, [sp, #64]
  42066c:	cmp	x0, #0x0
  420670:	cset	w0, eq  // eq = none
  420674:	and	w0, w0, #0xff
  420678:	and	x0, x0, #0xff
  42067c:	cmp	x0, #0x0
  420680:	b.eq	42068c <error@@Base+0x1e844>  // b.none
  420684:	mov	x0, #0x0                   	// #0
  420688:	b	420720 <error@@Base+0x1e8d8>
  42068c:	ldr	x0, [sp, #40]
  420690:	ldr	x1, [sp, #64]
  420694:	str	x1, [x0, #40]
  420698:	ldr	x0, [sp, #40]
  42069c:	ldr	x1, [sp, #72]
  4206a0:	str	x1, [x0, #24]
  4206a4:	mov	x1, #0x28                  	// #40
  4206a8:	mov	x0, #0x1                   	// #1
  4206ac:	bl	4018e0 <calloc@plt>
  4206b0:	str	x0, [sp, #56]
  4206b4:	ldr	x0, [sp, #56]
  4206b8:	cmp	x0, #0x0
  4206bc:	cset	w0, ne  // ne = any
  4206c0:	and	w0, w0, #0xff
  4206c4:	and	x0, x0, #0xff
  4206c8:	cmp	x0, #0x0
  4206cc:	b.eq	42071c <error@@Base+0x1e8d4>  // b.none
  4206d0:	ldr	x0, [sp, #40]
  4206d4:	ldr	x1, [x0, #40]
  4206d8:	ldr	x0, [sp, #40]
  4206dc:	ldr	x0, [x0, #32]
  4206e0:	lsl	x0, x0, #3
  4206e4:	add	x0, x1, x0
  4206e8:	ldr	x1, [sp, #56]
  4206ec:	str	x1, [x0]
  4206f0:	ldr	x0, [sp, #56]
  4206f4:	ldr	x1, [sp, #32]
  4206f8:	str	x1, [x0]
  4206fc:	ldr	x0, [sp, #56]
  420700:	ldr	x1, [sp, #24]
  420704:	str	x1, [x0, #8]
  420708:	ldr	x0, [sp, #40]
  42070c:	ldr	x0, [x0, #32]
  420710:	add	x1, x0, #0x1
  420714:	ldr	x0, [sp, #40]
  420718:	str	x1, [x0, #32]
  42071c:	ldr	x0, [sp, #56]
  420720:	ldp	x29, x30, [sp], #80
  420724:	ret
  420728:	stp	x29, x30, [sp, #-64]!
  42072c:	mov	x29, sp
  420730:	str	x0, [sp, #56]
  420734:	str	x1, [sp, #48]
  420738:	str	x2, [sp, #40]
  42073c:	str	x3, [sp, #32]
  420740:	str	x4, [sp, #24]
  420744:	ldr	x0, [sp, #56]
  420748:	ldr	x1, [sp, #48]
  42074c:	str	x1, [x0]
  420750:	ldr	x0, [sp, #56]
  420754:	ldr	x1, [sp, #40]
  420758:	str	x1, [x0, #8]
  42075c:	ldr	x0, [sp, #56]
  420760:	ldr	x1, [sp, #32]
  420764:	str	x1, [x0, #16]
  420768:	ldr	x0, [sp, #56]
  42076c:	ldr	x1, [sp, #24]
  420770:	str	x1, [x0, #24]
  420774:	ldr	x0, [sp, #56]
  420778:	add	x0, x0, #0x20
  42077c:	mov	x2, #0x18                  	// #24
  420780:	mov	w1, #0x0                   	// #0
  420784:	bl	4018d0 <memset@plt>
  420788:	nop
  42078c:	ldp	x29, x30, [sp], #64
  420790:	ret
  420794:	stp	x29, x30, [sp, #-48]!
  420798:	mov	x29, sp
  42079c:	str	w0, [sp, #28]
  4207a0:	mov	w0, #0x1                   	// #1
  4207a4:	strb	w0, [sp, #47]
  4207a8:	mov	x1, #0x0                   	// #0
  4207ac:	ldr	w0, [sp, #28]
  4207b0:	bl	401b90 <setlocale@plt>
  4207b4:	str	x0, [sp, #32]
  4207b8:	ldr	x0, [sp, #32]
  4207bc:	cmp	x0, #0x0
  4207c0:	b.eq	4207f8 <error@@Base+0x1e9b0>  // b.none
  4207c4:	adrp	x0, 422000 <error@@Base+0x201b8>
  4207c8:	add	x1, x0, #0xa70
  4207cc:	ldr	x0, [sp, #32]
  4207d0:	bl	401a10 <strcmp@plt>
  4207d4:	cmp	w0, #0x0
  4207d8:	b.eq	4207f4 <error@@Base+0x1e9ac>  // b.none
  4207dc:	adrp	x0, 422000 <error@@Base+0x201b8>
  4207e0:	add	x1, x0, #0xa78
  4207e4:	ldr	x0, [sp, #32]
  4207e8:	bl	401a10 <strcmp@plt>
  4207ec:	cmp	w0, #0x0
  4207f0:	b.ne	4207f8 <error@@Base+0x1e9b0>  // b.any
  4207f4:	strb	wzr, [sp, #47]
  4207f8:	ldrb	w0, [sp, #47]
  4207fc:	ldp	x29, x30, [sp], #48
  420800:	ret
  420804:	stp	x29, x30, [sp, #-48]!
  420808:	mov	x29, sp
  42080c:	str	w0, [sp, #28]
  420810:	ldr	w0, [sp, #28]
  420814:	bl	401870 <wcwidth@plt>
  420818:	str	w0, [sp, #44]
  42081c:	ldr	w0, [sp, #44]
  420820:	cmp	w0, #0x0
  420824:	b.ge	420840 <error@@Base+0x1e9f8>  // b.tcont
  420828:	ldr	w0, [sp, #28]
  42082c:	bl	4017e0 <iswcntrl@plt>
  420830:	cmp	w0, #0x0
  420834:	cset	w0, eq  // eq = none
  420838:	and	w0, w0, #0xff
  42083c:	b	420844 <error@@Base+0x1e9fc>
  420840:	ldr	w0, [sp, #44]
  420844:	ldp	x29, x30, [sp], #48
  420848:	ret
  42084c:	stp	x29, x30, [sp, #-32]!
  420850:	mov	x29, sp
  420854:	str	x0, [sp, #24]
  420858:	str	x1, [sp, #16]
  42085c:	ldr	x0, [sp, #16]
  420860:	ldr	x1, [x0]
  420864:	ldr	x0, [sp, #16]
  420868:	add	x0, x0, #0x18
  42086c:	cmp	x1, x0
  420870:	b.ne	4208ac <error@@Base+0x1ea64>  // b.any
  420874:	ldr	x0, [sp, #24]
  420878:	add	x3, x0, #0x18
  42087c:	ldr	x0, [sp, #16]
  420880:	add	x1, x0, #0x18
  420884:	ldr	x0, [sp, #16]
  420888:	ldr	x0, [x0, #8]
  42088c:	mov	x2, x0
  420890:	mov	x0, x3
  420894:	bl	401730 <memcpy@plt>
  420898:	ldr	x0, [sp, #24]
  42089c:	add	x1, x0, #0x18
  4208a0:	ldr	x0, [sp, #24]
  4208a4:	str	x1, [x0]
  4208a8:	b	4208bc <error@@Base+0x1ea74>
  4208ac:	ldr	x0, [sp, #16]
  4208b0:	ldr	x1, [x0]
  4208b4:	ldr	x0, [sp, #24]
  4208b8:	str	x1, [x0]
  4208bc:	ldr	x0, [sp, #16]
  4208c0:	ldr	x1, [x0, #8]
  4208c4:	ldr	x0, [sp, #24]
  4208c8:	str	x1, [x0, #8]
  4208cc:	ldr	x0, [sp, #16]
  4208d0:	ldrb	w1, [x0, #16]
  4208d4:	ldr	x0, [sp, #24]
  4208d8:	strb	w1, [x0, #16]
  4208dc:	ldr	x0, [sp, #24]
  4208e0:	ldrb	w0, [x0, #16]
  4208e4:	cmp	w0, #0x0
  4208e8:	b.eq	4208fc <error@@Base+0x1eab4>  // b.none
  4208ec:	ldr	x0, [sp, #16]
  4208f0:	ldr	w1, [x0, #20]
  4208f4:	ldr	x0, [sp, #24]
  4208f8:	str	w1, [x0, #20]
  4208fc:	nop
  420900:	ldp	x29, x30, [sp], #32
  420904:	ret
  420908:	sub	sp, sp, #0x10
  42090c:	strb	w0, [sp, #15]
  420910:	ldrb	w0, [sp, #15]
  420914:	lsr	w0, w0, #5
  420918:	and	w0, w0, #0xff
  42091c:	mov	w1, w0
  420920:	adrp	x0, 422000 <error@@Base+0x201b8>
  420924:	add	x0, x0, #0xa80
  420928:	sxtw	x1, w1
  42092c:	ldr	w1, [x0, x1, lsl #2]
  420930:	ldrb	w0, [sp, #15]
  420934:	and	w0, w0, #0x1f
  420938:	lsr	w0, w1, w0
  42093c:	and	w0, w0, #0x1
  420940:	cmp	w0, #0x0
  420944:	cset	w0, ne  // ne = any
  420948:	and	w0, w0, #0xff
  42094c:	add	sp, sp, #0x10
  420950:	ret
  420954:	nop
  420958:	stp	x29, x30, [sp, #-64]!
  42095c:	mov	x29, sp
  420960:	stp	x19, x20, [sp, #16]
  420964:	adrp	x20, 434000 <error@@Base+0x321b8>
  420968:	add	x20, x20, #0xdf0
  42096c:	stp	x21, x22, [sp, #32]
  420970:	adrp	x21, 434000 <error@@Base+0x321b8>
  420974:	add	x21, x21, #0xde8
  420978:	sub	x20, x20, x21
  42097c:	mov	w22, w0
  420980:	stp	x23, x24, [sp, #48]
  420984:	mov	x23, x1
  420988:	mov	x24, x2
  42098c:	bl	4016e0 <mbrtowc@plt-0x40>
  420990:	cmp	xzr, x20, asr #3
  420994:	b.eq	4209c0 <error@@Base+0x1eb78>  // b.none
  420998:	asr	x20, x20, #3
  42099c:	mov	x19, #0x0                   	// #0
  4209a0:	ldr	x3, [x21, x19, lsl #3]
  4209a4:	mov	x2, x24
  4209a8:	add	x19, x19, #0x1
  4209ac:	mov	x1, x23
  4209b0:	mov	w0, w22
  4209b4:	blr	x3
  4209b8:	cmp	x20, x19
  4209bc:	b.ne	4209a0 <error@@Base+0x1eb58>  // b.any
  4209c0:	ldp	x19, x20, [sp, #16]
  4209c4:	ldp	x21, x22, [sp, #32]
  4209c8:	ldp	x23, x24, [sp, #48]
  4209cc:	ldp	x29, x30, [sp], #64
  4209d0:	ret
  4209d4:	nop
  4209d8:	ret

Disassembly of section .fini:

00000000004209dc <.fini>:
  4209dc:	stp	x29, x30, [sp, #-16]!
  4209e0:	mov	x29, sp
  4209e4:	ldp	x29, x30, [sp], #16
  4209e8:	ret
