Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Nov 14 23:54:55 2017
| Host         : root running 64-bit elementary OS 0.4.1 Loki
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    53 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           22 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |              18 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------------+------------------+----------------+
|  cu/yld_reg/G0          |               |                        |                1 |              1 |
|  cu/xld_reg/G0          |               |                        |                1 |              1 |
|  cu/yselect_reg_i_1_n_0 |               | cu/xselect_reg_i_2_n_0 |                1 |              1 |
|  cu/state_OBUF[1]       |               |                        |                1 |              1 |
|  cu/xselect_reg_i_1_n_0 |               | cu/xselect_reg_i_2_n_0 |                1 |              1 |
|  b/Q[0]                 |               | deb/AR[0]              |                2 |              6 |
|  b/Q[0]                 | cu/yld_reg/Q  |                        |                5 |              6 |
|  b/Q[0]                 | cu/xld_reg/Q  |                        |                3 |              6 |
|  b/Q[0]                 | cu/E[0]       |                        |                2 |              6 |
|  clock_IBUF_BUFG        |               |                        |                6 |             21 |
|  a/out[0]               |               |                        |               13 |             25 |
+-------------------------+---------------+------------------------+------------------+----------------+


