<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.test.test_bank API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.test.test_bank</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">#!/usr/bin/env python3

import unittest
import numpy as np
import random
import logging

import config.config_api as config_api
import simulator.sim_api as sim_api
from simulator.message import DRAMTransaction


class TestBankClass(unittest.TestCase):

    def setUp(self):
        self.config_dict = config_api.load_hardware_config()
        self.dram_clock_unit = (self.config_dict[&#34;sim_clock_freq&#34;] 
                                // self.config_dict[&#34;dram_clock_freq&#34;])

    def _init_hardware(self):
        self.element_in_bank = 8  # each element is dram_bank_io_width bytes
        self.hardware = sim_api.init_hardware(self.config_dict)
        self.length = self.hardware.mem.alignment * self.element_in_bank

        # current allocation requires bank address on the front
        self.assertEqual(self.config_dict[&#34;dram_addr_map&#34;], &#34;dram_addr_map_1&#34;)
        ptr = self.hardware.mem.allocate(self.length * 4)
        self.hardware.mem.finalize() 

        self.data = np.random.rand(self.length).astype(np.float32)
        self.hardware.mem.set_value(ptr, self.data.tobytes()) 

    def _run_each_bank_transaction(self, loc, trans_list):
        proc_id = (loc[1], loc[0]) 
        processor = self.hardware.processor_array[proc_id]

        core_id = (loc[3], loc[2])
        core = processor.core_array[core_id]

        pg_id = loc[4]
        pe_id = loc[5]
        cur_bank = core.pg_array[pg_id].pe_array[pe_id].bank
        trans_token_queue = cur_bank.mem_trans_token_queue
        trans_queue = cur_bank.mem_trans_queue

        for each_trans in trans_list:
            if each_trans.time * cur_bank.clock_unit &gt; cur_bank.env.now:
                yield cur_bank.env.timeout(
                    each_trans.time * cur_bank.clock_unit - cur_bank.env.now
                )
            trans_queue.append(each_trans)
            yield trans_token_queue.put(1)
        return 

    def _run_memory_transaction(self, trans_list):
        trans_dict = {}
        for each_trans in trans_list:
            loc = each_trans.get_mem_loc()
            if loc not in trans_dict:
                trans_dict[loc] = []
            trans_dict[loc].append(each_trans) 

        for each_loc, each_trans_list in trans_dict.items():
            self.hardware.env.process(
                self._run_each_bank_transaction(each_loc, each_trans_list)
            )

        start_cycle = self.hardware.env.now 
        self.hardware.env.run()
        end_cycle = self.hardware.env.now 

        dur = end_cycle - start_cycle 
        return dur 

    def _gen_mem_loc(self, access_pattern, last_loc):
        &#34;&#34;&#34;return a generated memory location
        Args:
            access_pattern: memory access pattern 
            last_loc: a location tuple formatted as
                (proc_id_y, proc_id_x, core_id_y, core_id_x, pg_id, pe_id, 
                bank_addr, bank_interface_offset)
        Return:
            loc: a location tuple formatted as
                (proc_id_y, proc_id_x, core_id_y, core_id_x, pg_id, pe_id, 
                bank_addr, bank_interface_offset)
        &#34;&#34;&#34;
        if access_pattern == &#34;random&#34;:
            # random access
            proc_id_y = random.randrange(self.config_dict[&#34;num_processor_y&#34;])
            proc_id_x = random.randrange(self.config_dict[&#34;num_processor_x&#34;])
            core_id_y = random.randrange(self.config_dict[&#34;num_core_y&#34;])
            core_id_x = random.randrange(self.config_dict[&#34;num_core_x&#34;])
            pg_id = random.randrange(self.config_dict[&#34;num_pg&#34;])
            pe_id = random.randrange(self.config_dict[&#34;num_pe&#34;])
            bank_addr = random.randrange(self.element_in_bank)
            bank_interface_offset = random.randrange(
                self.config_dict[&#34;dram_bank_io_width&#34;])
            return (proc_id_y, proc_id_x, core_id_y, core_id_x, pg_id, pe_id, 
                    bank_addr, bank_interface_offset)
        elif access_pattern == &#34;sequential&#34;:
            # sequential access
            addr = self.hardware.re_addr_hashing(last_loc)
            addr = addr + self.config_dict[&#34;dram_bank_io_width&#34;]
            loc = self.hardware.addr_hashing(addr)
            return loc
        elif access_pattern == &#34;samebank_random&#34;:
            # random accesses to the same bank
            loc = (last_loc[0], last_loc[1], last_loc[2],
                   last_loc[3], last_loc[4], last_loc[5],
                   random.randrange(self.element_in_bank),
                   last_loc[7])
            return loc
        else:
            raise NotImplementedError(
                &#34;Unrecognized memory access pattern: {}&#34;.format(access_pattern)
            )

    def _gen_mem_trans(self, access_pattern, access_type, ratio, num_trans, 
                       trans_interval):
        &#34;&#34;&#34;generate memory transaction list according to configuration

        Args:
            access_pattern: memory access pattern
            access_type: access type (all_load, all_store, or mix)
            ratio: ratio of loads in total acesses 
                (all_load=1, all_store=0, mix=(0,1))
            num_trans: the number of transactions generated
            trans_interval: the dram cycles between each generated transaction
        
        Return:
            trans_list: the transaction list generated
        &#34;&#34;&#34;
        trans_list = []
        cycle = 1
        # Dummy data
        payload = bytearray(self.config_dict[&#34;dram_bank_io_width&#34;])
        # initialize global address tuple
        last_mem_loc = (0, 0, 0, 0, 0, 0, 0, 0)          
        random.seed(1)  # give a seed for random address generation
        self.assertTrue(ratio &lt;= 1)
        self.assertTrue(ratio &gt;= 0)

        while num_trans &gt; 0:
            mem_loc = self._gen_mem_loc(access_pattern, last_mem_loc)
            if access_type == &#34;all_load&#34;:
                trans_list.append(
                    DRAMTransaction(&#34;load&#34;, mem_loc, cycle, None, self.hardware)
                )
            elif access_type == &#34;all_store&#34;:
                trans_list.append(    
                    DRAMTransaction(&#34;store&#34;, mem_loc, cycle, payload,
                                    self.hardware)
                )
            elif access_type == &#34;mix&#34;:
                if random.randrange(1000) &lt;= 1000 * ratio:
                    trans_list.append(
                        DRAMTransaction(&#34;load&#34;, mem_loc, cycle, None, 
                                        self.hardware)
                    )
                else:
                    trans_list.append(
                        DRAMTransaction(&#34;store&#34;, mem_loc, cycle, payload, 
                                        self.hardware)
                    )
            else:
                raise NotImplementedError(
                    &#34;Unrecognized access type: {}&#34;.format(access_type)
                )
            last_mem_loc = mem_loc
            num_trans = num_trans - 1
            cycle = cycle + trans_interval
        return trans_list

    def test_single_load_store(self):
        self._init_hardware()
        access_pattern = &#34;sequential&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 1 
        trans_interval = 2
        logging.info(&#34;+ Testing single load ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        logging.info(&#34;+ Testing single store ...&#34;)
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_sequential_load_store(self):
        self._init_hardware()
        access_pattern = &#34;sequential&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing sequential loads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        logging.info(&#34;+ Testing sequential stores ...&#34;)
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_addr_hash(self):
        self._init_hardware()
        random.seed(100)
        addr = random.randrange(self.config_dict[&#34;dram_capacity&#34;])
        loc = self.hardware.addr_hashing(addr)
        addr_2 = self.hardware.re_addr_hashing(loc)
        self.assertEqual(addr, addr_2)
        loc_2 = self.hardware.addr_hashing(addr_2)
        self.assertEqual(loc, loc_2)
        
    def test_random_load_store(self):
        self._init_hardware()
        access_pattern = &#34;random&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing random loads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        logging.info(&#34;+ Testing random stores ...&#34;)
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_random_mix(self):
        self._init_hardware()
        access_pattern = &#34;random&#34;
        access_type = &#34;mix&#34;
        ratio = 0.5
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing random mixed workloads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_sequential_mix(self):
        self._init_hardware()
        access_pattern = &#34;sequential&#34;
        access_type = &#34;mix&#34;
        ratio = 0.5
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing sequential mixed workloads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_samebank_random_load_store(self):
        self._init_hardware()
        access_pattern = &#34;samebank_random&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 1000
        trans_interval = 6
        logging.info(&#34;+ Testing random loads for the same bank...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        dur = self._run_memory_transaction(trans_list)

        if self.config_dict[&#34;dram_controller&#34;] == &#34;ideal&#34;:
            if self.config_dict[&#34;dram_ideal_load_latency&#34;] &gt;= trans_interval:
                self.assertEqual(
                    dur, 
                    (1 + num_trans * self.config_dict[&#34;dram_ideal_load_latency&#34;]
                     ) * self.dram_clock_unit
                )
            else:
                self.assertEqual(
                    dur, 
                    (1 + (num_trans - 1) * trans_interval 
                        + self.config_dict[&#34;dram_ideal_load_latency&#34;]) 
                    * self.dram_clock_unit
                )

        logging.info(&#34;+ Testing random stores for the same bank...&#34;)
        self._init_hardware()
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        dur = self._run_memory_transaction(trans_list)
        if self.config_dict[&#34;dram_controller&#34;] == &#34;ideal&#34;:
            if self.config_dict[&#34;dram_ideal_store_latency&#34;] &gt;= trans_interval:
                self.assertEqual(
                    dur, 
                    (1 + num_trans 
                        * self.config_dict[&#34;dram_ideal_store_latency&#34;])
                    * self.dram_clock_unit
                )
            else:
                self.assertEqual(
                    dur, 
                    (1 + (num_trans - 1) * trans_interval 
                        + self.config_dict[&#34;dram_ideal_store_latency&#34;])
                    * self.dram_clock_unit
                )
        return


if __name__ == &#34;__main__&#34;:
    unittest.main() </code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.test.test_bank.TestBankClass"><code class="flex name class">
<span>class <span class="ident">TestBankClass</span></span>
<span>(</span><span>methodName='runTest')</span>
</code></dt>
<dd>
<div class="desc"><p>A class whose instances are single test cases.</p>
<p>By default, the test code itself should be placed in a method named
'runTest'.</p>
<p>If the fixture may be used for many test cases, create as
many test methods as are needed. When instantiating such a TestCase
subclass, specify in the constructor arguments the name of the test method
that the instance is to execute.</p>
<p>Test authors should subclass TestCase for their own tests. Construction
and deconstruction of the test's environment ('fixture') can be
implemented by overriding the 'setUp' and 'tearDown' methods respectively.</p>
<p>If it is necessary to override the <strong>init</strong> method, the base class
<strong>init</strong> method must always be called. It is important that subclasses
should not change the signature of their <strong>init</strong> method, since instances
of the classes are instantiated automatically by parts of the framework
in order to be run.</p>
<p>When subclassing TestCase, you can set these attributes:
* failureException: determines which exception will be raised when
the instance's assertion methods fail; test methods raising this
exception will be deemed to have 'failed' rather than 'errored'.
* longMessage: determines whether long messages (including repr of
objects used in assert methods) will be printed on failure in <em>addition</em>
to any explicit message passed.
* maxDiff: sets the maximum length of a diff in failure messages
by assert methods using difflib. It is looked up as an instance
attribute so can be configured by individual tests if required.</p>
<p>Create an instance of the class that will use the named test
method when executed. Raises a ValueError if the instance does
not have a method with the specified name.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class TestBankClass(unittest.TestCase):

    def setUp(self):
        self.config_dict = config_api.load_hardware_config()
        self.dram_clock_unit = (self.config_dict[&#34;sim_clock_freq&#34;] 
                                // self.config_dict[&#34;dram_clock_freq&#34;])

    def _init_hardware(self):
        self.element_in_bank = 8  # each element is dram_bank_io_width bytes
        self.hardware = sim_api.init_hardware(self.config_dict)
        self.length = self.hardware.mem.alignment * self.element_in_bank

        # current allocation requires bank address on the front
        self.assertEqual(self.config_dict[&#34;dram_addr_map&#34;], &#34;dram_addr_map_1&#34;)
        ptr = self.hardware.mem.allocate(self.length * 4)
        self.hardware.mem.finalize() 

        self.data = np.random.rand(self.length).astype(np.float32)
        self.hardware.mem.set_value(ptr, self.data.tobytes()) 

    def _run_each_bank_transaction(self, loc, trans_list):
        proc_id = (loc[1], loc[0]) 
        processor = self.hardware.processor_array[proc_id]

        core_id = (loc[3], loc[2])
        core = processor.core_array[core_id]

        pg_id = loc[4]
        pe_id = loc[5]
        cur_bank = core.pg_array[pg_id].pe_array[pe_id].bank
        trans_token_queue = cur_bank.mem_trans_token_queue
        trans_queue = cur_bank.mem_trans_queue

        for each_trans in trans_list:
            if each_trans.time * cur_bank.clock_unit &gt; cur_bank.env.now:
                yield cur_bank.env.timeout(
                    each_trans.time * cur_bank.clock_unit - cur_bank.env.now
                )
            trans_queue.append(each_trans)
            yield trans_token_queue.put(1)
        return 

    def _run_memory_transaction(self, trans_list):
        trans_dict = {}
        for each_trans in trans_list:
            loc = each_trans.get_mem_loc()
            if loc not in trans_dict:
                trans_dict[loc] = []
            trans_dict[loc].append(each_trans) 

        for each_loc, each_trans_list in trans_dict.items():
            self.hardware.env.process(
                self._run_each_bank_transaction(each_loc, each_trans_list)
            )

        start_cycle = self.hardware.env.now 
        self.hardware.env.run()
        end_cycle = self.hardware.env.now 

        dur = end_cycle - start_cycle 
        return dur 

    def _gen_mem_loc(self, access_pattern, last_loc):
        &#34;&#34;&#34;return a generated memory location
        Args:
            access_pattern: memory access pattern 
            last_loc: a location tuple formatted as
                (proc_id_y, proc_id_x, core_id_y, core_id_x, pg_id, pe_id, 
                bank_addr, bank_interface_offset)
        Return:
            loc: a location tuple formatted as
                (proc_id_y, proc_id_x, core_id_y, core_id_x, pg_id, pe_id, 
                bank_addr, bank_interface_offset)
        &#34;&#34;&#34;
        if access_pattern == &#34;random&#34;:
            # random access
            proc_id_y = random.randrange(self.config_dict[&#34;num_processor_y&#34;])
            proc_id_x = random.randrange(self.config_dict[&#34;num_processor_x&#34;])
            core_id_y = random.randrange(self.config_dict[&#34;num_core_y&#34;])
            core_id_x = random.randrange(self.config_dict[&#34;num_core_x&#34;])
            pg_id = random.randrange(self.config_dict[&#34;num_pg&#34;])
            pe_id = random.randrange(self.config_dict[&#34;num_pe&#34;])
            bank_addr = random.randrange(self.element_in_bank)
            bank_interface_offset = random.randrange(
                self.config_dict[&#34;dram_bank_io_width&#34;])
            return (proc_id_y, proc_id_x, core_id_y, core_id_x, pg_id, pe_id, 
                    bank_addr, bank_interface_offset)
        elif access_pattern == &#34;sequential&#34;:
            # sequential access
            addr = self.hardware.re_addr_hashing(last_loc)
            addr = addr + self.config_dict[&#34;dram_bank_io_width&#34;]
            loc = self.hardware.addr_hashing(addr)
            return loc
        elif access_pattern == &#34;samebank_random&#34;:
            # random accesses to the same bank
            loc = (last_loc[0], last_loc[1], last_loc[2],
                   last_loc[3], last_loc[4], last_loc[5],
                   random.randrange(self.element_in_bank),
                   last_loc[7])
            return loc
        else:
            raise NotImplementedError(
                &#34;Unrecognized memory access pattern: {}&#34;.format(access_pattern)
            )

    def _gen_mem_trans(self, access_pattern, access_type, ratio, num_trans, 
                       trans_interval):
        &#34;&#34;&#34;generate memory transaction list according to configuration

        Args:
            access_pattern: memory access pattern
            access_type: access type (all_load, all_store, or mix)
            ratio: ratio of loads in total acesses 
                (all_load=1, all_store=0, mix=(0,1))
            num_trans: the number of transactions generated
            trans_interval: the dram cycles between each generated transaction
        
        Return:
            trans_list: the transaction list generated
        &#34;&#34;&#34;
        trans_list = []
        cycle = 1
        # Dummy data
        payload = bytearray(self.config_dict[&#34;dram_bank_io_width&#34;])
        # initialize global address tuple
        last_mem_loc = (0, 0, 0, 0, 0, 0, 0, 0)          
        random.seed(1)  # give a seed for random address generation
        self.assertTrue(ratio &lt;= 1)
        self.assertTrue(ratio &gt;= 0)

        while num_trans &gt; 0:
            mem_loc = self._gen_mem_loc(access_pattern, last_mem_loc)
            if access_type == &#34;all_load&#34;:
                trans_list.append(
                    DRAMTransaction(&#34;load&#34;, mem_loc, cycle, None, self.hardware)
                )
            elif access_type == &#34;all_store&#34;:
                trans_list.append(    
                    DRAMTransaction(&#34;store&#34;, mem_loc, cycle, payload,
                                    self.hardware)
                )
            elif access_type == &#34;mix&#34;:
                if random.randrange(1000) &lt;= 1000 * ratio:
                    trans_list.append(
                        DRAMTransaction(&#34;load&#34;, mem_loc, cycle, None, 
                                        self.hardware)
                    )
                else:
                    trans_list.append(
                        DRAMTransaction(&#34;store&#34;, mem_loc, cycle, payload, 
                                        self.hardware)
                    )
            else:
                raise NotImplementedError(
                    &#34;Unrecognized access type: {}&#34;.format(access_type)
                )
            last_mem_loc = mem_loc
            num_trans = num_trans - 1
            cycle = cycle + trans_interval
        return trans_list

    def test_single_load_store(self):
        self._init_hardware()
        access_pattern = &#34;sequential&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 1 
        trans_interval = 2
        logging.info(&#34;+ Testing single load ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        logging.info(&#34;+ Testing single store ...&#34;)
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_sequential_load_store(self):
        self._init_hardware()
        access_pattern = &#34;sequential&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing sequential loads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        logging.info(&#34;+ Testing sequential stores ...&#34;)
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_addr_hash(self):
        self._init_hardware()
        random.seed(100)
        addr = random.randrange(self.config_dict[&#34;dram_capacity&#34;])
        loc = self.hardware.addr_hashing(addr)
        addr_2 = self.hardware.re_addr_hashing(loc)
        self.assertEqual(addr, addr_2)
        loc_2 = self.hardware.addr_hashing(addr_2)
        self.assertEqual(loc, loc_2)
        
    def test_random_load_store(self):
        self._init_hardware()
        access_pattern = &#34;random&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing random loads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        logging.info(&#34;+ Testing random stores ...&#34;)
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_random_mix(self):
        self._init_hardware()
        access_pattern = &#34;random&#34;
        access_type = &#34;mix&#34;
        ratio = 0.5
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing random mixed workloads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_sequential_mix(self):
        self._init_hardware()
        access_pattern = &#34;sequential&#34;
        access_type = &#34;mix&#34;
        ratio = 0.5
        num_trans = 100
        trans_interval = 2
        logging.info(&#34;+ Testing sequential mixed workloads ...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        _ = self._run_memory_transaction(trans_list)
        return

    def test_samebank_random_load_store(self):
        self._init_hardware()
        access_pattern = &#34;samebank_random&#34;
        access_type = &#34;all_load&#34;
        ratio = 1
        num_trans = 1000
        trans_interval = 6
        logging.info(&#34;+ Testing random loads for the same bank...&#34;)
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        dur = self._run_memory_transaction(trans_list)

        if self.config_dict[&#34;dram_controller&#34;] == &#34;ideal&#34;:
            if self.config_dict[&#34;dram_ideal_load_latency&#34;] &gt;= trans_interval:
                self.assertEqual(
                    dur, 
                    (1 + num_trans * self.config_dict[&#34;dram_ideal_load_latency&#34;]
                     ) * self.dram_clock_unit
                )
            else:
                self.assertEqual(
                    dur, 
                    (1 + (num_trans - 1) * trans_interval 
                        + self.config_dict[&#34;dram_ideal_load_latency&#34;]) 
                    * self.dram_clock_unit
                )

        logging.info(&#34;+ Testing random stores for the same bank...&#34;)
        self._init_hardware()
        access_type = &#34;all_store&#34;
        ratio = 0
        trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                         num_trans, trans_interval)
        dur = self._run_memory_transaction(trans_list)
        if self.config_dict[&#34;dram_controller&#34;] == &#34;ideal&#34;:
            if self.config_dict[&#34;dram_ideal_store_latency&#34;] &gt;= trans_interval:
                self.assertEqual(
                    dur, 
                    (1 + num_trans 
                        * self.config_dict[&#34;dram_ideal_store_latency&#34;])
                    * self.dram_clock_unit
                )
            else:
                self.assertEqual(
                    dur, 
                    (1 + (num_trans - 1) * trans_interval 
                        + self.config_dict[&#34;dram_ideal_store_latency&#34;])
                    * self.dram_clock_unit
                )
        return</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li>unittest.case.TestCase</li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="simulator.test.test_bank.TestBankClass.setUp"><code class="name flex">
<span>def <span class="ident">setUp</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Hook method for setting up the test fixture before exercising it.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def setUp(self):
    self.config_dict = config_api.load_hardware_config()
    self.dram_clock_unit = (self.config_dict[&#34;sim_clock_freq&#34;] 
                            // self.config_dict[&#34;dram_clock_freq&#34;])</code></pre>
</details>
</dd>
<dt id="simulator.test.test_bank.TestBankClass.test_addr_hash"><code class="name flex">
<span>def <span class="ident">test_addr_hash</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_addr_hash(self):
    self._init_hardware()
    random.seed(100)
    addr = random.randrange(self.config_dict[&#34;dram_capacity&#34;])
    loc = self.hardware.addr_hashing(addr)
    addr_2 = self.hardware.re_addr_hashing(loc)
    self.assertEqual(addr, addr_2)
    loc_2 = self.hardware.addr_hashing(addr_2)
    self.assertEqual(loc, loc_2)</code></pre>
</details>
</dd>
<dt id="simulator.test.test_bank.TestBankClass.test_random_load_store"><code class="name flex">
<span>def <span class="ident">test_random_load_store</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_random_load_store(self):
    self._init_hardware()
    access_pattern = &#34;random&#34;
    access_type = &#34;all_load&#34;
    ratio = 1
    num_trans = 100
    trans_interval = 2
    logging.info(&#34;+ Testing random loads ...&#34;)
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    logging.info(&#34;+ Testing random stores ...&#34;)
    access_type = &#34;all_store&#34;
    ratio = 0
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    return</code></pre>
</details>
</dd>
<dt id="simulator.test.test_bank.TestBankClass.test_random_mix"><code class="name flex">
<span>def <span class="ident">test_random_mix</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_random_mix(self):
    self._init_hardware()
    access_pattern = &#34;random&#34;
    access_type = &#34;mix&#34;
    ratio = 0.5
    num_trans = 100
    trans_interval = 2
    logging.info(&#34;+ Testing random mixed workloads ...&#34;)
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    return</code></pre>
</details>
</dd>
<dt id="simulator.test.test_bank.TestBankClass.test_samebank_random_load_store"><code class="name flex">
<span>def <span class="ident">test_samebank_random_load_store</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_samebank_random_load_store(self):
    self._init_hardware()
    access_pattern = &#34;samebank_random&#34;
    access_type = &#34;all_load&#34;
    ratio = 1
    num_trans = 1000
    trans_interval = 6
    logging.info(&#34;+ Testing random loads for the same bank...&#34;)
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    dur = self._run_memory_transaction(trans_list)

    if self.config_dict[&#34;dram_controller&#34;] == &#34;ideal&#34;:
        if self.config_dict[&#34;dram_ideal_load_latency&#34;] &gt;= trans_interval:
            self.assertEqual(
                dur, 
                (1 + num_trans * self.config_dict[&#34;dram_ideal_load_latency&#34;]
                 ) * self.dram_clock_unit
            )
        else:
            self.assertEqual(
                dur, 
                (1 + (num_trans - 1) * trans_interval 
                    + self.config_dict[&#34;dram_ideal_load_latency&#34;]) 
                * self.dram_clock_unit
            )

    logging.info(&#34;+ Testing random stores for the same bank...&#34;)
    self._init_hardware()
    access_type = &#34;all_store&#34;
    ratio = 0
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    dur = self._run_memory_transaction(trans_list)
    if self.config_dict[&#34;dram_controller&#34;] == &#34;ideal&#34;:
        if self.config_dict[&#34;dram_ideal_store_latency&#34;] &gt;= trans_interval:
            self.assertEqual(
                dur, 
                (1 + num_trans 
                    * self.config_dict[&#34;dram_ideal_store_latency&#34;])
                * self.dram_clock_unit
            )
        else:
            self.assertEqual(
                dur, 
                (1 + (num_trans - 1) * trans_interval 
                    + self.config_dict[&#34;dram_ideal_store_latency&#34;])
                * self.dram_clock_unit
            )
    return</code></pre>
</details>
</dd>
<dt id="simulator.test.test_bank.TestBankClass.test_sequential_load_store"><code class="name flex">
<span>def <span class="ident">test_sequential_load_store</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_sequential_load_store(self):
    self._init_hardware()
    access_pattern = &#34;sequential&#34;
    access_type = &#34;all_load&#34;
    ratio = 1
    num_trans = 100
    trans_interval = 2
    logging.info(&#34;+ Testing sequential loads ...&#34;)
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    logging.info(&#34;+ Testing sequential stores ...&#34;)
    access_type = &#34;all_store&#34;
    ratio = 0
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    return</code></pre>
</details>
</dd>
<dt id="simulator.test.test_bank.TestBankClass.test_sequential_mix"><code class="name flex">
<span>def <span class="ident">test_sequential_mix</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_sequential_mix(self):
    self._init_hardware()
    access_pattern = &#34;sequential&#34;
    access_type = &#34;mix&#34;
    ratio = 0.5
    num_trans = 100
    trans_interval = 2
    logging.info(&#34;+ Testing sequential mixed workloads ...&#34;)
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    return</code></pre>
</details>
</dd>
<dt id="simulator.test.test_bank.TestBankClass.test_single_load_store"><code class="name flex">
<span>def <span class="ident">test_single_load_store</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_single_load_store(self):
    self._init_hardware()
    access_pattern = &#34;sequential&#34;
    access_type = &#34;all_load&#34;
    ratio = 1
    num_trans = 1 
    trans_interval = 2
    logging.info(&#34;+ Testing single load ...&#34;)
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    logging.info(&#34;+ Testing single store ...&#34;)
    access_type = &#34;all_store&#34;
    ratio = 0
    trans_list = self._gen_mem_trans(access_pattern, access_type, ratio, 
                                     num_trans, trans_interval)
    _ = self._run_memory_transaction(trans_list)
    return</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator.test" href="index.html">simulator.test</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.test.test_bank.TestBankClass" href="#simulator.test.test_bank.TestBankClass">TestBankClass</a></code></h4>
<ul class="">
<li><code><a title="simulator.test.test_bank.TestBankClass.setUp" href="#simulator.test.test_bank.TestBankClass.setUp">setUp</a></code></li>
<li><code><a title="simulator.test.test_bank.TestBankClass.test_addr_hash" href="#simulator.test.test_bank.TestBankClass.test_addr_hash">test_addr_hash</a></code></li>
<li><code><a title="simulator.test.test_bank.TestBankClass.test_random_load_store" href="#simulator.test.test_bank.TestBankClass.test_random_load_store">test_random_load_store</a></code></li>
<li><code><a title="simulator.test.test_bank.TestBankClass.test_random_mix" href="#simulator.test.test_bank.TestBankClass.test_random_mix">test_random_mix</a></code></li>
<li><code><a title="simulator.test.test_bank.TestBankClass.test_samebank_random_load_store" href="#simulator.test.test_bank.TestBankClass.test_samebank_random_load_store">test_samebank_random_load_store</a></code></li>
<li><code><a title="simulator.test.test_bank.TestBankClass.test_sequential_load_store" href="#simulator.test.test_bank.TestBankClass.test_sequential_load_store">test_sequential_load_store</a></code></li>
<li><code><a title="simulator.test.test_bank.TestBankClass.test_sequential_mix" href="#simulator.test.test_bank.TestBankClass.test_sequential_mix">test_sequential_mix</a></code></li>
<li><code><a title="simulator.test.test_bank.TestBankClass.test_single_load_store" href="#simulator.test.test_bank.TestBankClass.test_single_load_store">test_single_load_store</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>