Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 21 00:06:37 2020
| Host         : rootie running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/programmer/uart/U0/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2067 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.232        0.000                      0                14366        0.030        0.000                      0                14366        3.000        0.000                       0                  2075  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
CLK100MHZ                           {0.000 5.000}        10.000          100.000         
  CLK100Mhz_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  CPU_CLK_design_1_clk_wiz_0_0      {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
sys_clk_pin                         {0.000 5.000}        10.000          100.000         
  CLK100Mhz_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  CPU_CLK_design_1_clk_wiz_0_0_1    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                             3.000        0.000                       0                     1  
  CLK100Mhz_design_1_clk_wiz_0_0          6.232        0.000                      0                  141        0.190        0.000                      0                  141        4.500        0.000                       0                    86  
  CPU_CLK_design_1_clk_wiz_0_0           73.858        0.000                      0                14178        0.146        0.000                      0                14178       48.750        0.000                       0                  1985  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  CLK100Mhz_design_1_clk_wiz_0_0_1        6.233        0.000                      0                  141        0.190        0.000                      0                  141        4.500        0.000                       0                    86  
  CPU_CLK_design_1_clk_wiz_0_0_1         73.862        0.000                      0                14178        0.146        0.000                      0                14178       48.750        0.000                       0                  1985  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK100Mhz_design_1_clk_wiz_0_0_1  CLK100Mhz_design_1_clk_wiz_0_0          6.232        0.000                      0                  141        0.112        0.000                      0                  141  
CLK100Mhz_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0            7.030        0.000                      0                   31        0.167        0.000                      0                   31  
CLK100Mhz_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0            7.030        0.000                      0                   31        0.167        0.000                      0                   31  
CPU_CLK_design_1_clk_wiz_0_0_1    CPU_CLK_design_1_clk_wiz_0_0           73.858        0.000                      0                14178        0.030        0.000                      0                14178  
CLK100Mhz_design_1_clk_wiz_0_0    CLK100Mhz_design_1_clk_wiz_0_0_1        6.232        0.000                      0                  141        0.112        0.000                      0                  141  
CLK100Mhz_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0_1          7.035        0.000                      0                   31        0.171        0.000                      0                   31  
CPU_CLK_design_1_clk_wiz_0_0      CPU_CLK_design_1_clk_wiz_0_0_1         73.858        0.000                      0                14178        0.030        0.000                      0                14178  
CLK100Mhz_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0_1          7.035        0.000                      0                   31        0.171        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0         94.979        0.000                      0                   16        1.280        0.000                      0                   16  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0         94.979        0.000                      0                   16        1.165        0.000                      0                   16  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0_1       94.979        0.000                      0                   16        1.165        0.000                      0                   16  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0_1       94.983        0.000                      0                   16        1.280        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[5]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[6]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[7]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.839ns (24.849%)  route 2.537ns (75.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.656     0.945    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X37Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.303    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.540    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.108    -0.304    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.216    -0.540    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.091    -0.449    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.127    -0.285    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.229    -0.553    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.075    -0.478    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.881%)  route 0.196ns (58.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.196    -0.217    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.831    -0.321    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X31Y114        FDRE (Hold_fdre_C_D)         0.070    -0.445    design_1_i/programmer/uart_programmer/U0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.426 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.328    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y115        LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.230    -0.554    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.092    -0.462    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.520%)  route 0.155ns (45.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.256    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  design_1_i/programmer/uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/programmer/uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/programmer/uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.680%)  route 0.154ns (45.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.154    -0.257    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.045    -0.212 r  design_1_i/programmer/uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/programmer/uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.091    -0.448    design_1_i/programmer/uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.471%)  route 0.190ns (50.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.221    design_1_i/programmer/uart_programmer/U0/rx_data[3]
    SLICE_X31Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.176    design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1_n_0
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.830    -0.322    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091    -0.425    design_1_i/programmer/uart_programmer/U0/cpu_rst_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDSE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.255    design_1_i/programmer/uart/U0/clk_acc[6]
    SLICE_X39Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  design_1_i/programmer/uart/U0/clk_acc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/programmer/uart/U0/clk_acc_0[8]
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/C
                         clock pessimism             -0.230    -0.554    
    SLICE_X39Y115        FDRE (Hold_fdre_C_D)         0.092    -0.462    design_1_i/programmer/uart/U0/clk_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.772%)  route 0.173ns (48.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.555    -0.557    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X39Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.243    design_1_i/programmer/uart_programmer/U0/delay_cnt[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1_n_0
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.825    -0.327    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                         clock pessimism             -0.216    -0.543    
    SLICE_X40Y118        FDRE (Hold_fdre_C_D)         0.092    -0.451    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100Mhz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y116   design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y115   design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y113   design_1_i/programmer/uart/U0/baud_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y116   design_1_i/programmer/uart/U0/baud_rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y113   design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y115   design_1_i/programmer/uart/U0/clk_acc_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X40Y115   design_1_i/programmer/uart/U0/clk_acc_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y113   design_1_i/programmer/uart_programmer/U0/addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y114   design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y115   design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y115   design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y113   design_1_i/programmer/uart/U0/baud_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y113   design_1_i/programmer/uart/U0/baud_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y113   design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y113   design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[4]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       73.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.858ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.304ns  (logic 2.717ns (10.737%)  route 22.587ns (89.263%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 99.351 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.131    25.043    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.904    99.351    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/C
                         clock pessimism             -0.267    99.083    
                         clock uncertainty           -0.115    98.968    
    SLICE_X13Y125        FDRE (Setup_fdre_C_D)       -0.067    98.901    design_1_i/CPU/reg_file/U0/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         98.901    
                         arrival time                         -25.043    
  -------------------------------------------------------------------
                         slack                                 73.858    

Slack (MET) :             73.894ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.732ns  (logic 2.717ns (10.559%)  route 23.015ns (89.441%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.224ns = ( 99.776 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.145    19.059    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRC0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.358 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMC/O
                         net (fo=1, routed)           1.151    20.510    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_2
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.634    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5_n_0
    SLICE_X7Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    20.846 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.846    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2_n_0
    SLICE_X7Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    20.940 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.411    22.350    design_1_i/CPU/reg_file_input_mux/U0/data_mem[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.666 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[5]_INST_0/O
                         net (fo=8, routed)           2.804    25.471    design_1_i/CPU/reg_file/U0/regC[5]
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.329    99.776    design_1_i/CPU/reg_file/U0/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/C
                         clock pessimism             -0.238    99.538    
                         clock uncertainty           -0.115    99.422    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)       -0.058    99.364    design_1_i/CPU/reg_file/U0/mem_reg[4][5]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -25.471    
  -------------------------------------------------------------------
                         slack                                 73.894    

Slack (MET) :             73.916ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.487ns  (logic 2.841ns (11.147%)  route 22.646ns (88.853%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 99.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.190    25.102    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X11Y126        LUT5 (Prop_lut5_I4_O)        0.124    25.226 r  design_1_i/CPU/reg_file/U0/mem[0][4]_i_1/O
                         net (fo=1, routed)           0.000    25.226    design_1_i/CPU/reg_file/U0/mem[0][4]_i_1_n_0
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.046    99.493    design_1_i/CPU/reg_file/U0/clk
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/C
                         clock pessimism             -0.267    99.226    
                         clock uncertainty           -0.115    99.110    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)        0.031    99.141    design_1_i/CPU/reg_file/U0/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         99.141    
                         arrival time                         -25.226    
  -------------------------------------------------------------------
                         slack                                 73.916    

Slack (MET) :             74.026ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.680ns  (logic 2.884ns (11.230%)  route 22.796ns (88.770%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 99.796 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         8.677    18.591    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/ADDRA0
    SLICE_X12Y69         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    18.890 r  design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.264    20.155    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.279 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    20.279    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4_n_0
    SLICE_X11Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    20.524 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    20.524    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1_n_0
    SLICE_X11Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    20.628 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.101    21.729    design_1_i/CPU/reg_file_input_mux/U0/data_mem[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.045 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[0]_INST_0/O
                         net (fo=8, routed)           3.250    25.295    design_1_i/CPU/reg_file/U0/regC[0]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    25.419 r  design_1_i/CPU/reg_file/U0/mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    25.419    design_1_i/CPU/reg_file/U0/mem[0][0]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.349    99.796    design_1_i/CPU/reg_file/U0/clk
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/C
                         clock pessimism             -0.267    99.529    
                         clock uncertainty           -0.115    99.414    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.031    99.445    design_1_i/CPU/reg_file/U0/mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.445    
                         arrival time                         -25.419    
  -------------------------------------------------------------------
                         slack                                 74.026    

Slack (MET) :             74.039ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.159ns  (logic 2.183ns (9.426%)  route 20.976ns (90.574%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.602    22.898    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/DIA
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.601    98.063    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/WCLK
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.554    
                         clock uncertainty           -0.115    97.439    
    SLICE_X2Y62          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.937    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.937    
                         arrival time                         -22.898    
  -------------------------------------------------------------------
                         slack                                 74.039    

Slack (MET) :             74.045ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.217ns  (logic 2.717ns (10.774%)  route 22.500ns (89.226%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 99.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.044    24.956    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.018    99.465    design_1_i/CPU/reg_file/U0/clk
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/C
                         clock pessimism             -0.267    99.197    
                         clock uncertainty           -0.115    99.082    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)       -0.081    99.001    design_1_i/CPU/reg_file/U0/mem_reg[5][4]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -24.956    
  -------------------------------------------------------------------
                         slack                                 74.045    

Slack (MET) :             74.046ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.067ns  (logic 2.183ns (9.464%)  route 20.884ns (90.536%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.510    22.806    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/DIA
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.516    97.978    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/WCLK
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.469    
                         clock uncertainty           -0.115    97.354    
    SLICE_X12Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.852    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                         -22.806    
  -------------------------------------------------------------------
                         slack                                 74.046    

Slack (MET) :             74.058ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.208ns  (logic 2.717ns (10.778%)  route 22.491ns (89.222%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns = ( 99.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.035    24.947    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.022    99.469    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/C
                         clock pessimism             -0.267    99.201    
                         clock uncertainty           -0.115    99.086    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)       -0.081    99.005    design_1_i/CPU/reg_file/U0/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.005    
                         arrival time                         -24.947    
  -------------------------------------------------------------------
                         slack                                 74.058    

Slack (MET) :             74.097ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.258ns  (logic 2.717ns (10.757%)  route 22.541ns (89.243%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.085    24.997    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.115    99.152    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.058    99.094    design_1_i/CPU/reg_file/U0/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.094    
                         arrival time                         -24.997    
  -------------------------------------------------------------------
                         slack                                 74.097    

Slack (MET) :             74.130ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.202ns  (logic 2.717ns (10.781%)  route 22.485ns (89.219%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.027    18.941    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRA0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.240 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMA/O
                         net (fo=1, routed)           1.180    20.421    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    20.545 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.545    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    20.757 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.757    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X7Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    20.851 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.342    22.193    design_1_i/CPU/reg_file_input_mux/U0/data_mem[3]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.509 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[3]_INST_0/O
                         net (fo=8, routed)           2.432    24.941    design_1_i/CPU/reg_file/U0/regC[3]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.115    99.152    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.081    99.071    design_1_i/CPU/reg_file/U0/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.071    
                         arrival time                         -24.941    
  -------------------------------------------------------------------
                         slack                                 74.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/Q
                         net (fo=17, routed)          0.189    -0.218    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIA
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/CLK
                         clock pessimism             -0.194    -0.510    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.363    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.291    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[9]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.071    -0.440    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/Q
                         net (fo=17, routed)          0.192    -0.214    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/DIC
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.315    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/WCLK
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.194    -0.509    
    SLICE_X30Y102        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.365    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.096%)  route 0.202ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/Q
                         net (fo=17, routed)          0.202    -0.204    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIB
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/CLK
                         clock pessimism             -0.194    -0.510    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.364    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CPU_CLK_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X11Y119   design_1_i/CPU/reg_file/U0/mem_reg[7][8]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X11Y127   design_1_i/CPU/reg_file/U0/mem_reg[7][9]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y119   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y121   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y121   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y121   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y119   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y119   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y108   design_1_i/memory/data_mem/U0/mem_reg_r2_256_319_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y108   design_1_i/memory/data_mem/U0/mem_reg_r2_256_319_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y127   design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y127   design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_9_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  design_1_i/clock_gen/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[5]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[6]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[7]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.839ns (24.849%)  route 2.537ns (75.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.656     0.945    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X37Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.303    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.540    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.108    -0.304    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.216    -0.540    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.091    -0.449    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.127    -0.285    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.229    -0.553    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.075    -0.478    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.881%)  route 0.196ns (58.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.196    -0.217    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.831    -0.321    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X31Y114        FDRE (Hold_fdre_C_D)         0.070    -0.445    design_1_i/programmer/uart_programmer/U0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.426 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.328    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y115        LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.230    -0.554    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.092    -0.462    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.520%)  route 0.155ns (45.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.256    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  design_1_i/programmer/uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/programmer/uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/programmer/uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.680%)  route 0.154ns (45.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.154    -0.257    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.045    -0.212 r  design_1_i/programmer/uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/programmer/uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.091    -0.448    design_1_i/programmer/uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.471%)  route 0.190ns (50.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.221    design_1_i/programmer/uart_programmer/U0/rx_data[3]
    SLICE_X31Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.176    design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1_n_0
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.830    -0.322    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091    -0.425    design_1_i/programmer/uart_programmer/U0/cpu_rst_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDSE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.255    design_1_i/programmer/uart/U0/clk_acc[6]
    SLICE_X39Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  design_1_i/programmer/uart/U0/clk_acc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/programmer/uart/U0/clk_acc_0[8]
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/C
                         clock pessimism             -0.230    -0.554    
    SLICE_X39Y115        FDRE (Hold_fdre_C_D)         0.092    -0.462    design_1_i/programmer/uart/U0/clk_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.772%)  route 0.173ns (48.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.555    -0.557    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X39Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.243    design_1_i/programmer/uart_programmer/U0/delay_cnt[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1_n_0
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.825    -0.327    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                         clock pessimism             -0.216    -0.543    
    SLICE_X40Y118        FDRE (Hold_fdre_C_D)         0.092    -0.451    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100Mhz_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y116   design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y115   design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y113   design_1_i/programmer/uart/U0/baud_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y116   design_1_i/programmer/uart/U0/baud_rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X41Y113   design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y115   design_1_i/programmer/uart/U0/clk_acc_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X40Y115   design_1_i/programmer/uart/U0/clk_acc_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y113   design_1_i/programmer/uart_programmer/U0/addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y114   design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y112   design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y115   design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y115   design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y113   design_1_i/programmer/uart/U0/baud_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y113   design_1_i/programmer/uart/U0/baud_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y113   design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X41Y113   design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[4]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y113   design_1_i/programmer/uart/U0/clk_acc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       73.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.862ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.304ns  (logic 2.717ns (10.737%)  route 22.587ns (89.263%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 99.351 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.131    25.043    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.904    99.351    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/C
                         clock pessimism             -0.267    99.083    
                         clock uncertainty           -0.111    98.972    
    SLICE_X13Y125        FDRE (Setup_fdre_C_D)       -0.067    98.905    design_1_i/CPU/reg_file/U0/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                         -25.043    
  -------------------------------------------------------------------
                         slack                                 73.862    

Slack (MET) :             73.898ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.732ns  (logic 2.717ns (10.559%)  route 23.015ns (89.441%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.224ns = ( 99.776 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.145    19.059    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRC0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.358 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMC/O
                         net (fo=1, routed)           1.151    20.510    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_2
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.634    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5_n_0
    SLICE_X7Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    20.846 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.846    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2_n_0
    SLICE_X7Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    20.940 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.411    22.350    design_1_i/CPU/reg_file_input_mux/U0/data_mem[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.666 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[5]_INST_0/O
                         net (fo=8, routed)           2.804    25.471    design_1_i/CPU/reg_file/U0/regC[5]
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.329    99.776    design_1_i/CPU/reg_file/U0/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/C
                         clock pessimism             -0.238    99.538    
                         clock uncertainty           -0.111    99.427    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)       -0.058    99.369    design_1_i/CPU/reg_file/U0/mem_reg[4][5]
  -------------------------------------------------------------------
                         required time                         99.369    
                         arrival time                         -25.471    
  -------------------------------------------------------------------
                         slack                                 73.898    

Slack (MET) :             73.920ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.487ns  (logic 2.841ns (11.147%)  route 22.646ns (88.853%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 99.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.190    25.102    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X11Y126        LUT5 (Prop_lut5_I4_O)        0.124    25.226 r  design_1_i/CPU/reg_file/U0/mem[0][4]_i_1/O
                         net (fo=1, routed)           0.000    25.226    design_1_i/CPU/reg_file/U0/mem[0][4]_i_1_n_0
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.046    99.493    design_1_i/CPU/reg_file/U0/clk
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/C
                         clock pessimism             -0.267    99.226    
                         clock uncertainty           -0.111    99.115    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)        0.031    99.146    design_1_i/CPU/reg_file/U0/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         99.146    
                         arrival time                         -25.226    
  -------------------------------------------------------------------
                         slack                                 73.920    

Slack (MET) :             74.030ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.680ns  (logic 2.884ns (11.230%)  route 22.796ns (88.770%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 99.796 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         8.677    18.591    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/ADDRA0
    SLICE_X12Y69         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    18.890 r  design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.264    20.155    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.279 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    20.279    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4_n_0
    SLICE_X11Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    20.524 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    20.524    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1_n_0
    SLICE_X11Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    20.628 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.101    21.729    design_1_i/CPU/reg_file_input_mux/U0/data_mem[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.045 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[0]_INST_0/O
                         net (fo=8, routed)           3.250    25.295    design_1_i/CPU/reg_file/U0/regC[0]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    25.419 r  design_1_i/CPU/reg_file/U0/mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    25.419    design_1_i/CPU/reg_file/U0/mem[0][0]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.349    99.796    design_1_i/CPU/reg_file/U0/clk
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/C
                         clock pessimism             -0.267    99.529    
                         clock uncertainty           -0.111    99.418    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.031    99.449    design_1_i/CPU/reg_file/U0/mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.449    
                         arrival time                         -25.419    
  -------------------------------------------------------------------
                         slack                                 74.030    

Slack (MET) :             74.043ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.159ns  (logic 2.183ns (9.426%)  route 20.976ns (90.574%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.602    22.898    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/DIA
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.601    98.063    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/WCLK
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.554    
                         clock uncertainty           -0.111    97.443    
    SLICE_X2Y62          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.941    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.941    
                         arrival time                         -22.898    
  -------------------------------------------------------------------
                         slack                                 74.043    

Slack (MET) :             74.049ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.217ns  (logic 2.717ns (10.774%)  route 22.500ns (89.226%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 99.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.044    24.956    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.018    99.465    design_1_i/CPU/reg_file/U0/clk
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/C
                         clock pessimism             -0.267    99.197    
                         clock uncertainty           -0.111    99.086    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)       -0.081    99.005    design_1_i/CPU/reg_file/U0/mem_reg[5][4]
  -------------------------------------------------------------------
                         required time                         99.005    
                         arrival time                         -24.956    
  -------------------------------------------------------------------
                         slack                                 74.049    

Slack (MET) :             74.050ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.067ns  (logic 2.183ns (9.464%)  route 20.884ns (90.536%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.510    22.806    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/DIA
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.516    97.978    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/WCLK
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.469    
                         clock uncertainty           -0.111    97.358    
    SLICE_X12Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.856    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.856    
                         arrival time                         -22.806    
  -------------------------------------------------------------------
                         slack                                 74.050    

Slack (MET) :             74.062ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.208ns  (logic 2.717ns (10.778%)  route 22.491ns (89.222%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns = ( 99.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.035    24.947    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.022    99.469    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/C
                         clock pessimism             -0.267    99.201    
                         clock uncertainty           -0.111    99.090    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)       -0.081    99.009    design_1_i/CPU/reg_file/U0/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                         -24.947    
  -------------------------------------------------------------------
                         slack                                 74.062    

Slack (MET) :             74.101ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.258ns  (logic 2.717ns (10.757%)  route 22.541ns (89.243%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.085    24.997    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.111    99.156    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.058    99.098    design_1_i/CPU/reg_file/U0/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.098    
                         arrival time                         -24.997    
  -------------------------------------------------------------------
                         slack                                 74.101    

Slack (MET) :             74.134ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.202ns  (logic 2.717ns (10.781%)  route 22.485ns (89.219%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.027    18.941    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRA0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.240 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMA/O
                         net (fo=1, routed)           1.180    20.421    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    20.545 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.545    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    20.757 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.757    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X7Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    20.851 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.342    22.193    design_1_i/CPU/reg_file_input_mux/U0/data_mem[3]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.509 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[3]_INST_0/O
                         net (fo=8, routed)           2.432    24.941    design_1_i/CPU/reg_file/U0/regC[3]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.111    99.156    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.081    99.075    design_1_i/CPU/reg_file/U0/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.075    
                         arrival time                         -24.941    
  -------------------------------------------------------------------
                         slack                                 74.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/Q
                         net (fo=17, routed)          0.189    -0.218    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIA
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/CLK
                         clock pessimism             -0.194    -0.510    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.363    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.291    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[9]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.071    -0.440    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.222    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/Q
                         net (fo=17, routed)          0.192    -0.214    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/DIC
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.315    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/WCLK
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.194    -0.509    
    SLICE_X30Y102        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.365    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.096%)  route 0.202ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/Q
                         net (fo=17, routed)          0.202    -0.204    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIB
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/CLK
                         clock pessimism             -0.194    -0.510    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.364    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CPU_CLK_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X11Y119   design_1_i/CPU/reg_file/U0/mem_reg[7][8]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X11Y127   design_1_i/CPU/reg_file/U0/mem_reg[7][9]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y119   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y121   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y121   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y121   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y119   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X28Y119   design_1_i/CPU/stack_ptr_reg/U0/sp_reg_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y107   design_1_i/memory/prog_mem/U0/mem_reg_128_191_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X10Y112   design_1_i/memory/data_mem/U0/mem_reg_r1_512_575_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y108   design_1_i/memory/data_mem/U0/mem_reg_r2_256_319_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X12Y108   design_1_i/memory/data_mem/U0/mem_reg_r2_256_319_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y92     design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y127   design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y127   design_1_i/memory/data_mem/U0/mem_reg_r1_448_511_9_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  design_1_i/clock_gen/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[5]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[6]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[7]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.839ns (24.849%)  route 2.537ns (75.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.656     0.945    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X37Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.303    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.108    -0.304    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.216    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.091    -0.372    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.127    -0.285    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.229    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.075    -0.401    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.881%)  route 0.196ns (58.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.196    -0.217    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.831    -0.321    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X31Y114        FDRE (Hold_fdre_C_D)         0.070    -0.368    design_1_i/programmer/uart_programmer/U0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.426 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.328    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y115        LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.230    -0.554    
                         clock uncertainty            0.077    -0.477    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.092    -0.385    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.520%)  route 0.155ns (45.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.256    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  design_1_i/programmer/uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/programmer/uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.092    -0.370    design_1_i/programmer/uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.680%)  route 0.154ns (45.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.154    -0.257    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.045    -0.212 r  design_1_i/programmer/uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/programmer/uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.091    -0.371    design_1_i/programmer/uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.471%)  route 0.190ns (50.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.221    design_1_i/programmer/uart_programmer/U0/rx_data[3]
    SLICE_X31Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.176    design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1_n_0
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.830    -0.322    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.077    -0.439    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091    -0.348    design_1_i/programmer/uart_programmer/U0/cpu_rst_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDSE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.255    design_1_i/programmer/uart/U0/clk_acc[6]
    SLICE_X39Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  design_1_i/programmer/uart/U0/clk_acc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/programmer/uart/U0/clk_acc_0[8]
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/C
                         clock pessimism             -0.230    -0.554    
                         clock uncertainty            0.077    -0.477    
    SLICE_X39Y115        FDRE (Hold_fdre_C_D)         0.092    -0.385    design_1_i/programmer/uart/U0/clk_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.772%)  route 0.173ns (48.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.555    -0.557    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X39Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.243    design_1_i/programmer/uart_programmer/U0/delay_cnt[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1_n_0
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.825    -0.327    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                         clock pessimism             -0.216    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X40Y118        FDRE (Hold_fdre_C_D)         0.092    -0.374    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 87.568 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.615    87.568    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y117        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456    88.024 r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/Q
                         net (fo=2, routed)           2.043    90.067    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/sig_in
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.495    97.956    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.363    
                         clock uncertainty           -0.235    97.128    
    SLICE_X34Y117        FDRE (Setup_fdre_C_D)       -0.031    97.097    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.097    
                         arrival time                         -90.067    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.319ns  (logic 0.456ns (19.665%)  route 1.863ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 97.954 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.429ns = ( 87.571 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.618    87.571    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.456    88.027 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.863    89.890    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.493    97.954    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.361    
                         clock uncertainty           -0.235    97.126    
    SLICE_X31Y119        FDRE (Setup_fdre_C_D)       -0.105    97.021    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                         -89.890    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.329ns  (logic 0.456ns (19.580%)  route 1.873ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/Q
                         net (fo=1, routed)           1.873    89.905    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[6]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.235    97.137    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.061    97.076    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         97.076    
                         arrival time                         -89.905    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.306ns  (logic 0.456ns (19.773%)  route 1.850ns (80.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.850    89.881    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.235    97.137    
    SLICE_X29Y108        FDRE (Setup_fdre_C_D)       -0.043    97.094    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.094    
                         arrival time                         -89.881    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.280ns  (logic 0.456ns (20.002%)  route 1.824ns (79.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/Q
                         net (fo=1, routed)           1.824    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[0]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.067    97.071    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         97.071    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.283ns  (logic 0.456ns (19.977%)  route 1.827ns (80.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.827    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.235    97.133    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.061    97.072    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.072    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.172%)  route 1.805ns (79.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           1.805    89.836    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.235    97.137    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.081    97.056    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         97.056    
                         arrival time                         -89.836    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.268%)  route 1.794ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.794    89.826    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.503    97.964    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.371    
                         clock uncertainty           -0.235    97.136    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)       -0.067    97.069    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.069    
                         arrival time                         -89.826    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.431%)  route 1.776ns (79.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           1.776    89.807    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.235    97.133    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.081    97.052    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         97.052    
                         arrival time                         -89.807    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.234ns  (logic 0.518ns (23.183%)  route 1.716ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X30Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.518    88.094 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.716    89.810    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.081    97.057    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.057    
                         arrival time                         -89.810    
  -------------------------------------------------------------------
                         slack                                  7.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.963%)  route 0.644ns (82.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.644     0.236    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.868%)  route 0.648ns (82.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.561    -0.551    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/Q
                         net (fo=1, routed)           0.648     0.238    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[8]
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X31Y113        FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.801%)  route 0.651ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           0.651     0.243    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.066     0.073    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.672%)  route 0.657ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           0.657     0.250    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.070     0.077    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.647%)  route 0.658ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/Q
                         net (fo=1, routed)           0.658     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[9]
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.320    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.235     0.004    
    SLICE_X31Y112        FDRE (Hold_fdre_C_D)         0.070     0.074    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.663%)  route 0.657ns (82.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[6]
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.066     0.073    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[10]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.680%)  route 0.657ns (82.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.066     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.128ns (17.034%)  route 0.623ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.623     0.203    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.018     0.025    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.573%)  route 0.661ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/Q
                         net (fo=1, routed)           0.661     0.253    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[15]
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X29Y113        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 87.568 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.615    87.568    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y117        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456    88.024 r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/Q
                         net (fo=2, routed)           2.043    90.067    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/sig_in
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.495    97.956    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.363    
                         clock uncertainty           -0.235    97.128    
    SLICE_X34Y117        FDRE (Setup_fdre_C_D)       -0.031    97.097    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.097    
                         arrival time                         -90.067    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.319ns  (logic 0.456ns (19.665%)  route 1.863ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 97.954 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.429ns = ( 87.571 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.618    87.571    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.456    88.027 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.863    89.890    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.493    97.954    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.361    
                         clock uncertainty           -0.235    97.126    
    SLICE_X31Y119        FDRE (Setup_fdre_C_D)       -0.105    97.021    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                         -89.890    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.329ns  (logic 0.456ns (19.580%)  route 1.873ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/Q
                         net (fo=1, routed)           1.873    89.905    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[6]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.235    97.137    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.061    97.076    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         97.076    
                         arrival time                         -89.905    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.306ns  (logic 0.456ns (19.773%)  route 1.850ns (80.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.850    89.881    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.235    97.137    
    SLICE_X29Y108        FDRE (Setup_fdre_C_D)       -0.043    97.094    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.094    
                         arrival time                         -89.881    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.280ns  (logic 0.456ns (20.002%)  route 1.824ns (79.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/Q
                         net (fo=1, routed)           1.824    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[0]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.067    97.071    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         97.071    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.283ns  (logic 0.456ns (19.977%)  route 1.827ns (80.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.827    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.235    97.133    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.061    97.072    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.072    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.172%)  route 1.805ns (79.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           1.805    89.836    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.235    97.137    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.081    97.056    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         97.056    
                         arrival time                         -89.836    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.268%)  route 1.794ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.794    89.826    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.503    97.964    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.371    
                         clock uncertainty           -0.235    97.136    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)       -0.067    97.069    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.069    
                         arrival time                         -89.826    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.431%)  route 1.776ns (79.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           1.776    89.807    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.235    97.133    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.081    97.052    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         97.052    
                         arrival time                         -89.807    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.234ns  (logic 0.518ns (23.183%)  route 1.716ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X30Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.518    88.094 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.716    89.810    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.081    97.057    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.057    
                         arrival time                         -89.810    
  -------------------------------------------------------------------
                         slack                                  7.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.963%)  route 0.644ns (82.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.644     0.236    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.868%)  route 0.648ns (82.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.561    -0.551    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/Q
                         net (fo=1, routed)           0.648     0.238    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[8]
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X31Y113        FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.801%)  route 0.651ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           0.651     0.243    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.066     0.073    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.672%)  route 0.657ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           0.657     0.250    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.070     0.077    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.647%)  route 0.658ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/Q
                         net (fo=1, routed)           0.658     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[9]
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.320    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.235     0.004    
    SLICE_X31Y112        FDRE (Hold_fdre_C_D)         0.070     0.074    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.663%)  route 0.657ns (82.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[6]
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.066     0.073    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[10]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.680%)  route 0.657ns (82.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.066     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.128ns (17.034%)  route 0.623ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.623     0.203    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.018     0.025    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.573%)  route 0.661ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/Q
                         net (fo=1, routed)           0.661     0.253    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[15]
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X29Y113        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       73.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.858ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.304ns  (logic 2.717ns (10.737%)  route 22.587ns (89.263%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 99.351 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.131    25.043    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.904    99.351    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/C
                         clock pessimism             -0.267    99.083    
                         clock uncertainty           -0.115    98.968    
    SLICE_X13Y125        FDRE (Setup_fdre_C_D)       -0.067    98.901    design_1_i/CPU/reg_file/U0/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         98.901    
                         arrival time                         -25.043    
  -------------------------------------------------------------------
                         slack                                 73.858    

Slack (MET) :             73.894ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.732ns  (logic 2.717ns (10.559%)  route 23.015ns (89.441%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.224ns = ( 99.776 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.145    19.059    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRC0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.358 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMC/O
                         net (fo=1, routed)           1.151    20.510    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_2
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.634    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5_n_0
    SLICE_X7Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    20.846 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.846    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2_n_0
    SLICE_X7Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    20.940 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.411    22.350    design_1_i/CPU/reg_file_input_mux/U0/data_mem[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.666 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[5]_INST_0/O
                         net (fo=8, routed)           2.804    25.471    design_1_i/CPU/reg_file/U0/regC[5]
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.329    99.776    design_1_i/CPU/reg_file/U0/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/C
                         clock pessimism             -0.238    99.538    
                         clock uncertainty           -0.115    99.422    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)       -0.058    99.364    design_1_i/CPU/reg_file/U0/mem_reg[4][5]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -25.471    
  -------------------------------------------------------------------
                         slack                                 73.894    

Slack (MET) :             73.916ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.487ns  (logic 2.841ns (11.147%)  route 22.646ns (88.853%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 99.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.190    25.102    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X11Y126        LUT5 (Prop_lut5_I4_O)        0.124    25.226 r  design_1_i/CPU/reg_file/U0/mem[0][4]_i_1/O
                         net (fo=1, routed)           0.000    25.226    design_1_i/CPU/reg_file/U0/mem[0][4]_i_1_n_0
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.046    99.493    design_1_i/CPU/reg_file/U0/clk
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/C
                         clock pessimism             -0.267    99.226    
                         clock uncertainty           -0.115    99.110    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)        0.031    99.141    design_1_i/CPU/reg_file/U0/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         99.141    
                         arrival time                         -25.226    
  -------------------------------------------------------------------
                         slack                                 73.916    

Slack (MET) :             74.026ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.680ns  (logic 2.884ns (11.230%)  route 22.796ns (88.770%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 99.796 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         8.677    18.591    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/ADDRA0
    SLICE_X12Y69         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    18.890 r  design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.264    20.155    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.279 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    20.279    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4_n_0
    SLICE_X11Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    20.524 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    20.524    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1_n_0
    SLICE_X11Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    20.628 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.101    21.729    design_1_i/CPU/reg_file_input_mux/U0/data_mem[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.045 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[0]_INST_0/O
                         net (fo=8, routed)           3.250    25.295    design_1_i/CPU/reg_file/U0/regC[0]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    25.419 r  design_1_i/CPU/reg_file/U0/mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    25.419    design_1_i/CPU/reg_file/U0/mem[0][0]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.349    99.796    design_1_i/CPU/reg_file/U0/clk
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/C
                         clock pessimism             -0.267    99.529    
                         clock uncertainty           -0.115    99.414    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.031    99.445    design_1_i/CPU/reg_file/U0/mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.445    
                         arrival time                         -25.419    
  -------------------------------------------------------------------
                         slack                                 74.026    

Slack (MET) :             74.039ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.159ns  (logic 2.183ns (9.426%)  route 20.976ns (90.574%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.602    22.898    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/DIA
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.601    98.063    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/WCLK
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.554    
                         clock uncertainty           -0.115    97.439    
    SLICE_X2Y62          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.937    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.937    
                         arrival time                         -22.898    
  -------------------------------------------------------------------
                         slack                                 74.039    

Slack (MET) :             74.045ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.217ns  (logic 2.717ns (10.774%)  route 22.500ns (89.226%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 99.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.044    24.956    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.018    99.465    design_1_i/CPU/reg_file/U0/clk
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/C
                         clock pessimism             -0.267    99.197    
                         clock uncertainty           -0.115    99.082    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)       -0.081    99.001    design_1_i/CPU/reg_file/U0/mem_reg[5][4]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -24.956    
  -------------------------------------------------------------------
                         slack                                 74.045    

Slack (MET) :             74.046ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        23.067ns  (logic 2.183ns (9.464%)  route 20.884ns (90.536%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.510    22.806    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/DIA
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.516    97.978    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/WCLK
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.469    
                         clock uncertainty           -0.115    97.354    
    SLICE_X12Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.852    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                         -22.806    
  -------------------------------------------------------------------
                         slack                                 74.046    

Slack (MET) :             74.058ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.208ns  (logic 2.717ns (10.778%)  route 22.491ns (89.222%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns = ( 99.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.035    24.947    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.022    99.469    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/C
                         clock pessimism             -0.267    99.201    
                         clock uncertainty           -0.115    99.086    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)       -0.081    99.005    design_1_i/CPU/reg_file/U0/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.005    
                         arrival time                         -24.947    
  -------------------------------------------------------------------
                         slack                                 74.058    

Slack (MET) :             74.097ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.258ns  (logic 2.717ns (10.757%)  route 22.541ns (89.243%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.085    24.997    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.115    99.152    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.058    99.094    design_1_i/CPU/reg_file/U0/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.094    
                         arrival time                         -24.997    
  -------------------------------------------------------------------
                         slack                                 74.097    

Slack (MET) :             74.130ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        25.202ns  (logic 2.717ns (10.781%)  route 22.485ns (89.219%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.027    18.941    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRA0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.240 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMA/O
                         net (fo=1, routed)           1.180    20.421    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    20.545 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.545    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    20.757 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.757    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X7Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    20.851 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.342    22.193    design_1_i/CPU/reg_file_input_mux/U0/data_mem[3]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.509 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[3]_INST_0/O
                         net (fo=8, routed)           2.432    24.941    design_1_i/CPU/reg_file/U0/regC[3]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.115    99.152    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.081    99.071    design_1_i/CPU/reg_file/U0/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.071    
                         arrival time                         -24.941    
  -------------------------------------------------------------------
                         slack                                 74.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/Q
                         net (fo=17, routed)          0.189    -0.218    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIA
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/CLK
                         clock pessimism             -0.194    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.248    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.291    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[9]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.071    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/Q
                         net (fo=17, routed)          0.192    -0.214    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/DIC
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.315    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/WCLK
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.194    -0.509    
                         clock uncertainty            0.115    -0.394    
    SLICE_X30Y102        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.250    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.096%)  route 0.202ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/Q
                         net (fo=17, routed)          0.202    -0.204    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIB
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/CLK
                         clock pessimism             -0.194    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.249    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.216    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.216    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.056ns (30.656%)  route 2.389ns (69.344%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.975 f  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.849    -1.126    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.148    -0.978 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4/O
                         net (fo=1, routed)           0.578    -0.400    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I4_O)        0.328    -0.072 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.570     0.498    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_2_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.622 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.392     1.014    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.496     7.957    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.429     7.528    
                         clock uncertainty           -0.077     7.451    
    SLICE_X41Y115        FDRE (Setup_fdre_C_CE)      -0.205     7.246    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[4]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[5]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[5]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[6]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[6]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.839ns (24.733%)  route 2.553ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.672     0.961    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X36Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[7]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X36Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[7]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.839ns (24.849%)  route 2.537ns (75.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.616    -2.431    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.419    -2.012 f  design_1_i/programmer/uart/U0/rx_buff_reg[4]/Q
                         net (fo=7, routed)           0.772    -1.240    design_1_i/programmer/uart_programmer/U0/rx_data[4]
    SLICE_X33Y115        LUT4 (Prop_lut4_I0_O)        0.296    -0.944 r  design_1_i/programmer/uart_programmer/U0/prog_mode_i_2/O
                         net (fo=4, routed)           1.109     0.165    design_1_i/programmer/uart_programmer/U0/prog_mode_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     0.289 r  design_1_i/programmer/uart_programmer/U0/cmd[7]_i_1/O
                         net (fo=10, routed)          0.656     0.945    design_1_i/programmer/uart_programmer/U0/cmd
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.499     7.960    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.412     7.548    
                         clock uncertainty           -0.077     7.471    
    SLICE_X37Y112        FDRE (Setup_fdre_C_CE)      -0.205     7.266    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.303    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.108    -0.304    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X37Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.216    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.091    -0.372    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.127    -0.285    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X37Y116        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.229    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.075    -0.401    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.881%)  route 0.196ns (58.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.559    -0.553    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y116        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/uart/U0/rx_buff_reg[0]/Q
                         net (fo=11, routed)          0.196    -0.217    design_1_i/programmer/uart_programmer/U0/rx_data[0]
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.831    -0.321    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X31Y114        FDRE (Hold_fdre_C_D)         0.070    -0.368    design_1_i/programmer/uart_programmer/U0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.426 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.098    -0.328    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y115        LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[3]_i_1_n_0
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.230    -0.554    
                         clock uncertainty            0.077    -0.477    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.092    -0.385    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.520%)  route 0.155ns (45.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.155    -0.256    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  design_1_i/programmer/uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/programmer/uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.092    -0.370    design_1_i/programmer/uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.680%)  route 0.154ns (45.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y115        FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=16, routed)          0.154    -0.257    design_1_i/programmer/uart/U0/rx_state[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.045    -0.212 r  design_1_i/programmer/uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/programmer/uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X37Y115        FDRE (Hold_fdre_C_D)         0.091    -0.371    design_1_i/programmer/uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.471%)  route 0.190ns (50.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X35Y115        FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_buff_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.221    design_1_i/programmer/uart_programmer/U0/rx_data[3]
    SLICE_X31Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.176    design_1_i/programmer/uart_programmer/U0/cpu_rst_i_1_n_0
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.830    -0.322    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.077    -0.439    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091    -0.348    design_1_i/programmer/uart_programmer/U0/cpu_rst_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.558    -0.554    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDSE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.413 r  design_1_i/programmer/uart/U0/clk_acc_reg[6]/Q
                         net (fo=4, routed)           0.158    -0.255    design_1_i/programmer/uart/U0/clk_acc[6]
    SLICE_X39Y115        LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  design_1_i/programmer/uart/U0/clk_acc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    design_1_i/programmer/uart/U0/clk_acc_0[8]
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.828    -0.324    design_1_i/programmer/uart/U0/clk
    SLICE_X39Y115        FDRE                                         r  design_1_i/programmer/uart/U0/clk_acc_reg[8]/C
                         clock pessimism             -0.230    -0.554    
                         clock uncertainty            0.077    -0.477    
    SLICE_X39Y115        FDRE (Hold_fdre_C_D)         0.092    -0.385    design_1_i/programmer/uart/U0/clk_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.772%)  route 0.173ns (48.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.555    -0.557    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X39Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.243    design_1_i/programmer/uart_programmer/U0/delay_cnt[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]_i_1_n_0
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.825    -0.327    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X40Y118        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                         clock pessimism             -0.216    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X40Y118        FDRE (Hold_fdre_C_D)         0.092    -0.374    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 87.568 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.615    87.568    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y117        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456    88.024 r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/Q
                         net (fo=2, routed)           2.043    90.067    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/sig_in
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.495    97.956    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.363    
                         clock uncertainty           -0.231    97.132    
    SLICE_X34Y117        FDRE (Setup_fdre_C_D)       -0.031    97.101    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.101    
                         arrival time                         -90.067    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.319ns  (logic 0.456ns (19.665%)  route 1.863ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 97.954 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.429ns = ( 87.571 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.618    87.571    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.456    88.027 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.863    89.890    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.493    97.954    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.361    
                         clock uncertainty           -0.231    97.130    
    SLICE_X31Y119        FDRE (Setup_fdre_C_D)       -0.105    97.025    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.025    
                         arrival time                         -89.890    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.329ns  (logic 0.456ns (19.580%)  route 1.873ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/Q
                         net (fo=1, routed)           1.873    89.905    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[6]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.231    97.141    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.061    97.080    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         97.080    
                         arrival time                         -89.905    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.306ns  (logic 0.456ns (19.773%)  route 1.850ns (80.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.850    89.881    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.231    97.141    
    SLICE_X29Y108        FDRE (Setup_fdre_C_D)       -0.043    97.098    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.098    
                         arrival time                         -89.881    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.280ns  (logic 0.456ns (20.002%)  route 1.824ns (79.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/Q
                         net (fo=1, routed)           1.824    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[0]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.067    97.075    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         97.075    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.283ns  (logic 0.456ns (19.977%)  route 1.827ns (80.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.827    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.231    97.137    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.061    97.076    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.076    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.172%)  route 1.805ns (79.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           1.805    89.836    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.231    97.141    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.081    97.060    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         97.060    
                         arrival time                         -89.836    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.268%)  route 1.794ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.794    89.826    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.503    97.964    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.371    
                         clock uncertainty           -0.231    97.140    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)       -0.067    97.073    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.073    
                         arrival time                         -89.826    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.431%)  route 1.776ns (79.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           1.776    89.807    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.231    97.137    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.081    97.056    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         97.056    
                         arrival time                         -89.807    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.234ns  (logic 0.518ns (23.183%)  route 1.716ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X30Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.518    88.094 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.716    89.810    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.081    97.061    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.061    
                         arrival time                         -89.810    
  -------------------------------------------------------------------
                         slack                                  7.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.963%)  route 0.644ns (82.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.644     0.236    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.066     0.064    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.868%)  route 0.648ns (82.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.561    -0.551    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/Q
                         net (fo=1, routed)           0.648     0.238    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[8]
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X31Y113        FDRE (Hold_fdre_C_D)         0.066     0.064    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.801%)  route 0.651ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           0.651     0.243    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.066     0.068    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.672%)  route 0.657ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           0.657     0.250    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.070     0.072    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.647%)  route 0.658ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/Q
                         net (fo=1, routed)           0.658     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[9]
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.320    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.231    -0.001    
    SLICE_X31Y112        FDRE (Hold_fdre_C_D)         0.070     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.663%)  route 0.657ns (82.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[6]
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.066     0.068    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[10]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.070     0.068    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.680%)  route 0.657ns (82.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.066     0.068    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.128ns (17.034%)  route 0.623ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.623     0.203    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.018     0.020    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.573%)  route 0.661ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/Q
                         net (fo=1, routed)           0.661     0.253    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[15]
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X29Y113        FDRE (Hold_fdre_C_D)         0.070     0.068    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       73.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.858ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.304ns  (logic 2.717ns (10.737%)  route 22.587ns (89.263%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 99.351 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.131    25.043    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.904    99.351    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y125        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][4]/C
                         clock pessimism             -0.267    99.083    
                         clock uncertainty           -0.115    98.968    
    SLICE_X13Y125        FDRE (Setup_fdre_C_D)       -0.067    98.901    design_1_i/CPU/reg_file/U0/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         98.901    
                         arrival time                         -25.043    
  -------------------------------------------------------------------
                         slack                                 73.858    

Slack (MET) :             73.894ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.732ns  (logic 2.717ns (10.559%)  route 23.015ns (89.441%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.224ns = ( 99.776 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.145    19.059    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRC0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.358 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMC/O
                         net (fo=1, routed)           1.151    20.510    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_2
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.634 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.634    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_5_n_0
    SLICE_X7Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    20.846 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.846    design_1_i/memory/data_mem/U0/data_out[5]_INST_0_i_2_n_0
    SLICE_X7Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    20.940 r  design_1_i/memory/data_mem/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.411    22.350    design_1_i/CPU/reg_file_input_mux/U0/data_mem[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.666 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[5]_INST_0/O
                         net (fo=8, routed)           2.804    25.471    design_1_i/CPU/reg_file/U0/regC[5]
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.329    99.776    design_1_i/CPU/reg_file/U0/clk
    SLICE_X7Y127         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[4][5]/C
                         clock pessimism             -0.238    99.538    
                         clock uncertainty           -0.115    99.422    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)       -0.058    99.364    design_1_i/CPU/reg_file/U0/mem_reg[4][5]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -25.471    
  -------------------------------------------------------------------
                         slack                                 73.894    

Slack (MET) :             73.916ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.487ns  (logic 2.841ns (11.147%)  route 22.646ns (88.853%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 99.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.190    25.102    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X11Y126        LUT5 (Prop_lut5_I4_O)        0.124    25.226 r  design_1_i/CPU/reg_file/U0/mem[0][4]_i_1/O
                         net (fo=1, routed)           0.000    25.226    design_1_i/CPU/reg_file/U0/mem[0][4]_i_1_n_0
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.046    99.493    design_1_i/CPU/reg_file/U0/clk
    SLICE_X11Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][4]/C
                         clock pessimism             -0.267    99.226    
                         clock uncertainty           -0.115    99.110    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)        0.031    99.141    design_1_i/CPU/reg_file/U0/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         99.141    
                         arrival time                         -25.226    
  -------------------------------------------------------------------
                         slack                                 73.916    

Slack (MET) :             74.026ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.680ns  (logic 2.884ns (11.230%)  route 22.796ns (88.770%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 99.796 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         8.677    18.591    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/ADDRA0
    SLICE_X12Y69         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    18.890 r  design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.264    20.155    design_1_i/memory/data_mem/U0/mem_reg_r4_448_511_0_2_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.279 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    20.279    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_4_n_0
    SLICE_X11Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    20.524 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    20.524    design_1_i/memory/data_mem/U0/data_out[0]_INST_0_i_1_n_0
    SLICE_X11Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    20.628 r  design_1_i/memory/data_mem/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.101    21.729    design_1_i/CPU/reg_file_input_mux/U0/data_mem[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.045 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[0]_INST_0/O
                         net (fo=8, routed)           3.250    25.295    design_1_i/CPU/reg_file/U0/regC[0]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    25.419 r  design_1_i/CPU/reg_file/U0/mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    25.419    design_1_i/CPU/reg_file/U0/mem[0][0]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.349    99.796    design_1_i/CPU/reg_file/U0/clk
    SLICE_X4Y129         FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[0][0]/C
                         clock pessimism             -0.267    99.529    
                         clock uncertainty           -0.115    99.414    
    SLICE_X4Y129         FDRE (Setup_fdre_C_D)        0.031    99.445    design_1_i/CPU/reg_file/U0/mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.445    
                         arrival time                         -25.419    
  -------------------------------------------------------------------
                         slack                                 74.026    

Slack (MET) :             74.039ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.159ns  (logic 2.183ns (9.426%)  route 20.976ns (90.574%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.602    22.898    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/DIA
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.601    98.063    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/WCLK
    SLICE_X2Y62          RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.554    
                         clock uncertainty           -0.115    97.439    
    SLICE_X2Y62          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.937    design_1_i/memory/data_mem/U0/mem_reg_r3_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.937    
                         arrival time                         -22.898    
  -------------------------------------------------------------------
                         slack                                 74.039    

Slack (MET) :             74.045ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.217ns  (logic 2.717ns (10.774%)  route 22.500ns (89.226%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 99.465 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.044    24.956    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.018    99.465    design_1_i/CPU/reg_file/U0/clk
    SLICE_X15Y127        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[5][4]/C
                         clock pessimism             -0.267    99.197    
                         clock uncertainty           -0.115    99.082    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)       -0.081    99.001    design_1_i/CPU/reg_file/U0/mem_reg[5][4]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -24.956    
  -------------------------------------------------------------------
                         slack                                 74.045    

Slack (MET) :             74.046ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        23.067ns  (logic 2.183ns (9.464%)  route 20.884ns (90.536%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 97.978 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         7.870    17.785    design_1_i/memory/data_mem/U0/data_in[0]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.299    18.084 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_11_n_0
    SLICE_X28Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    18.296 r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2_i_1/O
                         net (fo=64, routed)          4.510    22.806    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/DIA
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.516    97.978    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/WCLK
    SLICE_X12Y82         RAMD64E                                      r  design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.509    97.469    
                         clock uncertainty           -0.115    97.354    
    SLICE_X12Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.502    96.852    design_1_i/memory/data_mem/U0/mem_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                         -22.806    
  -------------------------------------------------------------------
                         slack                                 74.046    

Slack (MET) :             74.058ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.208ns  (logic 2.717ns (10.778%)  route 22.491ns (89.222%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns = ( 99.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.035    24.947    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.022    99.469    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y126        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[7][4]/C
                         clock pessimism             -0.267    99.201    
                         clock uncertainty           -0.115    99.086    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)       -0.081    99.005    design_1_i/CPU/reg_file/U0/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.005    
                         arrival time                         -24.947    
  -------------------------------------------------------------------
                         slack                                 74.058    

Slack (MET) :             74.097ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.258ns  (logic 2.717ns (10.757%)  route 22.541ns (89.243%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.017    18.931    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRB0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.230 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMB/O
                         net (fo=1, routed)           1.268    20.498    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_1
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.622    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_5_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    20.834 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.834    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_2_n_0
    SLICE_X7Y78          MUXF8 (Prop_muxf8_I1_O)      0.094    20.928 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.668    22.596    design_1_i/CPU/reg_file_input_mux/U0/data_mem[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.316    22.912 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[4]_INST_0/O
                         net (fo=8, routed)           2.085    24.997    design_1_i/CPU/reg_file/U0/regC[4]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][4]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.115    99.152    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.058    99.094    design_1_i/CPU/reg_file/U0/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.094    
                         arrival time                         -24.997    
  -------------------------------------------------------------------
                         slack                                 74.097    

Slack (MET) :             74.130ns  (required time - arrival time)
  Source:                 design_1_i/CPU/PC/U0/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.202ns  (logic 2.717ns (10.781%)  route 22.485ns (89.219%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 99.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        2.103    -1.944    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.124    -1.820 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.559    -0.261    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     0.195 r  design_1_i/CPU/PC/U0/pc_reg[1]/Q
                         net (fo=260, routed)         4.344     4.538    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DPRA1
    SLICE_X12Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.662 r  design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15/DP/O
                         net (fo=1, routed)           0.974     5.636    design_1_i/memory/prog_mem/U0/mem_reg_768_831_15_15_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.760 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_6_n_0
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_2_n_0
    SLICE_X13Y102        MUXF8 (Prop_muxf8_I1_O)      0.094     6.071 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=29, routed)          2.097     8.168    design_1_i/CPU/CTRL_UNIT/instruction[15]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.316     8.484 r  design_1_i/CPU/CTRL_UNIT/regA_addr[0]_INST_0/O
                         net (fo=32, routed)          1.089     9.573    design_1_i/CPU/reg_file/U0/read_addrA[0]
    SLICE_X11Y129        LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.697    design_1_i/CPU/reg_file/U0/regA[0]_INST_0_i_2_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     9.914 r  design_1_i/CPU/reg_file/U0/regA[0]_INST_0/O
                         net (fo=272, routed)         9.027    18.941    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/ADDRA0
    SLICE_X6Y67          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.299    19.240 r  design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5/RAMA/O
                         net (fo=1, routed)           1.180    20.421    design_1_i/memory/data_mem/U0/mem_reg_r4_704_767_3_5_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    20.545 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.545    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_5_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    20.757 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.757    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X7Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    20.851 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.342    22.193    design_1_i/CPU/reg_file_input_mux/U0/data_mem[3]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.316    22.509 r  design_1_i/CPU/reg_file_input_mux/U0/output_reg[3]_INST_0/O
                         net (fo=8, routed)           2.432    24.941    design_1_i/CPU/reg_file/U0/regC[3]
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.087    99.534    design_1_i/CPU/reg_file/U0/clk
    SLICE_X13Y128        FDRE                                         r  design_1_i/CPU/reg_file/U0/mem_reg[3][3]/C
                         clock pessimism             -0.267    99.267    
                         clock uncertainty           -0.115    99.152    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)       -0.081    99.071    design_1_i/CPU/reg_file/U0/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.071    
                         arrival time                         -24.941    
  -------------------------------------------------------------------
                         slack                                 74.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[12]/Q
                         net (fo=17, routed)          0.189    -0.218    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIA
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA/CLK
                         clock pessimism             -0.194    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.248    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.291    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[9]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.071    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[9]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.580%)  route 0.336ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/Q
                         net (fo=710, routed)         0.336    -0.072    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD1
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.107    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[14]/Q
                         net (fo=17, routed)          0.192    -0.214    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/DIC
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.315    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/WCLK
    SLICE_X30Y102        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.194    -0.509    
                         clock uncertainty            0.115    -0.394    
    SLICE_X30Y102        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.250    design_1_i/memory/prog_mem/U0/mem_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.096%)  route 0.202ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.565    -0.547    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[13]/Q
                         net (fo=17, routed)          0.202    -0.204    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/DIB
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/WCLK
    SLICE_X30Y103        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB/CLK
                         clock pessimism             -0.194    -0.510    
                         clock uncertainty            0.115    -0.395    
    SLICE_X30Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.249    design_1_i/memory/prog_mem/U0/mem_reg_448_511_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.216    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.123%)  route 0.216ns (56.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.564    -0.548    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[4]/Q
                         net (fo=710, routed)         0.216    -0.168    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/ADDRD4
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/WCLK
    SLICE_X30Y105        RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X30Y105        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.216    design_1_i/memory/prog_mem/U0/mem_reg_320_383_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 97.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 87.568 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.615    87.568    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y117        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.456    88.024 r  design_1_i/programmer/uart_programmer/U0/prog_mode_reg/Q
                         net (fo=2, routed)           2.043    90.067    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/sig_in
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.495    97.956    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.363    
                         clock uncertainty           -0.231    97.132    
    SLICE_X34Y117        FDRE (Setup_fdre_C_D)       -0.031    97.101    design_1_i/programmer/sync_prog_mode_to_CPU_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.101    
                         arrival time                         -90.067    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.319ns  (logic 0.456ns (19.665%)  route 1.863ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 97.954 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.429ns = ( 87.571 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.618    87.571    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.456    88.027 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.863    89.890    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.493    97.954    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.361    
                         clock uncertainty           -0.231    97.130    
    SLICE_X31Y119        FDRE (Setup_fdre_C_D)       -0.105    97.025    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.025    
                         arrival time                         -89.890    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.329ns  (logic 0.456ns (19.580%)  route 1.873ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[6]/Q
                         net (fo=1, routed)           1.873    89.905    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[6]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.231    97.141    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.061    97.080    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         97.080    
                         arrival time                         -89.905    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.306ns  (logic 0.456ns (19.773%)  route 1.850ns (80.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.850    89.881    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.231    97.141    
    SLICE_X29Y108        FDRE (Setup_fdre_C_D)       -0.043    97.098    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.098    
                         arrival time                         -89.881    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.280ns  (logic 0.456ns (20.002%)  route 1.824ns (79.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/dout_reg[0]/Q
                         net (fo=1, routed)           1.824    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[0]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.067    97.075    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         97.075    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.283ns  (logic 0.456ns (19.977%)  route 1.827ns (80.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.827    89.857    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.231    97.137    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.061    97.076    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.076    
                         arrival time                         -89.857    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.172%)  route 1.805ns (79.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 97.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           1.805    89.836    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.504    97.965    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593    97.372    
                         clock uncertainty           -0.231    97.141    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.081    97.060    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         97.060    
                         arrival time                         -89.836    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.268%)  route 1.794ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 97.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.456    88.032 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.794    89.826    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.503    97.964    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.371    
                         clock uncertainty           -0.231    97.140    
    SLICE_X31Y108        FDRE (Setup_fdre_C_D)       -0.067    97.073    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.073    
                         arrival time                         -89.826    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.431%)  route 1.776ns (79.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 97.961 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.425ns = ( 87.575 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.622    87.575    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.456    88.031 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           1.776    89.807    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.500    97.961    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism             -0.593    97.368    
                         clock uncertainty           -0.231    97.137    
    SLICE_X28Y113        FDRE (Setup_fdre_C_D)       -0.081    97.056    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         97.056    
                         arrival time                         -89.807    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.234ns  (logic 0.518ns (23.183%)  route 1.716ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 87.576 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          1.623    87.576    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X30Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.518    88.094 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.716    89.810    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.505    97.966    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.081    97.061    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.061    
                         arrival time                         -89.810    
  -------------------------------------------------------------------
                         slack                                  7.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.963%)  route 0.644ns (82.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.644     0.236    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.066     0.064    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.868%)  route 0.648ns (82.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.561    -0.551    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y114        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  design_1_i/programmer/uart_programmer/U0/addr_reg[8]/Q
                         net (fo=1, routed)           0.648     0.238    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[8]
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X31Y113        FDRE (Hold_fdre_C_D)         0.066     0.064    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.801%)  route 0.651ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           0.651     0.243    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.066     0.068    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.672%)  route 0.657ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           0.657     0.250    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.070     0.072    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.647%)  route 0.658ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[9]/Q
                         net (fo=1, routed)           0.658     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[9]
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.320    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y112        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.231    -0.001    
    SLICE_X31Y112        FDRE (Hold_fdre_C_D)         0.070     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.663%)  route 0.657ns (82.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/addr_reg[6]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[6]
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.066     0.068    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[10]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[10]
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.070     0.068    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.680%)  route 0.657ns (82.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y111        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/programmer/uart_programmer/U0/dout_reg[5]/Q
                         net (fo=1, routed)           0.657     0.249    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[5]
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.066     0.068    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.128ns (17.034%)  route 0.623ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.548    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y110        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.623     0.203    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.317    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.018     0.020    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.573%)  route 0.661ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=84, routed)          0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y112        FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[15]/Q
                         net (fo=1, routed)           0.661     0.253    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[15]
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X29Y113        FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.002    
    SLICE_X29Y113        FDRE (Hold_fdre_C_D)         0.070     0.068    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[0]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[2]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[3]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[8]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[8]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[9]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[9]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.199ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.115    99.301    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.896    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.199    

Slack (MET) :             95.199ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.115    99.301    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.896    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[12]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[13]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[14]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[15]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[6]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[7]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism              0.040     0.783    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.691    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism              0.040     0.783    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.691    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[0]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[2]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[3]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[8]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[8]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[9]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[9]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.199ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.115    99.301    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.896    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.199    

Slack (MET) :             95.199ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.115    99.301    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.896    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[12]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[13]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[14]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[15]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[6]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[7]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism              0.040     0.783    
                         clock uncertainty            0.115     0.899    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism              0.040     0.783    
                         clock uncertainty            0.115     0.899    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[0]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[2]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[3]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.115    99.174    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.769    design_1_i/CPU/PC/U0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[8]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[8]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[9]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[9]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.115    99.179    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.774    design_1_i/CPU/PC/U0/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.774    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.199ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.115    99.301    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.896    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.199    

Slack (MET) :             95.199ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.115    99.301    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.896    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[12]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[13]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[14]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[15]/C
                         clock pessimism              0.040     0.834    
                         clock uncertainty            0.115     0.949    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.857    design_1_i/CPU/PC/U0/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[6]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[7]/C
                         clock pessimism              0.040     0.853    
                         clock uncertainty            0.115     0.968    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.876    design_1_i/CPU/PC/U0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism              0.040     0.783    
                         clock uncertainty            0.115     0.899    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism              0.040     0.783    
                         clock uncertainty            0.115     0.899    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.983ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[0]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.111    99.178    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.773    design_1_i/CPU/PC/U0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.983    

Slack (MET) :             94.983ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[1]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.111    99.178    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.773    design_1_i/CPU/PC/U0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.983    

Slack (MET) :             94.983ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[2]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.111    99.178    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.773    design_1_i/CPU/PC/U0/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.983    

Slack (MET) :             94.983ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.456ns (7.326%)  route 5.768ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 99.798 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.768     3.790    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y99          FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.351    99.798    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y99          FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[3]/C
                         clock pessimism             -0.509    99.289    
                         clock uncertainty           -0.111    99.178    
    SLICE_X4Y99          FDCE (Recov_fdce_C_CLR)     -0.405    98.773    design_1_i/CPU/PC/U0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 94.983    

Slack (MET) :             95.130ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.111    99.183    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.778    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.130    

Slack (MET) :             95.130ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.111    99.183    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.778    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.130    

Slack (MET) :             95.130ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[8]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[8]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.111    99.183    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.778    design_1_i/CPU/PC/U0/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.130    

Slack (MET) :             95.130ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[9]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.456ns (7.497%)  route 5.626ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 99.803 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.626     3.648    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.356    99.803    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[9]/C
                         clock pessimism             -0.509    99.294    
                         clock uncertainty           -0.111    99.183    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.405    98.778    design_1_i/CPU/PC/U0/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 95.130    

Slack (MET) :             95.204ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.111    99.306    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.901    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.901    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.204    

Slack (MET) :             95.204ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.456ns (7.437%)  route 5.675ns (92.563%))
  Logic Levels:           0  
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.075ns = ( 99.925 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.613    -2.434    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.978 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         5.675     3.697    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.885    98.347    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.100    98.447 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         1.478    99.925    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism             -0.509    99.417    
                         clock uncertainty           -0.111    99.306    
    SLICE_X4Y100         FDCE (Recov_fdce_C_CLR)     -0.405    98.901    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.901    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 95.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[12]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[13]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[14]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.141ns (5.471%)  route 2.436ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.436     2.022    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y102         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.870     0.794    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y102         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[15]/C
                         clock pessimism              0.040     0.834    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_1_i/CPU/PC/U0/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[4]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[5]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[6]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.141ns (5.195%)  route 2.573ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.573     2.159    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y100         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.889     0.813    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y100         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[7]/C
                         clock pessimism              0.040     0.853    
    SLICE_X4Y100         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    design_1_i/CPU/PC/U0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[10]/C
                         clock pessimism              0.040     0.783    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.691    design_1_i/CPU/PC/U0/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/CPU/PC/U0/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.141ns (5.205%)  route 2.568ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.557    -0.555    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.414 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=161, routed)         2.568     2.154    design_1_i/CPU/PC/U0/async_rst
    SLICE_X4Y101         FDCE                                         f  design_1_i/CPU/PC/U0/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.019    -0.133    design_1_i/clock_gen/and_gate/b
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.056    -0.077 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=161, routed)         0.820     0.743    design_1_i/CPU/PC/U0/clk
    SLICE_X4Y101         FDCE                                         r  design_1_i/CPU/PC/U0/pc_reg[11]/C
                         clock pessimism              0.040     0.783    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     0.691    design_1_i/CPU/PC/U0/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  1.463    





