Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  3 15:38:50 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.792        0.000                      0                  176        0.184        0.000                      0                  176        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.792        0.000                      0                  176        0.184        0.000                      0                  176        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.250ns (23.791%)  route 4.004ns (76.209%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568     5.089    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X56Y11         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_Counter/U_Counter_Up_Down/counter_reg[10]/Q
                         net (fo=49, routed)          1.319     6.926    U_Counter/U_Counter_Up_Down/Q[10]
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.152     7.078 f  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.812     7.890    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.332     8.222 r  U_Counter/U_Counter_Up_Down/counter[13]_i_8/O
                         net (fo=1, routed)           0.294     8.516    U_Counter/U_Counter_Up_Down/counter[13]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.640 r  U_Counter/U_Counter_Up_Down/counter[13]_i_3/O
                         net (fo=14, routed)          1.579    10.219    U_Counter/U_Counter_Up_Down/counter[13]_i_3_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.124    10.343 r  U_Counter/U_Counter_Up_Down/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    10.343    U_Counter/U_Counter_Up_Down/counter[10]_i_1_n_0
    SLICE_X56Y11         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.450    14.791    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X56Y11         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/C
                         clock pessimism              0.298    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)        0.081    15.135    U_Counter/U_Counter_Up_Down/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.058ns (21.082%)  route 3.961ns (78.918%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          1.268     9.985    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.124    10.109 r  U_Counter/U_Counter_Up_Down/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    10.109    U_Counter/U_Counter_Up_Down/counter[11]_i_1_n_0
    SLICE_X56Y11         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.450    14.791    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X56Y11         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)        0.077    15.093    U_Counter/U_Counter_Up_Down/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.250ns (25.306%)  route 3.690ns (74.694%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568     5.089    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X56Y11         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  U_Counter/U_Counter_Up_Down/counter_reg[10]/Q
                         net (fo=49, routed)          1.319     6.926    U_Counter/U_Counter_Up_Down/Q[10]
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.152     7.078 r  U_Counter/U_Counter_Up_Down/counter[13]_i_13/O
                         net (fo=1, routed)           0.812     7.890    U_Counter/U_Counter_Up_Down/counter[13]_i_13_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.332     8.222 f  U_Counter/U_Counter_Up_Down/counter[13]_i_8/O
                         net (fo=1, routed)           0.294     8.516    U_Counter/U_Counter_Up_Down/counter[13]_i_8_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.640 f  U_Counter/U_Counter_Up_Down/counter[13]_i_3/O
                         net (fo=14, routed)          1.265     9.905    U_Counter/U_Counter_Up_Down/counter[13]_i_3_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.029 r  U_Counter/U_Counter_Up_Down/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    10.029    U_Counter/U_Counter_Up_Down/counter[12]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.450    14.791    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.029    15.045    U_Counter/U_Counter_Up_Down/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.058ns (21.455%)  route 3.873ns (78.545%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          1.181     9.898    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.022 r  U_Counter/U_Counter_Up_Down/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    10.022    U_Counter/U_Counter_Up_Down/counter[6]_i_1_n_0
    SLICE_X55Y8          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.451    14.792    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y8          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDCE (Setup_fdce_C_D)        0.031    15.062    U_Counter/U_Counter_Up_Down/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.058ns (21.737%)  route 3.809ns (78.263%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          1.117     9.834    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.958 r  U_Counter/U_Counter_Up_Down/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.958    U_Counter/U_Counter_Up_Down/counter[9]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.450    14.791    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y9          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[9]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y9          FDCE (Setup_fdce_C_D)        0.031    15.061    U_Counter/U_Counter_Up_Down/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.058ns (21.812%)  route 3.792ns (78.188%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          1.100     9.817    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.941 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=1, routed)           0.000     9.941    U_Counter/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.450    14.791    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.029    15.084    U_Counter/U_Counter_Up_Down/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.058ns (22.466%)  route 3.651ns (77.534%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          0.959     9.676    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.800 r  U_Counter/U_Counter_Up_Down/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.800    U_Counter/U_Counter_Up_Down/counter[5]_i_1_n_0
    SLICE_X55Y8          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.451    14.792    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y8          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDCE (Setup_fdce_C_D)        0.029    15.060    U_Counter/U_Counter_Up_Down/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.058ns (23.400%)  route 3.463ns (76.600%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          0.771     9.488    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.612 r  U_Counter/U_Counter_Up_Down/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.612    U_Counter/U_Counter_Up_Down/counter[1]_i_1_n_0
    SLICE_X55Y7          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.451    14.792    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y7          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDCE (Setup_fdce_C_D)        0.029    15.060    U_Counter/U_Counter_Up_Down/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.058ns (23.411%)  route 3.461ns (76.589%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          0.769     9.486    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.610 r  U_Counter/U_Counter_Up_Down/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.610    U_Counter/U_Counter_Up_Down/counter[4]_i_1_n_0
    SLICE_X55Y7          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.451    14.792    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y7          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[4]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDCE (Setup_fdce_C_D)        0.031    15.062    U_Counter/U_Counter_Up_Down/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.058ns (23.881%)  route 3.372ns (76.119%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y10         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_Counter/U_Counter_Up_Down/counter_reg[13]/Q
                         net (fo=50, routed)          1.809     7.355    U_Counter/U_Counter_Up_Down/Q[13]
    SLICE_X59Y6          LUT4 (Prop_lut4_I2_O)        0.152     7.507 r  U_Counter/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.884     8.390    U_Counter/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.326     8.716 r  U_Counter/U_Counter_Up_Down/counter[13]_i_4/O
                         net (fo=14, routed)          0.680     9.397    U_Counter/U_Counter_Up_Down/counter[13]_i_4_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.521 r  U_Counter/U_Counter_Up_Down/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.521    U_Counter/U_Counter_Up_Down/counter[8]_i_1_n_0
    SLICE_X55Y8          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.451    14.792    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y8          FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDCE (Setup_fdce_C_D)        0.032    15.063    U_Counter/U_Counter_Up_Down/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_UART/U_BaudRate_Gen/br_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BaudRate_Gen/br_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.450    U_UART/U_BaudRate_Gen/CLK
    SLICE_X55Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_UART/U_BaudRate_Gen/br_counter_reg[7]/Q
                         net (fo=6, routed)           0.131     1.722    U_UART/U_BaudRate_Gen/br_counter[7]
    SLICE_X54Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  U_UART/U_BaudRate_Gen/br_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_UART/U_BaudRate_Gen/br_counter_0[0]
    SLICE_X54Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     1.965    U_UART/U_BaudRate_Gen/CLK
    SLICE_X54Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[0]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y2          FDCE (Hold_fdce_C_D)         0.120     1.583    U_UART/U_BaudRate_Gen/br_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_UART/U_BaudRate_Gen/br_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BaudRate_Gen/br_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.450    U_UART/U_BaudRate_Gen/CLK
    SLICE_X55Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_UART/U_BaudRate_Gen/br_counter_reg[7]/Q
                         net (fo=6, routed)           0.135     1.726    U_UART/U_BaudRate_Gen/br_counter[7]
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.771 r  U_UART/U_BaudRate_Gen/br_tick_i_1/O
                         net (fo=1, routed)           0.000     1.771    U_UART/U_BaudRate_Gen/br_tick_1
    SLICE_X54Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     1.965    U_UART/U_BaudRate_Gen/CLK
    SLICE_X54Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_tick_reg/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y2          FDCE (Hold_fdce_C_D)         0.121     1.584    U_UART/U_BaudRate_Gen/br_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_UART/U_Receiver/temp_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/temp_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.448    U_UART/U_Receiver/CLK
    SLICE_X51Y7          FDCE                                         r  U_UART/U_Receiver/temp_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_UART/U_Receiver/temp_data_reg_reg[4]/Q
                         net (fo=7, routed)           0.160     1.749    U_UART/U_Transmitter/Q[4]
    SLICE_X50Y7          LUT5 (Prop_lut5_I1_O)        0.045     1.794 r  U_UART/U_Transmitter/temp_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U_UART/U_Transmitter/temp_data_next[4]
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    U_UART/U_Transmitter/CLK
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[4]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.121     1.582    U_UART/U_Transmitter/temp_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/temp_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/temp_data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.131%)  route 0.185ns (49.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.448    U_UART/U_Transmitter/CLK
    SLICE_X49Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_UART/U_Transmitter/temp_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.185     1.774    U_UART/U_Transmitter/temp_data_reg_reg_n_0_[6]
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  U_UART/U_Transmitter/temp_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_UART/U_Transmitter/temp_data_next[5]
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    U_UART/U_Transmitter/CLK
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.121     1.606    U_UART/U_Transmitter/temp_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_UART/U_Receiver/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/temp_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.448    U_UART/U_Receiver/CLK
    SLICE_X51Y7          FDCE                                         r  U_UART/U_Receiver/temp_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_UART/U_Receiver/temp_data_reg_reg[2]/Q
                         net (fo=6, routed)           0.163     1.752    U_UART/U_Transmitter/Q[2]
    SLICE_X50Y7          LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  U_UART/U_Transmitter/temp_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_UART/U_Transmitter/temp_data_next[2]
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    U_UART/U_Transmitter/CLK
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.120     1.581    U_UART/U_Transmitter/temp_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/tx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.479%)  route 0.143ns (43.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    U_UART/U_Transmitter/CLK
    SLICE_X48Y6          FDCE                                         r  U_UART/U_Transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_UART/U_Transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.143     1.733    U_UART/U_Transmitter/state[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  U_UART/U_Transmitter/tx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_UART/U_Transmitter/tx_done_reg_i_1_n_0
    SLICE_X49Y6          FDCE                                         r  U_UART/U_Transmitter/tx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    U_UART/U_Transmitter/CLK
    SLICE_X49Y6          FDCE                                         r  U_UART/U_Transmitter/tx_done_reg_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X49Y6          FDCE (Hold_fdce_C_D)         0.091     1.553    U_UART/U_Transmitter/tx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_ControlUnit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.331%)  route 0.164ns (43.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.448    U_ControlUnit/CLK
    SLICE_X50Y8          FDCE                                         r  U_ControlUnit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_ControlUnit/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.164     1.776    U_ControlUnit/en
    SLICE_X50Y9          LUT4 (Prop_lut4_I0_O)        0.048     1.824 r  U_ControlUnit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    U_ControlUnit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X50Y9          FDPE                                         r  U_ControlUnit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    U_ControlUnit/CLK
    SLICE_X50Y9          FDPE                                         r  U_ControlUnit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X50Y9          FDPE (Hold_fdpe_C_D)         0.133     1.597    U_ControlUnit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_UART/U_BaudRate_Gen/br_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BaudRate_Gen/br_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.069%)  route 0.157ns (42.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.450    U_UART/U_BaudRate_Gen/CLK
    SLICE_X54Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_UART/U_BaudRate_Gen/br_counter_reg[0]/Q
                         net (fo=10, routed)          0.157     1.771    U_UART/U_BaudRate_Gen/br_counter[0]
    SLICE_X54Y1          LUT3 (Prop_lut3_I2_O)        0.045     1.816 r  U_UART/U_BaudRate_Gen/br_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_UART/U_BaudRate_Gen/br_counter_0[1]
    SLICE_X54Y1          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     1.965    U_UART/U_BaudRate_Gen/CLK
    SLICE_X54Y1          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[1]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X54Y1          FDCE (Hold_fdce_C_D)         0.121     1.587    U_UART/U_BaudRate_Gen/br_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_UART/U_BaudRate_Gen/br_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BaudRate_Gen/br_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.759%)  route 0.159ns (43.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.450    U_UART/U_BaudRate_Gen/CLK
    SLICE_X54Y2          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_UART/U_BaudRate_Gen/br_counter_reg[0]/Q
                         net (fo=10, routed)          0.159     1.773    U_UART/U_BaudRate_Gen/br_counter[0]
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  U_UART/U_BaudRate_Gen/br_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U_UART/U_BaudRate_Gen/br_counter_0[4]
    SLICE_X54Y1          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.838     1.965    U_UART/U_BaudRate_Gen/CLK
    SLICE_X54Y1          FDCE                                         r  U_UART/U_BaudRate_Gen/br_counter_reg[4]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X54Y1          FDCE (Hold_fdce_C_D)         0.120     1.586    U_UART/U_BaudRate_Gen/br_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/temp_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/temp_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.448    U_UART/U_Transmitter/CLK
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_UART/U_Transmitter/temp_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.148     1.760    U_UART/U_Transmitter/temp_data_reg_reg_n_0_[4]
    SLICE_X50Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  U_UART/U_Transmitter/temp_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_UART/U_Transmitter/temp_data_next[3]
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    U_UART/U_Transmitter/CLK
    SLICE_X50Y7          FDCE                                         r  U_UART/U_Transmitter/temp_data_reg_reg[3]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.121     1.569    U_UART/U_Transmitter/temp_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y9    U_ControlUnit/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y8    U_ControlUnit/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y8    U_ControlUnit/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y6    U_ControlUnit/echo_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y8    U_ControlUnit/mode_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_Counter/U_Clk_Div_10Hz/div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_Counter/U_Clk_Div_10Hz/div_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    U_ControlUnit/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   U_Counter/U_Clk_Div_10Hz/div_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U_Counter/U_Clk_Div_10Hz/tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_Counter/U_Counter_Up_Down/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    U_Counter/U_Counter_Up_Down/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y4    U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C



