// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        total_rows_1,
        mul_ln267,
        M_e_address0,
        M_e_ce0,
        M_e_q0,
        s_3_out,
        s_3_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] total_rows_1;
input  [61:0] mul_ln267;
output  [16:0] M_e_address0;
output   M_e_ce0;
input  [31:0] M_e_q0;
output  [31:0] s_3_out;
output   s_3_out_ap_vld;

reg ap_idle;
reg s_3_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln104_fu_138_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln93_fu_133_p2;
reg   [0:0] icmp_ln93_reg_372;
reg   [0:0] icmp_ln93_reg_372_pp0_iter2_reg;
reg   [0:0] icmp_ln104_reg_379;
reg   [0:0] icmp_ln104_reg_379_pp0_iter2_reg;
wire   [16:0] trunc_ln95_2_fu_187_p1;
reg   [16:0] trunc_ln95_2_reg_383;
wire   [63:0] zext_ln95_fu_232_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] cnt_fu_46;
wire   [31:0] cnt_2_fu_309_p3;
wire    ap_loop_init;
reg   [30:0] r_2_fu_50;
wire   [30:0] add_ln93_fu_191_p2;
reg   [31:0] s_2_fu_54;
wire   [31:0] select_ln104_3_fu_290_p3;
reg   [30:0] c_12_fu_58;
wire   [30:0] select_ln104_2_fu_216_p3;
reg   [61:0] indvar_flatten30_fu_62;
wire   [61:0] add_ln104_fu_143_p2;
wire   [31:0] s_10_fu_276_p2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
wire    ap_block_pp0_stage0_01001;
reg    M_e_ce0_local;
wire   [31:0] zext_ln93_fu_129_p1;
wire   [30:0] select_ln104_fu_149_p3;
wire   [26:0] trunc_ln95_fu_157_p1;
wire   [28:0] trunc_ln95_1_fu_169_p1;
wire   [34:0] p_shl_fu_161_p3;
wire   [34:0] p_shl8_fu_173_p3;
wire   [34:0] add_ln95_fu_181_p2;
wire   [30:0] add_ln104_1_fu_210_p2;
wire   [16:0] trunc_ln93_1_fu_223_p1;
wire   [16:0] add_ln95_2_fu_227_p2;
wire   [30:0] trunc_ln93_fu_248_p1;
wire   [0:0] icmp_ln107_fu_252_p2;
wire   [30:0] add_ln107_fu_258_p2;
wire   [30:0] select_ln107_fu_264_p3;
wire   [31:0] zext_ln107_fu_272_p1;
wire   [31:0] select_ln104_1_fu_283_p3;
wire   [0:0] icmp_ln95_fu_297_p2;
wire   [31:0] add_ln95_1_fu_303_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 cnt_fu_46 = 32'd0;
#0 r_2_fu_50 = 31'd0;
#0 s_2_fu_54 = 32'd0;
#0 c_12_fu_58 = 31'd0;
#0 indvar_flatten30_fu_62 = 62'd0;
#0 ap_done_reg = 1'b0;
end

fmm_reduce_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            c_12_fu_58 <= 31'd0;
        end else if (((icmp_ln104_reg_379 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            c_12_fu_58 <= select_ln104_2_fu_216_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            cnt_fu_46 <= 32'd0;
        end else if (((icmp_ln104_reg_379_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            cnt_fu_46 <= cnt_2_fu_309_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten30_fu_62 <= 62'd0;
        end else if (((icmp_ln104_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten30_fu_62 <= add_ln104_fu_143_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            r_2_fu_50 <= 31'd0;
        end else if (((icmp_ln104_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            r_2_fu_50 <= add_ln93_fu_191_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            s_2_fu_54 <= 32'd0;
        end else if (((icmp_ln104_reg_379_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            s_2_fu_54 <= select_ln104_3_fu_290_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln104_reg_379 <= icmp_ln104_fu_138_p2;
        icmp_ln93_reg_372 <= icmp_ln93_fu_133_p2;
        trunc_ln95_2_reg_383[16 : 6] <= trunc_ln95_2_fu_187_p1[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln104_reg_379_pp0_iter2_reg <= icmp_ln104_reg_379;
        icmp_ln93_reg_372_pp0_iter2_reg <= icmp_ln93_reg_372;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        M_e_ce0_local = 1'b1;
    end else begin
        M_e_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln104_fu_138_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln104_reg_379_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        s_3_out_ap_vld = 1'b1;
    end else begin
        s_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_address0 = zext_ln95_fu_232_p1;

assign M_e_ce0 = M_e_ce0_local;

assign add_ln104_1_fu_210_p2 = (c_12_fu_58 + 31'd1);

assign add_ln104_fu_143_p2 = (indvar_flatten30_fu_62 + 62'd1);

assign add_ln107_fu_258_p2 = ($signed(trunc_ln93_fu_248_p1) + $signed(31'd2147483647));

assign add_ln93_fu_191_p2 = (select_ln104_fu_149_p3 + 31'd1);

assign add_ln95_1_fu_303_p2 = (select_ln104_1_fu_283_p3 + 32'd1);

assign add_ln95_2_fu_227_p2 = (trunc_ln95_2_reg_383 + trunc_ln93_1_fu_223_p1);

assign add_ln95_fu_181_p2 = (p_shl_fu_161_p3 + p_shl8_fu_173_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign cnt_2_fu_309_p3 = ((icmp_ln95_fu_297_p2[0:0] == 1'b1) ? add_ln95_1_fu_303_p2 : select_ln104_1_fu_283_p3);

assign icmp_ln104_fu_138_p2 = ((indvar_flatten30_fu_62 == mul_ln267) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_252_p2 = (($signed(cnt_fu_46) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_133_p2 = (($signed(zext_ln93_fu_129_p1) < $signed(total_rows_1)) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_297_p2 = ((M_e_q0 != 32'd0) ? 1'b1 : 1'b0);

assign p_shl8_fu_173_p3 = {{trunc_ln95_1_fu_169_p1}, {6'd0}};

assign p_shl_fu_161_p3 = {{trunc_ln95_fu_157_p1}, {8'd0}};

assign s_10_fu_276_p2 = (zext_ln107_fu_272_p1 + s_2_fu_54);

assign s_3_out = s_10_fu_276_p2;

assign select_ln104_1_fu_283_p3 = ((icmp_ln93_reg_372_pp0_iter2_reg[0:0] == 1'b1) ? cnt_fu_46 : 32'd0);

assign select_ln104_2_fu_216_p3 = ((icmp_ln93_reg_372[0:0] == 1'b1) ? c_12_fu_58 : add_ln104_1_fu_210_p2);

assign select_ln104_3_fu_290_p3 = ((icmp_ln93_reg_372_pp0_iter2_reg[0:0] == 1'b1) ? s_2_fu_54 : s_10_fu_276_p2);

assign select_ln104_fu_149_p3 = ((icmp_ln93_fu_133_p2[0:0] == 1'b1) ? r_2_fu_50 : 31'd0);

assign select_ln107_fu_264_p3 = ((icmp_ln107_fu_252_p2[0:0] == 1'b1) ? add_ln107_fu_258_p2 : 31'd0);

assign trunc_ln93_1_fu_223_p1 = select_ln104_2_fu_216_p3[16:0];

assign trunc_ln93_fu_248_p1 = cnt_fu_46[30:0];

assign trunc_ln95_1_fu_169_p1 = select_ln104_fu_149_p3[28:0];

assign trunc_ln95_2_fu_187_p1 = add_ln95_fu_181_p2[16:0];

assign trunc_ln95_fu_157_p1 = select_ln104_fu_149_p3[26:0];

assign zext_ln107_fu_272_p1 = select_ln107_fu_264_p3;

assign zext_ln93_fu_129_p1 = r_2_fu_50;

assign zext_ln95_fu_232_p1 = add_ln95_2_fu_227_p2;

always @ (posedge ap_clk) begin
    trunc_ln95_2_reg_383[5:0] <= 6'b000000;
end

endmodule //fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111
