# Minimal FPGA example

```
bender update
vivado -mode tcl -source init_project.tcl
```
