# aclk {FREQ_HZ 150074602 CLK_DOMAIN design_1_clk_wiz_0_0_clk_sys PHASE 0.0}
# Clock Domain: design_1_clk_wiz_0_0_clk_sys
create_clock -name aclk -period 6.663 [get_ports aclk]
# Generated clocks
