// Seed: 1400416576
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  assign id_4 = 1 && 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    wire id_6,
    input wand id_4
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    output wand id_4,
    input wor id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    output wor id_12,
    input tri id_13,
    input tri id_14,
    output uwire id_15,
    output tri1 id_16,
    output wor id_17,
    input wand id_18,
    input tri0 id_19,
    output tri0 id_20,
    input wand id_21,
    output wand id_22,
    output supply0 id_23
);
  assign id_23 = 1'h0;
  wire  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  assign module_3.id_2 = 0;
  wire id_39;
endmodule
module module_3 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  id_10(
      .id_0(1), .id_1(1), .id_2(id_5), .id_3(~id_3), .id_4(~1)
  );
  module_2 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_0,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_2,
      id_1,
      id_8,
      id_2,
      id_2,
      id_2,
      id_3,
      id_6,
      id_0,
      id_5,
      id_2,
      id_0
  );
endmodule
