===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.4357 seconds

  ----Wall Time----  ----Name----
    4.2779 ( 12.4%)  FIR Parser
   17.6506 ( 51.3%)  'firrtl.circuit' Pipeline
    1.4038 (  4.1%)    'firrtl.module' Pipeline
    1.2517 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1520 (  0.4%)      LowerCHIRRTLPass
    0.1031 (  0.3%)    InferWidths
    0.7705 (  2.2%)    InferResets
    0.0206 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0862 (  0.3%)    WireDFT
    0.0948 (  0.3%)    PrefixModules
    0.8208 (  2.4%)    LowerFIRRTLTypes
    7.2405 ( 21.0%)    'firrtl.module' Pipeline
    0.8706 (  2.5%)      ExpandWhens
    0.0226 (  0.1%)      RemoveResets
    5.9254 ( 17.2%)      Canonicalizer
    0.4219 (  1.2%)      InferReadWrite
    0.6155 (  1.8%)    Inliner
    1.1806 (  3.4%)    IMConstProp
    0.0345 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0426 (  0.1%)    BlackBoxReader
    0.0425 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.3880 ( 12.7%)    'firrtl.module' Pipeline
    4.3880 ( 12.7%)      Canonicalizer
    0.4494 (  1.3%)    RemoveUnusedPorts
    0.0341 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4547 (  1.3%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0427 ( 11.7%)  LowerFIRRTLToHW
    0.0352 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.8130 ( 14.0%)  'hw.module' Pipeline
    0.8500 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4031 (  7.0%)    Canonicalizer
    0.6913 (  2.0%)    HWCleanup
    0.0915 (  0.3%)    HWLegalizeModules
    0.7770 (  2.3%)    PrettifyVerilog
    3.6486 ( 10.6%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   34.4357 (100.0%)  Total

{
  totalTime: 34.465,
  maxMemory: 696225792
}
