module Top(
	input clk_100,
	input reset,
	input [15:0]switch,
	output [7:0]atog,
	output [7:0]seg_cs
); 

	wire clk_cpu;
	//            30    50    80    100
	clk_wiz_0 clk_div(.clk_out1(clk_cpu), .reset(reset), .locked(), .clk_in1(clk_100));
	//assign clk_cpu = clk_100;


	wire [31:0]pc;
	wire [31:0]inst;
	wire [31:0]addr;
	wire [31:0]wdata;
	wire we;
	wire [31:0]rdata;
   	CPU CPU_(
	    .clock(clk_cpu),
	    .reset(reset),
	    .instruction(inst),//IMEMè¯»å‡ºçš„æŒ‡ï¿???
	    .read_data(rdata),//DMEMè¯»å‡ºçš„æ•°ï¿???
	    .PC(pc),
	    .DMEM_address(addr),//DMEMçš„è¯»å†™åœ°ï¿???
	    .write_data(wdata),//å†™å…¥DMEMçš„æ•°ï¿???
	    .DMEM_WRITE(we)//DMEMå†™æœ‰æ•ˆä¿¡ï¿???
	);

    wire Seg_we;
	Seg Seg_(
		.clk(clk_100),
		.wdata(wdata),
		.we(Seg_we),
		.atog(atog),
		.seg_cs(seg_cs)
	);

   	wire [31:0]actual_pc = pc - 32'h00400000;
	imem imem_(actual_pc[13:2], inst);

	wire [31:0]actual_dmem_addr = addr - 32'h10010000;
	wire DMEM_we;
	wire [31:0]DMEM_out;
	dmem dmem_(actual_dmem_addr[13:2], wdata, ~clk_100, DMEM_we, DMEM_out);

	WriteSelect WS(
		.addr(addr),
		.we(we),
		.DMEM_we(DMEM_we),
		.Seg_we(Seg_we)
	);

	ReadSelect RS(
        .addr(addr),
        .DMEM(DMEM_out),
		.Switch({16'b0, switch}),
        .rdata(rdata)
    );
endmodule