<p> </p><p><u>Executive Summary</u></p><p>Ncore Performance Model for EyeQ6 config now up and passing stimulus and Xavier enabled to advance testing of the model.   Symphony team achieved significant Legato milestone of running 4k+ packets across Ncore transport configuration (real testbench, real RTL).  Federico started and will spend all of March in Campbell.  Welcome Federico!  Timing closure prototype based on iNoCs technology ready for review and feedback with the team this week.  Symphony and Ncore architecture wrapping up Ncore3 architecture with details like Error reporting and response messages being finalized in the transport protocol.  With Steve Kromer on board, started engaging with Cadence on LPDDR5 and other trends and their impact on the Cadence controller.  Coverage and backfill plans being put in place for Ncore HW attrition.  Completed February timebox and will be reviewing results Monday and rolling out March plans.</p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p> </p><p><u>Highlights</u></p><ul><li>Federico Angiolini started full-time on the SW team this week.  In Campbell all of March.</li><li>Symphony Design and Verification team achieved significant Legato milestone of running 4k+ packets across SMI-&gt;Packetizer-&gt;Switch-&gt;Depacketizer-&gt;SMI.</li></ul><p> </p><p><u>Lowlights</u></p><ul><li> </li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Microarchitecture document 0.71 published for DW adapter.</li><li>Incorporating feedback from power and clock domain adapter microarchitecture review into Spec.</li><li>Held microarchitecture review of reorder buffer.</li><li>Gathered feedback for 0.9 Architecture Spec.</li><li>Finalizing Topology exchange. Added hierarchical representation and VP mapping</li><li>Clarified how SMI signals will map in to ATP packet and which field will represent what.</li><li>Microarchitectural discussions still on-going with the Legato team about Error reporting and Response messages.</li><li>Starting work on Memory controller interface and how to improve performance.  Making the changes to the sim model.</li><li>Met with Marc Greenberg of Cadence discussing LPDDR5 and other trends and their impact on Cadence controller</li></ul><li>Ncore</li></ul></ul><ul><li>Advancing Ncore / Concerto RevC (CHI + ACE)</li></ul><ul><ul><ul><li>Oski Formal Verification:</li><ul><li>Working on defining next SOW for CHI + ACE interoperability and CCIX.</li></ul><li>Ncore 3 programmable address map architecture documented.  At 0.9.</li><li>Consolidation of Ncore component architectural requirements at 0.9</li><li>Started working on Ncore 3 Configuration Architecture. At 0.7+.</li><li>Ncore 3 Boot Architecture also needs to be defined, especially in the light of updated Configuration Architecture and programmable address map.</li><li>Reviewing Address Map architecture with CAE. Will continue next week.</li></ul></ul><li>Software / SW Architecture</li><ul><li>Conductor (Ncore 2.x support)</li><ul><li>Addressed feedback from Synopsys and QA on Ncore2.5.0-rc1 and ready to build rc2 once receive new HW (ETA 3/5).</li><li>SLES 11.4 is now ready for rc2 early this week.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>MobileEye config now passing stimulus traffic and Xavier enabled to advance the model.</li><li>Multi-DMI and Multi-DCE support now in place and tested.</li><li>Debugged issue with Verification checker and have plans to fix this week.</li><li>Good progress with adding Instrumentation and Parameterization support across units.</li></ul><li>SW Architecture</li><ul><li>Visited Magillem – will report out this week.</li><li>Continued working with HW team on defining methodology to describe Symphony topologies</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Component View and Domain View</li><li>Process Navigator</li><li>Integration with new DB</li><li>Integration/test GUI code with new DB from Ted</li><li>Start Memory Map view and Connectivity View</li></ul><li>Maestro Kernel</li><ul><li>Integrated new infrastructure with GUI components</li><li>Discussed code review process and support infrastructure within team, started work on proof-of-concepts</li><li>Design of new error-module in-progress.</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Physical Design Awareness and Topology Synthesis</li><ul><li>Prototype GUI/tool in a state where it can be shown to the team for feedback &amp; next steps</li><li>Improved pipelining of links. Reduces pipeline count and improves wirelength uniformity</li><li>Improved placement of blocks. Reduces placement violations</li><li>GUI improvements to manually fix any remaining violations quickly+easily</li><li>Prototype is now able to read in tech model params (e.g. combinational switch delays) from an external source, for now: a file</li><li>Prototype is now able to handle combinational switches. Optimizations will be possible once we see real designs.       </li></ul><li>Infrastructure</li><ul><li>Functions written for CSR generation in IP-XACT for LLC. Integration pending.</li></ul></ul></ul><p> </p><ul><li>Solutions Architecture / Physical Design Optimization</li><ul><li>Completed the first conceptual prototype of timing characterization system - entirely built around DC-topo.</li><li>Answered few Piano-related questions raised by AEs.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>Ncore</li><ul><li>Updating block diagrams for Ncore 3.0 reference manual – WIP.</li><li>2.5 – received feedback from Getting Started guide review, began updating integration guide and user guide, awaiting update on reference manual (Read allocation policy &amp; Performance modeling)</li><li>3.0 – Ty has begun updating/changing most of the Reference Manual for 3.0. Doc team will work with AEs and software team on User Guides, still not ready for customer docs. Sanjay provided updates and changes on diagrams/figures for customer docs.</li></ul><li>Symphony/Presto</li><ul><ul><li>No update for documentation</li></ul></ul><li>PIANO 2.5 (No update)</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Technical Publication Process</li><ul><li>Working on setting up a brief meeting with marketing and Erin to go over importing Word and PDFs into JAMA.</li><li>Working on Ncore 2.5 release and coda cache documentation.</li><li>Will be attending JAMA training on March 8th.</li><li>Began some work on XML input for customer documentation</li></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.2</li><ul><li>ZTE reported issue turned out to be a don’t care and will not have an external effect</li></ul><li>Ncore v2.5</li></ul><ul><ul><li>Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2.  Adding support for CentOS 6/7 and SuSE 11/12 since v2.2.1 is unplanned.</li><li>Breker Eval: Possibility to use this tool in PA.</li><li>Carbon: Checker trace debugged. DCE directory lookups not being seen in checker trace. Under debug.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good and ready for release.</li></ul><li>Customer TB: new IP-XACT test cases and other minor customer TB fixes ready for release.</li></ul></ul><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Coda Cache Sprints: (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</li><li>RTL in bring up phase,  started working on scratch pad coding</li></ul><li>Verification</li><ul><li>Nightly regressions set up and pass rates look good.</li><li>Cleared some confusion regarding write address blocking.</li><li>Filed a few JIRA issues with allocate. Able to run a handful of transactions for both reads and writes.</li></ul><li>SW</li><ul><li>CSR generation in IP-XACT complete. IP-XACT for LLC generated using TACHL metadata.</li><li>CodaCache CLI: Bundle tachl and internal ipxact into single executable using pkg bundler</li></ul><li>Hook up to gitlab ci (lint + unit tests)</li><ul><li> </li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul><li>Regression Results: Ncore release/v2.X and CodaCache 1.0</li></ul><div align="center"><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td><td class="confluenceTd"><p><strong>CodaCache</strong></p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">25-Feb</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">100</p></td></tr><tr><td class="confluenceTd"><p align="right">26-Feb</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">100</p></td></tr><tr><td class="confluenceTd"><p align="right">27-Feb</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">100</p></td></tr><tr><td class="confluenceTd"><p align="right">28-Feb</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">1-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">96</p></td></tr></tbody></table></div><p> </p></div><p> </p><p> </p><ul><li>Ncore v3.0</li><ul><li>Design</li><ul><li>Created 3.0 sprints (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li><li>DII à nothing to report Shilpa was on vacation. RTL is ready for bring up   </li><li>IO-AIU à continued working on integrating initial Jason for bring up.  </li><li>CHI-AIU à Not much to report, Parimal was out sick.  </li><li>DMI à Done with 0.7 review and continued working on initial phase coding.</li><li>DCE à worked on micro arch, will have 0.7 review by end of month  </li><li>CCP à Nothing to report</li></ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: SMI agent added support for additional DV variables. SMI agent coverage in progress. Found an issue of incoherency between 2 specs with regards to Concerto message opcodes. Got an updated spec and updated our encodings to match the spec.</li><li>System BFM for AIU/NCB: Code complete. Compile in progress. Advanced functionality still needs to be worked on.</li><li>DMI: Hit an RTL issue during bring up. After RTL fix, spending time debugging BFM issues so that stimulus is sent.</li><li>DII: Compiled with RTL. Ready to run stimulus</li><li>IO-AIU: Compiled with RTL. Ready to run stimulus.</li><li>CHI: Env compile in progress. CHI BFM link layer support being added.</li><li>CCP + Formal</li><ul><li>Scratchpad assertions coding close to completion.</li></ul></ul></ul></ul><p> </p><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12307" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=12307</a>)</li><ul><li>Reviewed reorder buffer</li><li>Incorporated feedback from power/clock domain adaptor uArch review</li><li>RTL: first pass of Symphony pipe library element</li><li>RTL: first pass of</li><li>RTL: started coding APB target native layer (for configuration fabric)</li><li>RTL: coding AXI native layer in iATU</li><li>RTL: bug fixes in packetizer/depacketizer/switch.</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Trying to diagnose lack in FlexNoC scheduler model performance.</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Formal: Developed verification testplan for data width adaptor</li><li>Formal: Working on arb_rr1 and arb_rr2 proof. arb_pr1 and arb_wrr will be next</li><li>Switch: Verified Legato P0 all ATP packet and interface format.</li><li>Packetizer/Depacketizer: Verified Legato P0 all SMI packet and interface formats</li><li>AXI4/APB VIP: Added first version of the AXI4 and APB VIPs</li><li>TOP: Worked with architecture to define methodology to describe Symphony topologies</li><li>Testplan: Developed Native Layer test plan for target and initiator side</li><li>Infrastructure: Adding TACHL library for DV; support  to merge multiple JSON objects into one.</li></ul><li>Key Deliverables</li><ul><li>February Timebox completion scoring  8 / 10.</li></ul><li>Top Issues</li><ul><li>Slow progress on getting Jr. RTL candidates</li><li>Parameters synchronization and dependencies are becoming a bigger and bigger issue as we move from bringup phase to volume phase. <strong>We need a tool that checks parameters dependencies across different modules</strong>.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW Architect – Offer in progress to Moez Charif.</li><li>SW EDA Developer (2) – 2 offers in progress (Albert Azali – EDA; Charles Huang – GUI.  Accepted!)</li><li>Performance Modeling – 1 offer in progress (Alex Tsifra).</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – one candidate invited for on-site</li><li>Austin Intern – reviewing resumes</li><li>Adding back-fill positions for Ncore HW Design and Verification</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Helped with SW team while Manadher traveling.  Delivered offer to Performance Modeling candidate. </li><li>Driving Ncore v2.5 Jama pilot with Alexis and team.  Started integration with Jira effort.</li><li>Held 3<sup>nd</sup> Ncore v2.5 Release review including Errata and Open Bug review.</li><li>Reviewed Synopsys PA documentation for new Ncore models and restructured Ncore System Integration Guide with Farnaz to align.</li><li>Working with Chirag and Khaleel on coverage and hiring plans for Ncore HW.</li><li>Sent follow-up email for Toshiba based on issue root-cause analysis and action plans.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Austin March visit TBD.</p><p> </p><p> </p>