Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jan  5 14:46:54 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (879)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT/ALU_PHY/FlagZ_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (879)
--------------------------------
 There are 879 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.424        0.000                      0                 1577        0.046        0.000                      0                 1577        3.000        0.000                       0                   885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.424        0.000                      0                 1575        0.149        0.000                      0                 1575       23.750        0.000                       0                   881  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.427        0.000                      0                 1575        0.149        0.000                      0                 1575       23.750        0.000                       0                   881  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.424        0.000                      0                 1575        0.046        0.000                      0                 1575  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.424        0.000                      0                 1575        0.046        0.000                      0                 1575  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         47.107        0.000                      0                    2        0.785        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         47.107        0.000                      0                    2        0.682        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       47.107        0.000                      0                    2        0.682        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       47.110        0.000                      0                    2        0.785        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.312ns  (logic 2.292ns (14.051%)  route 14.020ns (85.949%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.889    15.452    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.576 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.576    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.314ns  (logic 2.292ns (14.049%)  route 14.022ns (85.951%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.891    15.454    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.578 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.578    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.443ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.293ns  (logic 2.292ns (14.067%)  route 14.001ns (85.933%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.870    15.433    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.557 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.557    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                 33.443    

Slack (MET) :             33.443ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.295ns  (logic 2.292ns (14.065%)  route 14.003ns (85.935%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.872    15.435    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.559 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.559    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 33.443    

Slack (MET) :             33.562ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.292ns (14.125%)  route 13.934ns (85.875%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.803    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.081    49.051    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.051    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.562    

Slack (MET) :             33.569ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 2.292ns (14.135%)  route 13.923ns (85.865%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.792    15.354    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.478 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.478    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.077    49.047    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.047    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 33.569    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.292ns (14.194%)  route 13.855ns (85.806%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.724    15.287    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    15.411    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.610ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.128ns  (logic 2.292ns (14.211%)  route 13.836ns (85.789%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.705    15.268    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.392 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.392    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 33.610    

Slack (MET) :             33.659ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.292ns (14.253%)  route 13.788ns (85.747%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.657    15.220    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.344 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.344    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                 33.659    

Slack (MET) :             33.675ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.061ns  (logic 2.292ns (14.270%)  route 13.769ns (85.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.638    15.201    UUT/CPU_PHY/databus[0]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.124    15.325 r  UUT/CPU_PHY/contents_ram[29][0]_i_1/O
                         net (fo=1, routed)           0.000    15.325    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[0]
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 33.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.151%)  route 0.115ns (44.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.268    UUT/RS232_PHY/Data_in[2]
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X25Y45         FDCE (Hold_fdce_C_D)         0.070    -0.417    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.259%)  route 0.129ns (47.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X19Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.258    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[4]
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X20Y34         FDCE (Hold_fdce_C_D)         0.076    -0.416    UUT/ALU_PHY/Index_Reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.984%)  route 0.120ns (46.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.262    UUT/RS232_PHY/Data_in[1]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.066    -0.421    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/DMA_PHY/clk_out1
    SLICE_X25Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.268    UUT/RS232_PHY/Data_in[0]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.070    -0.439    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/StartTX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/RS232_PHY/clk_out1
    SLICE_X25Y46         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  UUT/RS232_PHY/StartTX_reg/Q
                         net (fo=1, routed)           0.097    -0.287    UUT/RS232_PHY/Transmitter/Start
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.091    -0.421    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X26Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=9, routed)           0.098    -0.288    UUT/DMA_PHY/current_state__0[2]
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.045    -0.243 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    UUT/DMA_PHY/next_state[0]
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.913    -0.760    UUT/DMA_PHY/clk_out1
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.514    
    SLICE_X27Y38         FDCE (Hold_fdce_C_D)         0.091    -0.423    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X27Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_reg[4]/Q
                         net (fo=10, routed)          0.124    -0.263    UUT/ALU_PHY/B_reg[7]_0[4]
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X27Y36         FDCE (Hold_fdce_C_D)         0.070    -0.444    UUT/ALU_PHY/B_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.499%)  route 0.280ns (66.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.106    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.414%)  route 0.281ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.281    -0.105    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.015%)  route 0.152ns (44.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.633    -0.531    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/CPU_PHY/INS_reg_reg[2]/Q
                         net (fo=47, routed)          0.152    -0.238    UUT/CPU_PHY/INS_reg_reg_n_0_[2]
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  UUT/CPU_PHY/INS_reg_r[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    UUT/CPU_PHY/INS_reg_tmp[2]
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.904    -0.769    UUT/CPU_PHY/clk_out1
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/C
                         clock pessimism              0.272    -0.498    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120    -0.378    UUT/CPU_PHY/INS_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y70      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y70      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y70      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y71      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y71      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.312ns  (logic 2.292ns (14.051%)  route 14.020ns (85.949%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.889    15.452    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.576 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.576    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.029    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.314ns  (logic 2.292ns (14.049%)  route 14.022ns (85.951%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.891    15.454    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.578 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.578    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.446ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.293ns  (logic 2.292ns (14.067%)  route 14.001ns (85.933%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.870    15.433    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.557 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.557    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.029    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                 33.446    

Slack (MET) :             33.446ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.295ns  (logic 2.292ns (14.065%)  route 14.003ns (85.935%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.872    15.435    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.559 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.559    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 33.446    

Slack (MET) :             33.565ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.292ns (14.125%)  route 13.934ns (85.875%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.803    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.081    49.055    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.055    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.565    

Slack (MET) :             33.572ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 2.292ns (14.135%)  route 13.923ns (85.865%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.792    15.354    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.478 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.478    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.077    49.051    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.051    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 33.572    

Slack (MET) :             33.594ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.292ns (14.194%)  route 13.855ns (85.806%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.724    15.287    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    15.411    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                 33.594    

Slack (MET) :             33.613ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.128ns  (logic 2.292ns (14.211%)  route 13.836ns (85.789%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.705    15.268    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.392 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.392    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 33.613    

Slack (MET) :             33.662ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.292ns (14.253%)  route 13.788ns (85.747%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.657    15.220    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.344 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.344    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.032    49.006    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.006    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                 33.662    

Slack (MET) :             33.678ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.061ns  (logic 2.292ns (14.270%)  route 13.769ns (85.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.638    15.201    UUT/CPU_PHY/databus[0]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.124    15.325 r  UUT/CPU_PHY/contents_ram[29][0]_i_1/O
                         net (fo=1, routed)           0.000    15.325    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[0]
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)        0.031    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 33.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.151%)  route 0.115ns (44.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.268    UUT/RS232_PHY/Data_in[2]
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X25Y45         FDCE (Hold_fdce_C_D)         0.070    -0.417    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.259%)  route 0.129ns (47.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X19Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.258    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[4]
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X20Y34         FDCE (Hold_fdce_C_D)         0.076    -0.416    UUT/ALU_PHY/Index_Reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.984%)  route 0.120ns (46.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.262    UUT/RS232_PHY/Data_in[1]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.066    -0.421    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/DMA_PHY/clk_out1
    SLICE_X25Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.268    UUT/RS232_PHY/Data_in[0]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.070    -0.439    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/StartTX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/RS232_PHY/clk_out1
    SLICE_X25Y46         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  UUT/RS232_PHY/StartTX_reg/Q
                         net (fo=1, routed)           0.097    -0.287    UUT/RS232_PHY/Transmitter/Start
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.512    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.091    -0.421    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X26Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=9, routed)           0.098    -0.288    UUT/DMA_PHY/current_state__0[2]
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.045    -0.243 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    UUT/DMA_PHY/next_state[0]
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.913    -0.760    UUT/DMA_PHY/clk_out1
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.514    
    SLICE_X27Y38         FDCE (Hold_fdce_C_D)         0.091    -0.423    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X27Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_reg[4]/Q
                         net (fo=10, routed)          0.124    -0.263    UUT/ALU_PHY/B_reg[7]_0[4]
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X27Y36         FDCE (Hold_fdce_C_D)         0.070    -0.444    UUT/ALU_PHY/B_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.499%)  route 0.280ns (66.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.106    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.414%)  route 0.281ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.281    -0.105    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.015%)  route 0.152ns (44.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.633    -0.531    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/CPU_PHY/INS_reg_reg[2]/Q
                         net (fo=47, routed)          0.152    -0.238    UUT/CPU_PHY/INS_reg_reg_n_0_[2]
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  UUT/CPU_PHY/INS_reg_r[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    UUT/CPU_PHY/INS_reg_tmp[2]
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.904    -0.769    UUT/CPU_PHY/clk_out1
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/C
                         clock pessimism              0.272    -0.498    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120    -0.378    UUT/CPU_PHY/INS_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y68      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y70      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y70      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y70      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y71      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y71      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y36     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y35     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.312ns  (logic 2.292ns (14.051%)  route 14.020ns (85.949%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.889    15.452    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.576 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.576    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.314ns  (logic 2.292ns (14.049%)  route 14.022ns (85.951%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.891    15.454    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.578 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.578    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.443ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.293ns  (logic 2.292ns (14.067%)  route 14.001ns (85.933%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.870    15.433    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.557 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.557    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                 33.443    

Slack (MET) :             33.443ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.295ns  (logic 2.292ns (14.065%)  route 14.003ns (85.935%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.872    15.435    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.559 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.559    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 33.443    

Slack (MET) :             33.562ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.292ns (14.125%)  route 13.934ns (85.875%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.803    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.081    49.051    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.051    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.562    

Slack (MET) :             33.569ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 2.292ns (14.135%)  route 13.923ns (85.865%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.792    15.354    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.478 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.478    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.077    49.047    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.047    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 33.569    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.292ns (14.194%)  route 13.855ns (85.806%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.724    15.287    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    15.411    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.610ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.128ns  (logic 2.292ns (14.211%)  route 13.836ns (85.789%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.705    15.268    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.392 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.392    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 33.610    

Slack (MET) :             33.659ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.292ns (14.253%)  route 13.788ns (85.747%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.657    15.220    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.344 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.344    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                 33.659    

Slack (MET) :             33.675ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.061ns  (logic 2.292ns (14.270%)  route 13.769ns (85.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.638    15.201    UUT/CPU_PHY/databus[0]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.124    15.325 r  UUT/CPU_PHY/contents_ram[29][0]_i_1/O
                         net (fo=1, routed)           0.000    15.325    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[0]
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 33.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.151%)  route 0.115ns (44.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.268    UUT/RS232_PHY/Data_in[2]
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.103    -0.384    
    SLICE_X25Y45         FDCE (Hold_fdce_C_D)         0.070    -0.314    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.259%)  route 0.129ns (47.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X19Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.258    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[4]
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.103    -0.389    
    SLICE_X20Y34         FDCE (Hold_fdce_C_D)         0.076    -0.313    UUT/ALU_PHY/Index_Reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.984%)  route 0.120ns (46.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.262    UUT/RS232_PHY/Data_in[1]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.103    -0.384    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.066    -0.318    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/DMA_PHY/clk_out1
    SLICE_X25Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.268    UUT/RS232_PHY/Data_in[0]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.103    -0.406    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.070    -0.336    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/StartTX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/RS232_PHY/clk_out1
    SLICE_X25Y46         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  UUT/RS232_PHY/StartTX_reg/Q
                         net (fo=1, routed)           0.097    -0.287    UUT/RS232_PHY/Transmitter/Start
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.103    -0.409    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.091    -0.318    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X26Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=9, routed)           0.098    -0.288    UUT/DMA_PHY/current_state__0[2]
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.045    -0.243 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    UUT/DMA_PHY/next_state[0]
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.913    -0.760    UUT/DMA_PHY/clk_out1
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X27Y38         FDCE (Hold_fdce_C_D)         0.091    -0.320    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X27Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_reg[4]/Q
                         net (fo=10, routed)          0.124    -0.263    UUT/ALU_PHY/B_reg[7]_0[4]
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X27Y36         FDCE (Hold_fdce_C_D)         0.070    -0.341    UUT/ALU_PHY/B_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.499%)  route 0.280ns (66.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.106    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.414%)  route 0.281ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.281    -0.105    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.015%)  route 0.152ns (44.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.633    -0.531    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/CPU_PHY/INS_reg_reg[2]/Q
                         net (fo=47, routed)          0.152    -0.238    UUT/CPU_PHY/INS_reg_reg_n_0_[2]
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  UUT/CPU_PHY/INS_reg_r[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    UUT/CPU_PHY/INS_reg_tmp[2]
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.904    -0.769    UUT/CPU_PHY/clk_out1
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/C
                         clock pessimism              0.272    -0.498    
                         clock uncertainty            0.103    -0.395    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120    -0.275    UUT/CPU_PHY/INS_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.312ns  (logic 2.292ns (14.051%)  route 14.020ns (85.949%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.889    15.452    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.576 r  UUT/CPU_PHY/contents_ram[25][0]_i_1/O
                         net (fo=1, routed)           0.000    15.576    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[25][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.314ns  (logic 2.292ns (14.049%)  route 14.022ns (85.951%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.891    15.454    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.578 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.578    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.443ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.293ns  (logic 2.292ns (14.067%)  route 14.001ns (85.933%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.870    15.433    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.557 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.557    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                 33.443    

Slack (MET) :             33.443ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.295ns  (logic 2.292ns (14.065%)  route 14.003ns (85.935%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.872    15.435    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.559 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.559    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 33.443    

Slack (MET) :             33.562ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.226ns  (logic 2.292ns (14.125%)  route 13.934ns (85.875%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.803    15.365    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.124    15.489 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.489    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.081    49.051    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.051    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 33.562    

Slack (MET) :             33.569ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 2.292ns (14.135%)  route 13.923ns (85.865%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.792    15.354    UUT/CPU_PHY/databus[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.478 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    15.478    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.077    49.047    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.047    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 33.569    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.292ns (14.194%)  route 13.855ns (85.806%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.724    15.287    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.411 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    15.411    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.610ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.128ns  (logic 2.292ns (14.211%)  route 13.836ns (85.789%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.705    15.268    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    15.392 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.392    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 33.610    

Slack (MET) :             33.659ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 2.292ns (14.253%)  route 13.788ns (85.747%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.657    15.220    UUT/CPU_PHY/databus[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.124    15.344 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    15.344    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                 33.659    

Slack (MET) :             33.675ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.061ns  (logic 2.292ns (14.270%)  route 13.769ns (85.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.803    -0.737    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  UUT/CPU_PHY/INS_reg_reg[0]/Q
                         net (fo=57, routed)          1.979     1.699    UUT/CPU_PHY/Q[0]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.150     1.849 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=2, routed)           0.963     2.812    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_40_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.326     3.138 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.791     3.928    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.052 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         4.543     8.596    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74/O
                         net (fo=1, routed)           0.000     8.720    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_74_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.209     8.929 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61/O
                         net (fo=1, routed)           0.000     8.929    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_61_n_0
    SLICE_X2Y51          MUXF8 (Prop_muxf8_I1_O)      0.088     9.017 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.604     9.621    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_54_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.319     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_42/O
                         net (fo=1, routed)           1.466    11.405    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.529 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29/O
                         net (fo=1, routed)           0.494    12.023    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_29_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.147 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.292    12.439    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.563 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.638    15.201    UUT/CPU_PHY/databus[0]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.124    15.325 r  UUT/CPU_PHY/contents_ram[29][0]_i_1/O
                         net (fo=1, routed)           0.000    15.325    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[0]
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 33.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.151%)  route 0.115ns (44.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.268    UUT/RS232_PHY/Data_in[2]
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X25Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.103    -0.384    
    SLICE_X25Y45         FDCE (Hold_fdce_C_D)         0.070    -0.314    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.259%)  route 0.129ns (47.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X19Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.258    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[4]
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X20Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[4]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.103    -0.389    
    SLICE_X20Y34         FDCE (Hold_fdce_C_D)         0.076    -0.313    UUT/ALU_PHY/Index_Reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.984%)  route 0.120ns (46.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X22Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.262    UUT/RS232_PHY/Data_in[1]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.103    -0.384    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.066    -0.318    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/DMA_PHY/clk_out1
    SLICE_X25Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.268    UUT/RS232_PHY/Data_in[0]
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/clk_out1
    SLICE_X24Y45         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.103    -0.406    
    SLICE_X24Y45         FDCE (Hold_fdce_C_D)         0.070    -0.336    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/StartTX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.639    -0.525    UUT/RS232_PHY/clk_out1
    SLICE_X25Y46         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  UUT/RS232_PHY/StartTX_reg/Q
                         net (fo=1, routed)           0.097    -0.287    UUT/RS232_PHY/Transmitter/Start
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.915    -0.758    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X24Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.512    
                         clock uncertainty            0.103    -0.409    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.091    -0.318    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/DMA_PHY/clk_out1
    SLICE_X26Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/DMA_PHY/current_state_reg[2]/Q
                         net (fo=9, routed)           0.098    -0.288    UUT/DMA_PHY/current_state__0[2]
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.045    -0.243 r  UUT/DMA_PHY/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    UUT/DMA_PHY/next_state[0]
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.913    -0.760    UUT/DMA_PHY/clk_out1
    SLICE_X27Y38         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.247    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X27Y38         FDCE (Hold_fdce_C_D)         0.091    -0.320    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.635    -0.529    UUT/ALU_PHY/clk_out1
    SLICE_X27Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  UUT/ALU_PHY/B_reg[4]/Q
                         net (fo=10, routed)          0.124    -0.263    UUT/ALU_PHY/B_reg[7]_0[4]
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X27Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[4]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X27Y36         FDCE (Hold_fdce_C_D)         0.070    -0.341    UUT/ALU_PHY/B_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.499%)  route 0.280ns (66.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.106    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.414%)  route 0.281ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.281    -0.105    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/INS_reg_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.015%)  route 0.152ns (44.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.633    -0.531    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  UUT/CPU_PHY/INS_reg_reg[2]/Q
                         net (fo=47, routed)          0.152    -0.238    UUT/CPU_PHY/INS_reg_reg_n_0_[2]
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  UUT/CPU_PHY/INS_reg_r[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    UUT/CPU_PHY/INS_reg_tmp[2]
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.904    -0.769    UUT/CPU_PHY/clk_out1
    SLICE_X34Y33         FDCE                                         r  UUT/CPU_PHY/INS_reg_r_reg[2]/C
                         clock pessimism              0.272    -0.498    
                         clock uncertainty            0.103    -0.395    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120    -0.275    UUT/CPU_PHY/INS_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.107ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.636ns (28.896%)  route 1.565ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.118     0.509 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.958     1.467    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    48.655    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.585    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X30Y31         FDPE (Recov_fdpe_C_PRE)     -0.563    48.574    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 47.107    

Slack (MET) :             47.463ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.288%)  route 1.346ns (67.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.515 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.740     1.255    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X27Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 47.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.656%)  route 0.520ns (71.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.072 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.270     0.198    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
    SLICE_X27Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.212ns (25.330%)  route 0.625ns (74.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.048    -0.069 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.374     0.305    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.903    -0.770    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.252    -0.519    
    SLICE_X30Y31         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.652    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.957    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.107ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.636ns (28.896%)  route 1.565ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.118     0.509 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.958     1.467    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    48.655    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.585    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X30Y31         FDPE (Recov_fdpe_C_PRE)     -0.563    48.574    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 47.107    

Slack (MET) :             47.463ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.288%)  route 1.346ns (67.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.515 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.740     1.255    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X27Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 47.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.656%)  route 0.520ns (71.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.072 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.270     0.198    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.103    -0.393    
    SLICE_X27Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.212ns (25.330%)  route 0.625ns (74.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.048    -0.069 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.374     0.305    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.903    -0.770    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.252    -0.519    
                         clock uncertainty            0.103    -0.416    
    SLICE_X30Y31         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.549    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       47.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.107ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.636ns (28.896%)  route 1.565ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.118     0.509 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.958     1.467    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    48.655    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.585    49.240    
                         clock uncertainty           -0.103    49.137    
    SLICE_X30Y31         FDPE (Recov_fdpe_C_PRE)     -0.563    48.574    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 47.107    

Slack (MET) :             47.463ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.288%)  route 1.346ns (67.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.515 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.740     1.255    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.103    49.122    
    SLICE_X27Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.717    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 47.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.656%)  route 0.520ns (71.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.072 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.270     0.198    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.103    -0.393    
    SLICE_X27Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.212ns (25.330%)  route 0.625ns (74.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.048    -0.069 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.374     0.305    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.903    -0.770    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.252    -0.519    
                         clock uncertainty            0.103    -0.416    
    SLICE_X30Y31         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.549    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       47.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.110ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.636ns (28.896%)  route 1.565ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 48.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.118     0.509 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.958     1.467    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    48.655    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.585    49.240    
                         clock uncertainty           -0.100    49.141    
    SLICE_X30Y31         FDPE (Recov_fdpe_C_PRE)     -0.563    48.578    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.578    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 47.110    

Slack (MET) :             47.466ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.288%)  route 1.346ns (67.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 48.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.806    -0.734    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.607     0.391    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.515 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.740     1.255    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.678    48.657    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.568    49.225    
                         clock uncertainty           -0.100    49.126    
    SLICE_X27Y31         FDCE (Recov_fdce_C_CLR)     -0.405    48.721    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.721    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 47.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.656%)  route 0.520ns (71.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.072 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.270     0.198    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X27Y31         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.906    -0.767    UUT/ALU_PHY/clk_out1
    SLICE_X27Y31         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.272    -0.496    
    SLICE_X27Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.212ns (25.330%)  route 0.625ns (74.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.048    -0.069 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.374     0.305    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.903    -0.770    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.252    -0.519    
    SLICE_X30Y31         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.652    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.957    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.693ns  (logic 5.327ns (36.259%)  route 9.365ns (63.741%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           2.656     4.180    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.304 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.778     5.082    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.206 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.931    11.137    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.693 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    14.693    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 1.610ns (15.708%)  route 8.638ns (84.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         7.986     9.472    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124     9.596 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652    10.248    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X28Y31         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.054ns  (logic 0.299ns (7.365%)  route 3.755ns (92.635%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         3.507     3.761    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.045     3.806 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.248     4.054    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X28Y31         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.326ns  (logic 1.637ns (30.747%)  route 3.688ns (69.253%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.121     1.413    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.458 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.248     1.705    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.319     4.070    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.326 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.326    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.788ns  (logic 4.521ns (35.355%)  route 8.267ns (64.645%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.818    -0.722    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X23Y45         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.303 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           0.845     0.542    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X25Y45         LUT6 (Prop_lut6_I4_O)        0.299     0.841 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.713     1.555    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     1.679 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.778     2.456    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.580 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.931     8.511    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.067 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.067    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 4.490ns (43.730%)  route 5.778ns (56.270%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.011     0.826    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.152     0.978 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.810     1.788    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.332     2.120 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.957     6.077    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.627 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.627    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.925ns  (logic 4.474ns (45.082%)  route 5.451ns (54.918%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.197     1.011    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.154     1.165 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.958     2.124    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.327     2.451 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.295     5.746    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.283 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.283    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 5.278ns (53.482%)  route 4.591ns (46.518%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.818    -0.722    clk
    SLICE_X16Y42         FDCE                                         r  rgb_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.266 f  rgb_counter_reg[2]/Q
                         net (fo=5, routed)           1.256     0.991    UUT/DMA_PHY/rgb_counter_reg[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.115 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     1.115    UUT/DMA_PHY/LED16_G_OBUF_inst_i_22_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.647 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.647    UUT/DMA_PHY/LED16_G_OBUF_inst_i_12_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.761    UUT/DMA_PHY/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.875    UUT/DMA_PHY/LED16_G_OBUF_inst_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.103 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.334     5.437    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.710     9.147 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.147    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.197ns (44.998%)  route 5.130ns (55.002%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.011     0.826    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X4Y47          LUT4 (Prop_lut4_I1_O)        0.124     0.950 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.801     1.751    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.318     5.193    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.686 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.686    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 5.274ns (56.931%)  route 3.990ns (43.069%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.818    -0.722    clk
    SLICE_X16Y42         FDCE                                         r  rgb_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.266 f  rgb_counter_reg[2]/Q
                         net (fo=5, routed)           1.044     0.779    UUT/DMA_PHY/rgb_counter_reg[0]
    SLICE_X18Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.903 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     0.903    UUT/DMA_PHY/LED16_R_OBUF_inst_i_22_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.435 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.435    UUT/DMA_PHY/LED16_R_OBUF_inst_i_12_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.549    UUT/DMA_PHY/LED16_R_OBUF_inst_i_7_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.663    UUT/DMA_PHY/LED16_R_OBUF_inst_i_2_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.891 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.946     4.836    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.706     8.543 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     8.543    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 4.238ns (48.755%)  route 4.454ns (51.245%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.146     0.960    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.124     1.084 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.807     1.891    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.124     2.015 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.501     4.516    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.050 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.050    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.340ns (49.545%)  route 4.419ns (50.455%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.711    -0.829    clk
    SLICE_X2Y71          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.478    -0.351 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.301     1.950    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I3_O)        0.301     2.251 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.119     4.370    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.930 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.930    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 4.489ns (55.489%)  route 3.601ns (44.511%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.301     1.115    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.152     1.267 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.436     1.703    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.326     2.029 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.864     3.894    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.449 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.449    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.281ns (53.129%)  route 3.777ns (46.871%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.301     1.115    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X4Y47          LUT4 (Prop_lut4_I3_O)        0.124     1.239 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.647     1.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.829     3.839    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.416 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.416    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.209ns (29.516%)  route 0.499ns (70.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.072 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.248     0.176    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X28Y31         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.417ns (79.302%)  route 0.370ns (20.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.370    -0.025    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.228 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.228    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.419ns (77.177%)  route 0.420ns (22.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.420     0.024    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.279 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.279    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.433ns (77.356%)  route 0.420ns (22.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.420     0.024    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.294 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.294    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.435ns (76.861%)  route 0.432ns (23.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.432     0.037    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.307 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.307    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.373ns (71.240%)  route 0.554ns (28.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.554     0.136    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.368 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.368    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.389ns (71.963%)  route 0.541ns (28.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.541     0.123    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.371 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.371    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.393ns (71.672%)  route 0.551ns (28.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.551     0.132    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.385 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.385    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.442ns (68.949%)  route 0.649ns (31.051%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.669    -0.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y43          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][4]/Q
                         net (fo=10, routed)          0.243    -0.110    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[4]
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.045    -0.065 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.406     0.341    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.597 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     1.597    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.438ns (64.470%)  route 0.793ns (35.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.594    -0.570    clk
    SLICE_X2Y71          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  contador_reg[16]/Q
                         net (fo=12, routed)          0.793     0.370    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.290     1.661 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.661    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.788ns  (logic 4.521ns (35.355%)  route 8.267ns (64.645%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.818    -0.722    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X23Y45         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.303 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           0.845     0.542    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X25Y45         LUT6 (Prop_lut6_I4_O)        0.299     0.841 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.713     1.555    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_4_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     1.679 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.778     2.456    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.580 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.931     8.511    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.067 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.067    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 4.490ns (43.730%)  route 5.778ns (56.270%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.011     0.826    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.152     0.978 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.810     1.788    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.332     2.120 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.957     6.077    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.627 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.627    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.925ns  (logic 4.474ns (45.082%)  route 5.451ns (54.918%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][2]/Q
                         net (fo=9, routed)           1.197     1.011    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[2]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.154     1.165 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.958     2.124    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.327     2.451 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.295     5.746    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.283 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.283    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 5.278ns (53.482%)  route 4.591ns (46.518%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.818    -0.722    clk
    SLICE_X16Y42         FDCE                                         r  rgb_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.266 f  rgb_counter_reg[2]/Q
                         net (fo=5, routed)           1.256     0.991    UUT/DMA_PHY/rgb_counter_reg[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.115 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     1.115    UUT/DMA_PHY/LED16_G_OBUF_inst_i_22_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.647 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.647    UUT/DMA_PHY/LED16_G_OBUF_inst_i_12_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.761    UUT/DMA_PHY/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.875    UUT/DMA_PHY/LED16_G_OBUF_inst_i_2_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.103 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.334     5.437    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.710     9.147 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.147    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.197ns (44.998%)  route 5.130ns (55.002%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y45          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.185 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.011     0.826    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X4Y47          LUT4 (Prop_lut4_I1_O)        0.124     0.950 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.801     1.751    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.318     5.193    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.686 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.686    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 5.274ns (56.931%)  route 3.990ns (43.069%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.818    -0.722    clk
    SLICE_X16Y42         FDCE                                         r  rgb_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.266 f  rgb_counter_reg[2]/Q
                         net (fo=5, routed)           1.044     0.779    UUT/DMA_PHY/rgb_counter_reg[0]
    SLICE_X18Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.903 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     0.903    UUT/DMA_PHY/LED16_R_OBUF_inst_i_22_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.435 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.435    UUT/DMA_PHY/LED16_R_OBUF_inst_i_12_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.549    UUT/DMA_PHY/LED16_R_OBUF_inst_i_7_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.663    UUT/DMA_PHY/LED16_R_OBUF_inst_i_2_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.891 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.946     4.836    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.706     8.543 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     8.543    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 4.238ns (48.755%)  route 4.454ns (51.245%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.146     0.960    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.124     1.084 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.807     1.891    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.124     2.015 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.501     4.516    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.050 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.050    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.340ns (49.545%)  route 4.419ns (50.455%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.711    -0.829    clk
    SLICE_X2Y71          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.478    -0.351 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.301     1.950    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I3_O)        0.301     2.251 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.119     4.370    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.930 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.930    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 4.489ns (55.489%)  route 3.601ns (44.511%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.301     1.115    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.152     1.267 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.436     1.703    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.326     2.029 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.864     3.894    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.449 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.449    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.281ns (53.129%)  route 3.777ns (46.871%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.898    -0.642    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y45          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -0.186 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.301     1.115    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X4Y47          LUT4 (Prop_lut4_I3_O)        0.124     1.239 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.647     1.887    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.124     2.011 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.829     3.839    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.416 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.416    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.209ns (29.516%)  route 0.499ns (70.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.632    -0.532    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.251    -0.117    UUT/ALU_PHY/FlagZ
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.072 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.248     0.176    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X28Y31         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.417ns (79.302%)  route 0.370ns (20.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.370    -0.025    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.228 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.228    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.419ns (77.177%)  route 0.420ns (22.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.420     0.024    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.279 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.279    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.433ns (77.356%)  route 0.420ns (22.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.420     0.024    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.294 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.294    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.435ns (76.861%)  route 0.432ns (23.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.432     0.037    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.307 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.307    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.373ns (71.240%)  route 0.554ns (28.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.554     0.136    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.368 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.368    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.389ns (71.963%)  route 0.541ns (28.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.541     0.123    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.371 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.371    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.393ns (71.672%)  route 0.551ns (28.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.551     0.132    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.385 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.385    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.442ns (68.949%)  route 0.649ns (31.051%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.669    -0.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y43          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][4]/Q
                         net (fo=10, routed)          0.243    -0.110    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[4]
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.045    -0.065 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.406     0.341    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.597 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     1.597    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.438ns (64.470%)  route 0.793ns (35.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.594    -0.570    clk
    SLICE_X2Y71          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  contador_reg[16]/Q
                         net (fo=12, routed)          0.793     0.370    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.290     1.661 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.661    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           874 Endpoints
Min Delay           874 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.582ns  (logic 1.638ns (15.477%)  route 8.944ns (84.523%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         7.986     9.472    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.152     9.624 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.958    10.582    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    -1.345    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.559ns  (logic 1.610ns (15.246%)  route 8.949ns (84.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.113    10.559    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.677    -1.344    UUT/CPU_PHY/clk_out1
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.559ns  (logic 1.610ns (15.246%)  route 8.949ns (84.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.113    10.559    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.677    -1.344    UUT/CPU_PHY/clk_out1
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.413ns  (logic 1.610ns (15.460%)  route 8.803ns (84.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.967    10.413    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X31Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.675    -1.346    UUT/CPU_PHY/clk_out1
    SLICE_X31Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.392ns  (logic 1.610ns (15.491%)  route 8.782ns (84.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.946    10.392    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    -1.345    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.392ns  (logic 1.610ns (15.491%)  route 8.782ns (84.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.946    10.392    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    -1.345    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.355ns (39.871%)  route 0.535ns (60.129%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X28Y31         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.278     0.498    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.045     0.543 r  UUT/ALU_PHY/FlagZ_i_i_7/O
                         net (fo=2, routed)           0.110     0.652    UUT/CPU_PHY/FlagZ_r
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.697 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.148     0.845    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.890 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     0.890    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.904    -0.769    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[23]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[24]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[26]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.254ns (24.794%)  route 0.769ns (75.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.769     1.023    BTNU_IBUF
    SLICE_X2Y72          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.864    -0.809    clk
    SLICE_X2Y72          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.254ns (24.794%)  route 0.769ns (75.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.769     1.023    BTNU_IBUF
    SLICE_X2Y72          FDCE                                         f  contador_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.864    -0.809    clk
    SLICE_X2Y72          FDCE                                         r  contador_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.254ns (24.794%)  route 0.769ns (75.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.769     1.023    BTNU_IBUF
    SLICE_X2Y72          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.864    -0.809    clk
    SLICE_X2Y72          FDCE                                         r  contador_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           874 Endpoints
Min Delay           874 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.582ns  (logic 1.638ns (15.477%)  route 8.944ns (84.523%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         7.986     9.472    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.152     9.624 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.958    10.582    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X30Y31         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    -1.345    UUT/ALU_PHY/clk_out1
    SLICE_X30Y31         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.559ns  (logic 1.610ns (15.246%)  route 8.949ns (84.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.113    10.559    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.677    -1.344    UUT/CPU_PHY/clk_out1
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.559ns  (logic 1.610ns (15.246%)  route 8.949ns (84.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.113    10.559    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.677    -1.344    UUT/CPU_PHY/clk_out1
    SLICE_X34Y32         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.610ns (15.451%)  route 8.809ns (84.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.973    10.419    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.679    -1.342    UUT/CPU_PHY/clk_out1
    SLICE_X33Y33         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.413ns  (logic 1.610ns (15.460%)  route 8.803ns (84.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.967    10.413    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X31Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.675    -1.346    UUT/CPU_PHY/clk_out1
    SLICE_X31Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.392ns  (logic 1.610ns (15.491%)  route 8.782ns (84.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.946    10.392    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    -1.345    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.392ns  (logic 1.610ns (15.491%)  route 8.782ns (84.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         5.836     7.322    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.446 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.946    10.392    UUT/CPU_PHY/INS_reg_reg[0]_8[0]
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         1.676    -1.345    UUT/CPU_PHY/clk_out1
    SLICE_X29Y30         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.355ns (39.871%)  route 0.535ns (60.129%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X28Y31         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.278     0.498    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.045     0.543 r  UUT/ALU_PHY/FlagZ_i_i_7/O
                         net (fo=2, routed)           0.110     0.652    UUT/CPU_PHY/FlagZ_r
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.697 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.148     0.845    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.890 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     0.890    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.904    -0.769    UUT/ALU_PHY/clk_out1
    SLICE_X30Y32         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[23]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[24]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.254ns (26.443%)  route 0.705ns (73.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.705     0.959    BTNU_IBUF
    SLICE_X2Y73          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.862    -0.811    clk
    SLICE_X2Y73          FDCE                                         r  contador_reg[26]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.254ns (24.794%)  route 0.769ns (75.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.769     1.023    BTNU_IBUF
    SLICE_X2Y72          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.864    -0.809    clk
    SLICE_X2Y72          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.254ns (24.794%)  route 0.769ns (75.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.769     1.023    BTNU_IBUF
    SLICE_X2Y72          FDCE                                         f  contador_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.864    -0.809    clk
    SLICE_X2Y72          FDCE                                         r  contador_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.254ns (24.794%)  route 0.769ns (75.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=647, routed)         0.769     1.023    BTNU_IBUF
    SLICE_X2Y72          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=879, routed)         0.864    -0.809    clk
    SLICE_X2Y72          FDCE                                         r  contador_reg[19]/C





