module lab1step2(A,C,G,W);
	input C,G,W;
	ouput A;
	
	assign A = ((~C | G | ~W) & (C | ~G | W));
	
endmodule