/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright (C), 2022, Linkdata Technology Co., Ltd.
 */

#ifndef __SXE_TYPE_H__
#define __SXE_TYPE_H__

#define SXE_TXD_CMD_EOP   0x01000000
#define SXE_TXD_CMD_RS	0x08000000
#define SXE_TXD_STAT_DD   0x00000001

#define SXE_TXD_CMD	   (SXE_TXD_CMD_EOP | SXE_TXD_CMD_RS)


typedef union sxe_adv_tx_desc {
	struct {
		U64 buffer_addr;
		U32 cmd_type_len;
		U32 olinfo_status;
	} read;
	struct {
		U64 rsvd;
		U32 nxtseq_seed;
		U32 status;
	} wb;
} sxe_adv_tx_desc_u;

typedef union sxe_adv_rx_desc {
	struct {
		U64 pkt_addr;
		U64 hdr_addr;
	} read;
	struct {
		struct {
			union {
				U32 data;
				struct {
					U16 pkt_info;
					U16 hdr_info;
				} hs_rss;
			} lo_dword;
			union {
				U32 rss;
				struct {
					U16 ip_id;
					U16 csum;
				} csum_ip;
			} hi_dword;
		} lower;
		struct {
			U32 status_error;
			U16 length;
			U16 vlan;
		} upper;
	} wb;
} sxe_adv_rx_desc_u;

#define SXE_RXD_STAT_DD	0x01
#define SXE_RXD_STAT_EOP   0x02


#define PCI_VENDOR_ID_STARS		 0x1FF2
#define SXE_DEV_ID_FPGA			 0x1160


#define SXE_CTRL	  0x00000
#define SXE_STATUS	0x00008
#define SXE_CTRL_EXT  0x00018
#define SXE_ESDP	  0x00020
#define SXE_EODSDP	0x00028

#define SXE_I2CCTL_8259X	0x00028
#define SXE_I2CCTL_X540	SXE_I2CCTL_8259X
#define SXE_I2CCTL_X550	0x15F5C
#define SXE_I2CCTL_X550EM_x	SXE_I2CCTL_X550
#define SXE_I2CCTL_X550EM_a	SXE_I2CCTL_X550
#define SXE_I2CCTL(_hw)	SXE_BY_MAC((_hw), I2CCTL)

#define SXE_LEDCTL	0x00200
#define SXE_FRTIMER   0x00048
#define SXE_TCPTIMER  0x0004C
#define SXE_CORESPARE 0x00600
#define SXE_EXVET	 0x05078


#define SXE_EICR	  0x00800
#define SXE_EICS	  0x00808
#define SXE_EIMS	  0x00880
#define SXE_EIMC	  0x00888
#define SXE_EIAC	  0x00810
#define SXE_EIAM	  0x00890
#define SXE_EICR_EX(_i)   (0x00A80 + (_i) * 4)
#define SXE_EICS_EX(_i)   (0x00A90 + (_i) * 4)
#define SXE_EIMS_EX(_i)   (0x00AA0 + (_i) * 4)
#define SXE_EIMC_EX(_i)   (0x00AB0 + (_i) * 4)
#define SXE_EIAM_EX(_i)   (0x00AD0 + (_i) * 4)


#define SXE_RDBAL(_i) (((_i) < 64) ? (0x01000 + ((_i) * 0x40)) : \
			 (0x0D000 + (((_i) - 64) * 0x40)))
#define SXE_RDBAH(_i) (((_i) < 64) ? (0x01004 + ((_i) * 0x40)) : \
			 (0x0D004 + (((_i) - 64) * 0x40)))
#define SXE_RDLEN(_i) (((_i) < 64) ? (0x01008 + ((_i) * 0x40)) : \
			 (0x0D008 + (((_i) - 64) * 0x40)))
#define SXE_RDH(_i)   (((_i) < 64) ? (0x01010 + ((_i) * 0x40)) : \
			 (0x0D010 + (((_i) - 64) * 0x40)))
#define SXE_RDT(_i)   (((_i) < 64) ? (0x01018 + ((_i) * 0x40)) : \
			 (0x0D018 + (((_i) - 64) * 0x40)))
#define SXE_RXDCTL(_i) (((_i) < 64) ? (0x01028 + ((_i) * 0x40)) : \
			 (0x0D028 + (((_i) - 64) * 0x40)))
#define SXE_RSCCTL(_i) (((_i) < 64) ? (0x0102C + ((_i) * 0x40)) : \
			 (0x0D02C + (((_i) - 64) * 0x40)))
#define SXE_RSCDBU	 0x03028
#define SXE_RDDCC	  0x02F20
#define SXE_RXMEMWRAP  0x03190
#define SXE_STARCTRL   0x03024

#define SXE_SRRCTL(_i) (((_i) < 64) ? (0x01014 + ((_i) * 0x40)) : (0x0D014 + (((_i) - 64) * 0x40)))

#define SXE_DCA_RXCTRL(_i)	(((_i) < 64) ? \
		(0x0100C + ((_i) * 0x40)) : \
		(0x0D00C + (((_i) - 64) * 0x40)))
#define SXE_RDRXCTL		   0x02F00
#define SXE_RXPBSIZE(_i)	  (0x03C00 + ((_i) * 4))
#define SXE_DRXCFG	0x03C20
#define SXE_RXCTRL	0x03000
#define SXE_DROPEN	0x03D04
#define SXE_RXPBSIZE_SHIFT 10
#define SXE_DRXCFG_GSP_ZERO	0x00000002
#define SXE_DRXCFG_DBURX_START 0x00000001


#define SXE_RXCSUM	0x05000
#define SXE_RFCTL	 0x05008
#define SXE_DRECCCTL  0x02F08
#define SXE_DRECCCTL_DISABLE 0


#define SXE_MTA(_i)   (0x05200 + ((_i) * 4))
#define SXE_RAL(_i)   (0x0A200 + ((_i) * 8))
#define SXE_RAH(_i)   (0x0A204 + ((_i) * 8))
#define SXE_MPSAR_LO(_i) (0x0A600 + ((_i) * 8))
#define SXE_MPSAR_HI(_i) (0x0A604 + ((_i) * 8))


#define SXE_PSRTYPE(_i)	(0x0EA00 + ((_i) * 4))


#define SXE_VFTA(_i)  (0x0A000 + ((_i) * 4))


#define SXE_VFTAVIND(_j, _i)  (0x0A200 + ((_j) * 0x200) + ((_i) * 4))
#define SXE_FCTRL	 0x05080
#define SXE_VLNCTRL   0x05088
#define SXE_MCSTCTRL  0x05090
#define SXE_MRQC	  0x0EC80
#define SXE_SAQF(_i)  (0x0E000 + ((_i) * 4))
#define SXE_DAQF(_i)  (0x0E200 + ((_i) * 4))
#define SXE_SDPQF(_i) (0x0E400 + ((_i) * 4))
#define SXE_FTQF(_i)  (0x0E600 + ((_i) * 4))
#define SXE_ETQF(_i)  (0x05128 + ((_i) * 4))
#define SXE_ETQS(_i)  (0x0EC00 + ((_i) * 4))
#define SXE_SYNQF	 0x0EC30
#define SXE_RQTC	  0x0EC70
#define SXE_MTQC	  0x08120
#define SXE_VLVF(_i)  (0x0F100 + ((_i) * 4))
#define SXE_VLVFB(_i) (0x0F200 + ((_i) * 4))
#define SXE_VMVIR(_i) (0x08000 + ((_i) * 4))
#define SXE_PFFLPL	 0x050B0
#define SXE_PFFLPH	 0x050B4
#define SXE_VT_CTL		 0x051B0
#define SXE_PFMAILBOX(_i)  (0x04B00 + (4 * (_i)))
#define SXE_PFMBMEM(_i)	(0x13000 + (64 * (_i)))
#define SXE_PFMBICR(_i)	(0x00710 + (4 * (_i)))
#define SXE_PFMBIMR(_i)	(0x00720 + (4 * (_i)))
#define SXE_VFRE(_i)	   (0x051E0 + ((_i) * 4))
#define SXE_VFTE(_i)	   (0x08110 + ((_i) * 4))
#define SXE_VMECM(_i)	  (0x08790 + ((_i) * 4))
#define SXE_QDE			0x2F04
#define SXE_VMTXSW(_i)	 (0x05180 + ((_i) * 4))
#define SXE_VMOLR(_i)	  (0x0F000 + ((_i) * 4))
#define SXE_UTA(_i)		(0x0F400 + ((_i) * 4))
#define SXE_MRCTL(_i)	  (0x0F600 + ((_i) * 4))
#define SXE_VMRVLAN(_i)	(0x0F610 + ((_i) * 4))
#define SXE_VMRVM(_i)	  (0x0F630 + ((_i) * 4))
#define SXE_WQBR_RX(_i)	(0x2FB0 + ((_i) * 4))
#define SXE_WQBR_TX(_i)	(0x8130 + ((_i) * 4))
#define SXE_L34T_IMIR(_i)  (0x0E800 + ((_i) * 4))
#define SXE_RXFECCERR0		 0x051B8
#define SXE_LLITHRESH 0x0EC90
#define SXE_IMIR(_i)  (0x05A80 + ((_i) * 4))
#define SXE_IMIREXT(_i)	   (0x05AA0 + ((_i) * 4))
#define SXE_IMIRVP	0x0EC60
#define SXE_VMD_CTL   0x0581C
#define SXE_RETA(_i)  (0x0EB00 + ((_i) * 4))
#define SXE_ERETA(_i)	(0x0EE80 + ((_i) * 4))
#define SXE_RSSRK(_i) (0x0EB80 + ((_i) * 4))


#define SXE_TDBAL(_i) (0x06000 + ((_i) * 0x40))
#define SXE_TDBAH(_i) (0x06004 + ((_i) * 0x40))
#define SXE_TDLEN(_i) (0x06008 + ((_i) * 0x40))
#define SXE_TDH(_i)   (0x06010 + ((_i) * 0x40))
#define SXE_TDT(_i)   (0x06018 + ((_i) * 0x40))
#define SXE_TXDCTL(_i) (0x06028 + ((_i) * 0x40))
#define SXE_TDWBAL(_i) (0x06038 + ((_i) * 0x40))
#define SXE_TDWBAH(_i) (0x0603C + ((_i) * 0x40))
#define SXE_DTXCTL	0x07E00

#define SXE_DMATXCTL	  0x04A80
#define SXE_PFVFSPOOF(_i) (0x08200 + ((_i) * 4))
#define SXE_PFDTXGSWC	 0x08220
#define SXE_DTXMXSZRQ	 0x08100
#define SXE_DTXTCPFLGL	0x04A88
#define SXE_DTXTCPFLGH	0x04A8C
#define SXE_LBDRPEN	   0x0CA00
#define SXE_TXPBTHRESH(_i) (0x04950 + ((_i) * 4))

#define SXE_DMATXCTL_TE	   0x1
#define SXE_DMATXCTL_NS	   0x2
#define SXE_DMATXCTL_GDV	  0x8
#define SXE_DMATXCTL_MDP_EN   0x20
#define SXE_DMATXCTL_MBINTEN  0x40
#define SXE_DMATXCTL_VT_SHIFT 16

#define SXE_PFDTXGSWC_VT_LBEN 0x1


#define SXE_DCA_TXCTRL_82599(_i)  (0x0600C + ((_i) * 0x40))
#define SXE_TIPG	  0x0CB00
#define SXE_TXPBSIZE(_i)	  (0x0CC00 + ((_i) * 4))
#define SXE_DTXCFG	0x0CE08
#define SXE_MNGTXMAP  0x0CD10
#define SXE_TIPG_FIBER_DEFAULT 3
#define SXE_TXPBSIZE_SHIFT	10
#define SXE_DTXCFG_DBUTX_START  0x00000001


#define SXE_RTRPCS	  0x02430
#define SXE_RTTDCS	  0x04900
#define SXE_RTTDCS_ARBDIS	 0x00000040
#define SXE_RTTPCS	  0x0CD00
#define SXE_RTRUP2TC	0x03020
#define SXE_RTTUP2TC	0x0C800
#define SXE_RTRPT4C(_i) (0x02140 + ((_i) * 4))
#define SXE_TXLLQ(_i)   (0x082E0 + ((_i) * 4))
#define SXE_RTRPT4S(_i) (0x02160 + ((_i) * 4))
#define SXE_RTTDT2C(_i) (0x04910 + ((_i) * 4))
#define SXE_RTTDT2S(_i) (0x04930 + ((_i) * 4))
#define SXE_RTTPT2C(_i) (0x0CD20 + ((_i) * 4))
#define SXE_RTTPT2S(_i) (0x0CD40 + ((_i) * 4))
#define SXE_RTTDQSEL	0x04904
#define SXE_RTTDT1C	 0x04908
#define SXE_RTTDT1S	 0x0490C


#define SXE_RTTQCNCR				0x08B00
#define SXE_RTTQCNTG				0x04A90
#define SXE_RTTBCNRD				0x0498C
#define SXE_RTTQCNRR				0x0498C
#define SXE_RTTDTECC				0x04990
#define SXE_RTTDTECC_NO_BCN		 0x00000100
#define SXE_RTTBCNRC				0x04984
#define SXE_RTTBCNRC_RS_ENA		 0x80000000
#define SXE_RTTBCNRC_RF_DEC_MASK	0x00003FFF
#define SXE_RTTBCNRC_RF_INT_SHIFT   14
#define SXE_RTTBCNRC_RF_INT_MASK	(SXE_RTTBCNRC_RF_DEC_MASK << SXE_RTTBCNRC_RF_INT_SHIFT)
#define SXE_RTTBCNRM				0x04980
#define SXE_RTTQCNRM				0x04980


#define SXE_MACCFG	  0x0CE04


#define SXE_GCR_EXT		   0x11050
#define SXE_GSCL_5_82599	  0x11030
#define SXE_GSCL_6_82599	  0x11034
#define SXE_GSCL_7_82599	  0x11038
#define SXE_GSCL_8_82599	  0x1103C
#define SXE_PHYADR_82599	  0x11040
#define SXE_PHYDAT_82599	  0x11044
#define SXE_PHYCTL_82599	  0x11048
#define SXE_PBACLR_82599	  0x11068

#define SXE_CIAA_8259X	0x11088


#define SXE_CIAD_8259X	0x1108C


#define SXE_PICAUSE		   0x110B0
#define SXE_PIENA			 0x110B8
#define SXE_CDQ_MBR_82599	 0x110B4
#define SXE_PCIESPARE		 0x110BC
#define SXE_MISC_REG_82599	0x110F0
#define SXE_ECC_CTRL_0_82599  0x11100
#define SXE_ECC_CTRL_1_82599  0x11104
#define SXE_ECC_STATUS_82599  0x110E0
#define SXE_BAR_CTRL_82599	0x110F4


#define SXE_GCR_CMPL_TMOUT_MASK	   0x0000F000
#define SXE_GCR_CMPL_TMOUT_10ms	   0x00001000
#define SXE_GCR_CMPL_TMOUT_RESEND	 0x00010000
#define SXE_GCR_CAP_VER2			  0x00040000

#define SXE_GCR_EXT_MSIX_EN		   0x80000000
#define SXE_GCR_EXT_BUFFERS_CLEAR	 0x40000000
#define SXE_GCR_EXT_VT_MODE_16		0x00000001
#define SXE_GCR_EXT_VT_MODE_32		0x00000002
#define SXE_GCR_EXT_VT_MODE_64		0x00000003
#define SXE_GCR_EXT_SRIOV			 (SXE_GCR_EXT_MSIX_EN | \
					 SXE_GCR_EXT_VT_MODE_64)


#define SXE_PCS1GCFIG 0x04200
#define SXE_PCS1GLCTL 0x04208
#define SXE_PCS1GLSTA 0x0420C
#define SXE_PCS1GDBG0 0x04210
#define SXE_PCS1GDBG1 0x04214
#define SXE_PCS1GANA  0x04218
#define SXE_PCS1GANLP 0x0421C
#define SXE_PCS1GANNP 0x04220
#define SXE_PCS1GANLPNP 0x04224
#define SXE_HLREG0	0x04240
#define SXE_HLREG1	0x04244
#define SXE_PAP	   0x04248
#define SXE_MACA	  0x0424C
#define SXE_APAE	  0x04250
#define SXE_ARD	   0x04254
#define SXE_AIS	   0x04258
#define SXE_MSCA	  0x0425C
#define SXE_MSRWD	 0x04260
#define SXE_MLADD	 0x04264
#define SXE_MHADD	 0x04268
#define SXE_MAXFRS	0x04268
#define SXE_TREG	  0x0426C
#define SXE_PCSS1	 0x04288
#define SXE_PCSS2	 0x0428C
#define SXE_XPCSS	 0x04290
#define SXE_MFLCN	 0x04294
#define SXE_SERDESC   0x04298
#define SXE_MAC_SGMII_BUSY 0x04298
#define SXE_MACS	  0x0429C
#define SXE_AUTOC	 0x042A0
#define SXE_LINKS	 0x042A4
#define SXE_LINKS2	0x04324
#define SXE_AUTOC2	0x042A8
#define SXE_AUTOC3	0x042AC
#define SXE_ANLP1	 0x042B0
#define SXE_ANLP2	 0x042B4
#define SXE_MACC	  0x04330
#define SXE_ATLASCTL  0x04800
#define SXE_MMNGC	 0x042D0
#define SXE_ANLPNP1   0x042D4
#define SXE_ANLPNP2   0x042D8
#define SXE_KRPCSFC   0x042E0
#define SXE_KRPCSS	0x042E4
#define SXE_FECS1	 0x042E8
#define SXE_FECS2	 0x042EC
#define SXE_SMADARCTL 0x14F10
#define SXE_MPVC	  0x04318
#define SXE_SGMIIC	0x04314


#define SXE_COMCTRL			 0x14400
#define SXE_PCCTRL			  0x14404
#define SXE_LPBKCTRL			0x1440C
#define SXE_MAXFS			   0x14410
#define SXE_SACONH			  0x14420
#define SXE_VLANCTRL			0x14430
#define SXE_VLANID			  0x14434
#define SXE_VLANCTRL			0x14430
#define SXE_FPAG_SDS_CON		0x14700


#define SXE_COMCTRL_TXEN		0x0001
#define SXE_COMCTRL_RXEN		0x0002
#define SXE_COMCTRL_EDSEL	   0x0004
#define SXE_COMCTRL_SPEED_1G	0x0200
#define SXE_COMCTRL_SPEED_10G   0x0300


#define SXE_PCCTRL_TXCE		 0x0001
#define SXE_PCCTRL_RXCE		 0x0002
#define SXE_PCCTRL_PEN		  0x0100
#define SXE_PCCTRL_PCSC_ALL	 0x30000


#define SXE_MAXFS_TFSEL		 0x0001
#define SXE_MAXFS_RFSEL		 0x0002
#define SXE_MAXFS_MFS_MASK	  0xFFFF0000
#define SXE_MAXFS_MFS		   0x40000000
#define SXE_MAXFS_MFS_SHIFT	 16


#define SXE_FPGA_SDS_CON_FULL_DUPLEX_MODE	0x00200000
#define SXE_FPGA_SDS_CON_ANRESTART		   0x00008000
#define SXE_FPGA_SDS_CON_AN_ENABLE		   0x00001000


#define SXE_RSCDBU_RSCSMALDIS_MASK	0x0000007F
#define SXE_RSCDBU_RSCACKDIS		  0x00000080


#define SXE_RDRXCTL_RDMTS_1_2	 0x00000000
#define SXE_RDRXCTL_CRCSTRIP	  0x00000002
#define SXE_RDRXCTL_PSP		   0x00000004
#define SXE_RDRXCTL_MVMEN		 0x00000020
#define SXE_RDRXCTL_DMAIDONE	  0x00000008
#define SXE_RDRXCTL_AGGDIS		0x00010000
#define SXE_RDRXCTL_RSCFRSTSIZE   0x003E0000
#define SXE_RDRXCTL_RSCLLIDIS	 0x00800000
#define SXE_RDRXCTL_RSCACKC	   0x02000000
#define SXE_RDRXCTL_FCOE_WRFIX	0x04000000
#define SXE_RDRXCTL_MBINTEN	   0x10000000
#define SXE_RDRXCTL_MDP_EN		0x20000000


#define SXE_CTRL_GIO_DIS	  0x00000004
#define SXE_CTRL_LNK_RST	  0x00000008
#define SXE_CTRL_RST		  0x04000000
#define SXE_CTRL_RST_MASK	 (SXE_CTRL_LNK_RST | SXE_CTRL_RST)


#define SXE_MHADD_MFS_MASK	0xFFFF0000
#define SXE_MHADD_MFS_SHIFT   16


#define SXE_CTRL_EXT_PFRSTD   0x00004000
#define SXE_CTRL_EXT_NS_DIS   0x00010000
#define SXE_CTRL_EXT_RO_DIS   0x00020000
#define SXE_CTRL_EXT_DRV_LOAD 0x10000000


#define SXE_TXPBSIZE_20KB	 0x00005000
#define SXE_TXPBSIZE_40KB	 0x0000A000
#define SXE_RXPBSIZE_48KB	 0x0000C000
#define SXE_RXPBSIZE_64KB	 0x00010000
#define SXE_RXPBSIZE_80KB	 0x00014000
#define SXE_RXPBSIZE_128KB	0x00020000
#define SXE_RXPBSIZE_MAX	  0x00080000
#define SXE_TXPBSIZE_MAX	  0x00028000

#define SXE_TXPKT_SIZE_MAX	0xA
#define SXE_MAX_PB		8


#define SXE_HLREG0_TXCRCEN	  0x00000001
#define SXE_HLREG0_RXCRCSTRP	0x00000002
#define SXE_HLREG0_JUMBOEN	  0x00000004
#define SXE_HLREG0_TXPADEN	  0x00000400
#define SXE_HLREG0_TXPAUSEEN	0x00001000
#define SXE_HLREG0_RXPAUSEEN	0x00004000
#define SXE_HLREG0_LPBK		 0x00008000
#define SXE_HLREG0_MDCSPD	   0x00010000
#define SXE_HLREG0_CONTMDC	  0x00020000
#define SXE_HLREG0_CTRLFLTR	 0x00040000
#define SXE_HLREG0_PREPEND	  0x00F00000
#define SXE_HLREG0_PRIPAUSEEN   0x01000000
#define SXE_HLREG0_RXPAUSERECDA 0x06000000
#define SXE_HLREG0_RXLNGTHERREN 0x08000000
#define SXE_HLREG0_RXPADSTRIPEN 0x10000000


#define SXE_VMOLR_UPE		  0x00400000
#define SXE_VMOLR_VPE		  0x00800000
#define SXE_VMOLR_AUPE		0x01000000
#define SXE_VMOLR_ROMPE	   0x02000000
#define SXE_VMOLR_ROPE		0x04000000
#define SXE_VMOLR_BAM		 0x08000000
#define SXE_VMOLR_MPE		 0x10000000


#define SXE_RXCSUM_IPPCSE	 0x00001000
#define SXE_RXCSUM_PCSD	   0x00002000


#define SXE_VMD_CTL_VMDQ_EN	 0x00000001
#define SXE_VMD_CTL_VMDQ_FILTER 0x00000002


#define	SXE_MACCFG_PAD_EN	   0x00000001


#define SXE_IRQ_CLEAR_MASK	0xFFFFFFFF


#define SXE_STATUS_LAN_ID		 0x0000000C
#define SXE_STATUS_LAN_ID_SHIFT   2
#define SXE_STATUS_GIO			0x00080000


#define SXE_LINKS_KX_AN_COMP  0x80000000
#define SXE_LINKS_UP		  0x40000000
#define SXE_LINKS_SPEED	   0x20000000
#define SXE_LINKS_MODE		0x18000000
#define SXE_LINKS_RX_MODE	 0x06000000
#define SXE_LINKS_TX_MODE	 0x01800000
#define SXE_LINKS_XGXS_EN	 0x00400000
#define SXE_LINKS_SGMII_EN	0x02000000
#define SXE_LINKS_PCS_1G_EN   0x00200000
#define SXE_LINKS_1G_AN_EN	0x00100000
#define SXE_LINKS_KX_AN_IDLE  0x00080000
#define SXE_LINKS_1G_SYNC	 0x00040000
#define SXE_LINKS_10G_ALIGN   0x00020000
#define SXE_LINKS_10G_LANE_SYNC 0x00017000
#define SXE_LINKS_TL_FAULT	0x00001000
#define SXE_LINKS_SIGNAL	  0x00000F00


#define SXE_PCI_DEVICE_STATUS   0x7A
#define SXE_PCI_DEVICE_STATUS_TRANSACTION_PENDING   0x0020
#define SXE_PCI_LINK_STATUS	 0x82
#define SXE_PCI_DEVICE_CONTROL2 0x98
#define SXE_PCI_LINK_WIDTH	  0x3F0
#define SXE_PCI_LINK_WIDTH_1	0x10
#define SXE_PCI_LINK_WIDTH_2	0x20
#define SXE_PCI_LINK_WIDTH_4	0x40
#define SXE_PCI_LINK_WIDTH_8	0x80
#define SXE_PCI_LINK_SPEED	  0xF
#define SXE_PCI_LINK_SPEED_2500 0x1
#define SXE_PCI_LINK_SPEED_5000 0x2
#define SXE_PCI_LINK_SPEED_8000 0x3
#define SXE_PCI_HEADER_TYPE_REGISTER  0x0E
#define SXE_PCI_HEADER_TYPE_MULTIFUNC 0x80
#define SXE_PCI_DEVICE_CONTROL2_16ms  0x0005

#define SXE_PCIDEVCTRL2_TIMEO_MASK	0xf
#define SXE_PCIDEVCTRL2_16_32ms_def	0x0
#define SXE_PCIDEVCTRL2_50_100us	0x1
#define SXE_PCIDEVCTRL2_1_2ms		0x2
#define SXE_PCIDEVCTRL2_16_32ms	0x5
#define SXE_PCIDEVCTRL2_65_130ms	0x6
#define SXE_PCIDEVCTRL2_260_520ms	0x9
#define SXE_PCIDEVCTRL2_1_2s		0xa
#define SXE_PCIDEVCTRL2_4_8s		0xd
#define SXE_PCIDEVCTRL2_17_34s	0xe


#define SXE_PCI_MASTER_DISABLE_TIMEOUT	800


#define SXE_RAH_VIND_MASK	 0x003C0000
#define SXE_RAH_VIND_SHIFT	18
#define SXE_RAH_AV			0x80000000
#define SXE_CLEAR_VMDQ_ALL	0xFFFFFFFF


#define SXE_RFCTL_ISCSI_DIS	   0x00000001
#define SXE_RFCTL_ISCSI_DWC_MASK  0x0000003E
#define SXE_RFCTL_ISCSI_DWC_SHIFT 1
#define SXE_RFCTL_RSC_DIS		0x00000020
#define SXE_RFCTL_NFSW_DIS		0x00000040
#define SXE_RFCTL_NFSR_DIS		0x00000080
#define SXE_RFCTL_NFS_VER_MASK	0x00000300
#define SXE_RFCTL_NFS_VER_SHIFT   8
#define SXE_RFCTL_NFS_VER_2	   0
#define SXE_RFCTL_NFS_VER_3	   1
#define SXE_RFCTL_NFS_VER_4	   2
#define SXE_RFCTL_IPV6_DIS		0x00000400
#define SXE_RFCTL_IPV6_XSUM_DIS   0x00000800
#define SXE_RFCTL_IPFRSP_DIS	  0x00004000
#define SXE_RFCTL_IPV6_EX_DIS	 0x00010000
#define SXE_RFCTL_NEW_IPV6_EXT_DIS 0x00020000


#define SXE_TXDCTL_ENABLE	 0x02000000
#define SXE_TXDCTL_SWFLSH	 0x04000000
#define SXE_TXDCTL_WTHRESH_SHIFT	  16


#define SXE_RXCTRL_RXEN	   0x00000001
#define SXE_RXCTRL_DMBYPS	 0x00000002
#define SXE_RXDCTL_ENABLE	 0x02000000
#define SXE_RXDCTL_SWFLSH	 0x04000000


#define SXE_RXDCTL_DESC_FIFO_AFUL_TH_MASK 0x0000001F
#define SXE_RXDCTL_AFUL_CFG_ERR		  0x00000020
#define SXE_RXDCTL_DESC_FIFO_AE_TH_MASK   0x00001F00
#define SXE_RXDCTL_DESC_FIFO_AE_TH_SHIFT  8
#define SXE_RXDCTL_PREFETCH_NUM_CFG_MASK  0x001F0000
#define SXE_RXDCTL_PREFETCH_NUM_CFG_SHIFT 16


#define SXE_PCI_MASTER_DISABLE_TIMEOUT	800


#define SXE_FCTRL_SBP 0x00000002
#define SXE_FCTRL_MPE 0x00000100
#define SXE_FCTRL_UPE 0x00000200
#define SXE_FCTRL_BAM 0x00000400
#define SXE_FCTRL_PMCF 0x00001000
#define SXE_FCTRL_DPF 0x00002000


#define SXE_QDE_ENABLE	0x00000001
#define SXE_QDE_HIDE_VLAN	0x00000002
#define SXE_QDE_IDX_MASK	0x00007F00
#define SXE_QDE_IDX_SHIFT	8
#define SXE_QDE_WRITE		0x00010000

#define SXE_TXD_POPTS_IXSM 0x01
#define SXE_TXD_POPTS_TXSM 0x02
#define SXE_TXD_CMD_EOP	0x01000000
#define SXE_TXD_CMD_IFCS   0x02000000
#define SXE_TXD_CMD_IC	 0x04000000
#define SXE_TXD_CMD_RS	 0x08000000
#define SXE_TXD_CMD_DEXT   0x20000000
#define SXE_TXD_CMD_VLE	0x40000000
#define SXE_TXD_STAT_DD	0x00000001


#define SXE_SRRCTL_BSIZEPKT_SHIFT	 10
#define SXE_SRRCTL_RDMTS_SHIFT		22
#define SXE_SRRCTL_RDMTS_MASK		 0x01C00000
#define SXE_SRRCTL_DROP_EN			0x10000000
#define SXE_SRRCTL_BSIZEPKT_MASK	  0x0000007F
#define SXE_SRRCTL_BSIZEHDR_MASK	  0x00003F00
#define SXE_SRRCTL_DESCTYPE_LEGACY	0x00000000
#define SXE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000
#define SXE_SRRCTL_DESCTYPE_HDR_SPLIT  0x04000000
#define SXE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000
#define SXE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000
#define SXE_SRRCTL_DESCTYPE_MASK	  0x0E000000

#define SXE_RXDPS_HDRSTAT_HDRSP	   0x00008000
#define SXE_RXDPS_HDRSTAT_HDRLEN_MASK 0x000003FF

#define SXE_RXDADV_RSSTYPE_MASK	   0x0000000F
#define SXE_RXDADV_PKTTYPE_MASK	   0x0000FFF0
#define SXE_RXDADV_PKTTYPE_MASK_EX	0x0001FFF0
#define SXE_RXDADV_HDRBUFLEN_MASK	 0x00007FE0
#define SXE_RXDADV_RSCCNT_MASK		0x001E0000
#define SXE_RXDADV_RSCCNT_SHIFT	   17
#define SXE_RXDADV_HDRBUFLEN_SHIFT	5
#define SXE_RXDADV_SPLITHEADER_EN	 0x00001000
#define SXE_RXDADV_SPH				0x8000


#define SXE_ADVTXD_DTYP_DATA  0x00300000
#define SXE_ADVTXD_DCMD_IFCS  SXE_TXD_CMD_IFCS
#define SXE_ADVTXD_DCMD_DEXT  SXE_TXD_CMD_DEXT
#define SXE_ADVTXD_PAYLEN_SHIFT	14


#define SXE_FLAGS_DOUBLE_RESET_REQUIRED	0x01


#define SXE_ERR_EEPROM						-1
#define SXE_ERR_EEPROM_CHECKSUM			   -2
#define SXE_ERR_PHY						   -3
#define SXE_ERR_CONFIG						-4
#define SXE_ERR_PARAM						 -5
#define SXE_ERR_MAC_TYPE					  -6
#define SXE_ERR_UNKNOWN_PHY				   -7
#define SXE_ERR_LINK_SETUP					-8
#define SXE_ERR_ADAPTER_STOPPED			   -9
#define SXE_ERR_INVALID_MAC_ADDR			  -10
#define SXE_ERR_DEVICE_NOT_SUPPORTED		  -11
#define SXE_ERR_MASTER_REQUESTS_PENDING	   -12
#define SXE_ERR_INVALID_LINK_SETTINGS		 -13
#define SXE_ERR_AUTONEG_NOT_COMPLETE		  -14
#define SXE_ERR_RESET_FAILED				  -15
#define SXE_ERR_SWFW_SYNC					 -16
#define SXE_ERR_PHY_ADDR_INVALID			  -17
#define SXE_ERR_I2C						   -18
#define SXE_ERR_SFP_NOT_SUPPORTED			 -19
#define SXE_ERR_SFP_NOT_PRESENT			   -20
#define SXE_ERR_SFP_NO_INIT_SEQ_PRESENT	   -21
#define SXE_ERR_NO_SAN_ADDR_PTR			   -22
#define SXE_ERR_FDIR_REINIT_FAILED			-23
#define SXE_ERR_EEPROM_VERSION				-24
#define SXE_ERR_NO_SPACE					  -25
#define SXE_ERR_OVERTEMP					  -26
#define SXE_ERR_FC_NOT_NEGOTIATED			 -27
#define SXE_ERR_FC_NOT_SUPPORTED			  -28
#define SXE_ERR_SFP_SETUP_NOT_COMPLETE		-30
#define SXE_ERR_PBA_SECTION				   -31
#define SXE_ERR_INVALID_ARGUMENT			  -32
#define SXE_ERR_HOST_INTERFACE_COMMAND		-33
#define SXE_ERR_FDIR_CMD_INCOMPLETE		-38
#define SXE_ERR_FW_RESP_INVALID		-39
#define SXE_ERR_TOKEN_RETRY			-40
#define SXE_NOT_IMPLEMENTED				   0x7FFFFFFF

#define SXE_FUSES0_GROUP(_i)		(0x11158 + ((_i) * 4))
#define SXE_FUSES0_300MHZ		BIT(5)
#define SXE_FUSES0_REV_MASK		(3u << 6)

#define SXE_KRM_PORT_CAR_GEN_CTRL(P)	((P) ? 0x8010 : 0x4010)
#define SXE_KRM_LINK_S1(P)		((P) ? 0x8200 : 0x4200)
#define SXE_KRM_LINK_CTRL_1(P)	((P) ? 0x820C : 0x420C)
#define SXE_KRM_AN_CNTL_1(P)		((P) ? 0x822C : 0x422C)
#define SXE_KRM_AN_CNTL_8(P)		((P) ? 0x8248 : 0x4248)
#define SXE_KRM_SGMII_CTRL(P)		((P) ? 0x82A0 : 0x42A0)
#define SXE_KRM_LP_BASE_PAGE_HIGH(P)	((P) ? 0x836C : 0x436C)
#define SXE_KRM_DSP_TXFFE_STATE_4(P)	((P) ? 0x8634 : 0x4634)
#define SXE_KRM_DSP_TXFFE_STATE_5(P)	((P) ? 0x8638 : 0x4638)
#define SXE_KRM_RX_TRN_LINKUP_CTRL(P)	((P) ? 0x8B00 : 0x4B00)
#define SXE_KRM_PMD_DFX_BURNIN(P)	((P) ? 0x8E00 : 0x4E00)
#define SXE_KRM_PMD_FLX_MASK_ST20(P)	((P) ? 0x9054 : 0x5054)
#define SXE_KRM_TX_COEFF_CTRL_1(P)	((P) ? 0x9520 : 0x5520)
#define SXE_KRM_RX_ANA_CTL(P)		((P) ? 0x9A00 : 0x5A00)

#define SXE_KRM_PMD_FLX_MASK_ST20_SFI_10G_DA		~(0x3 << 20)
#define SXE_KRM_PMD_FLX_MASK_ST20_SFI_10G_SR		BIT(20)
#define SXE_KRM_PMD_FLX_MASK_ST20_SFI_10G_LR		(0x2 << 20)
#define SXE_KRM_PMD_FLX_MASK_ST20_SGMII_EN		BIT(25)
#define SXE_KRM_PMD_FLX_MASK_ST20_AN37_EN		BIT(26)
#define SXE_KRM_PMD_FLX_MASK_ST20_AN_EN		BIT(27)
#define SXE_KRM_PMD_FLX_MASK_ST20_SPEED_10M		~(0x7 << 28)
#define SXE_KRM_PMD_FLX_MASK_ST20_SPEED_100M		BIT(28)
#define SXE_KRM_PMD_FLX_MASK_ST20_SPEED_1G		(0x2 << 28)
#define SXE_KRM_PMD_FLX_MASK_ST20_SPEED_10G		(0x3 << 28)
#define SXE_KRM_PMD_FLX_MASK_ST20_SPEED_AN		(0x4 << 28)
#define SXE_KRM_PMD_FLX_MASK_ST20_SPEED_2_5G		(0x7 << 28)
#define SXE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK		(0x7 << 28)
#define SXE_KRM_PMD_FLX_MASK_ST20_FW_AN_RESTART	BIT(31)

#define SXE_KRM_PORT_CAR_GEN_CTRL_NELB_32B		BIT(9)
#define SXE_KRM_PORT_CAR_GEN_CTRL_NELB_KRPCS		BIT(11)

#define SXE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK	(7u << 8)
#define SXE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G	(2u << 8)
#define SXE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_10G	(4u << 8)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_SGMII_EN		BIT(12)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_CLAUSE_37_EN	BIT(13)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_FEC_REQ		BIT(14)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_CAP_FEC		BIT(15)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_CAP_KX		BIT(16)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_CAP_KR		BIT(18)
#define SXE_KRM_LINK_CTRL_1_TETH_EEE_CAP_KX		BIT(24)
#define SXE_KRM_LINK_CTRL_1_TETH_EEE_CAP_KR		BIT(26)
#define SXE_KRM_LINK_S1_MAC_AN_COMPLETE		BIT(28)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_ENABLE		BIT(29)
#define SXE_KRM_LINK_CTRL_1_TETH_AN_RESTART		BIT(31)

#define SXE_KRM_AN_CNTL_1_SYM_PAUSE			BIT(28)
#define SXE_KRM_AN_CNTL_1_ASM_PAUSE			BIT(29)

#define SXE_KRM_AN_CNTL_8_LINEAR			BIT(0)
#define SXE_KRM_AN_CNTL_8_LIMITING			BIT(1)

#define SXE_KRM_LP_BASE_PAGE_HIGH_SYM_PAUSE		BIT(10)
#define SXE_KRM_LP_BASE_PAGE_HIGH_ASM_PAUSE		BIT(11)
#define SXE_KRM_SGMII_CTRL_MAC_TAR_FORCE_100_D	BIT(12)
#define SXE_KRM_SGMII_CTRL_MAC_TAR_FORCE_10_D		BIT(19)

#define SXE_KRM_DSP_TXFFE_STATE_C0_EN			BIT(6)
#define SXE_KRM_DSP_TXFFE_STATE_CP1_CN1_EN		BIT(15)
#define SXE_KRM_DSP_TXFFE_STATE_CO_ADAPT_EN		BIT(16)

#define SXE_KRM_RX_TRN_LINKUP_CTRL_CONV_WO_PROTOCOL	BIT(4)
#define SXE_KRM_RX_TRN_LINKUP_CTRL_PROTOCOL_BYPASS	BIT(2)

#define SXE_KRM_PMD_DFX_BURNIN_TX_RX_KR_LB_MASK	(3u << 16)

#define SXE_KRM_TX_COEFF_CTRL_1_CMINUS1_OVRRD_EN	BIT(1)
#define SXE_KRM_TX_COEFF_CTRL_1_CPLUS1_OVRRD_EN	BIT(2)
#define SXE_KRM_TX_COEFF_CTRL_1_CZERO_EN		BIT(3)
#define SXE_KRM_TX_COEFF_CTRL_1_OVRRD_EN		BIT(31)

#define SXE_SB_IOSF_INDIRECT_CTRL		0x00011144
#define SXE_SB_IOSF_INDIRECT_DATA		0x00011148

#define SXE_SB_IOSF_CTRL_ADDR_SHIFT		0
#define SXE_SB_IOSF_CTRL_ADDR_MASK		0xFF
#define SXE_SB_IOSF_CTRL_RESP_STAT_SHIFT	18
#define SXE_SB_IOSF_CTRL_RESP_STAT_MASK \
				(0x3 << SXE_SB_IOSF_CTRL_RESP_STAT_SHIFT)
#define SXE_SB_IOSF_CTRL_CMPL_ERR_SHIFT	20
#define SXE_SB_IOSF_CTRL_CMPL_ERR_MASK \
				(0xFF << SXE_SB_IOSF_CTRL_CMPL_ERR_SHIFT)
#define SXE_SB_IOSF_CTRL_TARGET_SELECT_SHIFT	28
#define SXE_SB_IOSF_CTRL_TARGET_SELECT_MASK	0x7
#define SXE_SB_IOSF_CTRL_BUSY_SHIFT		31
#define SXE_SB_IOSF_CTRL_BUSY		BIT(SXE_SB_IOSF_CTRL_BUSY_SHIFT)
#define SXE_SB_IOSF_TARGET_KR_PHY	0

#define SXE_NW_MNG_IF_SEL		0x00011178
#define SXE_NW_MNG_IF_SEL_MDIO_ACT		BIT(1)
#define SXE_NW_MNG_IF_SEL_PHY_SPEED_10M	BIT(17)
#define SXE_NW_MNG_IF_SEL_PHY_SPEED_100M	BIT(18)
#define SXE_NW_MNG_IF_SEL_PHY_SPEED_1G	BIT(19)
#define SXE_NW_MNG_IF_SEL_PHY_SPEED_2_5G	BIT(20)
#define SXE_NW_MNG_IF_SEL_PHY_SPEED_10G	BIT(21)
#define SXE_NW_MNG_IF_SEL_SGMII_ENABLE	BIT(25)
#define SXE_NW_MNG_IF_SEL_INT_PHY_MODE	BIT(24)
#define SXE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT	3
#define SXE_NW_MNG_IF_SEL_MDIO_PHY_ADD	\
				(0x1F << SXE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT)

#endif
