

================================================================
== Vitis HLS Report for 'QAM_Pipeline_VITIS_LOOP_71_2'
================================================================
* Date:           Mon Dec  5 17:16:28 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.017 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     216|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     103|    -|
|Register         |        -|     -|     146|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     146|     319|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_2_fu_220_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_147                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_368                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1049_1_fu_300_p2           |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1049_2_fu_349_p2           |      icmp|   0|  0|  28|          62|           2|
    |icmp_ln1049_fu_272_p2             |      icmp|   0|  0|  28|          63|           1|
    |icmp_ln71_fu_214_p2               |      icmp|   0|  0|  20|          32|          32|
    |out_temp_last_V_fu_373_p2         |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln1049_fu_254_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln114_fu_278_p3            |    select|   0|  0|  16|           1|          17|
    |select_ln29_1_cast_fu_355_p3      |    select|   0|  0|  16|           1|          17|
    |select_ln30_1_cast_fu_306_p3      |    select|   0|  0|  16|           1|          17|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 216|         231|         144|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_out_temp_imag_V_1_phi_fu_192_p6  |  20|          4|   18|         72|
    |ap_sig_allocacmp_k_1                        |   9|          2|   31|         62|
    |data_in_TDATA_blk_n                         |   9|          2|    1|          2|
    |data_out_TDATA_blk_n                        |   9|          2|    1|          2|
    |k_fu_116                                    |   9|          2|   31|         62|
    |out_temp_imag_V_fu_124                      |   9|          2|   22|         44|
    |out_temp_real_V_fu_120                      |  20|          4|    6|         24|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 103|         22|  112|        272|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_116                 |  31|   0|   31|          0|
    |out_temp_imag_V_fu_124   |  22|   0|   22|          0|
    |out_temp_last_V_reg_484  |   1|   0|    1|          0|
    |out_temp_real_V_fu_120   |   6|   0|   22|         16|
    |p_Val2_s_reg_447         |  64|   0|   64|          0|
    |tmp_1_reg_452            |   8|   0|    8|          0|
    |tmp_2_reg_457            |   8|   0|    8|          0|
    |tmp_3_reg_462            |   1|   0|    1|          0|
    |tmp_4_reg_467            |   1|   0|    1|          0|
    |tmp_5_reg_472            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 146|   0|  162|         16|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  QAM_Pipeline_VITIS_LOOP_71_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  QAM_Pipeline_VITIS_LOOP_71_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  QAM_Pipeline_VITIS_LOOP_71_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  QAM_Pipeline_VITIS_LOOP_71_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  QAM_Pipeline_VITIS_LOOP_71_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  QAM_Pipeline_VITIS_LOOP_71_2|  return value|
|data_in_TVALID    |   in|    1|        axis|              data_in_V_data_V|       pointer|
|data_in_TDATA     |   in|   64|        axis|              data_in_V_data_V|       pointer|
|data_out_TREADY   |   in|    1|        axis|             data_out_V_data_V|       pointer|
|data_out_TDATA    |  out|   64|        axis|             data_out_V_data_V|       pointer|
|mul               |   in|   32|     ap_none|                           mul|        scalar|
|sub57             |   in|   32|     ap_none|                         sub57|        scalar|
|data_out_TVALID   |  out|    1|        axis|             data_out_V_dest_V|       pointer|
|data_out_TDEST    |  out|    1|        axis|             data_out_V_dest_V|       pointer|
|data_out_TKEEP    |  out|    8|        axis|             data_out_V_keep_V|       pointer|
|data_out_TSTRB    |  out|    8|        axis|             data_out_V_strb_V|       pointer|
|data_out_TUSER    |  out|    1|        axis|             data_out_V_user_V|       pointer|
|data_out_TLAST    |  out|    1|        axis|             data_out_V_last_V|       pointer|
|data_out_TID      |  out|    1|        axis|               data_out_V_id_V|       pointer|
|data_in_TREADY    |  out|    1|        axis|              data_in_V_dest_V|       pointer|
|data_in_TDEST     |   in|    1|        axis|              data_in_V_dest_V|       pointer|
|data_in_TKEEP     |   in|    8|        axis|              data_in_V_keep_V|       pointer|
|data_in_TSTRB     |   in|    8|        axis|              data_in_V_strb_V|       pointer|
|data_in_TUSER     |   in|    1|        axis|              data_in_V_user_V|       pointer|
|data_in_TLAST     |   in|    1|        axis|              data_in_V_last_V|       pointer|
|data_in_TID       |   in|    1|        axis|                data_in_V_id_V|       pointer|
|qam_num_2_reload  |   in|   32|     ap_none|              qam_num_2_reload|        scalar|
+------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_temp_real_V = alloca i32 1"   --->   Operation 6 'alloca' 'out_temp_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_temp_imag_V = alloca i32 1"   --->   Operation 7 'alloca' 'out_temp_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%qam_num_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qam_num_2_reload"   --->   Operation 22 'read' 'qam_num_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub57_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub57"   --->   Operation 23 'read' 'sub57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 24 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %k"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k" [../QAM.cpp:71]   --->   Operation 27 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k_1" [../QAM.cpp:71]   --->   Operation 28 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln71 = icmp_slt  i32 %k_cast, i32 %mul_read" [../QAM.cpp:71]   --->   Operation 30 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%k_2 = add i31 %k_1, i31 1" [../QAM.cpp:71]   --->   Operation 31 'add' 'k_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge.loopexit.exitStub, void %.split" [../QAM.cpp:71]   --->   Operation 32 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../QAM.cpp:29]   --->   Operation 33 'specloopname' 'specloopname_ln29' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 34 'read' 'empty' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue i84 %empty"   --->   Operation 35 'extractvalue' 'p_Val2_s' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i84 %empty"   --->   Operation 36 'extractvalue' 'tmp_1' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue i84 %empty"   --->   Operation 37 'extractvalue' 'tmp_2' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue i84 %empty"   --->   Operation 38 'extractvalue' 'tmp_3' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = extractvalue i84 %empty"   --->   Operation 39 'extractvalue' 'tmp_4' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = extractvalue i84 %empty"   --->   Operation 40 'extractvalue' 'tmp_5' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.58ns)   --->   "%switch_ln75 = switch i32 %qam_num_2_reload_read, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196, i32 16, void, i32 4, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit99" [../QAM.cpp:75]   --->   Operation 41 'switch' 'switch_ln75' <Predicate = (icmp_ln71)> <Delay = 0.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_1 = trunc i64 %p_Val2_s"   --->   Operation 42 'trunc' 'ret_1' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln1049 = select i1 %ret_1, i22 32768, i22 4161536"   --->   Operation 43 'select' 'select_ln1049' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %p_Val2_s, i32 1, i32 63"   --->   Operation 44 'partselect' 'tmp' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln1049 = icmp_eq  i63 %tmp, i63 0"   --->   Operation 45 'icmp' 'icmp_ln1049' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln114 = select i1 %icmp_ln1049, i22 4161536, i22 32768" [../QAM.cpp:114]   --->   Operation 46 'select' 'select_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln114 = store i22 %select_ln1049, i22 %out_temp_imag_V" [../QAM.cpp:114]   --->   Operation 47 'store' 'store_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.52ns)   --->   "%store_ln114 = store i22 %select_ln114, i22 %out_temp_real_V" [../QAM.cpp:114]   --->   Operation 48 'store' 'store_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.52>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196" [../QAM.cpp:114]   --->   Operation 49 'br' 'br_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret = trunc i64 %p_Val2_s"   --->   Operation 50 'trunc' 'ret' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.58ns)   --->   "%switch_ln76 = switch i2 %ret, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit237, i2 0, void %._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293_crit_edge, i2 1, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293" [../QAM.cpp:76]   --->   Operation 51 'switch' 'switch_ln76' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.58>
ST_1 : Operation 52 [1/1] (0.47ns)   --->   "%br_ln76 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293" [../QAM.cpp:76]   --->   Operation 52 'br' 'br_ln76' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret == 0)> <Delay = 0.47>
ST_1 : Operation 53 [1/1] (0.44ns)   --->   "%icmp_ln1049_1 = icmp_eq  i2 %ret, i2 2"   --->   Operation 53 'icmp' 'icmp_ln1049_1' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret != 0 & ret != 1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.36ns)   --->   "%select_ln30_1_cast = select i1 %icmp_ln1049_1, i18 98304, i18 32768"   --->   Operation 54 'select' 'select_ln30_1_cast' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret != 0 & ret != 1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293"   --->   Operation 55 'br' 'br_ln0' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret != 0 & ret != 1)> <Delay = 0.47>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_temp_imag_V_1 = phi i18 %select_ln30_1_cast, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit237, i18 163840, void %._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293_crit_edge, i18 229376, void"   --->   Operation 56 'phi' 'out_temp_imag_V_1' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i18 %out_temp_imag_V_1" [../QAM.cpp:30]   --->   Operation 57 'sext' 'sext_ln30' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_Val2_s, i32 2, i32 63" [../QAM.cpp:88]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.58ns)   --->   "%switch_ln88 = switch i62 %trunc_ln, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit138, i62 0, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196_crit_edge, i62 1, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196_crit_edge28" [../QAM.cpp:88]   --->   Operation 59 'switch' 'switch_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.58>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln88 = store i22 %sext_ln30, i22 %out_temp_imag_V" [../QAM.cpp:88]   --->   Operation 60 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 1)> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.52ns)   --->   "%store_ln88 = store i22 4161536, i22 %out_temp_real_V" [../QAM.cpp:88]   --->   Operation 61 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 1)> <Delay = 0.52>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln88 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196" [../QAM.cpp:88]   --->   Operation 62 'br' 'br_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln88 = store i22 %sext_ln30, i22 %out_temp_imag_V" [../QAM.cpp:88]   --->   Operation 63 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 0)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.52ns)   --->   "%store_ln88 = store i22 4096000, i22 %out_temp_real_V" [../QAM.cpp:88]   --->   Operation 64 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 0)> <Delay = 0.52>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln88 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196" [../QAM.cpp:88]   --->   Operation 65 'br' 'br_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.13ns)   --->   "%icmp_ln1049_2 = icmp_eq  i62 %trunc_ln, i62 2"   --->   Operation 66 'icmp' 'icmp_ln1049_2' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.36ns)   --->   "%select_ln29_1_cast = select i1 %icmp_ln1049_2, i22 98304, i22 32768"   --->   Operation 67 'select' 'select_ln29_1_cast' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln30 = store i22 %sext_ln30, i22 %out_temp_imag_V" [../QAM.cpp:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.52ns)   --->   "%store_ln1049 = store i22 %select_ln29_1_cast, i22 %out_temp_real_V"   --->   Operation 69 'store' 'store_ln1049' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.52>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.99ns)   --->   "%out_temp_last_V = icmp_eq  i32 %k_cast, i32 %sub57_read" [../QAM.cpp:120]   --->   Operation 71 'icmp' 'out_temp_last_V' <Predicate = (icmp_ln71)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln71 = store i31 %k_2, i31 %k" [../QAM.cpp:71]   --->   Operation 72 'store' 'store_ln71' <Predicate = (icmp_ln71)> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i22 %out_temp_real_V"   --->   Operation 73 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i22 %out_temp_imag_V"   --->   Operation 74 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i22, i64 %p_Val2_s, i22 %p_Val2_3, i32 32, i32 53"   --->   Operation 75 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i64 @llvm.part.set.i64.i22, i64 %p_Result_s, i22 %p_Val2_4, i32 0, i32 21"   --->   Operation 76 'partset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_1, i8 %tmp_1, i8 %tmp_2, i1 %tmp_3, i1 %out_temp_last_V, i1 %tmp_4, i1 %tmp_5"   --->   Operation 77 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ qam_num_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca       ) [ 010]
out_temp_real_V       (alloca       ) [ 011]
out_temp_imag_V       (alloca       ) [ 011]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
qam_num_2_reload_read (read         ) [ 011]
sub57_read            (read         ) [ 000]
mul_read              (read         ) [ 000]
store_ln0             (store        ) [ 000]
br_ln0                (br           ) [ 000]
k_1                   (load         ) [ 000]
k_cast                (zext         ) [ 000]
specpipeline_ln0      (specpipeline ) [ 000]
icmp_ln71             (icmp         ) [ 011]
k_2                   (add          ) [ 000]
br_ln71               (br           ) [ 000]
specloopname_ln29     (specloopname ) [ 000]
empty                 (read         ) [ 000]
p_Val2_s              (extractvalue ) [ 011]
tmp_1                 (extractvalue ) [ 011]
tmp_2                 (extractvalue ) [ 011]
tmp_3                 (extractvalue ) [ 011]
tmp_4                 (extractvalue ) [ 011]
tmp_5                 (extractvalue ) [ 011]
switch_ln75           (switch       ) [ 000]
ret_1                 (trunc        ) [ 000]
select_ln1049         (select       ) [ 000]
tmp                   (partselect   ) [ 000]
icmp_ln1049           (icmp         ) [ 000]
select_ln114          (select       ) [ 000]
store_ln114           (store        ) [ 000]
store_ln114           (store        ) [ 000]
br_ln114              (br           ) [ 000]
ret                   (trunc        ) [ 011]
switch_ln76           (switch       ) [ 000]
br_ln76               (br           ) [ 000]
icmp_ln1049_1         (icmp         ) [ 000]
select_ln30_1_cast    (select       ) [ 000]
br_ln0                (br           ) [ 000]
out_temp_imag_V_1     (phi          ) [ 000]
sext_ln30             (sext         ) [ 000]
trunc_ln              (partselect   ) [ 010]
switch_ln88           (switch       ) [ 000]
store_ln88            (store        ) [ 000]
store_ln88            (store        ) [ 000]
br_ln88               (br           ) [ 000]
store_ln88            (store        ) [ 000]
store_ln88            (store        ) [ 000]
br_ln88               (br           ) [ 000]
icmp_ln1049_2         (icmp         ) [ 000]
select_ln29_1_cast    (select       ) [ 000]
store_ln30            (store        ) [ 000]
store_ln1049          (store        ) [ 000]
br_ln0                (br           ) [ 000]
out_temp_last_V       (icmp         ) [ 011]
store_ln71            (store        ) [ 000]
p_Val2_3              (load         ) [ 000]
p_Val2_4              (load         ) [ 000]
p_Result_s            (partset      ) [ 000]
p_Result_1            (partset      ) [ 000]
write_ln304           (write        ) [ 000]
br_ln0                (br           ) [ 000]
ret_ln0               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub57">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub57"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_out_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_in_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_in_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_in_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="qam_num_2_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qam_num_2_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i22"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="k_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_temp_real_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_temp_real_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_temp_imag_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_temp_imag_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="qam_num_2_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qam_num_2_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sub57_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub57_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mul_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="84" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="0" index="3" bw="8" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="1" slack="0"/>
<pin id="155" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln304_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="8" slack="0"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="1" slack="0"/>
<pin id="171" dir="0" index="6" bw="1" slack="0"/>
<pin id="172" dir="0" index="7" bw="1" slack="0"/>
<pin id="173" dir="0" index="8" bw="64" slack="0"/>
<pin id="174" dir="0" index="9" bw="8" slack="1"/>
<pin id="175" dir="0" index="10" bw="8" slack="1"/>
<pin id="176" dir="0" index="11" bw="1" slack="1"/>
<pin id="177" dir="0" index="12" bw="1" slack="1"/>
<pin id="178" dir="0" index="13" bw="1" slack="1"/>
<pin id="179" dir="0" index="14" bw="1" slack="1"/>
<pin id="180" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="out_temp_imag_V_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_temp_imag_V_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_temp_imag_V_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="18" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="16" slack="0"/>
<pin id="198" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_temp_imag_V_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="31" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln71_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Val2_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="84" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="84" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="84" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="84" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="84" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="84" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ret_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln1049_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="22" slack="0"/>
<pin id="257" dir="0" index="2" bw="22" slack="0"/>
<pin id="258" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1049/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="63" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln1049_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="63" slack="0"/>
<pin id="274" dir="0" index="1" bw="63" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln114_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="22" slack="0"/>
<pin id="281" dir="0" index="2" bw="22" slack="0"/>
<pin id="282" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln114_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="0" index="1" bw="22" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln114_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="0" index="1" bw="22" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ret_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln1049_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln30_1_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="18" slack="0"/>
<pin id="309" dir="0" index="2" bw="18" slack="0"/>
<pin id="310" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln30_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="18" slack="0"/>
<pin id="317" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="62" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln88_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="18" slack="0"/>
<pin id="331" dir="0" index="1" bw="22" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln88_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="22" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln88_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="0"/>
<pin id="341" dir="0" index="1" bw="22" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln88_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="0"/>
<pin id="346" dir="0" index="1" bw="22" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln1049_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="62" slack="0"/>
<pin id="351" dir="0" index="1" bw="62" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln29_1_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="22" slack="0"/>
<pin id="358" dir="0" index="2" bw="22" slack="0"/>
<pin id="359" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1_cast/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln30_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="18" slack="0"/>
<pin id="365" dir="0" index="1" bw="22" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln1049_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="18" slack="0"/>
<pin id="370" dir="0" index="1" bw="22" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="out_temp_last_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_temp_last_V/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln71_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="0"/>
<pin id="381" dir="0" index="1" bw="31" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Val2_3_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="22" slack="1"/>
<pin id="386" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Val2_4_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="22" slack="1"/>
<pin id="389" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Result_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="1"/>
<pin id="393" dir="0" index="2" bw="22" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="0" index="4" bw="7" slack="0"/>
<pin id="396" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="0" index="2" bw="22" slack="0"/>
<pin id="405" dir="0" index="3" bw="1" slack="0"/>
<pin id="406" dir="0" index="4" bw="6" slack="0"/>
<pin id="407" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="k_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="0"/>
<pin id="416" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="421" class="1005" name="out_temp_real_V_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="22" slack="0"/>
<pin id="423" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="out_temp_real_V "/>
</bind>
</comp>

<comp id="430" class="1005" name="out_temp_imag_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="22" slack="0"/>
<pin id="432" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="out_temp_imag_V "/>
</bind>
</comp>

<comp id="439" class="1005" name="qam_num_2_reload_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="qam_num_2_reload_read "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln71_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="447" class="1005" name="p_Val2_s_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="1"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_3_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_4_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_5_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="477" class="1005" name="ret_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="1"/>
<pin id="479" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="484" class="1005" name="out_temp_last_V_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_temp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="181"><net_src comp="114" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="90" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="140" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="207" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="146" pin="8"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="146" pin="8"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="146" pin="8"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="146" pin="8"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="146" pin="8"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="146" pin="8"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="226" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="226" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="276"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="76" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="254" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="278" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="226" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="82" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="84" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="86" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="318"><net_src comp="192" pin="6"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="92" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="226" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="94" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="74" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="315" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="315" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="100" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="319" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="102" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="104" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="68" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="315" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="355" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="210" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="134" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="220" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="397"><net_src comp="106" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="384" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="108" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="400"><net_src comp="110" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="408"><net_src comp="106" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="390" pin="5"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="387" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="411"><net_src comp="40" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="412"><net_src comp="112" pin="0"/><net_sink comp="401" pin=4"/></net>

<net id="413"><net_src comp="401" pin="5"/><net_sink comp="164" pin=8"/></net>

<net id="417"><net_src comp="116" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="424"><net_src comp="120" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="433"><net_src comp="124" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="442"><net_src comp="128" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="214" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="226" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="455"><net_src comp="230" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="164" pin=9"/></net>

<net id="460"><net_src comp="234" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="164" pin=10"/></net>

<net id="465"><net_src comp="238" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="164" pin=11"/></net>

<net id="470"><net_src comp="242" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="164" pin=13"/></net>

<net id="475"><net_src comp="246" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="164" pin=14"/></net>

<net id="480"><net_src comp="296" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="373" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="164" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 }
	Port: data_out_V_keep_V | {2 }
	Port: data_out_V_strb_V | {2 }
	Port: data_out_V_user_V | {2 }
	Port: data_out_V_last_V | {2 }
	Port: data_out_V_id_V | {2 }
	Port: data_out_V_dest_V | {2 }
	Port: data_in_V_data_V | {}
	Port: data_in_V_keep_V | {}
	Port: data_in_V_strb_V | {}
	Port: data_in_V_user_V | {}
	Port: data_in_V_last_V | {}
	Port: data_in_V_id_V | {}
	Port: data_in_V_dest_V | {}
 - Input state : 
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : mul | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : sub57 | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_out_V_data_V | {}
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_out_V_keep_V | {}
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_out_V_strb_V | {}
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_out_V_user_V | {}
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_out_V_last_V | {}
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_out_V_id_V | {}
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_out_V_dest_V | {}
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_in_V_data_V | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_in_V_keep_V | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_in_V_strb_V | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_in_V_user_V | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_in_V_last_V | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_in_V_id_V | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : data_in_V_dest_V | {1 }
	Port: QAM_Pipeline_VITIS_LOOP_71_2 : qam_num_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_1 : 1
		k_cast : 2
		icmp_ln71 : 3
		k_2 : 2
		br_ln71 : 4
		ret_1 : 1
		select_ln1049 : 2
		tmp : 1
		icmp_ln1049 : 2
		select_ln114 : 3
		store_ln114 : 3
		store_ln114 : 4
		ret : 1
		switch_ln76 : 2
		icmp_ln1049_1 : 2
		select_ln30_1_cast : 3
		out_temp_imag_V_1 : 4
		sext_ln30 : 5
		trunc_ln : 1
		switch_ln88 : 2
		store_ln88 : 6
		store_ln88 : 1
		store_ln88 : 6
		store_ln88 : 1
		icmp_ln1049_2 : 2
		select_ln29_1_cast : 3
		store_ln30 : 6
		store_ln1049 : 4
		out_temp_last_V : 3
		store_ln71 : 3
	State 2
		p_Result_s : 1
		p_Result_1 : 2
		write_ln304 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          icmp_ln71_fu_214         |    0    |    20   |
|          |         icmp_ln1049_fu_272        |    0    |    28   |
|   icmp   |        icmp_ln1049_1_fu_300       |    0    |    8    |
|          |        icmp_ln1049_2_fu_349       |    0    |    28   |
|          |       out_temp_last_V_fu_373      |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|          |        select_ln1049_fu_254       |    0    |    21   |
|  select  |        select_ln114_fu_278        |    0    |    21   |
|          |     select_ln30_1_cast_fu_306     |    0    |    17   |
|          |     select_ln29_1_cast_fu_355     |    0    |    21   |
|----------|-----------------------------------|---------|---------|
|    add   |             k_2_fu_220            |    0    |    38   |
|----------|-----------------------------------|---------|---------|
|          | qam_num_2_reload_read_read_fu_128 |    0    |    0    |
|   read   |       sub57_read_read_fu_134      |    0    |    0    |
|          |        mul_read_read_fu_140       |    0    |    0    |
|          |         empty_read_fu_146         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln304_write_fu_164     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |           k_cast_fu_210           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          p_Val2_s_fu_226          |    0    |    0    |
|          |            tmp_1_fu_230           |    0    |    0    |
|extractvalue|            tmp_2_fu_234           |    0    |    0    |
|          |            tmp_3_fu_238           |    0    |    0    |
|          |            tmp_4_fu_242           |    0    |    0    |
|          |            tmp_5_fu_246           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |            ret_1_fu_250           |    0    |    0    |
|          |             ret_fu_296            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|             tmp_fu_262            |    0    |    0    |
|          |          trunc_ln_fu_319          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |          sext_ln30_fu_315         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  partset |         p_Result_s_fu_390         |    0    |    0    |
|          |         p_Result_1_fu_401         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   222   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      icmp_ln71_reg_443      |    1   |
|          k_reg_414          |   31   |
|  out_temp_imag_V_1_reg_189  |   18   |
|   out_temp_imag_V_reg_430   |   22   |
|   out_temp_last_V_reg_484   |    1   |
|   out_temp_real_V_reg_421   |   22   |
|       p_Val2_s_reg_447      |   64   |
|qam_num_2_reload_read_reg_439|   32   |
|         ret_reg_477         |    2   |
|        tmp_1_reg_452        |    8   |
|        tmp_2_reg_457        |    8   |
|        tmp_3_reg_462        |    1   |
|        tmp_4_reg_467        |    1   |
|        tmp_5_reg_472        |    1   |
+-----------------------------+--------+
|            Total            |   212  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   222  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   212  |    -   |
+-----------+--------+--------+
|   Total   |   212  |   222  |
+-----------+--------+--------+
