m255
K4
z2
!s11e vcom 2021.4 2021.10, Oct 14 2021
!s11f vlog 2021.4 2021.10, Oct 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code
vagu
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1670215497
!i10b 1
!s100 o2>G7hja0`M]EDn[oJJ3E3
IB`b>5B1Q<:P;MAGAaRQVV3
S1
Z2 dC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code
Z3 w1670192035
Z4 8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/address_gen.sv
Z5 FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/address_gen.sv
!i122 763
L0 3 37
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OT;L;2021.4;73
r1
!s85 0
31
Z8 !s108 1670215497.000000
Z9 !s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/address_gen.sv|
Z10 !s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/address_gen.sv|
!s101 -O0
!i113 1
Z11 o-work work -O0
Z12 tCvgOpt 0
vbutterfly_unit
R0
R1
!i10b 1
!s100 0SJH[_=SeDioM_Di@Y]LK3
IMMiVa;U122?@m;oi7c26`2
S1
R2
R3
Z13 8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/multiplication.sv
Z14 FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/multiplication.sv
!i122 767
L0 2 31
R6
R7
r1
!s85 0
31
R8
Z15 !s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/multiplication.sv|
Z16 !s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/multiplication.sv|
!s101 -O0
!i113 1
R11
R12
vcomplex_multiplier
R0
R1
!i10b 1
!s100 OTV5d41_BQj2g[MQF;:mT1
IBYWI9^<5UD@cbMF=]LYQ[1
S1
R2
R3
R13
R14
!i122 767
L0 36 31
R6
R7
r1
!s85 0
31
R8
R15
R16
!s101 -O0
!i113 1
R11
R12
vExtend32
R0
R1
!i10b 1
!s100 Q9fkOkSH<2Zf8G02@@CI?0
I0G5?<6>h5E2GNAEGf`gWn2
S1
R2
Z17 w1670215093
Z18 8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/spi.sv
Z19 FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/spi.sv
!i122 768
L0 150 8
R6
R7
r1
!s85 0
31
R8
Z20 !s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/spi.sv|
Z21 !s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/spi.sv|
!s101 -O0
!i113 1
R11
R12
n@extend32
vfft
R0
R1
!i10b 1
!s100 ZG3]k8o7XY<02[L5_>6:M3
Ibh:7LabN0L4dfC1aHPAD>3
S1
R2
w1670215491
8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft.sv
FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft.sv
!i122 764
L0 56 56
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft.sv|
!s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft.sv|
!s101 -O0
!i113 1
R11
R12
vfft_controller
R0
R1
!i10b 1
!s100 cV20Z<_DY8a=XM05HXL_m2
IWbBJ3C0G37m]o@[<ZF7^B2
S1
R2
R3
Z22 8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft_controller.sv
Z23 FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft_controller.sv
!i122 765
L0 2 72
R6
R7
r1
!s85 0
31
R8
Z24 !s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft_controller.sv|
Z25 !s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft_controller.sv|
!s101 -O0
!i113 1
R11
R12
vfft_counter
R0
R1
!i10b 1
!s100 _TXEkAI4:Xj2Wl2QWe6X23
I7YUFYg>hiM44`dEj=zGjZ0
S1
R2
R3
R22
R23
!i122 765
L0 76 21
R6
R7
r1
!s85 0
31
R8
R24
R25
!s101 -O0
!i113 1
R11
R12
vfft_in_flop
R0
R1
!i10b 1
!s100 ]FBnRLJU5S5V8aV<cdLWb1
Ij=_eZ=[9MbiMT91PlgJ303
S1
R2
R17
R18
R19
!i122 768
L0 81 67
R6
R7
r1
!s85 0
31
R8
R20
R21
!s101 -O0
!i113 1
R11
R12
vfft_out_flop
R0
R1
!i10b 1
!s100 H5fKjKf=MgnZg29zX_6EE0
Ii_5=nREMNBGPmMYOoL>D11
S1
R2
R17
R18
R19
!i122 768
L0 34 44
R6
R7
r1
!s85 0
31
R8
R20
R21
!s101 -O0
!i113 1
R11
R12
vfft_spi
R0
R1
!i10b 1
!s100 9:XMfS8AnjXA>7=>N6gB=2
IAFmLZbZK6@YKckXZH?gF:1
S1
R2
R17
R18
R19
!i122 768
L0 1 31
R6
R7
r1
!s85 0
31
R8
R20
R21
!s101 -O0
!i113 1
R11
R12
vfft_testbench
R0
Z26 !s110 1670215498
!i10b 1
!s100 0@MzQL1hYI[:3Di8?0P?`3
IK1=15MkbPJZRQmEkbm[GU3
S1
R2
R3
8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench.sv
FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench.sv
!i122 769
L0 3 79
R6
R7
r1
!s85 0
31
Z27 !s108 1670215498.000000
!s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench.sv|
!s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench.sv|
!s101 -O0
!i113 1
R11
R12
vfft_testbench_spi
R0
R26
!i10b 1
!s100 @S6:LeI<S>Ndhd[PnAGLj2
IMH[lF_fA1IUIkUk9Rgl>k1
S1
R2
R3
8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_spi.sv
FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_spi.sv
!i122 771
L0 3 62
R6
R7
r1
!s85 0
31
R27
!s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_spi.sv|
!s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_spi.sv|
!s101 -O0
!i113 1
R11
R12
vmultiplier
R0
R1
!i10b 1
!s100 klkXd`nYPz8kSEIgEGQe70
I?J0;B5h0Ik4dRN[TeIgbR2
S1
R2
R3
R13
R14
!i122 767
L0 70 13
R6
R7
r1
!s85 0
31
R8
R15
R16
!s101 -O0
!i113 1
R11
R12
vprocessing_agu
R0
R1
!i10b 1
!s100 g5DK82R^:n787R:3RQF6E0
ITnV[947k=Y4TUbo22[RIX1
S1
R2
R3
R4
R5
!i122 763
L0 42 32
R6
R7
r1
!s85 0
31
R8
R9
R10
!s101 -O0
!i113 1
R11
R12
vram
R0
R1
!i10b 1
!s100 SUjHiA[gS;nz[AOTRmaz<1
I><HUm6:^PgKalBdabOf0d2
S1
R2
R3
Z28 8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/memory_units.sv
Z29 FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/memory_units.sv
!i122 766
L0 4 16
R6
R7
r1
!s85 0
31
R8
Z30 !s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/memory_units.sv|
Z31 !s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/memory_units.sv|
!s101 -O0
!i113 1
R11
R12
vreverse_bits
R0
R1
!i10b 1
!s100 GbWKIST2ie]F86e9KG5jm0
IIhWE=<d3FaI@?6Y[7W^:n2
S1
R2
R3
R4
R5
!i122 763
L0 76 9
R6
R7
r1
!s85 0
31
R8
R9
R10
!s101 -O0
!i113 1
R11
R12
vspi
R0
!s125 LATTICE_CONN
!s110 1668819271
R6
r1
!s85 0
!i10b 1
!s100 0K?l^5;UIaBo@A=laAOfg2
I5YT^hb^6EWVd]^cOgifO;1
S1
R2
w1668724752
R18
R19
!i122 70
L0 1 2
R7
31
!s108 1668819271.000000
R20
R21
!s101 -O0
!i113 1
R11
R12
vtestbench_main
R0
R26
!i10b 1
!s100 LDHk_jB8R5KfK]dmImmHD0
IiVYemHN3N7POCBfB6DAV>2
S1
R2
w1670213883
8C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_main.sv
FC:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_main.sv
!i122 770
L0 8 73
R6
R7
r1
!s85 0
31
R27
!s107 C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_main.sv|
!s90 -reportprogress|300|-work|work|C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/testbench_main.sv|
!s101 -O0
!i113 1
R11
R12
vtwiddle_rom
R0
R1
!i10b 1
!s100 _RCHk<[1`1e5JBMYUcB=P1
IQh=L4?c02lF0KBK0Y]kUa3
S1
R2
R3
R28
R29
!i122 766
L0 22 15
R6
R7
r1
!s85 0
31
R8
R30
R31
!s101 -O0
!i113 1
R11
R12
