

================================================================
== Vitis HLS Report for 'mmult_Pipeline_readA'
================================================================
* Date:           Sun Dec 29 07:21:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Systolic_Array_Tiling
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     227|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      152|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      152|     344|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_674_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln79_fu_719_p2         |         +|   0|  0|  39|          32|           1|
    |j_6_fu_700_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_669_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln78_fu_683_p2        |      icmp|   0|  0|  20|          32|          32|
    |i_fu_725_p3                |    select|   0|  0|  32|           1|          32|
    |j_5_fu_688_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 227|         166|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_2_fu_180               |   9|          2|   32|         64|
    |j_fu_176                 |   9|          2|   32|         64|
    |loc_fu_184               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         24|  101|        210|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |gmem0_addr_read_reg_823           |  32|   0|   32|          0|
    |i_2_fu_180                        |  32|   0|   32|          0|
    |icmp_ln78_reg_814                 |   1|   0|    1|          0|
    |icmp_ln78_reg_814_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_fu_176                          |  32|   0|   32|          0|
    |loc_fu_184                        |  32|   0|   32|          0|
    |trunc_ln82_reg_819                |   5|   0|    5|          0|
    |trunc_ln82_reg_819_pp0_iter1_reg  |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 152|   0|  152|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                 gmem0|       pointer|
|sext_ln82             |   in|   62|     ap_none|             sext_ln82|        scalar|
|mul                   |   in|   32|     ap_none|                   mul|        scalar|
|a_col                 |   in|   32|     ap_none|                 a_col|        scalar|
|a                     |   in|   64|     ap_none|                     a|        scalar|
|localA_address0       |  out|    5|   ap_memory|                localA|         array|
|localA_ce0            |  out|    1|   ap_memory|                localA|         array|
|localA_we0            |  out|    1|   ap_memory|                localA|         array|
|localA_d0             |  out|   32|   ap_memory|                localA|         array|
|localA_1_address0     |  out|    5|   ap_memory|              localA_1|         array|
|localA_1_ce0          |  out|    1|   ap_memory|              localA_1|         array|
|localA_1_we0          |  out|    1|   ap_memory|              localA_1|         array|
|localA_1_d0           |  out|   32|   ap_memory|              localA_1|         array|
|localA_2_address0     |  out|    5|   ap_memory|              localA_2|         array|
|localA_2_ce0          |  out|    1|   ap_memory|              localA_2|         array|
|localA_2_we0          |  out|    1|   ap_memory|              localA_2|         array|
|localA_2_d0           |  out|   32|   ap_memory|              localA_2|         array|
|localA_3_address0     |  out|    5|   ap_memory|              localA_3|         array|
|localA_3_ce0          |  out|    1|   ap_memory|              localA_3|         array|
|localA_3_we0          |  out|    1|   ap_memory|              localA_3|         array|
|localA_3_d0           |  out|   32|   ap_memory|              localA_3|         array|
|localA_4_address0     |  out|    5|   ap_memory|              localA_4|         array|
|localA_4_ce0          |  out|    1|   ap_memory|              localA_4|         array|
|localA_4_we0          |  out|    1|   ap_memory|              localA_4|         array|
|localA_4_d0           |  out|   32|   ap_memory|              localA_4|         array|
|localA_5_address0     |  out|    5|   ap_memory|              localA_5|         array|
|localA_5_ce0          |  out|    1|   ap_memory|              localA_5|         array|
|localA_5_we0          |  out|    1|   ap_memory|              localA_5|         array|
|localA_5_d0           |  out|   32|   ap_memory|              localA_5|         array|
|localA_6_address0     |  out|    5|   ap_memory|              localA_6|         array|
|localA_6_ce0          |  out|    1|   ap_memory|              localA_6|         array|
|localA_6_we0          |  out|    1|   ap_memory|              localA_6|         array|
|localA_6_d0           |  out|   32|   ap_memory|              localA_6|         array|
|localA_7_address0     |  out|    5|   ap_memory|              localA_7|         array|
|localA_7_ce0          |  out|    1|   ap_memory|              localA_7|         array|
|localA_7_we0          |  out|    1|   ap_memory|              localA_7|         array|
|localA_7_d0           |  out|   32|   ap_memory|              localA_7|         array|
|localA_8_address0     |  out|    5|   ap_memory|              localA_8|         array|
|localA_8_ce0          |  out|    1|   ap_memory|              localA_8|         array|
|localA_8_we0          |  out|    1|   ap_memory|              localA_8|         array|
|localA_8_d0           |  out|   32|   ap_memory|              localA_8|         array|
|localA_9_address0     |  out|    5|   ap_memory|              localA_9|         array|
|localA_9_ce0          |  out|    1|   ap_memory|              localA_9|         array|
|localA_9_we0          |  out|    1|   ap_memory|              localA_9|         array|
|localA_9_d0           |  out|   32|   ap_memory|              localA_9|         array|
|localA_10_address0    |  out|    5|   ap_memory|             localA_10|         array|
|localA_10_ce0         |  out|    1|   ap_memory|             localA_10|         array|
|localA_10_we0         |  out|    1|   ap_memory|             localA_10|         array|
|localA_10_d0          |  out|   32|   ap_memory|             localA_10|         array|
|localA_11_address0    |  out|    5|   ap_memory|             localA_11|         array|
|localA_11_ce0         |  out|    1|   ap_memory|             localA_11|         array|
|localA_11_we0         |  out|    1|   ap_memory|             localA_11|         array|
|localA_11_d0          |  out|   32|   ap_memory|             localA_11|         array|
|localA_12_address0    |  out|    5|   ap_memory|             localA_12|         array|
|localA_12_ce0         |  out|    1|   ap_memory|             localA_12|         array|
|localA_12_we0         |  out|    1|   ap_memory|             localA_12|         array|
|localA_12_d0          |  out|   32|   ap_memory|             localA_12|         array|
|localA_13_address0    |  out|    5|   ap_memory|             localA_13|         array|
|localA_13_ce0         |  out|    1|   ap_memory|             localA_13|         array|
|localA_13_we0         |  out|    1|   ap_memory|             localA_13|         array|
|localA_13_d0          |  out|   32|   ap_memory|             localA_13|         array|
|localA_14_address0    |  out|    5|   ap_memory|             localA_14|         array|
|localA_14_ce0         |  out|    1|   ap_memory|             localA_14|         array|
|localA_14_we0         |  out|    1|   ap_memory|             localA_14|         array|
|localA_14_d0          |  out|   32|   ap_memory|             localA_14|         array|
|localA_15_address0    |  out|    5|   ap_memory|             localA_15|         array|
|localA_15_ce0         |  out|    1|   ap_memory|             localA_15|         array|
|localA_15_we0         |  out|    1|   ap_memory|             localA_15|         array|
|localA_15_d0          |  out|   32|   ap_memory|             localA_15|         array|
|localA_16_address0    |  out|    5|   ap_memory|             localA_16|         array|
|localA_16_ce0         |  out|    1|   ap_memory|             localA_16|         array|
|localA_16_we0         |  out|    1|   ap_memory|             localA_16|         array|
|localA_16_d0          |  out|   32|   ap_memory|             localA_16|         array|
|localA_17_address0    |  out|    5|   ap_memory|             localA_17|         array|
|localA_17_ce0         |  out|    1|   ap_memory|             localA_17|         array|
|localA_17_we0         |  out|    1|   ap_memory|             localA_17|         array|
|localA_17_d0          |  out|   32|   ap_memory|             localA_17|         array|
|localA_18_address0    |  out|    5|   ap_memory|             localA_18|         array|
|localA_18_ce0         |  out|    1|   ap_memory|             localA_18|         array|
|localA_18_we0         |  out|    1|   ap_memory|             localA_18|         array|
|localA_18_d0          |  out|   32|   ap_memory|             localA_18|         array|
|localA_19_address0    |  out|    5|   ap_memory|             localA_19|         array|
|localA_19_ce0         |  out|    1|   ap_memory|             localA_19|         array|
|localA_19_we0         |  out|    1|   ap_memory|             localA_19|         array|
|localA_19_d0          |  out|   32|   ap_memory|             localA_19|         array|
|localA_20_address0    |  out|    5|   ap_memory|             localA_20|         array|
|localA_20_ce0         |  out|    1|   ap_memory|             localA_20|         array|
|localA_20_we0         |  out|    1|   ap_memory|             localA_20|         array|
|localA_20_d0          |  out|   32|   ap_memory|             localA_20|         array|
|localA_21_address0    |  out|    5|   ap_memory|             localA_21|         array|
|localA_21_ce0         |  out|    1|   ap_memory|             localA_21|         array|
|localA_21_we0         |  out|    1|   ap_memory|             localA_21|         array|
|localA_21_d0          |  out|   32|   ap_memory|             localA_21|         array|
|localA_22_address0    |  out|    5|   ap_memory|             localA_22|         array|
|localA_22_ce0         |  out|    1|   ap_memory|             localA_22|         array|
|localA_22_we0         |  out|    1|   ap_memory|             localA_22|         array|
|localA_22_d0          |  out|   32|   ap_memory|             localA_22|         array|
|localA_23_address0    |  out|    5|   ap_memory|             localA_23|         array|
|localA_23_ce0         |  out|    1|   ap_memory|             localA_23|         array|
|localA_23_we0         |  out|    1|   ap_memory|             localA_23|         array|
|localA_23_d0          |  out|   32|   ap_memory|             localA_23|         array|
|localA_24_address0    |  out|    5|   ap_memory|             localA_24|         array|
|localA_24_ce0         |  out|    1|   ap_memory|             localA_24|         array|
|localA_24_we0         |  out|    1|   ap_memory|             localA_24|         array|
|localA_24_d0          |  out|   32|   ap_memory|             localA_24|         array|
|localA_25_address0    |  out|    5|   ap_memory|             localA_25|         array|
|localA_25_ce0         |  out|    1|   ap_memory|             localA_25|         array|
|localA_25_we0         |  out|    1|   ap_memory|             localA_25|         array|
|localA_25_d0          |  out|   32|   ap_memory|             localA_25|         array|
|localA_26_address0    |  out|    5|   ap_memory|             localA_26|         array|
|localA_26_ce0         |  out|    1|   ap_memory|             localA_26|         array|
|localA_26_we0         |  out|    1|   ap_memory|             localA_26|         array|
|localA_26_d0          |  out|   32|   ap_memory|             localA_26|         array|
|localA_27_address0    |  out|    5|   ap_memory|             localA_27|         array|
|localA_27_ce0         |  out|    1|   ap_memory|             localA_27|         array|
|localA_27_we0         |  out|    1|   ap_memory|             localA_27|         array|
|localA_27_d0          |  out|   32|   ap_memory|             localA_27|         array|
|localA_28_address0    |  out|    5|   ap_memory|             localA_28|         array|
|localA_28_ce0         |  out|    1|   ap_memory|             localA_28|         array|
|localA_28_we0         |  out|    1|   ap_memory|             localA_28|         array|
|localA_28_d0          |  out|   32|   ap_memory|             localA_28|         array|
|localA_29_address0    |  out|    5|   ap_memory|             localA_29|         array|
|localA_29_ce0         |  out|    1|   ap_memory|             localA_29|         array|
|localA_29_we0         |  out|    1|   ap_memory|             localA_29|         array|
|localA_29_d0          |  out|   32|   ap_memory|             localA_29|         array|
|localA_30_address0    |  out|    5|   ap_memory|             localA_30|         array|
|localA_30_ce0         |  out|    1|   ap_memory|             localA_30|         array|
|localA_30_we0         |  out|    1|   ap_memory|             localA_30|         array|
|localA_30_d0          |  out|   32|   ap_memory|             localA_30|         array|
|localA_31_address0    |  out|    5|   ap_memory|             localA_31|         array|
|localA_31_ce0         |  out|    1|   ap_memory|             localA_31|         array|
|localA_31_we0         |  out|    1|   ap_memory|             localA_31|         array|
|localA_31_d0          |  out|   32|   ap_memory|             localA_31|         array|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loc = alloca i32 1"   --->   Operation 14 'alloca' 'loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 15 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln82_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln82"   --->   Operation 16 'read' 'sext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln82_cast = sext i62 %sext_ln82_read"   --->   Operation 17 'sext' 'sext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln82_cast" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 18 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 19 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %loc"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 23 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 24 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 25 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 25 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 26 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 26 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 27 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%a5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 28 'read' 'a5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%a_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_col"   --->   Operation 29 'read' 'a_col_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_4, void @empty_14, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.35>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%loc_2 = load i32 %loc" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 33 'load' 'loc_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_eq  i32 %loc_2, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 35 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln76 = add i32 %loc_2, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 36 'add' 'add_ln76' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.body39.split, void %readB.loopexit.exitStub" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 37 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 38 'load' 'j_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln78 = icmp_eq  i32 %j_load, i32 %a_col_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 39 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.22ns)   --->   "%j_5 = select i1 %icmp_ln78, i32 0, i32 %j_load" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 40 'select' 'j_5' <Predicate = (!icmp_ln76)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %j_5" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 41 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.34ns)   --->   "%switch_ln82 = switch i5 %trunc_ln82, void %arrayidx4716.case.31, i5 0, void %arrayidx4716.case.0, i5 1, void %arrayidx4716.case.1, i5 2, void %arrayidx4716.case.2, i5 3, void %arrayidx4716.case.3, i5 4, void %arrayidx4716.case.4, i5 5, void %arrayidx4716.case.5, i5 6, void %arrayidx4716.case.6, i5 7, void %arrayidx4716.case.7, i5 8, void %arrayidx4716.case.8, i5 9, void %arrayidx4716.case.9, i5 10, void %arrayidx4716.case.10, i5 11, void %arrayidx4716.case.11, i5 12, void %arrayidx4716.case.12, i5 13, void %arrayidx4716.case.13, i5 14, void %arrayidx4716.case.14, i5 15, void %arrayidx4716.case.15, i5 16, void %arrayidx4716.case.16, i5 17, void %arrayidx4716.case.17, i5 18, void %arrayidx4716.case.18, i5 19, void %arrayidx4716.case.19, i5 20, void %arrayidx4716.case.20, i5 21, void %arrayidx4716.case.21, i5 22, void %arrayidx4716.case.22, i5 23, void %arrayidx4716.case.23, i5 24, void %arrayidx4716.case.24, i5 25, void %arrayidx4716.case.25, i5 26, void %arrayidx4716.case.26, i5 27, void %arrayidx4716.case.27, i5 28, void %arrayidx4716.case.28, i5 29, void %arrayidx4716.case.29, i5 30, void %arrayidx4716.case.30" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 42 'switch' 'switch_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.34>
ST_8 : Operation 43 [1/1] (0.88ns)   --->   "%j_6 = add i32 %j_5, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 43 'add' 'j_6' <Predicate = (!icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %add_ln76, i32 %loc" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 44 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.38>
ST_8 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %j_6, i32 %j" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 45 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem0_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 46 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.80>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%i_2_load = load i32 %i_2" [Systolic_Array_Tiling/src/mmult_tiling.cpp:79]   --->   Operation 47 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [Systolic_Array_Tiling/src/mmult_tiling.cpp:77]   --->   Operation 48 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 49 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.88ns)   --->   "%add_ln79 = add i32 %i_2_load, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:79]   --->   Operation 50 'add' 'add_ln79' <Predicate = (icmp_ln78)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (0.22ns)   --->   "%i = select i1 %icmp_ln78, i32 %add_ln79, i32 %i_2_load" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 51 'select' 'i' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i32 %i" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 52 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%localA_addr = getelementptr i32 %localA, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 53 'getelementptr' 'localA_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%localA_1_addr = getelementptr i32 %localA_1, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 54 'getelementptr' 'localA_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%localA_2_addr = getelementptr i32 %localA_2, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 55 'getelementptr' 'localA_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%localA_3_addr = getelementptr i32 %localA_3, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 56 'getelementptr' 'localA_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%localA_4_addr = getelementptr i32 %localA_4, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 57 'getelementptr' 'localA_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%localA_5_addr = getelementptr i32 %localA_5, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 58 'getelementptr' 'localA_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%localA_6_addr = getelementptr i32 %localA_6, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 59 'getelementptr' 'localA_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%localA_7_addr = getelementptr i32 %localA_7, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 60 'getelementptr' 'localA_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%localA_8_addr = getelementptr i32 %localA_8, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 61 'getelementptr' 'localA_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%localA_9_addr = getelementptr i32 %localA_9, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 62 'getelementptr' 'localA_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%localA_10_addr = getelementptr i32 %localA_10, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 63 'getelementptr' 'localA_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%localA_11_addr = getelementptr i32 %localA_11, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 64 'getelementptr' 'localA_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%localA_12_addr = getelementptr i32 %localA_12, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 65 'getelementptr' 'localA_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%localA_13_addr = getelementptr i32 %localA_13, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 66 'getelementptr' 'localA_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%localA_14_addr = getelementptr i32 %localA_14, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 67 'getelementptr' 'localA_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%localA_15_addr = getelementptr i32 %localA_15, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 68 'getelementptr' 'localA_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%localA_16_addr = getelementptr i32 %localA_16, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 69 'getelementptr' 'localA_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%localA_17_addr = getelementptr i32 %localA_17, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 70 'getelementptr' 'localA_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%localA_18_addr = getelementptr i32 %localA_18, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 71 'getelementptr' 'localA_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%localA_19_addr = getelementptr i32 %localA_19, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 72 'getelementptr' 'localA_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%localA_20_addr = getelementptr i32 %localA_20, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 73 'getelementptr' 'localA_20_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%localA_21_addr = getelementptr i32 %localA_21, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 74 'getelementptr' 'localA_21_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%localA_22_addr = getelementptr i32 %localA_22, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 75 'getelementptr' 'localA_22_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%localA_23_addr = getelementptr i32 %localA_23, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 76 'getelementptr' 'localA_23_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%localA_24_addr = getelementptr i32 %localA_24, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 77 'getelementptr' 'localA_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%localA_25_addr = getelementptr i32 %localA_25, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 78 'getelementptr' 'localA_25_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%localA_26_addr = getelementptr i32 %localA_26, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 79 'getelementptr' 'localA_26_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%localA_27_addr = getelementptr i32 %localA_27, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 80 'getelementptr' 'localA_27_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%localA_28_addr = getelementptr i32 %localA_28, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 81 'getelementptr' 'localA_28_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%localA_29_addr = getelementptr i32 %localA_29, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 82 'getelementptr' 'localA_29_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%localA_30_addr = getelementptr i32 %localA_30, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 83 'getelementptr' 'localA_30_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%localA_31_addr = getelementptr i32 %localA_31, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 84 'getelementptr' 'localA_31_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_30_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 85 'store' 'store_ln82' <Predicate = (trunc_ln82 == 30)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 86 'br' 'br_ln82' <Predicate = (trunc_ln82 == 30)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_29_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 87 'store' 'store_ln82' <Predicate = (trunc_ln82 == 29)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 88 'br' 'br_ln82' <Predicate = (trunc_ln82 == 29)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_28_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 89 'store' 'store_ln82' <Predicate = (trunc_ln82 == 28)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 90 'br' 'br_ln82' <Predicate = (trunc_ln82 == 28)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_27_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 91 'store' 'store_ln82' <Predicate = (trunc_ln82 == 27)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 92 'br' 'br_ln82' <Predicate = (trunc_ln82 == 27)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_26_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 93 'store' 'store_ln82' <Predicate = (trunc_ln82 == 26)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 94 'br' 'br_ln82' <Predicate = (trunc_ln82 == 26)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_25_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 95 'store' 'store_ln82' <Predicate = (trunc_ln82 == 25)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 96 'br' 'br_ln82' <Predicate = (trunc_ln82 == 25)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_24_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 97 'store' 'store_ln82' <Predicate = (trunc_ln82 == 24)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 98 'br' 'br_ln82' <Predicate = (trunc_ln82 == 24)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_23_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 99 'store' 'store_ln82' <Predicate = (trunc_ln82 == 23)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 100 'br' 'br_ln82' <Predicate = (trunc_ln82 == 23)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_22_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 101 'store' 'store_ln82' <Predicate = (trunc_ln82 == 22)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 102 'br' 'br_ln82' <Predicate = (trunc_ln82 == 22)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_21_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 103 'store' 'store_ln82' <Predicate = (trunc_ln82 == 21)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 104 'br' 'br_ln82' <Predicate = (trunc_ln82 == 21)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_20_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 105 'store' 'store_ln82' <Predicate = (trunc_ln82 == 20)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 106 'br' 'br_ln82' <Predicate = (trunc_ln82 == 20)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_19_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 107 'store' 'store_ln82' <Predicate = (trunc_ln82 == 19)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 108 'br' 'br_ln82' <Predicate = (trunc_ln82 == 19)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_18_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 109 'store' 'store_ln82' <Predicate = (trunc_ln82 == 18)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 110 'br' 'br_ln82' <Predicate = (trunc_ln82 == 18)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_17_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 111 'store' 'store_ln82' <Predicate = (trunc_ln82 == 17)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 112 'br' 'br_ln82' <Predicate = (trunc_ln82 == 17)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_16_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 113 'store' 'store_ln82' <Predicate = (trunc_ln82 == 16)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 114 'br' 'br_ln82' <Predicate = (trunc_ln82 == 16)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_15_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 115 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 116 'br' 'br_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_14_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 117 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 118 'br' 'br_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_13_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 119 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 120 'br' 'br_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_12_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 121 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 122 'br' 'br_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_11_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 123 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 124 'br' 'br_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_10_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 125 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 126 'br' 'br_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_9_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 127 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 128 'br' 'br_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_8_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 129 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 130 'br' 'br_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_7_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 131 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 132 'br' 'br_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_6_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 133 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 134 'br' 'br_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_5_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 135 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 136 'br' 'br_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_4_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 137 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 138 'br' 'br_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_3_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 139 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 140 'br' 'br_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_2_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 141 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 142 'br' 'br_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_1_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 143 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 144 'br' 'br_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 145 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 146 'br' 'br_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_31_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 147 'store' 'store_ln82' <Predicate = (trunc_ln82 == 31)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 148 'br' 'br_ln82' <Predicate = (trunc_ln82 == 31)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %i, i32 %i_2" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 149 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body39" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 150 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 151 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ localA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ localA_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca       ) [ 011111111110]
i_2               (alloca       ) [ 011111111110]
loc               (alloca       ) [ 011111111110]
mul_read          (read         ) [ 001111111110]
sext_ln82_read    (read         ) [ 000000000000]
sext_ln82_cast    (sext         ) [ 000000000000]
gmem0_addr        (getelementptr) [ 001111111110]
store_ln0         (store        ) [ 000000000000]
store_ln0         (store        ) [ 000000000000]
store_ln0         (store        ) [ 000000000000]
a5                (read         ) [ 000000000000]
a_col_read        (read         ) [ 000000001110]
specinterface_ln0 (specinterface) [ 000000000000]
p_rd_req          (readreq      ) [ 000000000000]
br_ln0            (br           ) [ 000000000000]
loc_2             (load         ) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
icmp_ln76         (icmp         ) [ 000000001110]
add_ln76          (add          ) [ 000000000000]
br_ln76           (br           ) [ 000000000000]
j_load            (load         ) [ 000000000000]
icmp_ln78         (icmp         ) [ 000000001110]
j_5               (select       ) [ 000000000000]
trunc_ln82        (trunc        ) [ 000000001110]
switch_ln82       (switch       ) [ 000000000000]
j_6               (add          ) [ 000000000000]
store_ln76        (store        ) [ 000000000000]
store_ln76        (store        ) [ 000000000000]
gmem0_addr_read   (read         ) [ 000000001010]
i_2_load          (load         ) [ 000000000000]
specpipeline_ln77 (specpipeline ) [ 000000000000]
specloopname_ln76 (specloopname ) [ 000000000000]
add_ln79          (add          ) [ 000000000000]
i                 (select       ) [ 000000000000]
zext_ln82         (zext         ) [ 000000000000]
localA_addr       (getelementptr) [ 000000000000]
localA_1_addr     (getelementptr) [ 000000000000]
localA_2_addr     (getelementptr) [ 000000000000]
localA_3_addr     (getelementptr) [ 000000000000]
localA_4_addr     (getelementptr) [ 000000000000]
localA_5_addr     (getelementptr) [ 000000000000]
localA_6_addr     (getelementptr) [ 000000000000]
localA_7_addr     (getelementptr) [ 000000000000]
localA_8_addr     (getelementptr) [ 000000000000]
localA_9_addr     (getelementptr) [ 000000000000]
localA_10_addr    (getelementptr) [ 000000000000]
localA_11_addr    (getelementptr) [ 000000000000]
localA_12_addr    (getelementptr) [ 000000000000]
localA_13_addr    (getelementptr) [ 000000000000]
localA_14_addr    (getelementptr) [ 000000000000]
localA_15_addr    (getelementptr) [ 000000000000]
localA_16_addr    (getelementptr) [ 000000000000]
localA_17_addr    (getelementptr) [ 000000000000]
localA_18_addr    (getelementptr) [ 000000000000]
localA_19_addr    (getelementptr) [ 000000000000]
localA_20_addr    (getelementptr) [ 000000000000]
localA_21_addr    (getelementptr) [ 000000000000]
localA_22_addr    (getelementptr) [ 000000000000]
localA_23_addr    (getelementptr) [ 000000000000]
localA_24_addr    (getelementptr) [ 000000000000]
localA_25_addr    (getelementptr) [ 000000000000]
localA_26_addr    (getelementptr) [ 000000000000]
localA_27_addr    (getelementptr) [ 000000000000]
localA_28_addr    (getelementptr) [ 000000000000]
localA_29_addr    (getelementptr) [ 000000000000]
localA_30_addr    (getelementptr) [ 000000000000]
localA_31_addr    (getelementptr) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln82        (store        ) [ 000000000000]
br_ln82           (br           ) [ 000000000000]
store_ln76        (store        ) [ 000000000000]
br_ln76           (br           ) [ 000000000000]
ret_ln0           (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln82">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_col">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="localA">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="localA_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localA_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="localA_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="localA_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="localA_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="localA_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="localA_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="localA_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="localA_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="localA_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="localA_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="localA_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="localA_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="localA_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="localA_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="localA_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_16"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="localA_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_17"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="localA_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_18"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="localA_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_19"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="localA_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_20"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="localA_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_21"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="localA_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_22"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="localA_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_23"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="localA_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_24"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="localA_25">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_25"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="localA_26">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_26"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="localA_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_27"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="localA_28">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_28"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="localA_29">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_29"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="localA_30">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_30"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="localA_31">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localA_31"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="j_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mul_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln82_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="62" slack="0"/>
<pin id="196" dir="0" index="1" bw="62" slack="0"/>
<pin id="197" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln82_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="a5_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a5/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="a_col_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_col_read/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="gmem0_addr_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="8"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="localA_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_addr/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="localA_1_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_1_addr/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="localA_2_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_2_addr/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="localA_3_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_3_addr/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="localA_4_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_4_addr/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="localA_5_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_5_addr/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="localA_6_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_6_addr/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="localA_7_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_7_addr/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="localA_8_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_8_addr/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="localA_9_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_9_addr/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="localA_10_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_10_addr/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="localA_11_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_11_addr/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="localA_12_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_12_addr/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="localA_13_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_13_addr/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="localA_14_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_14_addr/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="localA_15_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_15_addr/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="localA_16_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_16_addr/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="localA_17_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_17_addr/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="localA_18_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_18_addr/10 "/>
</bind>
</comp>

<comp id="357" class="1004" name="localA_19_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_19_addr/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="localA_20_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_20_addr/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="localA_21_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_21_addr/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="localA_22_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_22_addr/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="localA_23_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_23_addr/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="localA_24_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_24_addr/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="localA_25_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_25_addr/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="localA_26_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_26_addr/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="localA_27_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_27_addr/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="localA_28_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_28_addr/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="localA_29_addr_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_29_addr/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="localA_30_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_30_addr/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="localA_31_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localA_31_addr/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln82_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln82_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln82_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln82_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln82_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln82_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="1"/>
<pin id="481" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln82_access_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln82_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="1"/>
<pin id="493" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln82_access_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="1"/>
<pin id="499" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln82_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln82_access_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="1"/>
<pin id="511" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln82_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln82_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="1"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln82_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln82_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln82_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln82_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln82_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln82_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln82_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln82_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln82_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln82_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln82_access_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln82_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln82_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln82_access_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln82_access_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln82_access_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="1"/>
<pin id="619" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln82_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln82_access_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln82_access_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln82_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="62" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_cast/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="gmem0_addr_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln0_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln0_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln0_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="loc_2_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="7"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loc_2/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln76_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="7"/>
<pin id="672" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln76_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="j_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="7"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln78_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="1"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="j_5_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="32" slack="0"/>
<pin id="692" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_5/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln82_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="j_6_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln76_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="7"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln76_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="7"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="i_2_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="9"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln79_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="2"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln82_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/10 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln76_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="9"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/10 "/>
</bind>
</comp>

<comp id="773" class="1005" name="j_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="780" class="1005" name="i_2_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="787" class="1005" name="loc_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="loc "/>
</bind>
</comp>

<comp id="794" class="1005" name="mul_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_read "/>
</bind>
</comp>

<comp id="800" class="1005" name="gmem0_addr_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="806" class="1005" name="a_col_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_col_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="icmp_ln78_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="2"/>
<pin id="816" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="819" class="1005" name="trunc_ln82_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="2"/>
<pin id="821" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="823" class="1005" name="gmem0_addr_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="74" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="74" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="76" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="78" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="188" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="84" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="166" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="174" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="174" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="174" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="174" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="174" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="174" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="174" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="174" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="174" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="174" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="174" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="174" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="174" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="174" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="174" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="174" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="174" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="174" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="174" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="174" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="174" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="174" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="174" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="174" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="174" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="174" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="174" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="174" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="66" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="174" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="174" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="174" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="174" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="434" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="427" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="420" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="413" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="406" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="399" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="392" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="495"><net_src comp="385" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="378" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="507"><net_src comp="371" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="364" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="519"><net_src comp="357" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="525"><net_src comp="350" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="343" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="537"><net_src comp="336" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="329" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="322" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="315" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="308" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="567"><net_src comp="301" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="294" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="287" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="280" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="273" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="597"><net_src comp="266" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="603"><net_src comp="259" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="252" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="245" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="621"><net_src comp="238" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="627"><net_src comp="231" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="633"><net_src comp="224" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="441" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="194" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="0" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="650"><net_src comp="644" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="655"><net_src comp="82" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="82" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="82" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="666" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="82" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="680" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="688" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="74" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="674" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="700" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="74" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="716" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="725" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="741"><net_src comp="732" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="742"><net_src comp="732" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="743"><net_src comp="732" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="744"><net_src comp="732" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="745"><net_src comp="732" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="746"><net_src comp="732" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="747"><net_src comp="732" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="748"><net_src comp="732" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="749"><net_src comp="732" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="750"><net_src comp="732" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="751"><net_src comp="732" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="752"><net_src comp="732" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="753"><net_src comp="732" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="754"><net_src comp="732" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="755"><net_src comp="732" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="756"><net_src comp="732" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="757"><net_src comp="732" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="758"><net_src comp="732" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="759"><net_src comp="732" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="760"><net_src comp="732" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="761"><net_src comp="732" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="762"><net_src comp="732" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="763"><net_src comp="732" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="764"><net_src comp="732" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="765"><net_src comp="732" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="766"><net_src comp="732" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="767"><net_src comp="732" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="772"><net_src comp="725" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="176" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="779"><net_src comp="773" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="783"><net_src comp="180" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="790"><net_src comp="184" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="797"><net_src comp="188" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="803"><net_src comp="644" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="809"><net_src comp="213" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="817"><net_src comp="683" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="822"><net_src comp="696" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="219" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="833"><net_src comp="823" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="834"><net_src comp="823" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="835"><net_src comp="823" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="836"><net_src comp="823" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="837"><net_src comp="823" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="838"><net_src comp="823" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="839"><net_src comp="823" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="840"><net_src comp="823" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="841"><net_src comp="823" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="842"><net_src comp="823" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="843"><net_src comp="823" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="844"><net_src comp="823" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="845"><net_src comp="823" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="846"><net_src comp="823" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="847"><net_src comp="823" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="848"><net_src comp="823" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="849"><net_src comp="823" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="850"><net_src comp="823" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="851"><net_src comp="823" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="852"><net_src comp="823" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="853"><net_src comp="823" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="854"><net_src comp="823" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="855"><net_src comp="823" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="856"><net_src comp="823" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="857"><net_src comp="823" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="858"><net_src comp="823" pin="1"/><net_sink comp="634" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: localA | {10 }
	Port: localA_1 | {10 }
	Port: localA_2 | {10 }
	Port: localA_3 | {10 }
	Port: localA_4 | {10 }
	Port: localA_5 | {10 }
	Port: localA_6 | {10 }
	Port: localA_7 | {10 }
	Port: localA_8 | {10 }
	Port: localA_9 | {10 }
	Port: localA_10 | {10 }
	Port: localA_11 | {10 }
	Port: localA_12 | {10 }
	Port: localA_13 | {10 }
	Port: localA_14 | {10 }
	Port: localA_15 | {10 }
	Port: localA_16 | {10 }
	Port: localA_17 | {10 }
	Port: localA_18 | {10 }
	Port: localA_19 | {10 }
	Port: localA_20 | {10 }
	Port: localA_21 | {10 }
	Port: localA_22 | {10 }
	Port: localA_23 | {10 }
	Port: localA_24 | {10 }
	Port: localA_25 | {10 }
	Port: localA_26 | {10 }
	Port: localA_27 | {10 }
	Port: localA_28 | {10 }
	Port: localA_29 | {10 }
	Port: localA_30 | {10 }
	Port: localA_31 | {10 }
 - Input state : 
	Port: mmult_Pipeline_readA : gmem0 | {1 2 3 4 5 6 7 9 }
	Port: mmult_Pipeline_readA : sext_ln82 | {1 }
	Port: mmult_Pipeline_readA : mul | {1 }
	Port: mmult_Pipeline_readA : a_col | {7 }
	Port: mmult_Pipeline_readA : a | {7 }
  - Chain level:
	State 1
		gmem0_addr : 1
		p_rd_req : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
		icmp_ln78 : 1
		j_5 : 2
		trunc_ln82 : 3
		switch_ln82 : 4
		j_6 : 3
		store_ln76 : 2
		store_ln76 : 4
	State 9
	State 10
		add_ln79 : 1
		i : 2
		zext_ln82 : 3
		localA_addr : 4
		localA_1_addr : 4
		localA_2_addr : 4
		localA_3_addr : 4
		localA_4_addr : 4
		localA_5_addr : 4
		localA_6_addr : 4
		localA_7_addr : 4
		localA_8_addr : 4
		localA_9_addr : 4
		localA_10_addr : 4
		localA_11_addr : 4
		localA_12_addr : 4
		localA_13_addr : 4
		localA_14_addr : 4
		localA_15_addr : 4
		localA_16_addr : 4
		localA_17_addr : 4
		localA_18_addr : 4
		localA_19_addr : 4
		localA_20_addr : 4
		localA_21_addr : 4
		localA_22_addr : 4
		localA_23_addr : 4
		localA_24_addr : 4
		localA_25_addr : 4
		localA_26_addr : 4
		localA_27_addr : 4
		localA_28_addr : 4
		localA_29_addr : 4
		localA_30_addr : 4
		localA_31_addr : 4
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln82 : 5
		store_ln76 : 3
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln76_fu_674       |    0    |    39   |
|    add   |          j_6_fu_700         |    0    |    39   |
|          |       add_ln79_fu_719       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |          j_5_fu_688         |    0    |    32   |
|          |           i_fu_725          |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln76_fu_669      |    0    |    20   |
|          |       icmp_ln78_fu_683      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |     mul_read_read_fu_188    |    0    |    0    |
|          |  sext_ln82_read_read_fu_194 |    0    |    0    |
|   read   |        a5_read_fu_207       |    0    |    0    |
|          |    a_col_read_read_fu_213   |    0    |    0    |
|          | gmem0_addr_read_read_fu_219 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_200     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln82_cast_fu_640    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln82_fu_696      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln82_fu_732      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   221   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   a_col_read_reg_806  |   32   |
|gmem0_addr_read_reg_823|   32   |
|   gmem0_addr_reg_800  |   32   |
|      i_2_reg_780      |   32   |
|   icmp_ln78_reg_814   |    1   |
|       j_reg_773       |   32   |
|      loc_reg_787      |   32   |
|    mul_read_reg_794   |   32   |
|   trunc_ln82_reg_819  |    5   |
+-----------------------+--------+
|         Total         |   230  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_200 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   128  ||  0.774  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   221  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   230  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   230  |   239  |
+-----------+--------+--------+--------+
