// Seed: 1180100614
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri id_3,
    output wor id_4,
    output tri1 id_5,
    output supply0 id_6,
    output wand id_7,
    input tri0 id_8,
    output wor id_9,
    input wand id_10,
    output tri0 id_11,
    input wire id_12,
    output wor id_13
    , id_27,
    output wor id_14,
    input supply0 id_15,
    input wire id_16,
    output wor id_17,
    input tri0 id_18,
    input tri0 id_19,
    output wand id_20,
    output tri1 id_21,
    input wand id_22,
    input tri0 id_23,
    input wand id_24,
    input tri id_25
);
  id_28();
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1
    , id_6,
    input  tri0  id_2,
    input  tri   id_3,
    output wor   id_4
);
  always @(id_6) id_4 = 1;
  module_0(
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_0,
      id_4,
      id_4,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1,
      id_1,
      id_3
  );
endmodule
