International Allegro CL Enterprise Edition
10.1 [64-bit Linux (x86-64) *SMP*] (May 15, 2018 2:40)
Copyright (C) 1985-2017, Franz Inc., Oakland, CA, USA.  All Rights Reserved.

This dynamic runtime copy of Allegro CL was built by:
   [TC21720] SRI International

;; Optimization settings: safety 1, space 1, speed 3, debug 1.
;; For a complete description of all compiler switches given the
;; current optimization settings evaluate (explain-compiler-settings).
;;---
;; Current reader case mode: :case-sensitive-lower

*** 
*** VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560 (9:41:44 5/16/2019)
*** Generated by proveit - ProofLite-6.0.10 (xx/xx/xx)
*** 
Context changed to ~/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/
Parsing VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560
VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560 parsed in 0.01 seconds
Typechecking VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/arm_state.bin in 0.05s (load part took 0.02s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_concat.bin in 0.08s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_rotate.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/bt.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/bts.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Zeros.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/IsZeroBit.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/field.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ZeroExtend.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSR_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSR.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSL_C.bin in 0.07s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSL.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ROR_C.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ROR.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/SInt.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/UInt.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Replicate.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/SignExtend.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ASR_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ASR.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Basic_ASL_Types.bin in 0.24s (load part took 0.03s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ShiftReg.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/DecodeShift.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AuthIB.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AuthIA.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Basic_ASL_Function.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/orr_log_shift.bin in 0.09s (load part took 0.01s)
Adding decl orr_log_shift_0.Diag
Adding decl orr_log_shift_0.addr
Adding decl orr_log_shift_0.diag
Adding decl orr_log_shift_0.D
Adding decl orr_log_shift_0.v
Adding decl orr_log_shift_0.d
Adding decl orr_log_shift_0.n
Adding decl orr_log_shift_0.m
Adding decl orr_log_shift_0.datasize
Adding decl orr_log_shift_0.ASL
Adding decl orr_log_shift_0.sts0
Adding decl orr_log_shift_0.sts1
Adding decl orr_log_shift_0.sts2
Adding decl orr_log_shift_0.shift_type
Adding decl orr_log_shift_0.shift_amount
Adding decl orr_log_shift_0.invert
Adding decl orr_log_shift_0.sts3
Adding decl orr_log_shift_0.sts4
Adding decl orr_log_shift_0.sts5
Adding decl orr_log_shift_0.sts6
Adding decl orr_log_shift_0.rslt
Adding decl orr_log_shift_0.p1
Adding decl orr_log_shift_0.post
Parsing str_imm_gen
str_imm_gen parsed in 0.01 seconds
Typechecking str_imm_gen
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_arith_nat.bin in 0.09s (load part took 0.02s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_adder.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/check_carry.bin in 0.07s (load part took 0.01s)
str_imm_gen typechecked in 0.44s: 7 TCCs, 0 proved, 2 subsumed, 5 unproved
Adding decl str_imm_gen_1.Diag
Adding decl str_imm_gen_1.addr
Adding decl str_imm_gen_1.diag
Adding decl str_imm_gen_1.D
Adding decl str_imm_gen_1.v
Adding decl str_imm_gen_1.postindex
Adding decl str_imm_gen_1.scale
Adding decl str_imm_gen_1.offset
Adding decl str_imm_gen_1.n
Adding decl str_imm_gen_1.t
Adding decl str_imm_gen_1.regsize
Adding decl str_imm_gen_1.acctype
Adding decl str_imm_gen_1.ASL
Adding decl str_imm_gen_1.sts
Adding decl str_imm_gen_1.sts0
Adding decl str_imm_gen_1.sts1
Adding decl str_imm_gen_1.datasize
Adding decl str_imm_gen_1.sts2
Adding decl str_imm_gen_1.sts3
Adding decl str_imm_gen_1.sts4
Adding decl str_imm_gen_1.sts5
Adding decl str_imm_gen_1.u
Adding decl str_imm_gen_1.p1
Adding decl str_imm_gen_1.post
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/reverse.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AArch64_BranchAddr.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/BranchTo.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ret.bin in 0.08s (load part took 0.02s)
Adding decl ret_2.Diag
Adding decl ret_2.addr
Adding decl ret_2.diag
Adding decl ret_2.D
Adding decl ret_2.v
Adding decl ret_2.branch_typ
Adding decl ret_2.ASL
Adding decl ret_2.sts0
Adding decl ret_2.sts1
Adding decl ret_2.post
VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560 typechecked in 2.83s: 6 TCCs, 0 proved, 3 subsumed, 3 unproved
Saving bin file for theory str_imm_gen
Saving str_imm_gen
Saving bin file for theory VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560
Saving VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written
Installing proof scripts [Theory: VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560]
Renamed VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf to VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf~
Wrote proof file VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf
Proof script orr_log_shift_0_TCC1 was installed
Renamed VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf to VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf~
Wrote proof file VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf
Proof script str_imm_gen_1_TCC1 was installed
Renamed VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf to VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf~
Wrote proof file VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.prf
Proof script ret_2_TCC1 was installed
Defining b_cond. 
Defining b_cond$. 
Defining b_uncond. 
Defining b_uncond$. 
Defining b_uncond_bi. 
Defining b_uncond_bi$. 
Defining bl_uncond. 
Defining bl_uncond$. 
Defining b_uncond_TCC3. 
Defining b_uncond_TCC3$. 
Defining addsub-imm. 
Defining addsub-imm$. 
Defining test-subs-addsub-shift. 
Defining test-subs-addsub-shift$. 
Defining test-subs-addsub-shift-1. 
Defining test-subs-addsub-shift-1$. 
Defining subs_addsub_shift_ALS_TCC2. 
Defining subs_addsub_shift_ALS_TCC2$. 
Defining opcode_TCC2. 
Defining opcode_TCC2$. 
Defining movk. 
Defining movk$. 
Defining movewide. 
Defining movewide$. 
Defining adds-addsub-imm. 
Defining adds-addsub-imm$. 
Defining DecodeRegExtend_TCC8. 
Defining DecodeRegExtend_TCC8$. 
Defining UInt_bound. 
Defining UInt_bound$. 
Defining branch_typ_TCC3. 
Defining branch_typ_TCC3$. 
Defining 2_d_6. 
Defining 2_d_6$. 
Defining Log-Shift. 
Defining Log-Shift$. 
Defining log-shift-expand. 
Defining log-shift-expand$. 
Defining log-shift-NZCV. 
Defining log-shift-NZCV$. 
Defining log-shift-result. 
Defining log-shift-result$. 
Defining log-shift. 
Defining log-shift$. 
Defining log-shift-disj-TCC4. 
Defining log-shift-disj-TCC4$. 
Defining pc-related-addr. 
Defining pc-related-addr$. 
Defining exp1-str-imm-gen. 
Defining exp1-str-imm-gen$. 
Defining eval-exp-UInt. 
Defining eval-exp-UInt$. 
Defining eval-u1. 
Defining eval-u1$. 
Defining str-imm-gen. 
Defining str-imm-gen$. 
Proving theory VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560
Rerunning proof of VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.orr_log_shift_0_TCC1
IN pvs2cl-lisp-function: compile _exp2,
                                                                                                         args = (n),
                                                                                                         long-list: nil

VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.orr_log_shift_0_TCC1 proved in 0.02 real, 0.02 cpu seconds
Rerunning proof of VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.str_imm_gen_1_TCC1
VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.str_imm_gen_1_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.ret_2_TCC1
VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560.ret_2_TCC1 proved in 0.00 real, 0.00 cpu seconds


 Proof summary for theory VMADDRESSREGIONDUMMY__FINDREGION_UNSIGNEDLONG_FFFFFFFF000B1560
    orr_log_shift_0_TCC1..................proved - complete   [shostak](0.02 s)
    str_imm_gen_1_TCC1....................proved - complete   [shostak](0.00 s)
    ret_2_TCC1............................proved - complete   [shostak](0.00 s)
    Theory totals: 3 formulas, 3 attempted, 3 succeeded (0.03 s)

Grand Totals: 3 proofs, 3 attempted, 3 succeeded (0.03 s)
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written