<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 1.1.0.165.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 16:53:22 2019


Command Line:  C:\lscc\radiant\1.1\ispfpga\bin\nt64\synthesis.exe -f spin_clock_impl_1_lattice.synproj -gui -msgset C:/development/FPGA/spin_clock_ice/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 1
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = spin_clock_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is C:/development/FPGA/spin_clock_ice/timing.ldc.
-path C:/development/FPGA/spin_clock_ice (searchpath added)
-path C:/development/FPGA/spin_clock_ice/impl_1 (searchpath added)
-path C:/development/FPGA/spin_clock_ice/pll (searchpath added)
-path C:/development/FPGA/spin_clock_ice/smi_fifo (searchpath added)
-path C:/lscc/radiant/1.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v
Verilog design file = C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v
Verilog design file = C:/development/FPGA/spin_clock_ice/TLC5957.v
Verilog design file = C:/development/FPGA/spin_clock_ice/top.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/development/fpga/spin_clock_ice/pll/rtl/pll.v. VERI-1482
Analyzing Verilog file c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v. VERI-1482
Analyzing Verilog file c:/development/fpga/spin_clock_ice/tlc5957.v. VERI-1482
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(6): multiple packed dimensions are not allowed in this mode of verilog. VERI-1680
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(28): multiple packed dimensions are not allowed in this mode of verilog. VERI-1680
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(31): multiple packed dimensions are not allowed in this mode of verilog. VERI-1680
Analyzing Verilog file c:/development/fpga/spin_clock_ice/top.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
unit top is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "C:/development/FPGA/spin_clock_ice/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO - synthesis: c:/development/fpga/spin_clock_ice/top.v(1): compiling module top. VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(10): compiling module pll. VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(75): compiling module pll_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="87",DIVQ="5",FILTER_RANGE="1",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sdi_i is not connected on this instance. VDB-1013
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(10): compiling module smi_fifo. VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(82): compiling module smi_fifo_ipgen_lscc_fifo_dc(WADDR_DEPTH=1024,WADDR_WIDTH=10,WDATA_WIDTH=8,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=8,REGMODE="noreg",RESETMODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=832,ALMOST_FULL_DEASSERT_LVL=831,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=191,ALMOST_EMPTY_DEASSERT_LVL=192,FAMILY="iCE40UP"). VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(956): compiling module smi_fifo_ipgen_lscc_fifo_mem(FAMILY="iCE40UP",WADDR_WIDTH=10,WDATA_WIDTH=8,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=8,REGMODE="noreg",BYTE_ENABLE=0,BYTE_WIDTH=1). VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(2070): compiling module smi_fifo_ipgen_lscc_fifo_mem_core(DATA_WIDTH_W=32'b01000,DATA_WIDTH_R=32'b01000,REGMODE="noreg"). VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(DATA_WIDTH_W="8",DATA_WIDTH_R="8"). VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(1): compiling module TLC5957. VERI-1018
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(6): using initial value of gamma since it is never assigned. VERI-1220
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(28): using initial value of bank_lut since it is never assigned. VERI-1220
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(31): using initial value of bit_lut since it is never assigned. VERI-1220
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(57): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(91): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(105): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(106): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(71): expression size 32 truncated to fit in target size 25. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(81): expression size 32 truncated to fit in target size 16. VERI-1209
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: Initial value found on net wr_addr_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net full_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_rst_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_rst_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_rst_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net full_rst_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_rst_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_rst_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_rst_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net afull_flag_impl.afull_flag_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net afull_flag_impl.afull_flag_rst_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net aempty_flag_impl.aempty_flag_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net aempty_flag_impl.aempty_flag_rst_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd_2 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pwr_2 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: I/O Port smi_noe_pi 's net has no driver and is unused.
WARNING - synthesis: I/O Port tlc_sout 's net has no driver and is unused.
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(94): net \tlc_sclk_I_0/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(95): net \tlc_sclk_I_0/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \tlc_sclk_I_0/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \tlc_sclk_I_0/lscc_pll_inst/sdi_i. Patching with GND.



WARNING - synthesis: I/O Port smi_noe_pi 's net has no driver and is unused.
WARNING - synthesis: I/O Port tlc_sout 's net has no driver and is unused.
WARNING - synthesis: Bit 0 of Register \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r_ is stuck at Zero
WARNING - synthesis: Bit 0 of Register \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r_ is stuck at Zero
WARNING - synthesis: Bit 0 of Register \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r_ is stuck at Zero
WARNING - synthesis: Bit 0 of Register \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r_ is stuck at Zero
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(113): Register \tlc0/data_i0_i440 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i8 is a one-to-one match with \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i7.
Duplicate register/latch removal. \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i11 is a one-to-one match with \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i10.
Duplicate register/latch removal. \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i4 is a one-to-one match with \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i3.
Duplicate register/latch removal. \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i10 is a one-to-one match with \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i11.
Duplicate register/latch removal. \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i7 is a one-to-one match with \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i8.
Duplicate register/latch removal. \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i4 is a one-to-one match with \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i3.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i79 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i78 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i77 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i76 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i75 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i74 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i73 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i72 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i71 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i70 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i69 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i68 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i67 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i66 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i65 will be ignored.
WARNING - synthesis: Initial value found on instance \tlc0/data_i0_i64 will be ignored.
INFO - synthesis: Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (top)######################
Number of register bits => 193 of 5280 (3 % )
CCU2 => 59
FD1P3XZ => 193
HSOSC_CORE => 1
IB => 11
INV => 1
IOL_B => 1
LUT4 => 321
OB => 5
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 6
Number of even-length carry chains : 3


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : sys_clk, loads : 0
  Net : tlc_sclk_I_0/lscc_pll_inst/tlc_sclk_c, loads : 1
  Net : clk_in_c, loads : 1
  Net : smi_nwe_pi_N_59, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : global_rst, loads : 85
  Net : global_rst_N_122, loads : 50
  Net : n44790, loads : 41
  Net : tlc_data_7__I_0/lscc_fifo_dc_inst/full_o, loads : 24
  Net : tlc0/state_3__N_2489, loads : 17
  Net : n15, loads : 16
  Net : tlc0/bank_offset[1], loads : 15
  Net : tlc0/n156344, loads : 15
  Net : tlc0/state[1], loads : 15
  Net : tlc_data_7__I_0/lscc_fifo_dc_inst/t_rd_fifo_en_w, loads : 14
################### End Clock Report ##################

Peak Memory Usage: 571.297  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 149.433  secs
Total REAL time for LSE flow : 153.000  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

