###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       291912   # Number of WRITE/WRITEP commands
num_reads_done                 =       594419   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       478790   # Number of read row buffer hits
num_read_cmds                  =       594421   # Number of READ/READP commands
num_writes_done                =       291937   # Number of read requests issued
num_write_row_hits             =       212012   # Number of write row buffer hits
num_act_cmds                   =       196254   # Number of ACT commands
num_pre_cmds                   =       196229   # Number of PRE commands
num_ondemand_pres              =       171420   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9488769   # Cyles of rank active rank.0
rank_active_cycles.1           =      9272331   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       511231   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       727669   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       829731   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6809   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2474   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1680   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1911   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2927   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3699   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5310   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        10633   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2252   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18948   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           62   # Write cmd latency (cycles)
write_latency[20-39]           =         1132   # Write cmd latency (cycles)
write_latency[40-59]           =         1892   # Write cmd latency (cycles)
write_latency[60-79]           =         4246   # Write cmd latency (cycles)
write_latency[80-99]           =         8364   # Write cmd latency (cycles)
write_latency[100-119]         =        11369   # Write cmd latency (cycles)
write_latency[120-139]         =        16103   # Write cmd latency (cycles)
write_latency[140-159]         =        18667   # Write cmd latency (cycles)
write_latency[160-179]         =        20089   # Write cmd latency (cycles)
write_latency[180-199]         =        20699   # Write cmd latency (cycles)
write_latency[200-]            =       189289   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       238114   # Read request latency (cycles)
read_latency[40-59]            =        81740   # Read request latency (cycles)
read_latency[60-79]            =        81365   # Read request latency (cycles)
read_latency[80-99]            =        27450   # Read request latency (cycles)
read_latency[100-119]          =        19972   # Read request latency (cycles)
read_latency[120-139]          =        16314   # Read request latency (cycles)
read_latency[140-159]          =        12640   # Read request latency (cycles)
read_latency[160-179]          =        10151   # Read request latency (cycles)
read_latency[180-199]          =         8467   # Read request latency (cycles)
read_latency[200-]             =        98203   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.45722e+09   # Write energy
read_energy                    =  2.39671e+09   # Read energy
act_energy                     =  5.36951e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.45391e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49281e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92099e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78593e+09   # Active standby energy rank.1
average_read_latency           =      127.498   # Average read request latency (cycles)
average_interarrival           =      11.2818   # Average request interarrival latency (cycles)
total_energy                   =  1.73971e+10   # Total energy (pJ)
average_power                  =      1739.71   # Average power (mW)
average_bandwidth              =      7.56357   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       281635   # Number of WRITE/WRITEP commands
num_reads_done                 =       581460   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       494600   # Number of read row buffer hits
num_read_cmds                  =       581462   # Number of READ/READP commands
num_writes_done                =       281664   # Number of read requests issued
num_write_row_hits             =       225096   # Number of write row buffer hits
num_act_cmds                   =       143947   # Number of ACT commands
num_pre_cmds                   =       143920   # Number of PRE commands
num_ondemand_pres              =       120783   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9433849   # Cyles of rank active rank.0
rank_active_cycles.1           =      9350817   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       566151   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       649183   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       805003   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8255   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2564   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1667   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1902   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2962   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3693   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5302   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        10839   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2039   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18906   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           83   # Write cmd latency (cycles)
write_latency[20-39]           =         1273   # Write cmd latency (cycles)
write_latency[40-59]           =         2675   # Write cmd latency (cycles)
write_latency[60-79]           =         6534   # Write cmd latency (cycles)
write_latency[80-99]           =        11845   # Write cmd latency (cycles)
write_latency[100-119]         =        15153   # Write cmd latency (cycles)
write_latency[120-139]         =        17331   # Write cmd latency (cycles)
write_latency[140-159]         =        17978   # Write cmd latency (cycles)
write_latency[160-179]         =        19042   # Write cmd latency (cycles)
write_latency[180-199]         =        19133   # Write cmd latency (cycles)
write_latency[200-]            =       170588   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       263396   # Read request latency (cycles)
read_latency[40-59]            =        84021   # Read request latency (cycles)
read_latency[60-79]            =        71149   # Read request latency (cycles)
read_latency[80-99]            =        26048   # Read request latency (cycles)
read_latency[100-119]          =        18076   # Read request latency (cycles)
read_latency[120-139]          =        14961   # Read request latency (cycles)
read_latency[140-159]          =        10963   # Read request latency (cycles)
read_latency[160-179]          =         8453   # Read request latency (cycles)
read_latency[180-199]          =         6716   # Read request latency (cycles)
read_latency[200-]             =        77676   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40592e+09   # Write energy
read_energy                    =  2.34445e+09   # Read energy
act_energy                     =  3.93839e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.71752e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.11608e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88672e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83491e+09   # Active standby energy rank.1
average_read_latency           =       111.12   # Average read request latency (cycles)
average_interarrival           =      11.5856   # Average request interarrival latency (cycles)
total_energy                   =  1.71539e+10   # Total energy (pJ)
average_power                  =      1715.39   # Average power (mW)
average_bandwidth              =      7.36532   # Average bandwidth
