#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 24 18:00:56 2024
# Process ID: 24296
# Current directory: D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5364 D:\ASUS-PC\Desktop\ZYNQ-Project\test\lwip_echo_server\lwip_echo_server.xpr
# Log file: D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/vivado.log
# Journal file: D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.xpr
INFO: [Project 1-313] Project file moved from 'D:/ASUS-PC/Desktop/ZYNQ-Project/lwip_echo_server' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APP/Vivado-Xilinx/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from BD file <D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\ASUS-PC\Desktop\ZYNQ-Project\test\lwip_echo_server\lwip_echo_server.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.762 ; gain = 80.660
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 28 system_processing_system7_0_0_synth_1
[Tue Dec 24 18:02:03 2024] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd] -top
write_hwdef -force  -file D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.sdk/system_wrapper.hdf
launch_sdk -workspace D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.sdk -hwspec D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.sdk -hwspec D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
validate_bd_design -force
generate_target all [get_files  D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.srcs/sources_1/bd/system/system.bd] -top
write_hwdef -force  -file D:/ASUS-PC/Desktop/ZYNQ-Project/test/lwip_echo_server/lwip_echo_server.sdk/system_wrapper.hdf
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 10:59:33 2024...
