EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Cypress CY8C5267AXI-LP051
#
DEF CY8C5267AXI-LP051 U 0 40 Y Y 2 L N
F0 "U" 0 200 50 H V L CNN 
F1 "CY8C5267AXI-LP051" 0 300 50 H V L CNN 
F2 "Cypress-CY8C5267AXI-LP051-*" 0 400 50 H I L CNN 
F3 "http://www.cypress.com/?docID=47569" 0 500 50 H I L CNN 
F4 "ARM Cortex-M3" 0 600 50 H I L CNN "CPU Core"
F5 "MS-026" 0 700 50 H I L CNN "Code  JEDEC"
F6 "Manufacturer URL" 0 800 50 H I L CNN "Component Link 1 Description"
F7 "http://www.cypress.com/" 0 900 50 H I L CNN "Component Link 1 URL"
F8 "Package Specification" 0 1000 50 H I L CNN "Component Link 3 Description"
F9 "http://www.cypress.com/?docID=45180" 0 1100 50 H I L CNN "Component Link 3 URL"
F10 "Rev. *D" 0 1200 50 H I L CNN "Datasheet Version"
F11 "128" 0 1300 50 H I L CNN "Flash KB"
F12 "67" 0 1400 50 H I L CNN "Max Operating Frequency MHz"
F13 "85" 0 1500 50 H I L CNN "Max Operating Temp degreesC"
F14 "5.5" 0 1600 50 H I L CNN "Max Operating Voltage V"
F15 "-40" 0 1700 50 H I L CNN "Min Operating Temp degreesC"
F16 "1.71" 0 1800 50 H I L CNN "Min Operating Voltage V"
F17 "Surface Mount" 0 1900 50 H I L CNN "Mounting Technology"
F18 "62" 0 2000 50 H I L CNN "No of GPIOs"
F19 "100-Pin Thin Plastic Quad Flatpack, Body 14 x14 mm, Pitch 0.5 mm" 0 2100 50 H I L CNN "Package Description"
F20 "Rev. *D, 12/2009" 0 2200 50 H I L CNN "Package Version"
F21 "Tube" 0 2300 50 H I L CNN "Packing"
F22 "32" 0 2400 50 H I L CNN "SRAM KB"
F23 "IC" 0 2500 50 H I L CNN "category"
F24 "7705315" 0 2600 50 H I L CNN "ciiva ids"
F25 "1b110b1d2d07df77" 0 2700 50 H I L CNN "library id"
F26 "Cypress" 0 2800 50 H I L CNN "manufacturer"
F27 "AX100" 0 2900 50 H I L CNN "package"
F28 "1402454519" 0 3000 50 H I L CNN "release date"
F29 "D8388495-AB6D-4081-AB38-ED04ABFABFB5" 0 3100 50 H I L CNN "vault revision"
F30 "yes" 0 3200 50 H I L CNN "imported"
DRAW
X P2[5] 1 0 -1600 100 R 40 40 1 1 B 
X P2[6] 2 0 -1700 100 R 40 40 1 1 B 
X P2[7] 3 0 -1800 100 R 40 40 1 1 B 
X P12[4] 4 1000 -3300 100 L 40 40 1 1 B 
X P12[5] 5 1000 -3400 100 L 40 40 1 1 B 
X P6[4] 6 0 -3300 100 R 40 40 1 1 B 
X P6[5] 7 0 -3400 100 R 40 40 1 1 B 
X P6[6] 8 0 -3500 100 R 40 40 1 1 B 
X P6[7] 9 0 -3600 100 R 40 40 1 1 B 
X IND 11 1000 0 100 L 40 40 1 1 P 
X ~XRES~ 15 0 0 100 R 40 40 1 1 I 
X P5[0] 16 1000 -2000 100 L 40 40 1 1 B 
X P5[1] 17 1000 -2100 100 L 40 40 1 1 B 
X P5[2] 18 1000 -2200 100 L 40 40 1 1 B 
X P5[3] 19 1000 -2300 100 L 40 40 1 1 B 
X P1[0] 20 1000 -200 100 L 40 40 1 1 B 
X P1[1] 21 1000 -300 100 L 40 40 1 1 B 
X P1[2] 22 1000 -400 100 L 40 40 1 1 B 
X P1[3] 23 1000 -500 100 L 40 40 1 1 B 
X P1[4] 24 1000 -600 100 L 40 40 1 1 B 
X P1[5] 25 1000 -700 100 L 40 40 1 1 B 
X P1[6] 27 1000 -800 100 L 40 40 1 1 B 
X P1[7] 28 1000 -900 100 L 40 40 1 1 B 
X P12[6] 29 1000 -3500 100 L 40 40 1 1 B 
X P12[7] 30 1000 -3600 100 L 40 40 1 1 B 
X P5[4] 31 1000 -2400 100 L 40 40 1 1 B 
X P5[5] 32 1000 -2500 100 L 40 40 1 1 B 
X P5[6] 33 1000 -2600 100 L 40 40 1 1 B 
X P5[7] 34 1000 -2700 100 L 40 40 1 1 B 
X P15[6] 35 0 -4400 100 R 40 40 1 1 B 
X P15[7] 36 0 -4500 100 R 40 40 1 1 B 
X NC 40 1000 -3800 100 L 40 40 1 1 P 
X NC 41 1000 -3900 100 L 40 40 1 1 P 
X P15[0] 42 0 -3800 100 R 40 40 1 1 B 
X P15[1] 43 0 -3900 100 R 40 40 1 1 B 
X P3[0] 44 1000 -1100 100 L 40 40 1 1 B 
X P3[1] 45 1000 -1200 100 L 40 40 1 1 B 
X P3[2] 46 1000 -1300 100 L 40 40 1 1 B 
X P3[3] 47 1000 -1400 100 L 40 40 1 1 B 
X P3[4] 48 1000 -1500 100 L 40 40 1 1 B 
X P3[5] 49 1000 -1600 100 L 40 40 1 1 B 
X P3[6] 51 1000 -1700 100 L 40 40 1 1 B 
X P3[7] 52 1000 -1800 100 L 40 40 1 1 B 
X P12[0] 53 1000 -2900 100 L 40 40 1 1 B 
X P12[1] 54 1000 -3000 100 L 40 40 1 1 B 
X P15[2] 55 0 -4000 100 R 40 40 1 1 B 
X P15[3] 56 0 -4100 100 R 40 40 1 1 B 
X NC 57 1000 -4000 100 L 40 40 1 1 P 
X NC 58 1000 -4100 100 L 40 40 1 1 P 
X NC 59 1000 -4200 100 L 40 40 1 1 P 
X NC 60 1000 -4300 100 L 40 40 1 1 P 
X NC 61 1000 -4400 100 L 40 40 1 1 P 
X NC 62 1000 -4500 100 L 40 40 1 1 P 
X P12[2] 67 1000 -3100 100 L 40 40 1 1 B 
X P12[3] 68 1000 -3200 100 L 40 40 1 1 B 
X P4[0] 69 0 -2000 100 R 40 40 1 1 B 
X P4[1] 70 0 -2100 100 R 40 40 1 1 B 
X P0[0] 71 0 -200 100 R 40 40 1 1 B 
X P0[1] 72 0 -300 100 R 40 40 1 1 B 
X P0[2] 73 0 -400 100 R 40 40 1 1 B 
X P0[3] 74 0 -500 100 R 40 40 1 1 B 
X P0[4] 76 0 -600 100 R 40 40 1 1 B 
X P0[5] 77 0 -700 100 R 40 40 1 1 B 
X P0[6] 78 0 -800 100 R 40 40 1 1 B 
X P0[7] 79 0 -900 100 R 40 40 1 1 B 
X P4[2] 80 0 -2200 100 R 40 40 1 1 B 
X P4[3] 81 0 -2300 100 R 40 40 1 1 B 
X P4[4] 82 0 -2400 100 R 40 40 1 1 B 
X P4[5] 83 0 -2500 100 R 40 40 1 1 B 
X P4[6] 84 0 -2600 100 R 40 40 1 1 B 
X P4[7] 85 0 -2700 100 R 40 40 1 1 B 
X P6[0] 89 0 -2900 100 R 40 40 1 1 B 
X P6[1] 90 0 -3000 100 R 40 40 1 1 B 
X P6[2] 91 0 -3100 100 R 40 40 1 1 B 
X P6[3] 92 0 -3200 100 R 40 40 1 1 B 
X P15[4] 93 0 -4200 100 R 40 40 1 1 B 
X P15[5] 94 0 -4300 100 R 40 40 1 1 B 
X P2[0] 95 0 -1100 100 R 40 40 1 1 B 
X P2[1] 96 0 -1200 100 R 40 40 1 1 B 
X P2[2] 97 0 -1300 100 R 40 40 1 1 B 
X P2[3] 98 0 -1400 100 R 40 40 1 1 B 
X P2[4] 99 0 -1500 100 R 40 40 1 1 B 
S 100 100 900 -4600 1 1 0 f
X VSSB 10 1200 -700 100 L 40 40 2 1 W 
X VBOOST 12 0 0 100 R 40 40 2 1 W 
X VBAT 13 0 -200 100 R 40 40 2 1 W 
X VSSD 14 1200 -800 100 L 40 40 2 1 W 
X VDDIO1 26 1200 -100 100 L 40 40 2 1 W 
X VDDD 37 0 -1100 100 R 40 40 2 1 W 
X VSSD 38 1200 -900 100 L 40 40 2 1 W 
X VCCD 39 0 -900 100 R 40 40 2 1 W 
X VDDIO3 50 1200 -300 100 L 40 40 2 1 W 
X VCCA 63 0 -500 100 R 40 40 2 1 W 
X VSSA 64 1200 -500 100 L 40 40 2 1 W 
X VDDA 65 0 -600 100 R 40 40 2 1 W 
X VSSD 66 1200 -1000 100 L 40 40 2 1 W 
X VDDIO0 75 1200 0 100 L 40 40 2 1 W 
X VCCD 86 0 -800 100 R 40 40 2 1 W 
X VSSD 87 1200 -1100 100 L 40 40 2 1 W 
X VDDD 88 0 -1000 100 R 40 40 2 1 W 
X VDDIO2 100 1200 -200 100 L 40 40 2 1 W 
S 100 100 1100 -1200 2 1 0 f
ENDDRAW
ENDDEF
#
# End Library
