\doxysection{stm32wlxx\+\_\+ll\+\_\+tim.\+h}
\hypertarget{stm32wlxx__ll__tim_8h_source}{}\label{stm32wlxx__ll__tim_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_tim.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_tim.h}}
\mbox{\hyperlink{stm32wlxx__ll__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32WLxx\_LL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32WLxx\_LL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx_8h}{stm32wlxx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (TIM1)\ ||\ defined\ (TIM2)\ ||\ defined\ (TIM16)\ ||\ defined\ (TIM7)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00045}00045\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ OFFSET\_TAB\_CCMRx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00046}00046\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00047}00047\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 0:\ TIMx\_CH1\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00048}00048\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 1:\ TIMx\_CH1N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00049}00049\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 2:\ TIMx\_CH2\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00050}00050\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 3:\ TIMx\_CH2N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00051}00051\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 4:\ TIMx\_CH3\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00052}00052\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 5:\ TIMx\_CH3N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00053}00053\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 6:\ TIMx\_CH4\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00054}00054\ \ \ 0x3CU,\ \ \ \textcolor{comment}{/*\ 7:\ TIMx\_CH5\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00055}00055\ \ \ 0x3CU\ \ \ \ \textcolor{comment}{/*\ 8:\ TIMx\_CH6\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00056}00056\ \};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00058}00058\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OCxx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00059}00059\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00060}00060\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OC1M,\ OC1FE,\ OC1PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00061}00061\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00062}00062\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OC2M,\ OC2FE,\ OC2PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00063}00063\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00064}00064\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OC3M,\ OC3FE,\ OC3PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00065}00065\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00066}00066\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OC4M,\ OC4FE,\ OC4PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00067}00067\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ OC5M,\ OC5FE,\ OC5PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00068}00068\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ OC6M,\ OC6FE,\ OC6PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00069}00069\ \};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00071}00071\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_ICxx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00072}00072\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00073}00073\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1S,\ IC1PSC,\ IC1F\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00074}00074\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00075}00075\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2S,\ IC2PSC,\ IC2F\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00076}00076\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00077}00077\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3S,\ IC3PSC,\ IC3F\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00078}00078\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00079}00079\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4S,\ IC4PSC,\ IC4F\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00080}00080\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00081}00081\ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00082}00082\ \};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00084}00084\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_CCxP[]\ =}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00085}00085\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00086}00086\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1P\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00087}00087\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ CC1NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00088}00088\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2P\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00089}00089\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ CC2NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00090}00090\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3P\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00091}00091\ \ \ 10U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ CC3NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00092}00092\ \ \ 12U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4P\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00093}00093\ \ \ 16U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ CC5P\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00094}00094\ \ \ 20U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ CC6P\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00095}00095\ \};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00096}00096\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00097}00097\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OISx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00098}00098\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00099}00099\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OIS1\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00100}00100\ \ \ 1U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ OIS1N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00101}00101\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OIS2\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00102}00102\ \ \ 3U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ OIS2N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00103}00103\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OIS3\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00104}00104\ \ \ 5U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ OIS3N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00105}00105\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OIS4\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00106}00106\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 7:\ OIS5\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00107}00107\ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 8:\ OIS6\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00108}00108\ \};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00113}00113\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00118}00118\ \textcolor{comment}{/*\ Defines\ used\ for\ the\ bit\ position\ in\ the\ register\ and\ perform\ offsets\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00119}00119\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ TIM\_POSITION\_BRK\_SOURCE\ \ \ \ \ \ \ \ \ \ \ \ ((Source\ >>\ 1U)\ \&\ 0x1FUL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00121}00121\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ TIM\_POSITION\_BRK\_SOURCE\ \ \ \ \ \ \ \ \ \ \ \ (POSITION\_VAL(Source)\ \&\ 0x1FUL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00123}00123\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORE\_CM0PLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00125}00125\ \textcolor{comment}{/*\ Generic\ bit\ definitions\ for\ TIMx\_AF1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00126}00126\ \textcolor{preprocessor}{\#define\ TIMx\_AF1\_BKINP\ \ \ \ \ TIM1\_AF1\_BKINP\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00127}00127\ \textcolor{preprocessor}{\#define\ TIMx\_AF1\_ETRSEL\ \ \ \ TIM1\_AF1\_ETRSEL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00129}00129\ \textcolor{comment}{/*\ Remap\ mask\ definitions\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ TIMx\_OR1\_RMP\_SHIFT\ 16U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00131}00131\ \textcolor{preprocessor}{\#define\ TIMx\_OR1\_RMP\_MASK\ \ 0x0000FFFFU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00132}00132\ \textcolor{preprocessor}{\#define\ TIM1\_OR1\_RMP\_MASK\ \ ((TIM1\_OR1\_ETR\_ADC\_RMP\ |\ TIM1\_OR1\_TI1\_RMP)\ <<\ TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00133}00133\ \textcolor{preprocessor}{\#define\ TIM2\_OR1\_RMP\_MASK\ \ ((TIM2\_OR1\_TI4\_RMP\ |\ TIM2\_OR1\_ETR\_RMP)\ <<\ TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00134}00134\ \textcolor{preprocessor}{\#define\ TIM16\_OR1\_RMP\_MASK\ (TIM16\_OR1\_TI1\_RMP\ <<\ TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ TIM17\_OR1\_RMP\_MASK\ (TIM17\_OR1\_TI1\_RMP\ <<\ TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00137}00137\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ TDG[x:0]\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_1\ ((uint8\_t)0x7F)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00139}00139\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_2\ ((uint8\_t)0x3F)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00140}00140\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_3\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00141}00141\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_4\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00143}00143\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ DTG[7:5]\ bits\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00144}00144\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_1\ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00145}00145\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_2\ ((uint8\_t)0x80)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00146}00146\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_3\ ((uint8\_t)0xC0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00147}00147\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_4\ ((uint8\_t)0xE0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00160}00160\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ TIM\_GET\_CHANNEL\_INDEX(\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00178}00178\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1)\ ?\ 0U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1N)\ ?\ 1U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2)\ ?\ 2U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2N)\ ?\ 3U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00182}00182\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3)\ ?\ 4U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00183}00183\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3N)\ ?\ 5U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00184}00184\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH4)\ ?\ 6U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH5)\ ?\ 7U\ :\ 8U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ TIM\_CALC\_DTS(\_\_TIMCLK\_\_,\ \_\_CKD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00196}00196\ \textcolor{preprocessor}{\ \ (((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV1)\ ?\ ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))\ \ \ \ \ \ \ \ \ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00197}00197\ \textcolor{preprocessor}{\ \ \ ((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV2)\ ?\ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 1U))\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00198}00198\ \textcolor{preprocessor}{\ \ \ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 2U)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00204}00204\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00205}00205\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00213}00213\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00214}00214\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00215}00215\ \ \ uint16\_t\ Prescaler;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00221}00221\ \ \ uint32\_t\ CounterMode;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00227}00227\ \ \ uint32\_t\ Autoreload;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00236}00236\ \ \ uint32\_t\ ClockDivision;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00242}00242\ \ \ uint32\_t\ RepetitionCounter;\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00255}00255\ \}\ LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00256}00256\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00260}00260\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00261}00261\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00262}00262\ \ \ uint32\_t\ OCMode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00268}00268\ \ \ uint32\_t\ OCState;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00274}00274\ \ \ uint32\_t\ OCNState;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00280}00280\ \ \ uint32\_t\ CompareValue;\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00286}00286\ \ \ uint32\_t\ OCPolarity;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00292}00292\ \ \ uint32\_t\ OCNPolarity;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00299}00299\ \ \ uint32\_t\ OCIdleState;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00305}00305\ \ \ uint32\_t\ OCNIdleState;\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00310}00310\ \}\ LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00311}00311\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00316}00316\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00317}00317\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00318}00318\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00319}00319\ \ \ uint32\_t\ ICPolarity;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00325}00325\ \ \ uint32\_t\ ICActiveInput;\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00331}00331\ \ \ uint32\_t\ ICPrescaler;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00337}00337\ \ \ uint32\_t\ ICFilter;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00342}00342\ \}\ LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00348}00348\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00349}00349\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00350}00350\ \ \ uint32\_t\ EncoderMode;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00356}00356\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00362}00362\ \ \ uint32\_t\ IC1ActiveInput;\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00368}00368\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00374}00374\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00380}00380\ \ \ uint32\_t\ IC2Polarity;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00386}00386\ \ \ uint32\_t\ IC2ActiveInput;\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00392}00392\ \ \ uint32\_t\ IC2Prescaler;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00398}00398\ \ \ uint32\_t\ IC2Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00404}00404\ \}\ LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00405}00405\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00409}00409\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00410}00410\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00411}00411\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00412}00412\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00418}00418\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00426}00426\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00433}00433\ \ \ uint32\_t\ CommutationDelay;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00440}00440\ \}\ LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00445}00445\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00446}00446\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00447}00447\ \ \ uint32\_t\ OSSRState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00456}00456\ \ \ uint32\_t\ OSSIState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00465}00465\ \ \ uint32\_t\ LockLevel;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00471}00471\ \ \ uint8\_t\ DeadTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00481}00481\ \ \ uint16\_t\ BreakState;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00490}00490\ \ \ uint32\_t\ BreakPolarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00499}00499\ \ \ uint32\_t\ BreakFilter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00508}00508\ \ \ uint32\_t\ BreakAFMode;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00519}00519\ \ \ uint32\_t\ Break2State;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00528}00528\ \ \ uint32\_t\ Break2Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00537}00537\ \ \ uint32\_t\ Break2Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00546}00546\ \ \ uint32\_t\ Break2AFMode;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00557}00557\ \ \ uint32\_t\ AutomaticOutput;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00565}00565\ \}\ LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00566}00566\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00570}00570\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00571}00571\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00572}00572\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00581}00581\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00582}00582\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00583}00583\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00584}00584\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00587}00587\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00589}00589\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00590}00590\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00591}00591\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00592}00592\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00595}00595\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00596}00596\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00601}00601\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00605}00605\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00606}00606\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00614}00614\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00615}00615\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00623}00623\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00624}00624\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00628}00628\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00629}00629\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00634}00634\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00635}00635\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00636}00636\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00637}00637\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00638}00638\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00639}00639\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00640}00640\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00641}00641\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00650}00650\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_COUNTER\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00658}00658\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00659}00659\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00668}00668\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00669}00669\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_DOWN\ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00670}00670\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN\ \ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00679}00679\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00680}00680\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00681}00681\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00689}00689\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00690}00690\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_DOWN\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00698}00698\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00699}00699\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI\ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00707}00707\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00708}00708\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00716}00716\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00717}00717\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00718}00718\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00719}00719\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00727}00727\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00728}00728\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00729}00729\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00730}00730\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00731}00731\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00732}00732\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00733}00733\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00734}00734\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00735}00735\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6E\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00740}00740\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00744}00744\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00745}00745\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00749}00749\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00750}00750\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00754}00754\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FROZEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00755}00755\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00756}00756\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00757}00757\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00758}00758\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00759}00759\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00760}00760\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_RETRIG\_OPM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00763}00763\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_RETRIG\_OPM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00764}00764\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_COMBINED\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00765}00765\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_COMBINED\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0\ |\ TIM\_CCMR1\_OC1M\_2)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00766}00766\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM1\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_2)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00767}00767\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM2\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00775}00775\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00784}00784\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00793}00793\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00794}00794\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC1REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00795}00795\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC2REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00796}00796\ \textcolor{preprocessor}{\#define\ LL\_TIM\_GROUPCH5\_OC3REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_0\ <<\ 16U)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00805}00805\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_INDIRECTTI\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_1\ <<\ 16U)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00806}00806\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\ <<\ 16U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00815}00815\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_0\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00816}00816\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_1\ <<\ 16U)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00817}00817\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\ <<\ 16U)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00826}00826\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_0\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_1\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00828}00828\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_2\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00830}00830\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00831}00831\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00832}00832\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00833}00833\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_3\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00834}00834\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00835}00835\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00836}00836\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00837}00837\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00838}00838\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00839}00839\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00840}00840\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00849}00849\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00850}00850\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00858}00858\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00859}00859\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1\ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00860}00860\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00868}00868\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00869}00869\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00870}00870\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X4\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00878}00878\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00879}00879\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00893}00893\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00895}00895\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00896}00896\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_CC1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00899}00899\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISINGFALLING\ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC6\_RISINGFALLING\ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_RISING\ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00906}00906\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_FALLING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_RISING\ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_FALLING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00916}00916\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00917}00917\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00918}00918\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00919}00919\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00920}00920\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER\ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00928}00928\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00930}00930\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00931}00931\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00932}00932\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00933}00933\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00934}00934\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00943}00943\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_NONINVERTED\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00944}00944\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00952}00952\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00953}00953\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00954}00954\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00955}00955\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00963}00963\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00966}00966\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00968}00968\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00969}00969\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00970}00970\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00971}00971\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00972}00972\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00973}00973\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00974}00974\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00975}00975\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00976}00976\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00977}00977\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00978}00978\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00986}00986\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_LEGACY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00987}00987\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00988}00988\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETRSOURCE\_COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00996}00996\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l00997}00997\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01005}01005\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01006}01006\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ 0x00010000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01007}01007\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ 0x00020000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01008}01008\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00030000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01009}01009\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00040000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01010}01010\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00050000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01011}01011\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00060000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00070000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01013}01013\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ 0x00080000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01014}01014\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ 0x00090000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01015}01015\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ 0x000A0000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01016}01016\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ 0x000B0000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01017}01017\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ 0x000C0000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01018}01018\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ 0x000D0000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01019}01019\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ 0x000E0000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01020}01020\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ 0x000F0000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01028}01028\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01029}01029\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01037}01037\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01038}01038\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ 0x00100000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01039}01039\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ 0x00200000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01040}01040\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ 0x00300000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01041}01041\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ 0x00400000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01042}01042\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ 0x00500000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01043}01043\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ 0x00600000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01044}01044\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ 0x00700000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01045}01045\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ 0x00800000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01046}01046\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ 0x00900000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01047}01047\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ 0x00A00000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01048}01048\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ 0x00B00000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01049}01049\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ 0x00C00000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01050}01050\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ 0x00D00000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01051}01051\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ 0x00E00000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01052}01052\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ 0x00F00000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01060}01060\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01061}01061\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01069}01069\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01070}01070\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01078}01078\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_INPUT\_BKIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01079}01079\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_INPUT\_BKIN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01087}01087\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01088}01088\ \textcolor{preprocessor}{\#if\ defined(COMP1)\ \&\&\ defined(COMP2)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01089}01089\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1E\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01090}01090\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_BKCOMP2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2E\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01091}01091\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP1\ \&\&\ COMP2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01099}01099\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01100}01100\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01108}01108\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01109}01109\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ \ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01117}01117\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01118}01118\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01126}01126\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01127}01127\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR2\ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01128}01128\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SMCR\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01129}01129\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_DIER\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_1\ |\ \ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01130}01130\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SR\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01131}01131\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_EGR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01132}01132\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR1\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01133}01133\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR2\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01134}01134\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCER\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CNT\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_PSC\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_ARR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01138}01138\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_RCR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01139}01139\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR1\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01140}01140\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR2\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01141}01141\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR3\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01142}01142\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR4\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01143}01143\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_BDTR\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01144}01144\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_OR1\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01145}01145\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR3\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01146}01146\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR5\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01147}01147\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR6\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01148}01148\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_AF1\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01149}01149\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_AF2\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01157}01157\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01158}01158\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01159}01159\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_1\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01161}01161\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01162}01162\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01163}01163\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01164}01164\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01165}01165\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01166}01166\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01167}01167\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01168}01168\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01169}01169\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01170}01170\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01171}01171\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01172}01172\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01173}01173\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS\ \ \ \ \ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01174}01174\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01182}01182\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETR\_ADC\_RMP\_NC\ \ \ \ \ TIM1\_OR1\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01183}01183\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETR\_ADC\_RMP\_AWD1\ \ (TIM1\_OR1\_ETR\_ADC\_RMP\_0\ |\ TIM1\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01184}01184\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETR\_ADC\_RMP\_AWD2\ \ (TIM1\_OR1\_ETR\_ADC\_RMP\_1\ |\ TIM1\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01185}01185\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ETR\_ADC\_RMP\_AWD3\ \ (TIM1\_OR1\_ETR\_ADC\_RMP\ |\ TIM1\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01193}01193\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_GPIO\ \ TIM1\_OR1\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01194}01194\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_TI1\_RMP\_COMP1\ (TIM1\_OR1\_TI1\_RMP\ |\ TIM1\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01202}01202\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_NONE\ \ \ \ \ \ \ \ \ \ TIM2\_OR1\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ No\ internal\ trigger\ on\ TIM2\_ITR1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01203}01203\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_USB\_SOF\ \ \ \ \ \ \ (TIM2\_OR1\_ITR1\_RMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ !<\ TIM2\_ITR1\ is\ connected\ to\ USB\ SOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01211}01211\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETR\_RMP\_GPIO\ \ TIM2\_OR1\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01212}01212\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ETR\_RMP\_LSE\ \ (TIM2\_OR1\_ETR\_RMP\ |\ TIM2\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01220}01220\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI4\_RMP\_GPIO\ \ \ \ \ \ \ \ TIM2\_OR1\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01221}01221\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI4\_RMP\_COMP1\ \ \ \ \ \ \ (TIM2\_OR1\_TI4\_RMP\_0\ |\ TIM2\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01222}01222\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI4\_RMP\_COMP2\ \ \ \ \ \ \ (TIM2\_OR1\_TI4\_RMP\_1\ |\ TIM2\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01223}01223\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_TI4\_RMP\_COMP1\_COMP2\ (TIM2\_OR1\_TI4\_RMP\ |\ TIM2\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01230}01230\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_GPIO\ TIM16\_OR1\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01231}01231\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_LSI\ \ (TIM16\_OR1\_TI1\_RMP\_0\ |\ TIM16\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01232}01232\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_LSE\ \ (TIM16\_OR1\_TI1\_RMP\_1\ |\ TIM16\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01233}01233\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM16\_TI1\_RMP\_RTC\ \ (TIM16\_OR1\_TI1\_RMP\_1\ |\ TIM16\_OR1\_TI1\_RMP\_0\ |\ TIM16\_OR1\_RMP\_MASK)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01241}01241\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_GPIO\ \ \ TIM17\_OR1\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01242}01242\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_MSI\ \ \ \ (TIM17\_OR1\_TI1\_RMP\_0\ |\ TIM17\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01243}01243\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_HSE\_32\ (TIM17\_OR1\_TI1\_RMP\_1\ |\ TIM17\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01244}01244\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM17\_TI1\_RMP\_MCO\ \ \ \ (TIM17\_OR1\_TI1\_RMP\ |\ TIM17\_OR1\_RMP\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_OCREF\_CLR\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01253}01253\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCREF\_CLR\_INT\_ETR\ \ \ \ TIM\_SMCR\_OCCS\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01261}01261\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BKIN\_SOURCE\_DFBK\ \ LL\_TIM\_BKIN\_SOURCE\_DF1BK}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01269}01269\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01284}01284\ \textcolor{preprocessor}{\#define\ LL\_TIM\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01285}01285\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01292}01292\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01309}01309\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GETFLAG\_UIFCPY(\_\_CNT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01310}01310\ \textcolor{preprocessor}{\ \ (READ\_BIT((\_\_CNT\_\_),\ TIM\_CNT\_UIFCPY)\ >>\ TIM\_CNT\_UIFCPY\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01311}01311\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01323}01323\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_,\ \_\_CKD\_\_,\ \_\_DT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01324}01324\ \textcolor{preprocessor}{\ \ (\ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((DT\_DELAY\_1+1U)\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ \ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01325}01325\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U)\ /\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_)))\ \ \&\ DT\_DELAY\_1)\ :\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01326}01326\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((64U\ +\ (DT\_DELAY\_2+1U))\ *\ 2U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01327}01327\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_2\ |\ ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01328}01328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 1U)\ -\/\ (uint8\_t)\ 64)\ \&\ DT\_DELAY\_2))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01329}01329\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_3+1U))\ *\ 8U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01330}01330\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_3\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01331}01331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 3U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_3))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01332}01332\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_4+1U))\ *\ 16U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01333}01333\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_4\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01334}01334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 4U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_4))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01335}01335\ \textcolor{preprocessor}{\ \ \ \ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01336}01336\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01344}01344\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_,\ \_\_CNTCLK\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01345}01345\ \textcolor{preprocessor}{\ \ (((\_\_TIMCLK\_\_)\ >=\ (\_\_CNTCLK\_\_))\ ?\ (uint32\_t)((((\_\_TIMCLK\_\_)\ +\ (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01346}01346\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01355}01355\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_FREQ\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01356}01356\ \textcolor{preprocessor}{\ \ ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_)\ +\ 1U))\ >=\ (\_\_FREQ\_\_))\ ?\ (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_)\ *\ ((\_\_PSC\_\_)\ +\ 1U)))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01357}01357\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01367}01367\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01368}01368\ \textcolor{preprocessor}{\ \ ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_)\ *\ (uint64\_t)(\_\_DELAY\_\_))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01369}01369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ ((uint64\_t)1000000U\ *\ (uint64\_t)((\_\_PSC\_\_)\ +\ 1U))))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01370}01370\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01381}01381\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_,\ \_\_PULSE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01382}01382\ \textcolor{preprocessor}{\ \ ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_PULSE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01383}01383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_DELAY\_\_))))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01384}01384\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01395}01395\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01396}01396\ \textcolor{preprocessor}{\ \ ((uint32\_t)(0x01U\ <<\ (((\_\_ICPSC\_\_)\ >>\ 16U)\ >>\ TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01397}01397\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01398}01398\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01408}01408\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01422}01422\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01423}01423\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01424}01424\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01425}01425\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01426}01426\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01433}01433\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01434}01434\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01435}01435\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01436}01436\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01437}01437\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01444}01444\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01445}01445\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01446}01446\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01447}01447\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01448}01448\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01455}01455\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01456}01456\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01457}01457\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01458}01458\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01459}01459\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01466}01466\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01467}01467\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01468}01468\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01469}01469\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01470}01470\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01477}01477\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledUpdateEvent(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01478}01478\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01479}01479\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}})\ ==\ (uint32\_t)\mbox{\hyperlink{group__Exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01480}01480\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01481}01481\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01498}01498\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ UpdateSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01499}01499\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01500}01500\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}},\ UpdateSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01501}01501\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01502}01502\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01511}01511\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetUpdateSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01512}01512\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01513}01513\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01514}01514\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01515}01515\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01525}01525\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OnePulseMode)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01526}01526\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01527}01527\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}},\ OnePulseMode);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01528}01528\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01529}01529\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01538}01538\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetOnePulseMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01539}01539\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01540}01540\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01541}01541\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01542}01542\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01562}01562\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounterMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CounterMode)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01563}01563\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01564}01564\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}),\ CounterMode);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01565}01565\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01566}01566\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01582}01582\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounterMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01583}01583\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01584}01584\ \ \ uint32\_t\ counter\_mode;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01585}01585\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01586}01586\ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01587}01587\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01588}01588\ \ \ \textcolor{keywordflow}{if}\ (counter\_mode\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01589}01589\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01590}01590\ \ \ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01591}01591\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01592}01592\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01593}01593\ \ \ \textcolor{keywordflow}{return}\ counter\_mode;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01594}01594\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01595}01595\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01602}01602\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01603}01603\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01604}01604\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01605}01605\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01606}01606\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01613}01613\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01614}01614\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01615}01615\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01616}01616\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01617}01617\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01624}01624\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledARRPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01625}01625\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01626}01626\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01627}01627\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01628}01628\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01643}01643\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockDivision(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockDivision)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01644}01644\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01645}01645\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}},\ ClockDivision);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01646}01646\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01647}01647\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01661}01661\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetClockDivision(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01662}01662\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01663}01663\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01664}01664\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01665}01665\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01675}01675\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Counter)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01676}01676\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01677}01677\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}{CNT}},\ Counter);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01678}01678\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01679}01679\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01688}01688\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01689}01689\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01690}01690\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01691}01691\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01692}01692\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01701}01701\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetDirection(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01702}01702\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01703}01703\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01704}01704\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01705}01705\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01717}01717\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01718}01718\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01719}01719\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01720}01720\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01721}01721\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01728}01728\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01729}01729\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01730}01730\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01731}01731\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01732}01732\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01744}01744\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetAutoReload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ AutoReload)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01745}01745\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01746}01746\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}},\ AutoReload);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01747}01747\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01748}01748\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01757}01757\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetAutoReload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01758}01758\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01759}01759\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01760}01760\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01761}01761\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01772}01772\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ RepetitionCounter)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01773}01773\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01774}01774\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}},\ RepetitionCounter);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01775}01775\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01776}01776\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01785}01785\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetRepetitionCounter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01786}01786\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01787}01787\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01788}01788\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01789}01789\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01798}01798\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUIFRemap(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01799}01799\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01800}01800\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01801}01801\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01802}01802\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01809}01809\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUIFRemap(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01810}01810\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01811}01811\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01812}01812\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01813}01813\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01819}01819\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveUIFCPY(uint32\_t\ Counter)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01820}01820\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01821}01821\ \ \ \textcolor{keywordflow}{return}\ (((Counter\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01822}01822\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01823}01823\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01842}01842\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01843}01843\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01844}01844\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01845}01845\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01846}01846\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01855}01855\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01856}01856\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01857}01857\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01858}01858\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01859}01859\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01871}01871\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CCUpdateSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01872}01872\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01873}01873\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}},\ CCUpdateSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01874}01874\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01875}01875\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01885}01885\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMAReqTrigger)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01886}01886\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01887}01887\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}},\ DMAReqTrigger);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01888}01888\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01889}01889\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01898}01898\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_GetDMAReqTrigger(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01899}01899\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01900}01900\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01901}01901\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01902}01902\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01917}01917\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ LockLevel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01918}01918\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01919}01919\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}},\ LockLevel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01920}01920\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01921}01921\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01946}01946\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01947}01947\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01948}01948\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01949}01949\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01950}01950\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01975}01975\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01976}01976\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01977}01977\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01978}01978\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l01979}01979\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02004}02004\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_IsEnabledChannel(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02005}02005\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02006}02006\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels)\ ==\ (Channels))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02007}02007\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02008}02008\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02049}02049\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02050}02050\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02051}02051\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02052}02052\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02053}02053\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02054}02054\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02055}02055\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02056}02056\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02057}02057\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}})\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02058}02058\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02059}02059\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02094}02094\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Mode)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02095}02095\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02096}02096\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02097}02097\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02098}02098\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ \ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]),\ Mode\ <<\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02099}02099\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02100}02100\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02133}02133\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02134}02134\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02135}02135\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02136}02136\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02137}02137\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]))\ >>\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02138}02138\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02139}02139\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02167}02167\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Polarity)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02168}02168\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02169}02169\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02170}02170\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),\ \ Polarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02171}02171\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02172}02172\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02199}02199\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02200}02200\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02201}02201\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02202}02202\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02203}02203\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02204}02204\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02236}02236\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ IdleState)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02237}02237\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02238}02238\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02239}02239\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),\ \ IdleState\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02240}02240\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02241}02241\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02268}02268\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetIdleState(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02269}02269\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02270}02270\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02271}02271\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]))\ >>\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02272}02272\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02273}02273\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02293}02293\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02294}02294\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02295}02295\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02296}02296\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02297}02297\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02298}02298\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02299}02299\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02300}02300\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02319}02319\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02320}02320\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02321}02321\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02322}02322\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02323}02323\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02324}02324\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02325}02325\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02326}02326\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02345}02345\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledFast(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02346}02346\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02347}02347\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02348}02348\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02349}02349\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02350}02350\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02351}02351\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02352}02352\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02371}02371\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02372}02372\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02373}02373\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02374}02374\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02375}02375\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02376}02376\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02377}02377\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02396}02396\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02397}02397\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02398}02398\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02399}02399\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02400}02400\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02401}02401\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02402}02402\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02421}02421\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledPreload(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02422}02422\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02423}02423\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02424}02424\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02425}02425\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02426}02426\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02427}02427\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02428}02428\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02450}02450\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02451}02451\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02452}02452\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02453}02453\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02454}02454\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02455}02455\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02456}02456\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02477}02477\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02478}02478\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02479}02479\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02480}02480\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02481}02481\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02482}02482\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02483}02483\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02506}02506\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledClear(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02507}02507\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02508}02508\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02509}02509\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02510}02510\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02511}02511\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02512}02512\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02513}02513\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02525}02525\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DeadTime)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02526}02526\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02527}02527\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}},\ DeadTime);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02528}02528\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02529}02529\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02542}02542\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02543}02543\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02544}02544\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02545}02545\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02546}02546\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02559}02559\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02560}02560\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02561}02561\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02562}02562\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02563}02563\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02576}02576\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02577}02577\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02578}02578\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02579}02579\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02580}02580\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02593}02593\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02594}02594\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02595}02595\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}{CCR4}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02596}02596\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02597}02597\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02607}02607\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH5(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02608}02608\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02609}02609\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{CCR5}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02610}02610\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02611}02611\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02621}02621\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH6(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02622}02622\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02623}02623\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a522126f56497797646c95acb049bfa9c}{CCR6}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02624}02624\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02625}02625\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02637}02637\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02638}02638\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02639}02639\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02640}02640\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02641}02641\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02653}02653\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02654}02654\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02655}02655\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02656}02656\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02657}02657\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02669}02669\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02670}02670\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02671}02671\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02672}02672\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02673}02673\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02685}02685\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02686}02686\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02687}02687\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02688}02688\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02689}02689\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02698}02698\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH5(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02699}02699\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02700}02700\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{CCR5}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02701}02701\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02702}02702\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02711}02711\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH6(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02712}02712\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02713}02713\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a522126f56497797646c95acb049bfa9c}{CCR6}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02714}02714\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02715}02715\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02731}02731\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCH5CombinedChannels(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ GroupCH5)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02732}02732\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02733}02733\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{CCR5}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\_CCR5\_GC5C3}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b51c31aab6f353303cffb10593a027}{TIM\_CCR5\_GC5C2}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\_CCR5\_GC5C1}}),\ GroupCH5);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02734}02734\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02735}02735\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02778}02778\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_Config(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02779}02779\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02780}02780\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02781}02781\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02782}02782\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02783}02783\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Configuration\ >>\ 16U)\ \&\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02784}02784\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02785}02785\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02786}02786\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}))\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02787}02787\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02788}02788\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02807}02807\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICActiveInput)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02808}02808\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02809}02809\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02810}02810\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02811}02811\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICActiveInput\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02812}02812\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02813}02813\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02831}02831\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetActiveInput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02832}02832\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02833}02833\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02834}02834\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02835}02835\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02836}02836\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02837}02837\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02857}02857\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPrescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02858}02858\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02859}02859\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02860}02860\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02861}02861\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICPrescaler\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02862}02862\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02863}02863\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02882}02882\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPrescaler(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02883}02883\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02884}02884\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02885}02885\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02886}02886\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02887}02887\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02888}02888\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02920}02920\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02921}02921\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02922}02922\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02923}02923\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02924}02924\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICFilter\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02925}02925\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02926}02926\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02957}02957\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetFilter(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02958}02958\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02959}02959\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02960}02960\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02961}02961\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02962}02962\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02963}02963\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02986}02986\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPolarity)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02987}02987\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02988}02988\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02989}02989\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02990}02990\ \ \ \ \ \ \ \ \ \ \ \ \ \ ICPolarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02991}02991\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l02992}02992\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03014}03014\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03015}03015\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03016}03016\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03017}03017\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03018}03018\ \ \ \ \ \ \ \ \ \ \ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03019}03019\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03020}03020\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03029}03029\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03030}03030\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03031}03031\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03032}03032\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03033}03033\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03042}03042\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03043}03043\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03044}03044\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03045}03045\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03046}03046\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03055}03055\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_IsEnabledXORCombination(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03056}03056\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03057}03057\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03058}03058\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03059}03059\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03071}03071\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03072}03072\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03073}03073\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03074}03074\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03075}03075\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03087}03087\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03088}03088\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03089}03089\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03090}03090\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03091}03091\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03103}03103\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03104}03104\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03105}03105\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03106}03106\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03107}03107\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03119}03119\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03120}03120\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03121}03121\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03122}03122\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03123}03123\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03140}03140\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03141}03141\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03142}03142\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03143}03143\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03144}03144\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03153}03153\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03154}03154\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03155}03155\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03156}03156\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03157}03157\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03166}03166\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledExternalClock(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03167}03167\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03168}03168\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03169}03169\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03170}03170\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03190}03190\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03191}03191\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03192}03192\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}},\ ClockSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03193}03193\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03194}03194\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03207}03207\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ EncoderMode)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03208}03208\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03209}03209\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ EncoderMode);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03210}03210\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03211}03211\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03236}03236\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TimerSynchronization)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03237}03237\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03238}03238\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}},\ TimerSynchronization);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03239}03239\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03240}03240\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03266}03266\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ADCSynchronization)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03267}03267\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03268}03268\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae199132077792fb8efa01b87edd1c033}{TIM\_CR2\_MMS2}},\ ADCSynchronization);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03269}03269\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03270}03270\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03285}03285\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ SlaveMode)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03286}03286\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03287}03287\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ SlaveMode);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03288}03288\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03289}03289\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03307}03307\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TriggerInput)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03308}03308\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03309}03309\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}},\ TriggerInput);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03310}03310\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03311}03311\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03320}03320\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03321}03321\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03322}03322\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03323}03323\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03324}03324\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03333}03333\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03334}03334\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03335}03335\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03336}03336\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03337}03337\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03346}03346\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledMasterSlaveMode(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03347}03347\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03348}03348\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03349}03349\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03350}03350\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03386}03386\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigETR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ETRPolarity,\ uint32\_t\ ETRPrescaler,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03387}03387\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ETRFilter)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03388}03388\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03389}03389\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}},\ ETRPolarity\ |\ ETRPrescaler\ |\ ETRFilter);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03390}03390\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03391}03391\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03404}03404\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetETRSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ETRSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03405}03405\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03406}03406\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}},\ TIMx\_AF1\_ETRSEL,\ ETRSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03407}03407\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03408}03408\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03424}03424\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03425}03425\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03426}03426\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03427}03427\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03428}03428\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03437}03437\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03438}03438\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03439}03439\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03440}03440\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03441}03441\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03484}03484\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakPolarity,\ uint32\_t\ BreakFilter,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03485}03485\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BreakAFMode)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03486}03486\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03487}03487\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}},\ BreakPolarity\ |\ BreakFilter\ |\ BreakAFMode);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03488}03488\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03489}03489\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03500}03500\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisarmBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03501}03501\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03502}03502\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03503}03503\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03504}03504\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03512}03512\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ReArmBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03513}03513\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03514}03514\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03515}03515\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03516}03516\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03525}03525\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03526}03526\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03527}03527\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03528}03528\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03529}03529\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03538}03538\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03539}03539\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03540}03540\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03541}03541\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03542}03542\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03585}03585\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Break2Polarity,\ uint32\_t\ Break2Filter,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03586}03586\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Break2AFMode)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03587}03587\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03588}03588\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}},\ Break2Polarity\ |\ Break2Filter\ |\ Break2AFMode);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03589}03589\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03590}03590\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03601}03601\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisarmBRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03602}03602\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03603}03603\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03604}03604\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03605}03605\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03613}03613\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ReArmBRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03614}03614\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03615}03615\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03616}03616\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03617}03617\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03633}03633\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOffStates(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OffStateIdle,\ uint32\_t\ OffStateRun)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03634}03634\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03635}03635\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}},\ OffStateIdle\ |\ OffStateRun);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03636}03636\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03637}03637\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03646}03646\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03647}03647\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03648}03648\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03649}03649\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03650}03650\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03659}03659\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03660}03660\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03661}03661\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03662}03662\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03663}03663\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03672}03672\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAutomaticOutput(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03673}03673\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03674}03674\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03675}03675\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03676}03676\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03687}03687\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03688}03688\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03689}03689\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03690}03690\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03691}03691\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03702}03702\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03703}03703\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03704}03704\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03705}03705\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03706}03706\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03715}03715\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAllOutputs(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03716}03716\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03717}03717\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03718}03718\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03719}03719\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03740}03740\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBreakInputSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03741}03741\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03742}03742\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}})\ +\ BreakInput));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03743}03743\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ Source);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03744}03744\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03745}03745\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03766}03766\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBreakInputSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03767}03767\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03768}03768\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}})\ +\ BreakInput));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03769}03769\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ Source);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03770}03770\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03771}03771\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03795}03795\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetBreakInputSourcePolarity(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakInput,\ uint32\_t\ Source,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03796}03796\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Polarity)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03797}03797\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03798}03798\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}})\ +\ BreakInput));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03799}03799\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ (TIMx\_AF1\_BKINP\ <<\ TIM\_POSITION\_BRK\_SOURCE),\ (Polarity\ <<\ TIM\_POSITION\_BRK\_SOURCE));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03800}03800\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03861}03861\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMABurstBaseAddress,\ uint32\_t\ DMABurstLength)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03862}03862\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03863}03863\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6225cb8f4938f98204d11afaffd41c9}{DCR}},\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}),\ (DMABurstBaseAddress\ |\ DMABurstLength));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03864}03864\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03865}03865\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03929}03929\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRemap(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Remap)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03930}03930\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03931}03931\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182}{OR1}},\ (Remap\ >>\ TIMx\_OR1\_RMP\_SHIFT),\ (Remap\ \&\ TIMx\_OR1\_RMP\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03932}03932\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03933}03933\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03952}03952\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOCRefClearInputSource(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OCRefClearInputSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03953}03953\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03954}03954\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\_SMCR\_OCCS}},\ OCRefClearInputSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03955}03955\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03969}03969\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03970}03970\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03971}03971\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03972}03972\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03973}03973\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03980}03980\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03981}03981\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03982}03982\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03983}03983\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03984}03984\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03991}03991\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03992}03992\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03993}03993\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03994}03994\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l03995}03995\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04002}04002\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04003}04003\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04004}04004\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04005}04005\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04006}04006\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04013}04013\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04014}04014\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04015}04015\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04016}04016\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04017}04017\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04024}04024\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04025}04025\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04026}04026\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04027}04027\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04028}04028\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04035}04035\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04036}04036\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04037}04037\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04038}04038\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04039}04039\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04046}04046\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04047}04047\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04048}04048\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04049}04049\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04050}04050\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04057}04057\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04058}04058\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04059}04059\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04060}04060\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04061}04061\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04068}04068\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04069}04069\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04070}04070\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04071}04071\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04072}04072\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04079}04079\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC5(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04080}04080\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04081}04081\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04082}04082\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04083}04083\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04090}04090\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC5(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04091}04091\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04092}04092\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04093}04093\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04094}04094\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04101}04101\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC6(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04102}04102\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04103}04103\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04104}04104\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04105}04105\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04112}04112\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC6(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04113}04113\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04114}04114\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04115}04115\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04116}04116\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04123}04123\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04124}04124\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04125}04125\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04126}04126\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04127}04127\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04134}04134\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04135}04135\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04136}04136\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04137}04137\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04138}04138\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04145}04145\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04146}04146\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04147}04147\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04148}04148\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04149}04149\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04156}04156\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04157}04157\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04158}04158\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04159}04159\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04160}04160\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04167}04167\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04168}04168\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04169}04169\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04170}04170\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04171}04171\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04178}04178\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04179}04179\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04180}04180\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04181}04181\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04182}04182\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04189}04189\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04190}04190\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04191}04191\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04192}04192\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04193}04193\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04200}04200\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04201}04201\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04202}04202\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04203}04203\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04204}04204\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04211}04211\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04212}04212\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04213}04213\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04214}04214\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04215}04215\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04223}04223\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04224}04224\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04225}04225\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04226}04226\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04227}04227\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04234}04234\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04235}04235\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04236}04236\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04237}04237\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04238}04238\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04246}04246\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04247}04247\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04248}04248\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04249}04249\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04250}04250\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04257}04257\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04258}04258\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04259}04259\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04260}04260\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04261}04261\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04269}04269\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04270}04270\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04271}04271\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04272}04272\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04273}04273\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04280}04280\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04281}04281\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04282}04282\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04283}04283\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04284}04284\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04292}04292\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4OVR(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04293}04293\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04294}04294\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04295}04295\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04296}04296\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04303}04303\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_SYSBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04304}04304\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04305}04305\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04306}04306\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04307}04307\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04314}04314\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_SYSBRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04315}04315\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04316}04316\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04317}04317\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04318}04318\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04332}04332\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04333}04333\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04334}04334\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04335}04335\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04336}04336\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04343}04343\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04344}04344\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04345}04345\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04346}04346\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04347}04347\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04354}04354\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04355}04355\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04356}04356\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04357}04357\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04358}04358\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04365}04365\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04366}04366\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04367}04367\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04368}04368\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04369}04369\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04376}04376\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04377}04377\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04378}04378\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04379}04379\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04380}04380\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04387}04387\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04388}04388\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04389}04389\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04390}04390\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04391}04391\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04398}04398\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04399}04399\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04400}04400\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04401}04401\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04402}04402\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04409}04409\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04410}04410\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04411}04411\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04412}04412\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04413}04413\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04420}04420\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04421}04421\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04422}04422\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04423}04423\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04424}04424\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04431}04431\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04432}04432\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04433}04433\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04434}04434\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04435}04435\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04442}04442\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04443}04443\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04444}04444\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04445}04445\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04446}04446\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04453}04453\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04454}04454\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04455}04455\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04456}04456\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04457}04457\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04464}04464\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04465}04465\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04466}04466\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04467}04467\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04468}04468\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04475}04475\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04476}04476\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04477}04477\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04478}04478\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04479}04479\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04486}04486\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04487}04487\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04488}04488\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04489}04489\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04490}04490\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04497}04497\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04498}04498\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04499}04499\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04500}04500\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04501}04501\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04508}04508\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04509}04509\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04510}04510\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04511}04511\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04512}04512\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04519}04519\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04520}04520\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04521}04521\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04522}04522\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04523}04523\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04530}04530\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04531}04531\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04532}04532\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04533}04533\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04534}04534\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04541}04541\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04542}04542\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04543}04543\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04544}04544\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04545}04545\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04552}04552\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04553}04553\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04554}04554\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04555}04555\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04556}04556\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04563}04563\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04564}04564\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04565}04565\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04566}04566\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04567}04567\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04574}04574\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04575}04575\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04576}04576\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04577}04577\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04578}04578\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04585}04585\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04586}04586\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04587}04587\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04588}04588\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04589}04589\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04603}04603\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04604}04604\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04605}04605\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04606}04606\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04607}04607\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04614}04614\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04615}04615\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04616}04616\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04617}04617\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04618}04618\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04625}04625\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04626}04626\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04627}04627\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04628}04628\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04629}04629\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04636}04636\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04637}04637\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04638}04638\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04639}04639\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04640}04640\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04647}04647\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04648}04648\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04649}04649\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04650}04650\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04651}04651\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04658}04658\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04659}04659\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04660}04660\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04661}04661\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04662}04662\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04669}04669\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04670}04670\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04671}04671\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04672}04672\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04673}04673\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04680}04680\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04681}04681\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04682}04682\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04683}04683\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04684}04684\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04691}04691\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04692}04692\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04693}04693\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04694}04694\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04695}04695\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04702}04702\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04703}04703\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04704}04704\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04705}04705\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04706}04706\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04713}04713\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04714}04714\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04715}04715\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04716}04716\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04717}04717\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04724}04724\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04725}04725\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04726}04726\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04727}04727\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04728}04728\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04735}04735\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04736}04736\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04737}04737\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04738}04738\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04739}04739\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04746}04746\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04747}04747\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04748}04748\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04749}04749\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04750}04750\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04757}04757\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04758}04758\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04759}04759\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04760}04760\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04761}04761\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04768}04768\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04769}04769\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04770}04770\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04771}04771\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04772}04772\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04779}04779\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04780}04780\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04781}04781\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04782}04782\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04783}04783\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04790}04790\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04791}04791\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04792}04792\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04793}04793\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04794}04794\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04801}04801\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04802}04802\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04803}04803\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04804}04804\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04805}04805\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04812}04812\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04813}04813\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04814}04814\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04815}04815\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04816}04816\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04823}04823\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04824}04824\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04825}04825\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04826}04826\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04827}04827\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04841}04841\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04842}04842\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04843}04843\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04844}04844\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04845}04845\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04852}04852\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04853}04853\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04854}04854\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04855}04855\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04856}04856\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04863}04863\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04864}04864\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04865}04865\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04866}04866\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04867}04867\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04874}04874\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04875}04875\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04876}04876\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04877}04877\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04878}04878\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04885}04885\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04886}04886\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04887}04887\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04888}04888\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04889}04889\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04896}04896\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04897}04897\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04898}04898\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04899}04899\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04900}04900\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04907}04907\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04908}04908\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04909}04909\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04910}04910\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04911}04911\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04918}04918\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04919}04919\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04920}04920\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04921}04921\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04922}04922\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04929}04929\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK2(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04930}04930\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04931}04931\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\_EGR\_B2G}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04932}04932\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04933}04933\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04938}04938\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04943}04943\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_DeInit(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04944}04944\ \textcolor{keywordtype}{void}\ LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04945}04945\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04946}04946\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04947}04947\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_OC\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04948}04948\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04949}04949\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_IC\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_IC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04950}04950\ \textcolor{keywordtype}{void}\ LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04951}04951\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04952}04952\ \textcolor{keywordtype}{void}\ LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04953}04953\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04954}04954\ \textcolor{keywordtype}{void}\ LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04955}04955\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04959}04959\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04960}04960\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04969}04969\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM1\ ||\ TIM2\ ||\ TIM16\ ||\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04970}04970\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04975}04975\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04976}04976\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04977}04977\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04978}04978\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__tim_8h_source_l04979}04979\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32WLxx\_LL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
