# RISC-V-SecureBoot-TinyML
This project simulates secure boot and encrypted storage on RISC-V to safely run TinyML models in low-power embedded systems. It showcases secure AI deployment (e.g., anomaly detection) using open-source cores, fully in simulationâ€”ideal for research, prototyping, and industry testing.
# SecureTinyML-RISCV ğŸ”ğŸ¤–
**Simulated Secure Boot + Encrypted TinyML Model Execution on RISC-V**

![License](https://img.shields.io/badge/license-MIT-green)
![Status](https://img.shields.io/badge/build-simulation-blue)
![Platform](https://img.shields.io/badge/platform-RISC--V-lightgrey)

## ğŸ§  Overview

**SecureTinyML-RISCV** is a simulation-based project demonstrating secure boot and encrypted storage mechanisms on a RISC-V architecture. It enables loading and executing TinyML (lightweight AI) models in a trusted, low-power environment â€” perfect for edge-AI and embedded applications.

Security-critical applications (e.g., anomaly detection, predictive maintenance) can be securely deployed even in resource-constrained systems using a simulated secure bootloader, encrypted model storage, and OTA update logic.

âš¡ï¸ Fully simulation-based â†’ no physical hardware required!
## ğŸ¯ Key Features

âœ… **Secure Boot Simulation**  
Signature-based firmware validation at boot using simulated bootloader logic.

âœ… **AES-Encrypted Model Storage**  
TinyML models and configuration files are AES-encrypted and decrypted only at runtime in trusted memory.

âœ… **RISC-V Execution Simulation**  
Fully simulated on RISC-V using QEMU or Spike with support for linker scripts and memory layout control.

âœ… **Verified Model Inference**  
Only verified and decrypted models are allowed for execution; inference runs on dummy TinyML logic.

âœ… **OTA Update Flow (Simulated)**  
Supports Over-the-Air (OTA) update simulation with secure signature checks and rollback protection.

âœ… **TUI Output (Terminal UI)**  
Simulation results are printed in a clear, structured terminal format ideal for screenshots and academic documentation.

âœ… **Hardware-Independent**  
Works in any Linux-based dev environment â€” no embedded board needed.

## ğŸ­ Industry Use Cases

This simulation aligns with real-world needs across industries where secure TinyML deployment is essential:

### ğŸ”’ Secure Firmware and Edge AI  
Focus: Loading only signed firmware and AI models at the edge.  
Use Case: Enables trusted execution of anomaly detection, keyword spotting, or signal processing on microcontrollers or embedded DSPs.

### âš™ï¸ Secure AI Execution in Edge Accelerators  
Focus: AI model protection using encrypted boot chains.  
Use Case: Demonstrates how encrypted TinyML models can be deployed securely on hardware-accelerated platforms with isolated compute domains.

### ğŸŒ IoT & Remote Sensor Networks  
Focus: Low-power, autonomous edge systems with secure updates.  
Use Case: Firmware and ML models are verified and decrypted before execution, allowing secure OTA updates in field-deployed devices.

### ğŸš— Automotive, Industrial, and Aerospace Systems  
Focus: Safety-critical embedded systems.  
Use Case: AI-based predictive maintenance or decision logic must pass cryptographic checks before activating, preventing unauthorized firmware use.

### ğŸ§ª Research and Prototyping Environments  
Focus: Fast simulation without hardware dependency.  
Use Case: Helps researchers explore secure TinyML pipelines, validate bootloaders, or study cryptographic workflows at an architecture level.

---

This project provides a simulation framework for designing secure, AI-enabled embedded systems suited for both research and real-world applications.

## ğŸ§° Tech Stack

This project brings together multiple technologies from embedded systems, AI, and security domains. The stack is selected to ensure a balance of simulation accessibility, real-world relevance, and modular extensibility.

### ğŸ–¥ï¸ Processor Simulation & ISA
- **RISC-V 32-bit Core (RV32IM)** â€“ Open-source instruction set with simulation support for embedded devices.
- **QEMU (or Renode)** â€“ Emulates RISC-V hardware platforms for secure boot simulation and firmware testing.
- **OpenOCD (Optional)** â€“ For debugging bootloader behavior in virtual environments.

### ğŸ” Security Layer
- **SHA-256** â€“ Used for firmware hashing and signature verification.
- **RSA / ECC (Simulated)** â€“ Validates digital signatures during the secure boot phase.
- **AES-128/256** â€“ Encrypts TinyML models and logs before storage or OTA transfer.

### ğŸ¤– TinyML & AI Model Handling
- **TensorFlow Lite for Microcontrollers (TFLM)** â€“ For model inference in embedded environments.
- **uTensor / CMSIS-NN** â€“ Lightweight ML libraries for bare-metal platforms.
- **Dummy Inference Pipeline** â€“ Simulates secure ML model loading, decryption, and execution flow.

### ğŸ“ File & Storage System
- **Virtual Flash / SD Card File System** â€“ Simulated encrypted storage using mounted files.
- **Bootloader Image Layout** â€“ Structured binary with secure headers and model containers.

### ğŸ§ª Development Environment
- **GCC for RISC-V / Clang** â€“ Toolchain for compiling bootloaders and firmware.
- **Make / CMake** â€“ Build system to orchestrate secure boot, decryption, and inference modules.
- **Python / Bash Scripts** â€“ Automate signing, encryption, and deployment of secure firmware images.

---

Each component in the tech stack is modular and replaceable, making this simulation highly adaptable for both hardware prototyping and system security education.

## ğŸ” Workflow / System Design

This project emulates a secure boot and encrypted storage pipeline tailored for embedded TinyML deployments. It follows a step-by-step secure boot and execution model, from power-on to AI inference.

### ğŸ”„ Step-by-Step Workflow

1. **ğŸ”Œ Power-On Reset (POR)**
   - Simulated device resets and starts executing from a fixed memory address (bootloader entry).

2. **ğŸ§± Bootloader Stage (Secure Boot Begins)**
   - Reads metadata from firmware header (e.g., version, checksum, digital signature).
   - Performs SHA-256 hash on firmware binary and verifies signature using RSA/ECC.
   - Checks integrity of encrypted TinyML model package.

3. **ğŸ”“ Decryption of Secure Storage**
   - Encrypted model file stored in virtual flash is decrypted using AES-128/256.
   - Model is stored temporarily in RAM for inference.

4. **ğŸ§  TinyML Model Inference (Simulated)**
   - Loads precompiled TensorFlow Lite Micro model.
   - Executes inference on dummy sensor data to simulate a real-world application (e.g., anomaly detection).

5. **ğŸ§¾ Logging & Results**
   - Logs results to an encrypted file in the virtual storage.
   - Optionally reboots or awaits further OTA updates.

6. **ğŸ“¤ (Optional) OTA Update Simulation**
   - Signed and encrypted firmware updates are pushed into the virtual environment.
   - Bootloader validates and replaces previous firmware only if the update passes verification.

---

### ğŸ“Œ Design Principles

- **Zero Trust at Boot**: Nothing executes unless verified and decrypted.
- **Hardware-Agnostic Design**: Fully simulatedâ€”no physical hardware required.
- **Modular Simulation Blocks**: Security, storage, and AI logic separated for clarity and reusability.
- **Reproducibility**: Every build is deterministic and traceable.

---

This design mimics real-world secure embedded platforms and provides a trusted simulation environment for experimenting with secure ML workflows.

## ğŸ’¾ File Structure & Folder Layout

This repository is organized to simulate a secure embedded pipeline that separates concerns between secure boot, encrypted storage, and TinyML inference â€” while maintaining a modular and extensible structure.

```bash
SecureTinyML-RISCV/
â”œâ”€â”€ bootloader/
â”‚   â”œâ”€â”€ main.c                  # Simulated secure boot logic (verification, hash, signature)
â”‚   â”œâ”€â”€ crypto.c                # AES/RSA implementations (simulated)
â”‚   â””â”€â”€ boot_config.h           # Metadata structure for firmware headers
â”‚
â”œâ”€â”€ firmware/
â”‚   â”œâ”€â”€ firmware.bin            # Signed & encrypted firmware binary (dummy file)
â”‚   â”œâ”€â”€ model.tflite.enc        # Encrypted TinyML model (AES encrypted)
â”‚   â””â”€â”€ manifest.json           # Metadata: version, hash, signature, model info
â”‚
â”œâ”€â”€ inference_engine/
â”‚   â”œâ”€â”€ model_runner.c          # Loads and runs decrypted TinyML model
â”‚   â”œâ”€â”€ dummy_sensor_data.csv   # Sample data to simulate inference input
â”‚   â””â”€â”€ inference_results.log   # Securely logged output of model
â”‚
â”œâ”€â”€ ota_simulation/
â”‚   â”œâ”€â”€ update_firmware.bin     # Simulated OTA firmware update
â”‚   â””â”€â”€ ota_updater.py          # Pushes update, validates version/signature
â”‚
â”œâ”€â”€ simulation_env/
â”‚   â”œâ”€â”€ virtual_flash.py        # Simulates flash memory for storage
â”‚   â”œâ”€â”€ key_store/              # Contains public keys, certs, AES keys
â”‚   â””â”€â”€ boot_sequence.py        # Emulates entire power-on to inference cycle
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ architecture.md         # High-level system architecture
â”‚   â””â”€â”€ threat_model.md         # Description of threat mitigation strategies
â”‚
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore

ğŸ§ª Setup & Run Instructions
Follow these steps to set up and simulate secure boot and encrypted TinyML inference using this repository.

1ï¸âƒ£ Prerequisites
Ensure the following tools and packages are available on your system:

Python 3.8+

pycryptodome for encryption simulation

numpy, pandas (for TinyML inference simulation)

Basic C compiler (e.g., gcc) for bootloader logic (optional for full simulation)

Git CLI or GitHub Desktop

To install dependencies:

bash
Copy
Edit
pip install pycryptodome numpy pandas
2ï¸âƒ£ Clone the Repository
bash
Copy
Edit
git clone https://github.com/your-username/SecureTinyML-RISCV.git
cd SecureTinyML-RISCV
3ï¸âƒ£ Simulate the Boot Sequence
This step mimics the secure boot validation of firmware and model:

bash
Copy
Edit
python simulation_env/boot_sequence.py
ğŸ“Œ Output:

Verifies digital signatures

Decrypts model and firmware

Logs validation results

4ï¸âƒ£ Run the Encrypted TinyML Inference
Once booted securely, simulate running an encrypted model:

bash
Copy
Edit
python inference_engine/model_runner.py
ğŸ“Œ Output:

Decrypted model runs inference on dummy sensor data

Outputs are logged in inference_results.log

5ï¸âƒ£ Simulate OTA Firmware/Model Update
Push an OTA update and verify secure acceptance:

bash
Copy
Edit
python ota_simulation/ota_updater.py
ğŸ“Œ Output:

Validates manifest signature and version

Accepts or rejects firmware based on security checks

ğŸ“‚ Example Logs
logs/boot_status.log: Bootloader validation events

logs/inference_results.log: Prediction outcomes

logs/ota_update.log: Update process trace

RESULTS:- 
### 1ï¸âƒ£ Stage: Bootloader Verification

![Bootloader Verification](output_screnshots/bootloader_stage_verifying.PNG)


ğŸ“„ License
This project is licensed under the MIT License â€” a permissive open-source license that allows reuse, modification, distribution, and private use, with proper attribution.
MIT License

Copyright (c) 2025 Ritesh Sawant

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the â€œSoftwareâ€), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
of the Software, and to permit persons to whom the Software is furnished to do so,
subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED â€œAS ISâ€, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

