Analysis & Synthesis report for sd
Sun Nov 26 19:04:24 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: init:inst21
 15. Parameter Settings for User Entity Instance: rd:inst
 16. Parameter Settings for User Entity Instance: arb:inst2
 17. Parameter Settings for User Entity Instance: ref:inst3
 18. Parameter Settings for User Entity Instance: wr:inst20
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 26 19:04:24 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; sd                                          ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 183                                         ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; sd                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------+---------+
; arb.v                            ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/arb.v          ;         ;
; init.v                           ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/init.v         ;         ;
; wr.v                             ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/wr.v           ;         ;
; rd.v                             ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/rd.v           ;         ;
; ref.v                            ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/ref.v          ;         ;
; top.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/FPGA/sdram/top.bdf        ;         ;
; ad4.v                            ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/ad4.v          ;         ;
; ad4_11.v                         ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/ad4_11.v       ;         ;
; ad4_2.v                          ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/ad4_2.v        ;         ;
; display.v                        ; yes             ; User Verilog HDL File              ; D:/FPGA/sdram/display.v      ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 114        ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 189        ;
;     -- 7 input functions                    ; 1          ;
;     -- 6 input functions                    ; 33         ;
;     -- 5 input functions                    ; 41         ;
;     -- 4 input functions                    ; 27         ;
;     -- <=3 input functions                  ; 87         ;
;                                             ;            ;
; Dedicated logic registers                   ; 183        ;
;                                             ;            ;
; I/O pins                                    ; 70         ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; sclk~input ;
; Maximum fan-out                             ; 184        ;
; Total fan-out                               ; 1496       ;
; Average fan-out                             ; 2.83       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 189 (0)             ; 183 (0)                   ; 0                 ; 0          ; 70   ; 0            ; |top                ; top         ; work         ;
;    |ad4:inst8|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ad4:inst8      ; ad4         ; work         ;
;    |ad4_11:inst18|         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ad4_11:inst18  ; ad4_11      ; work         ;
;    |arb:inst2|             ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arb:inst2      ; arb         ; work         ;
;    |dispaly:inst10|        ; 15 (15)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top|dispaly:inst10 ; dispaly     ; work         ;
;    |init:inst21|           ; 30 (30)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top|init:inst21    ; init        ; work         ;
;    |rd:inst|               ; 43 (43)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |top|rd:inst        ; rd          ; work         ;
;    |ref:inst3|             ; 25 (25)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ref:inst3      ; ref         ; work         ;
;    |wr:inst20|             ; 57 (57)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|wr:inst20      ; wr          ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ad4_11:inst18|a                                    ; ad4_11:inst18|a     ; yes                    ;
; ad4:inst8|a                                        ; ad4:inst8|a         ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; wr:inst20|sdram_cmd[3]                 ; Stuck at GND due to stuck port data_in ;
; wr:inst20|sdram_dq[3..15]              ; Stuck at GND due to stuck port data_in ;
; wr:inst20|col_addr[0,1]                ; Stuck at GND due to stuck port data_in ;
; ref:inst3|cmd_reg[3]                   ; Stuck at GND due to stuck port data_in ;
; ref:inst3|sdram_addr[0..9,11]          ; Stuck at GND due to stuck port data_in ;
; rd:inst|col_addr[0,1]                  ; Stuck at GND due to stuck port data_in ;
; rd:inst|sdram_cmd[3]                   ; Stuck at GND due to stuck port data_in ;
; init:inst21|sdram_addr[0,2,3,6..9,11]  ; Stuck at GND due to stuck port data_in ;
; init:inst21|sdram_addr[1,4]            ; Merged with init:inst21|sdram_addr[5]  ;
; dispaly:inst10|h1[3]                   ; Merged with dispaly:inst10|h1[0]       ;
; dispaly:inst10|h2[3]                   ; Merged with dispaly:inst10|h2[0]       ;
; dispaly:inst10|h3[3]                   ; Merged with dispaly:inst10|h3[0]       ;
; dispaly:inst10|h4[3]                   ; Merged with dispaly:inst10|h4[0]       ;
; init:inst21|cmd_reg[3]                 ; Stuck at GND due to stuck port data_in ;
; rd:inst|sdram_addr[3..9]               ; Lost fanout                            ;
; Total Number of Removed Registers = 53 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+--------------------------+---------------------------+----------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                               ;
+--------------------------+---------------------------+----------------------------------------------------------------------+
; ref:inst3|sdram_addr[11] ; Stuck at GND              ; rd:inst|sdram_addr[9], rd:inst|sdram_addr[8], rd:inst|sdram_addr[7], ;
;                          ; due to stuck port data_in ; rd:inst|sdram_addr[6], rd:inst|sdram_addr[5], rd:inst|sdram_addr[4]  ;
+--------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 183   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 183   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; init:inst21|CS                          ; 1       ;
; init:inst21|cmd_reg[2]                  ; 2       ;
; init:inst21|cmd_reg[1]                  ; 2       ;
; init:inst21|cmd_reg[0]                  ; 1       ;
; rd:inst|sdram_cmd[0]                    ; 1       ;
; rd:inst|sdram_cmd[2]                    ; 1       ;
; ref:inst3|cmd_reg[2]                    ; 1       ;
; ref:inst3|cmd_reg[0]                    ; 1       ;
; rd:inst|sdram_cmd[1]                    ; 1       ;
; ref:inst3|cmd_reg[1]                    ; 1       ;
; init:inst21|flag_init                   ; 5       ;
; arb:inst2|state[1]                      ; 11      ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|dispaly:inst10|h4[6]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|dispaly:inst10|h1[4]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|wr:inst20|col_addr[8]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|rd:inst|row_addr[1]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|wr:inst20|row_addr_reg[1] ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |top|dispaly:inst10|h1[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|init:inst21|cmd_reg[2]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: init:inst21 ;
+----------------+----------------+------------------------+
; Parameter Name ; Value          ; Type                   ;
+----------------+----------------+------------------------+
; CMD_END        ; 1011           ; Unsigned Binary        ;
; CNT_200US      ; 10011100010000 ; Unsigned Binary        ;
; NOP            ; 0111           ; Unsigned Binary        ;
; PRECHARGE      ; 0010           ; Unsigned Binary        ;
; AUTO_REF       ; 0001           ; Unsigned Binary        ;
; MRSET          ; 0000           ; Unsigned Binary        ;
+----------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: rd:inst ;
+----------------+--------------+----------------------+
; Parameter Name ; Value        ; Type                 ;
+----------------+--------------+----------------------+
; NOP            ; 0111         ; Unsigned Binary      ;
; PRE            ; 0010         ; Unsigned Binary      ;
; ACT            ; 0011         ; Unsigned Binary      ;
; RD             ; 0101         ; Unsigned Binary      ;
; CMD_END        ; 1100         ; Unsigned Binary      ;
; COL_END        ; 111111100    ; Unsigned Binary      ;
; ROW_END        ; 111111111111 ; Unsigned Binary      ;
; AREF           ; 00000        ; Unsigned Binary      ;
; READ           ; 01000        ; Unsigned Binary      ;
+----------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: arb:inst2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; INIT           ; 00001 ; Unsigned Binary               ;
; IDLE           ; 00010 ; Unsigned Binary               ;
; ARBIT          ; 00100 ; Unsigned Binary               ;
; READ           ; 01000 ; Unsigned Binary               ;
; WRITE          ; 10000 ; Unsigned Binary               ;
; AREF           ; 00000 ; Unsigned Binary               ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ref:inst3 ;
+----------------+--------------+------------------------+
; Parameter Name ; Value        ; Type                   ;
+----------------+--------------+------------------------+
; BANK           ; 010000000000 ; Unsigned Binary        ;
; CMD_END        ; 1010         ; Unsigned Binary        ;
; CNT_END        ; 1011101101   ; Unsigned Binary        ;
; NOP            ; 0111         ; Unsigned Binary        ;
; PRE            ; 0010         ; Unsigned Binary        ;
; AREF           ; 0001         ; Unsigned Binary        ;
+----------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: wr:inst20 ;
+----------------+--------------+------------------------+
; Parameter Name ; Value        ; Type                   ;
+----------------+--------------+------------------------+
; NOP            ; 0111         ; Unsigned Binary        ;
; ACT            ; 0011         ; Unsigned Binary        ;
; WR             ; 0100         ; Unsigned Binary        ;
; PRE            ; 0010         ; Unsigned Binary        ;
; CMD_END        ; 1000         ; Unsigned Binary        ;
; COL_END        ; 111111100    ; Unsigned Binary        ;
; ROW_END        ; 111111111111 ; Unsigned Binary        ;
; AREF           ; 00100        ; Unsigned Binary        ;
; WRITE          ; 10000        ; Unsigned Binary        ;
+----------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 183                         ;
;     CLR               ; 87                          ;
;     CLR SCLR          ; 36                          ;
;     ENA CLR           ; 29                          ;
;     ENA CLR SCLR      ; 31                          ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 194                         ;
;     arith             ; 62                          ;
;         1 data inputs ; 59                          ;
;         2 data inputs ; 3                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 131                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 41                          ;
;         6 data inputs ; 33                          ;
; boundary_port         ; 70                          ;
;                       ;                             ;
; Max LUT depth         ; 2.30                        ;
; Average LUT depth     ; 1.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Nov 26 19:04:06 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sd -c sd
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file arb.v
    Info (12023): Found entity 1: arb File: D:/FPGA/sdram/arb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file init.v
    Info (12023): Found entity 1: init File: D:/FPGA/sdram/init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wr.v
    Info (12023): Found entity 1: wr File: D:/FPGA/sdram/wr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rd.v
    Info (12023): Found entity 1: rd File: D:/FPGA/sdram/rd.v Line: 1
Warning (10463): Verilog HDL Declaration warning at ref.v(1): "ref" is SystemVerilog-2005 keyword File: D:/FPGA/sdram/ref.v Line: 1
Warning (10229): Verilog HDL Expression warning at ref.v(14): truncated literal to match 12 bits File: D:/FPGA/sdram/ref.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file ref.v
    Info (12023): Found entity 1: ref File: D:/FPGA/sdram/ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file ad4.v
    Info (12023): Found entity 1: ad4 File: D:/FPGA/sdram/ad4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad4_11.v
    Info (12023): Found entity 1: ad4_11 File: D:/FPGA/sdram/ad4_11.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad4_2.v
    Info (12023): Found entity 1: ad4_2 File: D:/FPGA/sdram/ad4_2.v Line: 1
Warning (10229): Verilog HDL Expression warning at display.v(42): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 42
Warning (10229): Verilog HDL Expression warning at display.v(44): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 44
Warning (10229): Verilog HDL Expression warning at display.v(46): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 46
Warning (10229): Verilog HDL Expression warning at display.v(59): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 59
Warning (10229): Verilog HDL Expression warning at display.v(61): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 61
Warning (10229): Verilog HDL Expression warning at display.v(63): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 63
Warning (10229): Verilog HDL Expression warning at display.v(76): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 76
Warning (10229): Verilog HDL Expression warning at display.v(78): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 78
Warning (10229): Verilog HDL Expression warning at display.v(80): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 80
Warning (10229): Verilog HDL Expression warning at display.v(93): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 93
Warning (10229): Verilog HDL Expression warning at display.v(95): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 95
Warning (10229): Verilog HDL Expression warning at display.v(97): truncated literal to match 2 bits File: D:/FPGA/sdram/display.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: dispaly File: D:/FPGA/sdram/display.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "init" for hierarchy "init:inst21"
Warning (10240): Verilog HDL Always Construct warning at init.v(100): inferring latch(es) for variable "sdram_bank", which holds its previous value in one or more paths through the always construct File: D:/FPGA/sdram/init.v Line: 100
Info (10041): Inferred latch for "sdram_bank[0]" at init.v(100) File: D:/FPGA/sdram/init.v Line: 100
Info (10041): Inferred latch for "sdram_bank[1]" at init.v(100) File: D:/FPGA/sdram/init.v Line: 100
Info (12128): Elaborating entity "ad4_11" for hierarchy "ad4_11:inst18"
Warning (10230): Verilog HDL assignment warning at ad4_11.v(17): truncated value with size 12 to match size of target (1) File: D:/FPGA/sdram/ad4_11.v Line: 17
Warning (10230): Verilog HDL assignment warning at ad4_11.v(18): truncated value with size 12 to match size of target (1) File: D:/FPGA/sdram/ad4_11.v Line: 18
Warning (10230): Verilog HDL assignment warning at ad4_11.v(21): truncated value with size 12 to match size of target (1) File: D:/FPGA/sdram/ad4_11.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ad4_11.v(16): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct File: D:/FPGA/sdram/ad4_11.v Line: 16
Info (10041): Inferred latch for "a" at ad4_11.v(18) File: D:/FPGA/sdram/ad4_11.v Line: 18
Info (12128): Elaborating entity "rd" for hierarchy "rd:inst"
Warning (10240): Verilog HDL Always Construct warning at rd.v(112): inferring latch(es) for variable "sdram_bank", which holds its previous value in one or more paths through the always construct File: D:/FPGA/sdram/rd.v Line: 112
Warning (10230): Verilog HDL assignment warning at rd.v(120): truncated value with size 12 to match size of target (3) File: D:/FPGA/sdram/rd.v Line: 120
Warning (10230): Verilog HDL assignment warning at rd.v(122): truncated value with size 12 to match size of target (3) File: D:/FPGA/sdram/rd.v Line: 122
Info (10041): Inferred latch for "sdram_bank[0]" at rd.v(112) File: D:/FPGA/sdram/rd.v Line: 112
Info (10041): Inferred latch for "sdram_bank[1]" at rd.v(112) File: D:/FPGA/sdram/rd.v Line: 112
Info (12128): Elaborating entity "arb" for hierarchy "arb:inst2"
Info (12128): Elaborating entity "ref" for hierarchy "ref:inst3"
Warning (10240): Verilog HDL Always Construct warning at ref.v(92): inferring latch(es) for variable "sdram_bank", which holds its previous value in one or more paths through the always construct File: D:/FPGA/sdram/ref.v Line: 92
Info (10041): Inferred latch for "sdram_bank[0]" at ref.v(92) File: D:/FPGA/sdram/ref.v Line: 92
Info (10041): Inferred latch for "sdram_bank[1]" at ref.v(92) File: D:/FPGA/sdram/ref.v Line: 92
Info (12128): Elaborating entity "wr" for hierarchy "wr:inst20"
Warning (10240): Verilog HDL Always Construct warning at wr.v(158): inferring latch(es) for variable "sdram_bank", which holds its previous value in one or more paths through the always construct File: D:/FPGA/sdram/wr.v Line: 158
Info (10041): Inferred latch for "sdram_bank[0]" at wr.v(158) File: D:/FPGA/sdram/wr.v Line: 158
Info (10041): Inferred latch for "sdram_bank[1]" at wr.v(158) File: D:/FPGA/sdram/wr.v Line: 158
Info (12128): Elaborating entity "ad4_2" for hierarchy "ad4_2:inst9"
Warning (10230): Verilog HDL assignment warning at ad4_2.v(17): truncated value with size 2 to match size of target (1) File: D:/FPGA/sdram/ad4_2.v Line: 17
Warning (10230): Verilog HDL assignment warning at ad4_2.v(18): truncated value with size 2 to match size of target (1) File: D:/FPGA/sdram/ad4_2.v Line: 18
Warning (10230): Verilog HDL assignment warning at ad4_2.v(21): truncated value with size 2 to match size of target (1) File: D:/FPGA/sdram/ad4_2.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ad4_2.v(16): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct File: D:/FPGA/sdram/ad4_2.v Line: 16
Info (10041): Inferred latch for "a" at ad4_2.v(18) File: D:/FPGA/sdram/ad4_2.v Line: 18
Info (12128): Elaborating entity "dispaly" for hierarchy "dispaly:inst10"
Warning (10272): Verilog HDL Case Statement warning at display.v(42): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 42
Warning (10272): Verilog HDL Case Statement warning at display.v(44): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 44
Warning (10272): Verilog HDL Case Statement warning at display.v(46): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 46
Warning (10272): Verilog HDL Case Statement warning at display.v(59): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 59
Warning (10272): Verilog HDL Case Statement warning at display.v(61): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 61
Warning (10272): Verilog HDL Case Statement warning at display.v(63): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 63
Warning (10272): Verilog HDL Case Statement warning at display.v(76): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 76
Warning (10272): Verilog HDL Case Statement warning at display.v(78): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 78
Warning (10272): Verilog HDL Case Statement warning at display.v(80): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 80
Warning (10272): Verilog HDL Case Statement warning at display.v(93): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 93
Warning (10272): Verilog HDL Case Statement warning at display.v(95): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 95
Warning (10272): Verilog HDL Case Statement warning at display.v(97): case item expression covers a value already covered by a previous case item File: D:/FPGA/sdram/display.v Line: 97
Info (12128): Elaborating entity "ad4" for hierarchy "ad4:inst8"
Warning (10230): Verilog HDL assignment warning at ad4.v(17): truncated value with size 4 to match size of target (1) File: D:/FPGA/sdram/ad4.v Line: 17
Warning (10230): Verilog HDL assignment warning at ad4.v(18): truncated value with size 4 to match size of target (1) File: D:/FPGA/sdram/ad4.v Line: 18
Warning (10230): Verilog HDL assignment warning at ad4.v(21): truncated value with size 4 to match size of target (1) File: D:/FPGA/sdram/ad4.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ad4.v(16): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct File: D:/FPGA/sdram/ad4.v Line: 16
Info (10041): Inferred latch for "a" at ad4.v(18) File: D:/FPGA/sdram/ad4.v Line: 18
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "DQ[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DQ[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DQ[0]" and its non-tri-state driver.
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "DQ[15]" is fed by GND
    Warning (13033): The pin "DQ[14]" is fed by GND
    Warning (13033): The pin "DQ[13]" is fed by GND
    Warning (13033): The pin "DQ[12]" is fed by GND
    Warning (13033): The pin "DQ[11]" is fed by GND
    Warning (13033): The pin "DQ[10]" is fed by GND
    Warning (13033): The pin "DQ[9]" is fed by GND
    Warning (13033): The pin "DQ[8]" is fed by GND
    Warning (13033): The pin "DQ[7]" is fed by GND
    Warning (13033): The pin "DQ[6]" is fed by GND
    Warning (13033): The pin "DQ[5]" is fed by GND
    Warning (13033): The pin "DQ[4]" is fed by GND
    Warning (13033): The pin "DQ[3]" is fed by GND
Warning (13012): Latch ad4_11:inst18|a has unsafe behavior File: D:/FPGA/sdram/ad4_11.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rd:inst|sdram_addr[0] File: D:/FPGA/sdram/rd.v Line: 105
Warning (13012): Latch ad4:inst8|a has unsafe behavior File: D:/FPGA/sdram/ad4.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rd:inst|sdram_cmd[0] File: D:/FPGA/sdram/rd.v Line: 85
Warning (14026): LATCH primitive "ad4_11:inst18|a" is permanently enabled File: D:/FPGA/sdram/ad4_11.v Line: 11
Warning (14026): LATCH primitive "ad4:inst8|a" is permanently enabled File: D:/FPGA/sdram/ad4.v Line: 11
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DQ~synth"
    Warning (13010): Node "DQ~synth"
    Warning (13010): Node "DQ~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "addr[11]" is stuck at GND
    Warning (13410): Pin "addr[9]" is stuck at GND
    Warning (13410): Pin "addr[8]" is stuck at GND
    Warning (13410): Pin "addr[7]" is stuck at GND
    Warning (13410): Pin "addr[6]" is stuck at GND
    Warning (13410): Pin "addr[3]" is stuck at GND
    Warning (13410): Pin "addr[2]" is stuck at GND
    Warning (13410): Pin "bank[1]" is stuck at GND
    Warning (13410): Pin "bank[0]" is stuck at GND
    Warning (13410): Pin "reg[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/FPGA/sdram/output_files/sd.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 303 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 233 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 694 megabytes
    Info: Processing ended: Sun Nov 26 19:04:24 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA/sdram/output_files/sd.map.smsg.


