/*
 * audio.c — the Z80 sound CPU, its latches to the 68000, and the YM2610.
 *
 * Z80 memory: $0000-$7FFF fixed M1 ROM (or the BIOS SM1 while the system
 * latch selects the board ROMs), $8000/$C000/$E000/$F000 four switchable
 * windows of 16/8/4/2 KB, $F800-$FFFF 2 KB RAM. Reading ports $08-$0B
 * selects a window's bank from the upper byte of the port address.
 *
 * Ports: $00 (r) command from the 68k, $04-$07 YM2610, $08/$18 (w) NMI
 * enable/disable, $0C (w) reply to the 68k.
 *
 * A 68k command write latches the byte and raises NMI (when enabled); that
 * is how the BIOS and every sound driver talk. The Z80 runs lazily: it is
 * caught up to the 68k's clock (12 MHz / 3) whenever the 68k touches the
 * sound latches, and at the end of each frame.
 *
 * The YM2610 here models the timers, status and IRQ line that drivers
 * sync to; ym2610.cpp makes the sound. Samples are generated up to the
 * Z80's clock before every register write, so each write lands on the
 * right sample, and the frame loop takes them at the end of each frame.
 */
#include "ng_internal.h"
#include "ast.h"
#include <neogeorecomp/cpu.h>
#include "z80.h"
#include <string.h>
#include <stdlib.h>

static z80 s_z;
static const uint8_t *s_m1, *s_sm1;
static size_t s_m1_size;
static int s_use_bios_rom = 1;
static uint8_t s_ram[0x800];
static uint32_t s_bank[4];          /* byte offsets for $F000, $E000, $C000, $8000 */
static uint8_t s_cmd, s_reply;
static int s_ast_reply;
static uint8_t s_ast_echo;
static int s_nmi_enabled, s_nmi_pending, s_nmi_line;
static int64_t s_z80_clock;         /* Z80 clocks executed, tracks ng_cycles / 3 */

/* Synthesis (ym2610.cpp): one stereo sample per 72 Z80 clocks (8 MHz / 144). */
void    ym2610_init(const uint8_t *const *vroms, const size_t *sizes, int n);
void    ym2610_reset(void);
void    ym2610_shutdown(void);
void    ym2610_write(int port, uint8_t v);
uint8_t ym2610_read(int port);
void    ym2610_generate(int16_t *out, size_t n);

#define SAMPLE_CLOCKS 72
#define RING 16384                  /* stereo samples, about 0.3 s */
static int16_t s_ring[RING * 2];
static size_t s_ring_head, s_ring_count;
static int64_t s_samples_done;      /* samples generated since power-on */

static void generate_to_now(void) {
    int64_t target = s_z80_clock / SAMPLE_CLOCKS;
    while (s_samples_done < target) {
        size_t n = (size_t)(target - s_samples_done), tail = (s_ring_head + s_ring_count) % RING;
        if (n > RING - tail) n = RING - tail;
        ym2610_generate(s_ring + tail * 2, n);
        ast_mix(s_ring + tail * 2, n);
        s_samples_done += (int64_t)n;
        s_ring_count += n;
        if (s_ring_count > RING) {   /* nobody is taking them: keep the newest */
            s_ring_head = (s_ring_head + s_ring_count - RING) % RING;
            s_ring_count = RING;
        }
    }
}

/* ---- YM2610: timers and status only ---- */
static struct {
    uint8_t addr[2];
    uint8_t regs[2][256];
    uint8_t ctrl, status;
    int64_t ta_deadline, tb_deadline;   /* in Z80 clocks */
} s_ym;

/* The YM2610 runs from 8 MHz; a timer A tick is one FM sample (144 clocks
 * = 72 Z80 clocks at 4 MHz), timer B ticks 16 times slower. */
static int64_t ym_ta_period(void) {
    int na = (s_ym.regs[0][0x24] << 2) | (s_ym.regs[0][0x25] & 3);
    return (int64_t)(1024 - na) * 72;
}
static int64_t ym_tb_period(void) { return (int64_t)(256 - s_ym.regs[0][0x26]) * 72 * 16; }

static void ym_update_timers(void) {
    while (s_z80_clock >= s_ym.ta_deadline) {
        if (s_ym.ctrl & 0x04) s_ym.status |= 1;
        s_ym.ta_deadline += ym_ta_period();
    }
    while (s_z80_clock >= s_ym.tb_deadline) {
        if (s_ym.ctrl & 0x08) s_ym.status |= 2;
        s_ym.tb_deadline += ym_tb_period();
    }
}

static void ym_write(int port, uint8_t v) {
    int part = port >> 1;
    if (!(port & 1)) { s_ym.addr[part] = v; return; }
    uint8_t r = s_ym.addr[part];
    s_ym.regs[part][r] = v;
    if (part == 0 && r == 0x27) {
        if ((v & 1) && !(s_ym.ctrl & 1)) s_ym.ta_deadline = s_z80_clock + ym_ta_period();
        if ((v & 2) && !(s_ym.ctrl & 2)) s_ym.tb_deadline = s_z80_clock + ym_tb_period();
        if (!(v & 1)) s_ym.ta_deadline = INT64_MAX;
        if (!(v & 2)) s_ym.tb_deadline = INT64_MAX;
        if (v & 0x10) s_ym.status &= (uint8_t)~1;
        if (v & 0x20) s_ym.status &= (uint8_t)~2;
        s_ym.ctrl = v;
    }
}

static uint8_t ym_read(int port) {
    switch (port) {
    case 0: return s_ym.status;           /* busy flag always clear */
    case 1: return s_ym.regs[0][s_ym.addr[0]];
    case 2: generate_to_now(); return ym2610_read(2);   /* ADPCM end flags */
    default: return 0;
    }
}

/* ---- Z80 bus ---- */

static const uint8_t *rom(void) { return s_use_bios_rom ? s_sm1 : s_m1; }
static size_t rom_size(void) { return s_use_bios_rom ? 0x20000 : s_m1_size; }

static uint8_t z_read(void *u, uint16_t a) {
    (void)u;
    const uint8_t *r = rom();
    size_t size = rom_size();
    if (a < 0x8000) return r[a % size];
    if (a >= 0xF800) return s_ram[a & 0x7FF];
    uint32_t off;
    if (a >= 0xF000) off = s_bank[0] + (a & 0x7FF);
    else if (a >= 0xE000) off = s_bank[1] + (a & 0xFFF);
    else if (a >= 0xC000) off = s_bank[2] + (a & 0x1FFF);
    else off = s_bank[3] + (a & 0x3FFF);
    return r[off % size];
}

static void z_write(void *u, uint16_t a, uint8_t v) {
    (void)u;
    if (a >= 0xF800) s_ram[a & 0x7FF] = v;
}

/* NMI is edge-triggered: one NMI per rise of (enabled && command pending). */
static void update_nmi(void) {
    int line = s_nmi_enabled && s_nmi_pending;
    if (line && !s_nmi_line) z80_gen_nmi(&s_z);
    s_nmi_line = line;
}

/* The core passes only the low port byte; bank selects need the high byte,
 * which is A for IN A,(n) and B for IN r,(C). */
static uint8_t port_high(z80 *z) {
    return z_read(NULL, (uint16_t)(z->pc - 2)) == 0xDB ? z->a : z->b;
}

static uint8_t z_in(z80 *z, uint8_t port) {
    switch (port & 0x0F) {
    case 0x00:
        s_nmi_pending = 0;
        update_nmi();
        return s_cmd;
    case 0x04: case 0x05: case 0x06: case 0x07:
        ym_update_timers();
        return ym_read(port & 3);
    case 0x08: case 0x09: case 0x0A: case 0x0B: {
        static const uint32_t unit[4] = {0x800, 0x1000, 0x2000, 0x4000};
        int w = port & 3;
        s_bank[w] = port_high(z) * unit[w];
        return 0;
    }
    default: return 0;
    }
}

static void z_out(z80 *z, uint8_t port, uint8_t v) {
    (void)z;
    switch (port & 0x0F) {
    case 0x00: s_cmd = 0; break;
    case 0x04: case 0x05: case 0x06: case 0x07:
        ym_update_timers();
        ym_write(port & 3, v);
        generate_to_now();
        ym2610_write(port & 3, v);
        break;
    case 0x08: s_nmi_enabled = !(port & 0x10); update_nmi(); break;
    case 0x0C:
        if (s_ast_reply && v == 0x20) { s_reply=s_ast_echo; s_ast_reply=0; }
        else s_reply=v;
        break;
    default: break;
    }
}

/* ---- interface to the 68k side ---- */

void audio_reset(void) {
    s_cmd = s_reply = 0;
    s_ast_reply = 0;
    z80_init(&s_z);
    s_z.read_byte = z_read;
    s_z.write_byte = z_write;
    s_z.port_in = z_in;
    s_z.port_out = z_out;
    memset(s_ram, 0, sizeof(s_ram));
    s_bank[0] = 0x1E * 0x800; s_bank[1] = 0x0E * 0x1000;
    s_bank[2] = 0x06 * 0x2000; s_bank[3] = 0x02 * 0x4000;
    s_nmi_enabled = 0; s_nmi_pending = 0; s_nmi_line = 0;
    memset(&s_ym, 0, sizeof(s_ym));
    s_ym.ta_deadline = s_ym.tb_deadline = INT64_MAX;
    s_z80_clock = ng_cycles / 3;
    s_z.cyc = 0;
    ym2610_reset();
    s_samples_done = s_z80_clock / SAMPLE_CLOCKS;
}

void audio_clear_samples(void) { s_ring_head = s_ring_count = 0; }

int audio_init(const uint8_t *m1, size_t m1_size, const uint8_t *sm1,
               const uint8_t *const *vroms, const size_t *vrom_sizes, int nvrom) {
    s_use_bios_rom = 1;
    ym2610_init(vroms, vrom_sizes, nvrom);
    s_m1 = m1; s_m1_size = m1_size; s_sm1 = sm1;
    s_cmd = 0; s_reply = 0;
    audio_reset();
    return 0;
}

void audio_sync(void) {
    int64_t target = ng_cycles / 3;
    while (s_z80_clock < target) {
        unsigned long before = s_z.cyc;
        s_z.int_pending = (s_ym.status & 3) != 0;
        z80_step(&s_z);
        s_z80_clock += (int64_t)(s_z.cyc - before);
        ym_update_timers();
    }
}

void audio_command(uint8_t cmd) {
    audio_sync();
    s_ast_reply = 0;
    if (!s_use_bios_rom && ast_enabled()) {
        generate_to_now();
        if (ast_command(cmd)) {
            s_ast_reply = 1; s_ast_echo = cmd;
            /* Stop the previous native song through its own driver, keeping
             * voices/effects and the original command echo intact. */
            cmd = 0x20;
        }
    }
    s_cmd = cmd;
    s_nmi_pending = 1;
    update_nmi();
}

uint8_t audio_reply(void) {
    audio_sync();
    return s_reply;
}

void audio_select_bios_rom(int bios) {
    if (bios == s_use_bios_rom) return;
    audio_sync();
    s_use_bios_rom = bios;
    if (bios) ast_reset();
    /* Swapping the Z80's ROM restarts it, so the newly selected driver
     * boots from its own reset vector. */
    uint8_t cmd = s_cmd, reply = s_reply;
    audio_reset();
    s_cmd = cmd; s_reply = reply;
}

size_t audio_take_samples(int16_t *out, size_t max_frames) {
    generate_to_now();
    size_t n = s_ring_count < max_frames ? s_ring_count : max_frames;
    for (size_t i = 0; i < n; i++) {
        out[i * 2] = s_ring[s_ring_head * 2];
        out[i * 2 + 1] = s_ring[s_ring_head * 2 + 1];
        s_ring_head = (s_ring_head + 1) % RING;
    }
    s_ring_count -= n;
    return n;
}

void audio_shutdown(void) {
    ym2610_shutdown();
    s_m1 = s_sm1 = NULL; s_m1_size = 0;
    s_ring_head = s_ring_count = 0;
    s_use_bios_rom = 1;
}

#include "state.h"
#include <limits.h>
void ym2610_state(ng_state_t *s);
void audio_state(ng_state_t *s) {
    uint64_t cycles=ngs_number(s,(uint64_t)s_z.cyc,8);
    ngs_require(s,cycles<=ULONG_MAX);
    if (s->mode==NGS_READ && !s->error) s_z.cyc=(unsigned long)cycles;
#define Z16(x) ngs_u16(s,&s_z.x)
    Z16(pc); Z16(sp); Z16(ix); Z16(iy); Z16(mem_ptr);
#undef Z16
#define Z8(x) ngs_u8(s,&s_z.x)
    Z8(a); Z8(b); Z8(c); Z8(d); Z8(e); Z8(h); Z8(l);
    Z8(a_); Z8(b_); Z8(c_); Z8(d_); Z8(e_); Z8(h_); Z8(l_); Z8(f_); Z8(i); Z8(r);
    Z8(iff_delay); Z8(int_data);
#undef Z8
    ngs_require(s,ngs_u8(s,&s_z.interrupt_mode)<=2);
#define ZFLAG(x) do { uint8_t v=s_z.x; ngs_require(s,ngs_u8(s,&v)<=1); \
    if (s->mode==NGS_READ && !s->error) s_z.x=v!=0; } while(0)
    ZFLAG(sf); ZFLAG(zf); ZFLAG(yf); ZFLAG(hf); ZFLAG(xf); ZFLAG(pf); ZFLAG(nf); ZFLAG(cf);
    ZFLAG(iff1); ZFLAG(iff2); ZFLAG(halted); ZFLAG(int_pending); ZFLAG(nmi_pending);
#undef ZFLAG
    ngs_bytes(s,s_ram,sizeof(s_ram));
    for (int i=0;i<4;i++) ngs_require(s,ngs_u32(s,&s_bank[i])<=0x3fc000);
    int bios=ngs_int(s,&s_use_bios_rom); ngs_require(s,bios>=0 && bios<=1);
    ngs_u8(s,&s_cmd); ngs_u8(s,&s_reply); ngs_int(s,&s_ast_reply); ngs_u8(s,&s_ast_echo);
    ngs_int(s,&s_nmi_enabled); ngs_int(s,&s_nmi_pending); ngs_int(s,&s_nmi_line);
    ngs_require(s,ngs_i64(s,&s_z80_clock)>=0);
    ngs_require(s,ngs_i64(s,&s_samples_done)>=0);
    ngs_bytes(s,s_ym.addr,sizeof(s_ym.addr)); ngs_bytes(s,s_ym.regs,sizeof(s_ym.regs));
    ngs_u8(s,&s_ym.ctrl); ngs_u8(s,&s_ym.status);
    ngs_require(s,ngs_i64(s,&s_ym.ta_deadline)>=0); ngs_require(s,ngs_i64(s,&s_ym.tb_deadline)>=0);
    ym2610_state(s);
    /* The runtime drains the FIFO at every frame boundary. Old ring bytes and
     * their circular index are presentation cache, not future machine state. */
    ngs_require(s,s_ring_count==0);
    if (s->mode==NGS_READ && !s->error) s_ring_head=s_ring_count=0;
}
