flashrom v0.9.8-r1896 on Linux 3.13.0-61-generic (x86_64)
flashrom is free software, get the source code at http://www.flashrom.org

flashrom was built with libpci 3.2.1, GCC 4.8.4, little endian
Command line (5 args): ./flashrom -VVVV -p internal -c MX25L6405D
Calibrating delay loop... OS timer resolution is 1 usecs, 588M loops per second, 10 myus = 10 us, 100 myus = 98 us, 1000 myus = 998 us, 10000 myus = 9935 us, 4 myus = 4 us, OK.
Initializing internal programmer
No coreboot table found.
Using Internal DMI decoder.
page_size=1000
pre-rounding:  start=0x00000000000f0000, len=0x10000, end=0x0000000000100000
post-rounding: start=0x00000000000f0000, len=0x10000, end=0x0000000000100000
page_size=1000
pre-rounding:  start=0x00000000000e0010, len=0xb16, end=0x00000000000e0b26
post-rounding: start=0x00000000000e0000, len=0x1000, end=0x00000000000e1000
DMI string chassis-type: "Notebook"
page_size=1000
pre-rounding:  start=0x00007efcf9300010, len=0xb16, end=0x00007efcf9300b26
post-rounding: start=0x00007efcf9300000, len=0x1000, end=0x00007efcf9301000
page_size=1000
pre-rounding:  start=0x00007efcf9301000, len=0x10000, end=0x00007efcf9311000
post-rounding: start=0x00007efcf9301000, len=0x10000, end=0x00007efcf9311000
Laptop detected via DMI.
DMI string system-manufacturer: "LENOVO"
DMI string system-product-name: "2522CTO"
DMI string system-version: "ThinkPad T410"
DMI string baseboard-manufacturer: "LENOVO"
DMI string baseboard-product-name: "2522CTO"
DMI string baseboard-version: "Not Available"
matching LENOVO against ^ThinkPad T410
matching 2522CTO against ^ThinkPad T410
matching ThinkPad T410 against ^ThinkPad T410
Whitelisted laptop detected.
Found chipset "Intel QM57" with PCI ID 8086:3b07.
Enabling flash write... Root Complex Register Block address = 0xfed1c000
page_size=1000
pre-rounding:  start=0x00000000fed1c000, len=0x4000, end=0x00000000fed20000
post-rounding: start=0x00000000fed1c000, len=0x4000, end=0x00000000fed20000
GCS = 0xc61: BIOS Interface Lock-Down: enabled, Boot BIOS Straps: 0x3 (SPI)
Top Swap: not enabled
0xfff80000/0xffb80000 FWH IDSEL: 0x0
0xfff00000/0xffb00000 FWH IDSEL: 0x0
0xffe80000/0xffa80000 FWH IDSEL: 0x0
0xffe00000/0xffa00000 FWH IDSEL: 0x0
0xffd80000/0xff980000 FWH IDSEL: 0x0
0xffd00000/0xff900000 FWH IDSEL: 0x0
0xffc80000/0xff880000 FWH IDSEL: 0x0
0xffc00000/0xff800000 FWH IDSEL: 0x0
0xff700000/0xff300000 FWH IDSEL: 0x4
0xff600000/0xff200000 FWH IDSEL: 0x5
0xff500000/0xff100000 FWH IDSEL: 0x6
0xff400000/0xff000000 FWH IDSEL: 0x7
0xfff80000/0xffb80000 FWH decode enabled
0xfff00000/0xffb00000 FWH decode enabled
0xffe80000/0xffa80000 FWH decode enabled
0xffe00000/0xffa00000 FWH decode enabled
0xffd80000/0xff980000 FWH decode enabled
0xffd00000/0xff900000 FWH decode enabled
0xffc80000/0xff880000 FWH decode enabled
0xffc00000/0xff800000 FWH decode enabled
0xff700000/0xff300000 FWH decode enabled
0xff600000/0xff200000 FWH decode enabled
0xff500000/0xff100000 FWH decode enabled
0xff400000/0xff000000 FWH decode enabled
Maximum FWH chip size: 0x400000 bytes
SPI Read Configuration: prefetching disabled, caching enabled, 
BIOS_CNTL = 0x01: BIOS Lock Enable: disabled, BIOS Write Enable: enabled
SPIBAR = 0x00007efcf930d000 + 0x3800
0x04: 0xe008 (HSFS)
HSFS: FDONE=0, FCERR=0, AEL=0, BERASE=1, SCIP=0, FDOPSS=1, FDV=1, FLOCKDN=1
Reading OPCODES... done
        OP        Type      Pre-OP
op[0]: 0x02, write w/  addr, none
op[1]: 0x03, read  w/  addr, none
op[2]: 0x20, write w/  addr, none
op[3]: 0x05, read  w/o addr, none
op[4]: 0x9f, read  w/o addr, none
op[5]: 0x20, write w/o addr, none
op[6]: 0x01, write w/o addr, none
op[7]: 0x06, read  w/o addr, none
Pre-OP 0: 0x06, Pre-OP 1: 0x50
0x06: 0x3f04 (HSFC)
HSFC: FGO=0, FCYCLE=2, FDBC=63, SME=0
0x08: 0x00000000 (FADDR)
0x50: 0x00000a0b (FRAP)
BMWAG 0x00, BMRAG 0x00, BRWA 0x0a, BRRA 0x0b
0x54: 0x00000000 0x58: 0x07ff0500 FREG1: BIOS region (0x00500000-0x007fffff) is read-write.
0x5C: 0x04ff0003 0x60: 0x00020001 FREG3: Gigabit Ethernet region (0x00001000-0x00002fff) is read-write.
0x64: 0x00000fff FREG4: Platform Data region is unused.
0x74: 0x9fff07d0 0x78: 0x00000000 (PR1 is unused)
0x7C: 0x00000000 (PR2 is unused)
0x80: 0x00000000 (PR3 is unused)
0x84: 0x00000000 (PR4 is unused)
Writes have been disabled for safety reasons. You can enforce write
support with the ich_spi_force programmer option, but you will most likely
harm your hardware! If you force flashrom you will get no support if
something breaks. On a few mainboards it is possible to enable write
access by setting a jumper (see its documentation or the board itself).
0x90: 0x04 (SSFS)
SSFS: SCIP=0, FDONE=1, FCERR=0, AEL=0
0x91: 0xf84130 (SSFC)
SSFC: SCGO=0, ACS=0, SPOP=0, COP=3, DBC=1, SME=0, SCF=0
0x94: 0x5006     (PREOP)
0x96: 0x143b     (OPTYPE)
0x98: 0x05200302 (OPMENU)
0x9C: 0x0601209f (OPMENU+4)
0xA0: 0x00000000 (BBAR)
0xC4: 0x00802005 (LVSCC)
LVSCC: BES=0x1, WG=1, WSR=0, WEWS=0, EO=0x20, VCL=1
0xC8: 0x00002005 (UVSCC)
UVSCC: BES=0x1, WG=1, WSR=0, WEWS=0, EO=0x20
0xD0: 0x00000000 (FPB)
Reading flash descriptors mapped by the chipset via FDOC/FDOD... done.
=== Content Section ===
FLVALSIG 0x0ff0a55a
FLMAP0   0x03040002
FLMAP1   0x10100206
FLMAP2   0x00000020

--- Details ---
NR          (Number of Regions):                     4
FRBA        (Flash Region Base Address):         0x040
NC          (Number of Components):                  1
FCBA        (Flash Component Base Address):      0x020
ISL         (ICH/PCH Strap Length):                 16
FISBA/FPSBA (Flash ICH/PCH Strap Base Address):  0x100
NM          (Number of Masters):                     3
FMBA        (Flash Master Base Address):         0x060
MSL/PSL     (MCH/PROC Strap Length):                 0
FMSBA       (Flash MCH/PROC Strap Base Address): 0x200

=== Component Section ===
FLCOMP   0x0990001c
FLILL    0x00000000

--- Details ---
Component 1 density:            8 MB
Component 2 is not used.
Read Clock Frequency:           20 MHz
Read ID and Status Clock Freq.: 33 MHz
Write and Erase Clock Freq.:    33 MHz
Fast Read is supported.
Fast Read Clock Frequency:      50 MHz
No forbidden opcodes.

=== Region Section ===
FLREG0   0x00000000
FLREG1   0x07ff0500
FLREG2   0x04ff0003
FLREG3   0x00020001
FLREG4   0x00000fff

--- Details ---
Region 0 (Descr.) 0x00000000 - 0x00000fff
Region 1 (BIOS  ) 0x00500000 - 0x007fffff
Region 2 (ME    ) 0x00003000 - 0x004fffff
Region 3 (GbE   ) 0x00001000 - 0x00002fff
Region 4 (Platf.) is unused.

=== Master Section ===
FLMSTR1  0x0a0b0000
FLMSTR2  0x0c0d0000
FLMSTR3  0x08080118

--- Details ---
      Descr. BIOS ME GbE Platf.
BIOS    r     rw      rw     
ME      r         rw  rw     
GbE                   rw     

checking for opcode 0x03
checking for opcode 0x05
OK.
The following protocols are supported: FWH, SPI.
Probing for Macronix MX25L6405D, 8192 kB: page_size=1000
pre-rounding:  start=0x00000000ff800000, len=0x800000, end=0x0000000100000000
post-rounding: start=0x00000000ff800000, len=0x800000, end=0x0000000100000000
programmer_map_flash_region: mapping MX25L6405D from 0x00000000ff800000 to 0x00007efcf7adb000
RDID returned 0xc2 0x20 0x17. probe_spi_rdid_generic: id1 0xc2, id2 0x2017
Found Macronix flash chip "MX25L6405D" (8192 kB, SPI) mapped at physical address 0x00000000ff800000.
Chip status register is 0x00.
Chip status register: Status Register Write Disable (SRWD, SRP, ...) is not set
Chip status register: Bit 6 is not set
Chip status register: Block Protect 3 (BP3) is not set
Chip status register: Block Protect 2 (BP2) is not set
Chip status register: Block Protect 1 (BP1) is not set
Chip status register: Block Protect 0 (BP0) is not set
Chip status register: Write Enable Latch (WEL) is not set
Chip status register: Write In Progress (WIP/BUSY) is not set
page_size=1000
pre-rounding:  start=0x00007efcf7adb000, len=0x800000, end=0x00007efcf82db000
post-rounding: start=0x00007efcf7adb000, len=0x800000, end=0x00007efcf82db000
programmer_unmap_flash_region: unmapped 0x00007efcf7adb000
This chip may contain one-time programmable memory. flashrom cannot read
and may never be able to write it, hence it may not be able to completely
clone the contents of this chip (see man page for details).
No operations were specified.
Restoring MMIO space at 0x7efcf93108a0
Restoring PCI config space for 00:1f:0 reg 0xdc
