#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 16 22:14:23 2018
# Process ID: 15327
# Current directory: /home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/geralt/nvdla/Zynq-nvdla/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1616.227 ; gain = 427.391 ; free physical = 10350 ; free virtual = 11932
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_vcu_0_0/design_1_proc_sys_reset_vcu_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_vcu_0/U0'
Finished Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_vcu_0_0/design_1_proc_sys_reset_vcu_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_vcu_0/U0'
Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_vcu_0_0/design_1_proc_sys_reset_vcu_0_0.xdc] for cell 'design_1_i/proc_sys_reset_vcu_0/U0'
Finished Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_vcu_0_0/design_1_proc_sys_reset_vcu_0_0.xdc] for cell 'design_1_i/proc_sys_reset_vcu_0/U0'
Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 112 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 15 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2701.301 ; gain = 1085.074 ; free physical = 9242 ; free virtual = 10856
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2701.301 ; gain = 0.000 ; free physical = 9230 ; free virtual = 10846

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13c92a0b7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.277 ; gain = 151.977 ; free physical = 8852 ; free virtual = 10467

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 90 inverter(s) to 35501 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1159e40e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9014 ; free virtual = 10630
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 15c8e0ed9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9014 ; free virtual = 10630
INFO: [Opt 31-389] Phase Constant propagation created 271 cells and removed 1728 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17c3fc8bc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9009 ; free virtual = 10625
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1176 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17c3fc8bc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9010 ; free virtual = 10626
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12107015c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9010 ; free virtual = 10626
INFO: [Opt 31-389] Phase Shift Register Optimization created 3 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12107015c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9010 ; free virtual = 10626
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9010 ; free virtual = 10626
Ending Logic Optimization Task | Checksum: 1280ff04a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2854.277 ; gain = 0.000 ; free physical = 9011 ; free virtual = 10627

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.358 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 98 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 102 Total Ports: 196
Ending PowerOpt Patch Enables Task | Checksum: e6cd0c60

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7830 ; free virtual = 9449
Ending Power Optimization Task | Checksum: e6cd0c60

Time (s): cpu = 00:02:35 ; elapsed = 00:01:35 . Memory (MB): peak = 4994.250 ; gain = 2139.973 ; free physical = 7953 ; free virtual = 9572

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e6cd0c60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7953 ; free virtual = 9572
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:30 ; elapsed = 00:02:14 . Memory (MB): peak = 4994.250 ; gain = 2292.949 ; free physical = 7953 ; free virtual = 9572
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7935 ; free virtual = 9578
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7906 ; free virtual = 9550
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7904 ; free virtual = 9548
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ba9f71db

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7904 ; free virtual = 9548
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7905 ; free virtual = 9549

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1' is driving clock pin of 655 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 {RAMB36E2}
	design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_1 {RAMB36E2}
	design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_2 {RAMB36E2}
	design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_3 {RAMB36E2}
	design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/slcg_cell_en_d1_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2' is driving clock pin of 210 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/alu_layer_done_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_2__5' is driving clock pin of 503 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__4' is driving clock pin of 503 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[13] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_data_reg[12] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3' is driving clock pin of 30 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[6] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3' is driving clock pin of 72 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff0_reg[14] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2' is driving clock pin of 38 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/gray_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/gray_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[11] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__0' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0' is driving clock pin of 70 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/src_d_f_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync1/src_d_f_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_3__0' is driving clock pin of 58 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/gray_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/gray_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/gray_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[10] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/src_d_f_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/src_d_f_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/src_d_f_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/q_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_3' is driving clock pin of 205 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync0/src_d_f_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync1/src_d_f_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/src_d_f_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2' is driving clock pin of 387 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3' is driving clock pin of 69 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_ne0_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[3] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3' is driving clock pin of 272 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0' is driving clock pin of 272 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[32]_i_2' is driving clock pin of 131 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_count_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_count_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_count_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[19]_i_2' is driving clock pin of 71 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[13] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[14] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[15] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___282' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_busy_int_reg {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[3] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___285' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___511' is driving clock pin of 19 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___512' is driving clock pin of 67 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[10] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___513' is driving clock pin of 63 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[1] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___514' is driving clock pin of 23 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2' is driving clock pin of 124 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff0_reg[2] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_wr_busy_int_i_2' is driving clock pin of 49 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2' is driving clock pin of 365 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2' is driving clock pin of 268 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3' is driving clock pin of 30 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[4] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3' is driving clock pin of 22 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__0' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__1' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__2' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__3' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__4' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__5' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__6' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__1' is driving clock pin of 272 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0' is driving clock pin of 21 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3' is driving clock pin of 35 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout0_i_1__8' is driving clock pin of 114 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/pipe_p3/p3_pipe_data_reg[0] {FDSE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/pipe_p3/p3_pipe_data_reg[1] {FDSE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/pipe_p3/p3_pipe_data_reg[2] {FDSE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/pipe_p3/p3_pipe_data_reg[3] {FDSE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/pipe_p3/p3_pipe_data_reg[4] {FDSE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2' is driving clock pin of 21 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0' is driving clock pin of 631 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_busy_in_reg {FDCE}
	design_1_i/nvdla_0/req_addr_grain_base_reg[28]_i_15 {FDCE}
	design_1_i/nvdla_0/entry_required0_i_19 {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/DSP_PREADD_DATA_INST {DSP_PREADD_DATA}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[43]_i_3' is driving clock pin of 183 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[12] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[12]_i_3' is driving clock pin of 63 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[10] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[11] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[12] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_size[12]_i_3' is driving clock pin of 701 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[10] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[11] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_o_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2' is driving clock pin of 385 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___133' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___134' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___135' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___136' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___137' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___138' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___139' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___140' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[2] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[1] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[3] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13' is driving clock pin of 288 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff0_reg[0] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff0_reg[1] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff0_reg[2] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff0_reg[3] {FDRE}
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff0_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2__0' is driving clock pin of 210 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_line_reg[9] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[0] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[10] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[11] {FDCE}
	design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_ig/base_addr_surf_reg[12] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103a5d62d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7733 ; free virtual = 9381

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 134531ad0

Time (s): cpu = 00:01:49 ; elapsed = 00:00:43 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7456 ; free virtual = 9105

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 134531ad0

Time (s): cpu = 00:01:50 ; elapsed = 00:00:43 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7455 ; free virtual = 9104
Phase 1 Placer Initialization | Checksum: 134531ad0

Time (s): cpu = 00:01:50 ; elapsed = 00:00:44 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7457 ; free virtual = 9106

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10700337a

Time (s): cpu = 00:02:24 ; elapsed = 00:00:55 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7327 ; free virtual = 8977

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7269 ; free virtual = 8920

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f553f2fa

Time (s): cpu = 00:05:29 ; elapsed = 00:02:25 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7268 ; free virtual = 8920
Phase 2 Global Placement | Checksum: 18d149197

Time (s): cpu = 00:05:40 ; elapsed = 00:02:29 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7324 ; free virtual = 8975

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18d149197

Time (s): cpu = 00:05:41 ; elapsed = 00:02:29 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7322 ; free virtual = 8973

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e091d92e

Time (s): cpu = 00:06:02 ; elapsed = 00:02:38 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7293 ; free virtual = 8944

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6ad9f81

Time (s): cpu = 00:06:05 ; elapsed = 00:02:40 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7292 ; free virtual = 8943

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ae72a200

Time (s): cpu = 00:06:05 ; elapsed = 00:02:40 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7292 ; free virtual = 8943

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1641c02fe

Time (s): cpu = 00:06:21 ; elapsed = 00:02:54 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7163 ; free virtual = 8814

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 13fb7f2c8

Time (s): cpu = 00:07:17 ; elapsed = 00:03:13 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7140 ; free virtual = 8792

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 102990907

Time (s): cpu = 00:07:19 ; elapsed = 00:03:14 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7147 ; free virtual = 8798

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1ad3d3157

Time (s): cpu = 00:07:26 ; elapsed = 00:03:20 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7080 ; free virtual = 8731

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 17088a098

Time (s): cpu = 00:08:11 ; elapsed = 00:03:34 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7054 ; free virtual = 8706

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1b3fe567c

Time (s): cpu = 00:08:19 ; elapsed = 00:03:40 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7065 ; free virtual = 8717

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1d049735e

Time (s): cpu = 00:08:21 ; elapsed = 00:03:43 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7109 ; free virtual = 8761
Phase 3 Detail Placement | Checksum: 1d049735e

Time (s): cpu = 00:08:22 ; elapsed = 00:03:43 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7110 ; free virtual = 8762

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fd9c309d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn, inserted BUFG to drive 18333 loads.
INFO: [Place 46-35] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_, inserted BUFG to drive 14836 loads.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 2 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18de86156

Time (s): cpu = 00:10:01 ; elapsed = 00:04:12 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7230 ; free virtual = 8882
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.763. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 214b9c68d

Time (s): cpu = 00:10:02 ; elapsed = 00:04:13 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7230 ; free virtual = 8882
Phase 4.1 Post Commit Optimization | Checksum: 214b9c68d

Time (s): cpu = 00:10:03 ; elapsed = 00:04:14 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7230 ; free virtual = 8882

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 214b9c68d

Time (s): cpu = 00:10:04 ; elapsed = 00:04:15 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7243 ; free virtual = 8895

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 3042f7670

Time (s): cpu = 00:10:13 ; elapsed = 00:04:23 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7231 ; free virtual = 8883

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 32ebccec5

Time (s): cpu = 00:10:13 ; elapsed = 00:04:24 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7231 ; free virtual = 8883
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 32ebccec5

Time (s): cpu = 00:10:14 ; elapsed = 00:04:25 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7231 ; free virtual = 8883
Ending Placer Task | Checksum: 2a0c4d189

Time (s): cpu = 00:10:14 ; elapsed = 00:04:25 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7455 ; free virtual = 9107
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:28 ; elapsed = 00:04:33 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7455 ; free virtual = 9107
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7194 ; free virtual = 9034
INFO: [Common 17-1381] The checkpoint '/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7376 ; free virtual = 9075
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7350 ; free virtual = 9050
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7375 ; free virtual = 9074
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4994.250 ; gain = 0.000 ; free physical = 7372 ; free virtual = 9073
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: caba2664 ConstDB: 0 ShapeSum: e694fb42 RouteDB: ef75afe3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c3c137c5

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 7044 ; free virtual = 8757
Post Restoration Checksum: NetGraph: 658d78b NumContArr: fcbc57e3 Constraints: c91ef7f9 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cc342767

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 7040 ; free virtual = 8753

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cc342767

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 6979 ; free virtual = 8692

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cc342767

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 6979 ; free virtual = 8692

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2077185b2

Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 6918 ; free virtual = 8631

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c81f04ec

Time (s): cpu = 00:03:38 ; elapsed = 00:01:43 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 6841 ; free virtual = 8555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.070  | TNS=0.000  | WHS=-1.533 | THS=-20653.125|

Phase 2 Router Initialization | Checksum: 1ce22d198

Time (s): cpu = 00:04:57 ; elapsed = 00:02:03 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 6808 ; free virtual = 8522

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11c973969

Time (s): cpu = 00:06:23 ; elapsed = 00:02:23 . Memory (MB): peak = 5331.602 ; gain = 0.000 ; free physical = 6751 ; free virtual = 8465

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 44165
 Number of Nodes with overlaps = 11148
 Number of Nodes with overlaps = 1918
 Number of Nodes with overlaps = 921
 Number of Nodes with overlaps = 499
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.341 | TNS=-0.341 | WHS=-0.309 | THS=-286.508|

Phase 4.1 Global Iteration 0 | Checksum: 22215f1ec

Time (s): cpu = 02:46:13 ; elapsed = 00:31:46 . Memory (MB): peak = 5509.574 ; gain = 177.973 ; free physical = 6011 ; free virtual = 8067

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9081
 Number of Nodes with overlaps = 694
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.724 | TNS=-2.714 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 138fc010c

Time (s): cpu = 03:20:35 ; elapsed = 00:42:56 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5935 ; free virtual = 7994

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1200
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.549 | TNS=-0.985 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 369accbe0

Time (s): cpu = 03:30:58 ; elapsed = 00:47:55 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5911 ; free virtual = 7970

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 746
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.425 | TNS=-0.673 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2b8ec3c66

Time (s): cpu = 03:33:23 ; elapsed = 00:49:17 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5910 ; free virtual = 7969

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.384 | TNS=-0.493 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1f11cc13c

Time (s): cpu = 03:35:13 ; elapsed = 00:50:30 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5957 ; free virtual = 8016
Phase 4 Rip-up And Reroute | Checksum: 1f11cc13c

Time (s): cpu = 03:35:14 ; elapsed = 00:50:30 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5957 ; free virtual = 8016

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20cc1dade

Time (s): cpu = 03:36:09 ; elapsed = 00:50:45 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5956 ; free virtual = 8015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.383 | TNS=-0.527 | WHS=-0.071 | THS=-12.576|

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19540788c

Time (s): cpu = 03:36:14 ; elapsed = 00:50:47 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5916 ; free virtual = 7975

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19540788c

Time (s): cpu = 03:36:15 ; elapsed = 00:50:47 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5916 ; free virtual = 7975
Phase 5 Delay and Skew Optimization | Checksum: 19540788c

Time (s): cpu = 03:36:15 ; elapsed = 00:50:47 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5916 ; free virtual = 7975

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ee06846f

Time (s): cpu = 03:36:54 ; elapsed = 00:51:00 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5910 ; free virtual = 7969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.383 | TNS=-0.383 | WHS=-0.071 | THS=-12.576|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2d087847d

Time (s): cpu = 03:37:55 ; elapsed = 00:51:25 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5880 ; free virtual = 7939
Phase 6.1 Hold Fix Iter | Checksum: 2d087847d

Time (s): cpu = 03:37:56 ; elapsed = 00:51:25 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5880 ; free virtual = 7939

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.383 | TNS=-0.383 | WHS=-0.071 | THS=-12.533|

Phase 6.2 Additional Hold Fix | Checksum: 2298e5ea6

Time (s): cpu = 03:38:42 ; elapsed = 00:51:44 . Memory (MB): peak = 6216.574 ; gain = 884.973 ; free physical = 5893 ; free virtual = 7952
 Number of Nodes with overlaps = 2914
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___44/I2
	design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/i___40_i_3__0/I2

Phase 6 Post Hold Fix | Checksum: 2debe39c5

Time (s): cpu = 05:09:10 ; elapsed = 01:10:07 . Memory (MB): peak = 6706.574 ; gain = 1374.973 ; free physical = 5872 ; free virtual = 7932

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.4926 %
  Global Horizontal Routing Utilization  = 23.7782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 85.6808%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X52Y14 -> INT_X53Y15
South Dir 1x1 Area, Max Cong = 90.5213%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X55Y82 -> INT_X55Y82
   INT_X56Y19 -> INT_X56Y19
   INT_X57Y18 -> INT_X57Y18
   INT_X50Y15 -> INT_X50Y15
   INT_X55Y1 -> INT_X55Y1
East Dir 4x4 Area, Max Cong = 86.2981%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X56Y16 -> INT_X59Y19
   INT_X52Y12 -> INT_X55Y15
   INT_X56Y8 -> INT_X59Y11
   INT_X48Y4 -> INT_X51Y7
   INT_X56Y4 -> INT_X59Y7
West Dir 2x2 Area, Max Cong = 90.3846%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X62Y22 -> INT_X63Y23
   INT_X64Y14 -> INT_X65Y15
   INT_X64Y12 -> INT_X65Y13
   INT_X64Y10 -> INT_X65Y11
   INT_X66Y8 -> INT_X67Y9

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.571429 Sparse Ratio: 1.1875
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 25df61aa1

Time (s): cpu = 05:09:14 ; elapsed = 01:10:09 . Memory (MB): peak = 6706.574 ; gain = 1374.973 ; free physical = 5866 ; free virtual = 7927

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25df61aa1

Time (s): cpu = 05:09:14 ; elapsed = 01:10:10 . Memory (MB): peak = 6706.574 ; gain = 1374.973 ; free physical = 5865 ; free virtual = 7925

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25df61aa1

Time (s): cpu = 05:09:24 ; elapsed = 01:10:19 . Memory (MB): peak = 6706.574 ; gain = 1374.973 ; free physical = 5867 ; free virtual = 7927

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 24f06d1be

Time (s): cpu = 05:10:05 ; elapsed = 01:10:35 . Memory (MB): peak = 6706.574 ; gain = 1374.973 ; free physical = 5806 ; free virtual = 7866
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.248 | TNS=-25.196| WHS=-0.071 | THS=-0.071 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 24f06d1be

Time (s): cpu = 05:10:06 ; elapsed = 01:10:36 . Memory (MB): peak = 6706.574 ; gain = 1374.973 ; free physical = 5806 ; free virtual = 7866

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.053 | TNS=-13.981 | WHS=-0.141 | THS=-0.528 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 24f06d1be

Time (s): cpu = 05:12:04 ; elapsed = 01:11:01 . Memory (MB): peak = 6706.574 ; gain = 1374.973 ; free physical = 5705 ; free virtual = 7765
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.053 | TNS=-13.981 | WHS=-0.141 | THS=-0.528 |
INFO: [Physopt 32-735] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.009 | TNS=-13.898 | WHS=-0.141 | THS=-0.528 |
INFO: [Physopt 32-735] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.946 | TNS=-13.772 | WHS=-0.141 | THS=-0.528 |
INFO: [Physopt 32-735] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.861 | TNS=-13.602 | WHS=-0.141 | THS=-0.528 |
INFO: [Physopt 32-702] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/last_out_en_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/di_d_reg[75]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.816 | TNS=-12.972 | WHS=-0.141 | THS=-0.528 |
INFO: [Physopt 32-735] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/di_d_reg[75]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.812 | TNS=-12.920 | WHS=-0.141 | THS=-0.528 |
INFO: [Physopt 32-702] Processed net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/di_d_reg[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.812 | TNS=-12.920 | WHS=-0.141 | THS=-0.528 |
Phase 11.2 Critical Path Optimization | Checksum: 179b17a70

Time (s): cpu = 05:12:47 ; elapsed = 01:11:20 . Memory (MB): peak = 6762.602 ; gain = 1431.000 ; free physical = 5667 ; free virtual = 7727
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6762.602 ; gain = 0.000 ; free physical = 5666 ; free virtual = 7727
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.812 | TNS=-12.920 | WHS=-0.141 | THS=-0.528 |
Phase 11 Physical Synthesis in Router | Checksum: 1d6271953

Time (s): cpu = 05:12:50 ; elapsed = 01:11:22 . Memory (MB): peak = 6762.602 ; gain = 1431.000 ; free physical = 5676 ; free virtual = 7736
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 05:12:50 ; elapsed = 01:11:22 . Memory (MB): peak = 6762.602 ; gain = 1431.000 ; free physical = 6077 ; free virtual = 8137
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 05:13:13 ; elapsed = 01:11:34 . Memory (MB): peak = 6762.602 ; gain = 1768.352 ; free physical = 6077 ; free virtual = 8137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 6762.602 ; gain = 0.000 ; free physical = 5762 ; free virtual = 8076
INFO: [Common 17-1381] The checkpoint '/home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 6762.602 ; gain = 0.000 ; free physical = 5990 ; free virtual = 8116
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:49 ; elapsed = 00:00:12 . Memory (MB): peak = 6826.633 ; gain = 64.031 ; free physical = 5945 ; free virtual = 8072
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/geralt/nvdla/Zynq-nvdla/zynq-nvdla/zynq-nvdla.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:50 ; elapsed = 00:00:26 . Memory (MB): peak = 6826.633 ; gain = 0.000 ; free physical = 5288 ; free virtual = 7416
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:33 ; elapsed = 00:00:39 . Memory (MB): peak = 6826.633 ; gain = 0.000 ; free physical = 5212 ; free virtual = 7351
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:09 . Memory (MB): peak = 6826.633 ; gain = 0.000 ; free physical = 5164 ; free virtual = 7304
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 6826.633 ; gain = 0.000 ; free physical = 5159 ; free virtual = 7300
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 input design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 input design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 output design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 output design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 multiplier stage design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[0], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[10], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[11], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[12], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[13], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[14], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[1], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[2], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[3], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[4], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[5], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[6], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[7], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[8], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[9], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[0], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[10], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[11], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[12], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[13], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[14], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[1], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[2], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[3], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[4], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[5], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[6], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[7], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[8], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[9], and design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/out_partial_valid_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/i_sum_pd[34]_i_8/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/i_sum_pd[34]_i_8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/wr_count_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout0_i_1__8/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout0_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/di_d_reg[10] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/ram_ff127_reg[10] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_req_mc_in_pvld_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_req_mc_in_pvld_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[32]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[32]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[19]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[19]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/vec_data_07_d2_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_i_3__34/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_i_3__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/out_rt_pvld_d2_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/out_rt_pvld_d2_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_4 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_5 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_6 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[6]_i_9/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[6]_i_9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/int_vld_d0_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__5/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__6/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_3__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_3__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__1/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/ram_ff254_reg[17] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___132/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___132. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro0_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___140/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___140. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro1_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___139/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___139. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro2_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___138/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___138. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro3_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___137/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___137. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro4_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___136/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___136. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro5_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___135/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___135. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro6_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___134/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___134. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___133/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___133. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_wr_busy_int_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_wr_busy_int_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_2__5/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___282/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___282. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_0 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___285/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___285. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_3 is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___514/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___514. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___512/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___512. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___513/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___513. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___511/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___511. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_reg is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2__0/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[12]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[12]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_size[12]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_size[12]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0] is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[43]_i_3/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[43]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated is a gated clock net sourced by a combinational pin design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2/O, cell design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1 is driving clock pin of 655 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/abuf_rd_en_d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_1 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_2 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_3 {RAMB36E2}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg {FDPE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[2] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0 is driving clock pin of 631 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/entry_required0_i_19 {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/FSM_sequential_cur_state_reg[0] {FDPE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/FSM_sequential_cur_state_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2 is driving clock pin of 21 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[7] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_pushing_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout0_i_1__8 is driving clock pin of 114 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_ALU_INST {DSP_ALU}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_A_B_DATA_INST {DSP_A_B_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_C_DATA_INST {DSP_C_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_M_DATA_INST {DSP_M_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_OUTPUT_INST {DSP_OUTPUT}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/DSP_PREADD_DATA_INST {DSP_PREADD_DATA}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[0] {FDSE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[1] {FDSE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[2] {FDSE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3 is driving clock pin of 35 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[1] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0 is driving clock pin of 21 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[7] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_pushing_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[19]_i_2 is driving clock pin of 71 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[18] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[19] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[32]_i_2 is driving clock pin of 131 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[18] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[19] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[1] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2 is driving clock pin of 365 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/beat_cnt_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/dp_rdy_f_reg {FDPE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/is_last_c_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/is_last_h_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/is_last_w_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3 is driving clock pin of 72 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[12] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3 is driving clock pin of 30 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[1] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3 is driving clock pin of 30 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[1] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3 is driving clock pin of 22 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__0 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__1 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__2 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__3 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__4 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__5 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__6 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3 is driving clock pin of 26 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[2] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_3__0 is driving clock pin of 58 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[17] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/src_d_f_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/q_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/q_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_3 is driving clock pin of 205 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[17] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync1/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/src_d_f_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2 is driving clock pin of 38 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[17] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__0 is driving clock pin of 6 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0 is driving clock pin of 70 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[17] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/src_d_f_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync1/src_d_f_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2 is driving clock pin of 268 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[17] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2 is driving clock pin of 387 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[7] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[8] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3 is driving clock pin of 69 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_ne0_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[6] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[7] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3 is driving clock pin of 272 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_busy_int_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__0 is driving clock pin of 272 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_pvld_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_busy_int_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_3__1 is driving clock pin of 272 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_pvld_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_busy_int_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___133 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___134 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___135 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___136 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___137 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___138 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___139 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___140 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_count_p_reg[5] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_wr_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2 is driving clock pin of 385 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[10] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[11] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[12] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[13] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/beat_cnt_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_wr_busy_int_i_2 is driving clock pin of 49 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_rd_count_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_wr_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_wr_count_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[14] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2 is driving clock pin of 124 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_adr_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9 is driving clock pin of 288 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[3] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__4 is driving clock pin of 503 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_2__5 is driving clock pin of 503 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___282 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___285 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[4] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_p_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___511 is driving clock pin of 19 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___512 is driving clock pin of 67 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___513 is driving clock pin of 63 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[12] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___514 is driving clock pin of 23 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[3] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[4] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2 is driving clock pin of 210 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd_process_i_2__0 is driving clock pin of 210 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[12]_i_3 is driving clock pin of 63 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[0] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[10] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[11] {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[12] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[43]_i_3 is driving clock pin of 183 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[1] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_busy_int_reg {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_size[12]_i_3 is driving clock pin of 701 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[0] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[10] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[11] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[12] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[13] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[14] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[15] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[16] {FDCE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[17] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_o_reg {FDRE}
    design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg {FDCE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 312 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 394 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:55 ; elapsed = 00:00:56 . Memory (MB): peak = 6826.633 ; gain = 0.000 ; free physical = 5747 ; free virtual = 7940
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 23:38:38 2018...
