Analysis & Synthesis report for rc4
Thu Mar 11 14:37:22 2021
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
  7. Parameter Settings for User Entity Instance: s_memory:s_mem|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: datapath:controller
  9. Parameter Settings for User Entity Instance: datapath:controller|init_memory:init_s_mem
 10. Parameter Settings for User Entity Instance: datapath:controller|swap_memory:swap_s_mem
 11. Port Connectivity Checks: "datapath:controller|swap_memory:swap_s_mem"
 12. Port Connectivity Checks: "datapath:controller"
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Mar 11 14:37:22 2021          ;
; Quartus II 64-Bit Version   ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name               ; rc4                                        ;
; Top-level Entity Name       ; ksa                                        ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|s_memory:s_mem                                                                                                                               ; s_memory.vhd    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:s_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:controller ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; IDLE           ; 000000 ; Unsigned Binary                        ;
; S_MEM_INIT     ; 001001 ; Unsigned Binary                        ;
; S_MEM_SWAP     ; 010010 ; Unsigned Binary                        ;
; DONE           ; 011000 ; Unsigned Binary                        ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:controller|init_memory:init_s_mem ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                                ;
; START          ; 0101  ; Unsigned Binary                                                ;
; INCREMENT      ; 1001  ; Unsigned Binary                                                ;
; DONE           ; 1110  ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:controller|swap_memory:swap_s_mem ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; IDLE           ; 00000000 ; Unsigned Binary                                             ;
; GET_I_DATA     ; 00101010 ; Unsigned Binary                                             ;
; ADD_SUM_J      ; 01000000 ; Unsigned Binary                                             ;
; GET_J_DATA     ; 01101000 ; Unsigned Binary                                             ;
; SWAP_DATA_I    ; 10000110 ; Unsigned Binary                                             ;
; SWAP_DATA_J    ; 10100101 ; Unsigned Binary                                             ;
; INCREMENT      ; 11000000 ; Unsigned Binary                                             ;
; DONE           ; 11110000 ; Unsigned Binary                                             ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:controller|swap_memory:swap_s_mem" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; start_flag ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "datapath:controller"       ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; secret_key[23..10]  ; Input ; Info     ; Stuck at GND ;
; secret_key[8..7]    ; Input ; Info     ; Stuck at GND ;
; secret_key[5..4]    ; Input ; Info     ; Stuck at GND ;
; secret_key[2..1]    ; Input ; Info     ; Stuck at GND ;
; secret_key[9]       ; Input ; Info     ; Stuck at VCC ;
; secret_key[6]       ; Input ; Info     ; Stuck at VCC ;
; secret_key[3]       ; Input ; Info     ; Stuck at VCC ;
; secret_key[0]       ; Input ; Info     ; Stuck at VCC ;
; datapath_start_flag ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Mar 11 14:37:04 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file swap_memory.sv
    Info (12023): Found entity 1: swap_memory
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Warning (10238): Verilog Module Declaration warning at ksa.sv(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ksa"
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa
Info (12021): Found 1 design units, including 1 entities, in source file init_memory.sv
    Info (12023): Found entity 1: init_memory
Info (12021): Found 2 design units, including 1 entities, in source file s_memory.vhd
    Info (12022): Found design unit 1: s_memory-SYN
    Info (12023): Found entity 1: s_memory
Warning (10236): Verilog HDL Implicit Net warning at swap_memory.sv(51): created implicit net for "write_addr_i"
Warning (10236): Verilog HDL Implicit Net warning at swap_memory.sv(52): created implicit net for "write_data_i"
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10858): Verilog HDL warning at ksa.sv(53): object LED used but never assigned
Warning (10030): Net "LED" at ksa.sv(53) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDR[9..8]" at ksa.sv(32) has no driver
Warning (10034): Output port "HEX0" at ksa.sv(41) has no driver
Warning (10034): Output port "HEX1" at ksa.sv(42) has no driver
Warning (10034): Output port "HEX2" at ksa.sv(43) has no driver
Warning (10034): Output port "HEX3" at ksa.sv(44) has no driver
Warning (10034): Output port "HEX4" at ksa.sv(45) has no driver
Warning (10034): Output port "HEX5" at ksa.sv(46) has no driver
Info (12128): Elaborating entity "s_memory" for hierarchy "s_memory:s_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "s_memory:s_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "s_memory:s_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "s_memory:s_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf
    Info (12023): Found entity 1: altsyncram_m5b4
Info (12128): Elaborating entity "altsyncram_m5b4" for hierarchy "s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf
    Info (12023): Found entity 1: altsyncram_kq83
Info (12128): Elaborating entity "altsyncram_kq83" for hierarchy "s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:controller"
Info (12128): Elaborating entity "init_memory" for hierarchy "datapath:controller|init_memory:init_s_mem"
Info (12128): Elaborating entity "swap_memory" for hierarchy "datapath:controller|swap_memory:swap_s_mem"
Warning (10027): Verilog HDL or VHDL warning at the swap_memory.sv(109): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at swap_memory.sv(109): truncated value with size 12 to match size of target (8)
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Error (12014): Net "datapath:controller|s_mem_addr[7]", which fans out to "datapath:controller|s_mem_addr[7]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[7]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[7]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_addr[6]", which fans out to "datapath:controller|s_mem_addr[6]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[6]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[6]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_addr[5]", which fans out to "datapath:controller|s_mem_addr[5]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[5]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[5]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_addr[4]", which fans out to "datapath:controller|s_mem_addr[4]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[4]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[4]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_addr[3]", which fans out to "datapath:controller|s_mem_addr[3]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[3]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[3]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_addr[2]", which fans out to "datapath:controller|s_mem_addr[2]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[2]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[2]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_addr[1]", which fans out to "datapath:controller|s_mem_addr[1]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[1]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[1]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_addr[0]", which fans out to "datapath:controller|s_mem_addr[0]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 3
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|address[0]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|address[0]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 23
Error (12014): Net "datapath:controller|s_mem_data_in[7]", which fans out to "datapath:controller|s_mem_data_in[7]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[7]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[7]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_data_in[6]", which fans out to "datapath:controller|s_mem_data_in[6]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[6]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[6]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_data_in[5]", which fans out to "datapath:controller|s_mem_data_in[5]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[5]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[5]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_data_in[4]", which fans out to "datapath:controller|s_mem_data_in[4]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[4]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[4]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_data_in[3]", which fans out to "datapath:controller|s_mem_data_in[3]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[3]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[3]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_data_in[2]", which fans out to "datapath:controller|s_mem_data_in[2]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[2]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[2]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_data_in[1]", which fans out to "datapath:controller|s_mem_data_in[1]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[1]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[1]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_data_in[0]", which fans out to "datapath:controller|s_mem_data_in[0]", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 4
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|data[0]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 7
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|data_in[0]" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 24
Error (12014): Net "datapath:controller|s_mem_write", which fans out to "datapath:controller|s_mem_write", cannot be assigned more than one value File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/datapath.sv Line: 6
    Error (12015): Net is fed by "datapath:controller|init_memory:init_s_mem|wren" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/init_memory.sv Line: 8
    Error (12015): Net is fed by "datapath:controller|swap_memory:swap_s_mem|wren" File: C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/swap_memory.sv Line: 26
Info (144001): Generated suppressed messages file C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/output_files/rc4.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 51 errors, 14 warnings
    Error: Peak virtual memory: 4868 megabytes
    Error: Processing ended: Thu Mar 11 14:37:22 2021
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/output_files/rc4.map.smsg.


