DISPLAY_RATE_SELECT_FPA1,VAR_0
DPLL,FUNC_0
DRM_DEBUG_DRIVER,FUNC_1
HAS_PCH_SPLIT,FUNC_2
HAS_PIPE_CXSR,FUNC_3
I915_READ,FUNC_4
I915_WRITE,FUNC_5
assert_panel_unlocked,FUNC_6
intel_wait_for_vblank,FUNC_7
to_intel_crtc,FUNC_8
intel_decrease_pllclock,FUNC_9
crtc,VAR_1
dev,VAR_2
dev_priv,VAR_3
intel_crtc,VAR_4
pipe,VAR_5
dpll_reg,VAR_6
dpll,VAR_7
