// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read4,
        p_read5,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_4194_p_din0,
        grp_fu_4194_p_din1,
        grp_fu_4194_p_opcode,
        grp_fu_4194_p_dout0,
        grp_fu_4194_p_ce,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce,
        grp_fu_4211_p_din0,
        grp_fu_4211_p_din1,
        grp_fu_4211_p_dout0,
        grp_fu_4211_p_ce,
        grp_fu_4215_p_din0,
        grp_fu_4215_p_din1,
        grp_fu_4215_p_dout0,
        grp_fu_4215_p_ce,
        grp_fu_12733_p_din0,
        grp_fu_12733_p_din1,
        grp_fu_12733_p_opcode,
        grp_fu_12733_p_dout0,
        grp_fu_12733_p_ce
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read4;
input  [31:0] p_read5;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_4194_p_din0;
output  [31:0] grp_fu_4194_p_din1;
output  [1:0] grp_fu_4194_p_opcode;
input  [31:0] grp_fu_4194_p_dout0;
output   grp_fu_4194_p_ce;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;
output  [31:0] grp_fu_4211_p_din0;
output  [31:0] grp_fu_4211_p_din1;
input  [31:0] grp_fu_4211_p_dout0;
output   grp_fu_4211_p_ce;
output  [31:0] grp_fu_4215_p_din0;
output  [31:0] grp_fu_4215_p_din1;
input  [31:0] grp_fu_4215_p_dout0;
output   grp_fu_4215_p_ce;
output  [31:0] grp_fu_12733_p_din0;
output  [31:0] grp_fu_12733_p_din1;
output  [4:0] grp_fu_12733_p_opcode;
input  [0:0] grp_fu_12733_p_dout0;
output   grp_fu_12733_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_414_p2;
reg   [31:0] reg_436;
wire    ap_CS_fsm_state8;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_ready;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_done;
wire    ap_CS_fsm_state12;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_ready;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_done;
wire    ap_CS_fsm_state16;
reg   [31:0] reg_442;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state17;
wire   [31:0] grp_fu_419_p2;
reg   [31:0] reg_449;
reg   [31:0] tmp_68_reg_955;
wire    ap_CS_fsm_state25;
reg   [31:0] tmp_69_reg_965;
wire    ap_CS_fsm_state26;
reg   [31:0] tmp_70_reg_973;
wire   [0:0] and_ln77_fu_575_p2;
reg   [0:0] and_ln77_reg_981;
wire    ap_CS_fsm_state27;
wire   [1:0] empty_fu_584_p1;
reg   [1:0] empty_reg_985;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln92_fu_589_p2;
reg   [0:0] icmp_ln92_reg_991;
wire   [1:0] xor_ln92_fu_595_p2;
reg   [1:0] xor_ln92_reg_995;
wire   [2:0] tmp_71_fu_630_p2;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln104_fu_636_p2;
reg   [0:0] icmp_ln104_reg_1015;
wire   [2:0] select_ln104_fu_658_p3;
reg   [2:0] select_ln104_reg_1019;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
reg   [2:0] aux_1_address0;
reg    aux_1_ce0;
reg    aux_1_we0;
wire   [31:0] aux_1_q0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_1_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_1_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_2_03_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_2_03_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_1_02_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_1_02_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_1_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_1_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_ce;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_2_0_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_2_0_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_1_0_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_1_0_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_0_0_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_0_0_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_2_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_2_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_1_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_1_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_ce;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_ready;
wire   [2:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_address0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_ce0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_we0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_d0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_din1;
wire   [1:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_din1;
wire   [1:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_din1;
wire   [1:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_ce;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_idle;
wire   [2:0] grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_aux_1_address0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_aux_1_ce0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_1_05_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_1_05_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_0_04_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_0_04_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_2_01_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_2_01_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_4_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_4_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_3_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_3_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_ready;
wire   [2:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_address0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_ce0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_we0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_d0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_din1;
wire   [1:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_din1;
wire   [1:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_din1;
wire   [1:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_ce;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_din1;
wire    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_ce;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_idle;
wire   [2:0] grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_aux_address0;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_aux_ce0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_5_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_5_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_4_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_4_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_3_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_3_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_idx_tmp_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_din0;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_din1;
wire   [4:0] grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_opcode;
wire    grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_ce;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_2_043_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_2_043_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_1_037_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_1_037_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_0_031_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_0_031_out_ap_vld;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_done;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_idle;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_ready;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_2_040_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_2_040_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_1_034_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_1_034_out_ap_vld;
wire   [31:0] grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_0_028_out;
wire    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_0_028_out_ap_vld;
reg   [31:0] agg_result_1_2_041_reg_204;
reg   [31:0] agg_result_1_1_035_reg_214;
reg   [31:0] agg_result_1_0_029_reg_224;
reg   [1:0] ap_phi_mux_base_0_lcssa_i46_phi_fu_238_p4;
reg   [1:0] base_0_lcssa_i46_reg_234;
wire   [1:0] base_fu_623_p2;
reg   [2:0] empty_39_reg_246;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_260_p6;
reg   [31:0] agg_result_1_2_0_reg_257;
wire    ap_CS_fsm_state33;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_271_p6;
reg   [31:0] agg_result_1_1_0_reg_268;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_282_p6;
reg   [31:0] agg_result_1_0_0_reg_279;
reg   [2:0] ap_phi_mux_c_p_1_phi_fu_294_p6;
reg   [2:0] c_p_1_reg_290;
reg    grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start_reg;
reg    grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start_reg;
wire    ap_CS_fsm_state28;
reg    grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start_reg;
wire    ap_CS_fsm_state30;
reg    grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start_reg;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state14;
reg   [31:0] grp_fu_414_p0;
reg   [31:0] grp_fu_414_p1;
reg   [31:0] grp_fu_419_p0;
reg   [31:0] grp_fu_419_p1;
reg   [31:0] grp_fu_423_p0;
reg   [31:0] grp_fu_423_p1;
wire    ap_CS_fsm_state18;
wire   [31:0] bitcast_ln77_fu_540_p1;
wire   [7:0] tmp_56_fu_543_p4;
wire   [22:0] trunc_ln77_fu_553_p1;
wire   [0:0] icmp_ln77_1_fu_563_p2;
wire   [0:0] icmp_ln77_fu_557_p2;
wire   [0:0] or_ln77_fu_569_p2;
wire   [1:0] sub_ln97_fu_614_p2;
wire   [2:0] zext_ln97_fu_619_p1;
wire   [2:0] zext_ln104_fu_642_p1;
wire   [0:0] icmp_ln104_1_fu_646_p2;
wire   [2:0] add_ln104_fu_652_p2;
wire  signed [31:0] sext_ln785_fu_679_p1;
reg    grp_fu_414_ce;
wire    ap_CS_fsm_state15;
reg    grp_fu_419_ce;
reg    grp_fu_423_ce;
wire   [31:0] grp_fu_1024_p2;
reg   [31:0] grp_fu_1024_p0;
reg   [31:0] grp_fu_1024_p1;
reg    grp_fu_1024_ce;
reg   [31:0] grp_fu_1028_p0;
reg   [31:0] grp_fu_1028_p1;
reg    grp_fu_1028_ce;
wire   [31:0] grp_fu_1032_p2;
reg   [31:0] grp_fu_1032_p0;
reg   [31:0] grp_fu_1032_p1;
reg    grp_fu_1032_ce;
wire   [31:0] grp_fu_1036_p2;
reg   [31:0] grp_fu_1036_p0;
reg   [31:0] grp_fu_1036_p1;
reg    grp_fu_1036_ce;
wire   [31:0] grp_fu_1040_p2;
reg   [31:0] grp_fu_1040_p0;
reg   [31:0] grp_fu_1040_p1;
reg    grp_fu_1040_ce;
wire   [31:0] grp_fu_1044_p2;
reg   [31:0] grp_fu_1044_p0;
reg   [31:0] grp_fu_1044_p1;
reg    grp_fu_1044_ce;
reg    grp_fu_1048_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [32:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start_reg = 1'b0;
#0 grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_d0),
    .q0(aux_q0)
);

main_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_1_address0),
    .ce0(aux_1_ce0),
    .we0(aux_1_we0),
    .d0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_d0),
    .q0(aux_1_q0)
);

main_operator_1_Pipeline_VITIS_LOOP_21_1_s grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_ready),
    .this_num_load_1_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_1_out),
    .this_num_load_1_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_1_out_ap_vld),
    .this_num_load_out(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_out),
    .this_num_load_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_791_1 grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_ready),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .p_read(p_read),
    .b_norm_2_03_out(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_2_03_out),
    .b_norm_2_03_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_2_03_out_ap_vld),
    .b_norm_1_02_out(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_1_02_out),
    .b_norm_1_02_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_1_02_out_ap_vld),
    .b_norm_load_1_out(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_1_out),
    .b_norm_load_1_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_1_out_ap_vld),
    .b_norm_load_out(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_out),
    .b_norm_load_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_out_ap_vld),
    .grp_fu_423_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_din0),
    .grp_fu_423_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_din1),
    .grp_fu_423_p_dout0(grp_fu_4211_p_dout0),
    .grp_fu_423_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_ce)
);

main_operator_1_Pipeline_VITIS_LOOP_34_1 grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_ready),
    .b_norm_1_02_reload(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_1_02_out),
    .b_norm_2_03_reload(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_2_03_out),
    .eps_2_0_out(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_2_0_out),
    .eps_2_0_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_2_0_out_ap_vld),
    .eps_1_0_out(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_1_0_out),
    .eps_1_0_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_1_0_out_ap_vld),
    .eps_0_0_out(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_0_0_out),
    .eps_0_0_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_0_0_out_ap_vld),
    .eps_load_2_out(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_2_out),
    .eps_load_2_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_2_out_ap_vld),
    .eps_load_1_out(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_1_out),
    .eps_load_1_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_1_out_ap_vld),
    .eps_load_out(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_out),
    .eps_load_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_out_ap_vld),
    .grp_fu_1024_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_din0),
    .grp_fu_1024_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_din1),
    .grp_fu_1024_p_dout0(grp_fu_1024_p2),
    .grp_fu_1024_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_ce)
);

main_operator_1_Pipeline_VITIS_LOOP_169_1 grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_ready),
    .eps_0_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_0_0_out),
    .eps_1_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_1_0_out),
    .eps_2_0_reload(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_2_0_out),
    .b_norm_load_reload(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_out),
    .b_norm_load_1_reload(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_1_out),
    .aux_1_address0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_address0),
    .aux_1_ce0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_ce0),
    .aux_1_we0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_we0),
    .aux_1_d0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_d0),
    .grp_fu_1028_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_din0),
    .grp_fu_1028_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_din1),
    .grp_fu_1028_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_opcode),
    .grp_fu_1028_p_dout0(grp_fu_4194_p_dout0),
    .grp_fu_1028_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_ce),
    .grp_fu_1032_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_din0),
    .grp_fu_1032_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_din1),
    .grp_fu_1032_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_opcode),
    .grp_fu_1032_p_dout0(grp_fu_1032_p2),
    .grp_fu_1032_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_ce),
    .grp_fu_1036_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_din0),
    .grp_fu_1036_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_din1),
    .grp_fu_1036_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_opcode),
    .grp_fu_1036_p_dout0(grp_fu_1036_p2),
    .grp_fu_1036_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_ce),
    .grp_fu_1024_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_din0),
    .grp_fu_1024_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_din1),
    .grp_fu_1024_p_dout0(grp_fu_1024_p2),
    .grp_fu_1024_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_ce),
    .grp_fu_1040_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_din0),
    .grp_fu_1040_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_din1),
    .grp_fu_1040_p_dout0(grp_fu_1040_p2),
    .grp_fu_1040_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_ce),
    .grp_fu_1044_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_din0),
    .grp_fu_1044_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_din1),
    .grp_fu_1044_p_dout0(grp_fu_1044_p2),
    .grp_fu_1044_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_ce)
);

main_operator_1_Pipeline_VITIS_LOOP_187_1 grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_ready),
    .aux_1_address0(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_aux_1_address0),
    .aux_1_ce0(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_aux_1_ce0),
    .aux_1_q0(aux_1_q0),
    .eps_tmp_1_05_out(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_1_05_out),
    .eps_tmp_1_05_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_1_05_out_ap_vld),
    .eps_tmp_0_04_out(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_0_04_out),
    .eps_tmp_0_04_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_0_04_out_ap_vld),
    .eps_tmp_2_01_out(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_2_01_out),
    .eps_tmp_2_01_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_2_01_out_ap_vld),
    .num_res_assign_load_4_out(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_4_out),
    .num_res_assign_load_4_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_4_out_ap_vld),
    .num_res_assign_load_3_out(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_3_out),
    .num_res_assign_load_3_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_3_out_ap_vld),
    .num_res_assign_load_out(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_out),
    .num_res_assign_load_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_169_123 grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_ready),
    .eps_tmp_0_04_reload(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_0_04_out),
    .eps_tmp_1_05_reload(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_1_05_out),
    .eps_tmp_2_01_reload(grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_eps_tmp_2_01_out),
    .b_norm_load_reload(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_out),
    .b_norm_load_1_reload(grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_b_norm_load_1_out),
    .aux_address0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_address0),
    .aux_ce0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_ce0),
    .aux_we0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_we0),
    .aux_d0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_d0),
    .grp_fu_1028_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_din0),
    .grp_fu_1028_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_din1),
    .grp_fu_1028_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_opcode),
    .grp_fu_1028_p_dout0(grp_fu_4194_p_dout0),
    .grp_fu_1028_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_ce),
    .grp_fu_1032_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_din0),
    .grp_fu_1032_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_din1),
    .grp_fu_1032_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_opcode),
    .grp_fu_1032_p_dout0(grp_fu_1032_p2),
    .grp_fu_1032_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_ce),
    .grp_fu_1036_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_din0),
    .grp_fu_1036_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_din1),
    .grp_fu_1036_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_opcode),
    .grp_fu_1036_p_dout0(grp_fu_1036_p2),
    .grp_fu_1036_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_ce),
    .grp_fu_1024_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_din0),
    .grp_fu_1024_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_din1),
    .grp_fu_1024_p_dout0(grp_fu_1024_p2),
    .grp_fu_1024_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_ce),
    .grp_fu_1040_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_din0),
    .grp_fu_1040_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_din1),
    .grp_fu_1040_p_dout0(grp_fu_1040_p2),
    .grp_fu_1040_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_ce),
    .grp_fu_1044_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_din0),
    .grp_fu_1044_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_din1),
    .grp_fu_1044_p_dout0(grp_fu_1044_p2),
    .grp_fu_1044_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_ce)
);

main_operator_1_Pipeline_VITIS_LOOP_187_124 grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_ready),
    .eps_load_2_reload(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_2_out),
    .eps_load_1_reload(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_1_out),
    .eps_load_reload(grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_out),
    .aux_address0(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_aux_address0),
    .aux_ce0(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_aux_ce0),
    .aux_q0(aux_q0),
    .eps_load_5_out(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_5_out),
    .eps_load_5_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_5_out_ap_vld),
    .eps_load_4_out(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_4_out),
    .eps_load_4_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_4_out_ap_vld),
    .eps_load_3_out(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_3_out),
    .eps_load_3_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_3_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_84_1_s grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_ready),
    .tmp_83(tmp_68_reg_955),
    .tmp_84(tmp_69_reg_965),
    .tmp_85(tmp_70_reg_973),
    .idx_tmp_out(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_idx_tmp_out_ap_vld),
    .grp_fu_1048_p_din0(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_din0),
    .grp_fu_1048_p_din1(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_din1),
    .grp_fu_1048_p_opcode(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_opcode),
    .grp_fu_1048_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_1048_p_ce(grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_ce)
);

main_operator_1_Pipeline_VITIS_LOOP_92_2_s grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_ready),
    .tmp_85(tmp_70_reg_973),
    .tmp_84(tmp_69_reg_965),
    .tmp_83(tmp_68_reg_955),
    .zext_ln92(empty_reg_985),
    .xor_ln92(xor_ln92_reg_995),
    .agg_result_1_2_043_out(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_2_043_out),
    .agg_result_1_2_043_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_2_043_out_ap_vld),
    .agg_result_1_1_037_out(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_1_037_out),
    .agg_result_1_1_037_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_1_037_out_ap_vld),
    .agg_result_1_0_031_out(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_0_031_out),
    .agg_result_1_0_031_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_0_031_out_ap_vld)
);

main_operator_1_Pipeline_VITIS_LOOP_104_3_s grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start),
    .ap_done(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_done),
    .ap_idle(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_idle),
    .ap_ready(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_ready),
    .agg_result_1_2_041(agg_result_1_2_041_reg_204),
    .agg_result_1_1_035(agg_result_1_1_035_reg_214),
    .agg_result_1_0_029(agg_result_1_0_029_reg_224),
    .zext_ln104(base_0_lcssa_i46_reg_234),
    .zext_ln104_2(select_ln104_reg_1019),
    .agg_result_1_2_040_out(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_2_040_out),
    .agg_result_1_2_040_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_2_040_out_ap_vld),
    .agg_result_1_1_034_out(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_1_034_out),
    .agg_result_1_1_034_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_1_034_out_ap_vld),
    .agg_result_1_0_028_out(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_0_028_out),
    .agg_result_1_0_028_out_ap_vld(grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_0_028_out_ap_vld)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U850(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_414_p0),
    .din1(grp_fu_414_p1),
    .ce(grp_fu_414_ce),
    .dout(grp_fu_414_p2)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U851(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_419_p0),
    .din1(grp_fu_419_p1),
    .ce(grp_fu_419_ce),
    .dout(grp_fu_419_p2)
);

main_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U855(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1024_p0),
    .din1(grp_fu_1024_p1),
    .ce(grp_fu_1024_ce),
    .dout(grp_fu_1024_p2)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U857(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1032_p0),
    .din1(grp_fu_1032_p1),
    .ce(grp_fu_1032_ce),
    .dout(grp_fu_1032_p2)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U858(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1036_p0),
    .din1(grp_fu_1036_p1),
    .ce(grp_fu_1036_ce),
    .dout(grp_fu_1036_p2)
);

main_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U859(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1040_p0),
    .din1(grp_fu_1040_p1),
    .ce(grp_fu_1040_ce),
    .dout(grp_fu_1040_p2)
);

main_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U860(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1044_p0),
    .din1(grp_fu_1044_p1),
    .ce(grp_fu_1044_ce),
    .dout(grp_fu_1044_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_0_preg <= sext_ln785_fu_679_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_282_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_271_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_260_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln104_fu_636_p2 == 1'd0) | (icmp_ln92_reg_991 == 1'd0)))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state27) & (1'd1 == and_ln77_fu_575_p2))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd1))) begin
            grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_ready == 1'b1)) begin
            grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd0) & (icmp_ln92_reg_991 == 1'd1))) begin
        agg_result_1_0_029_reg_224 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_0_031_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd0))) begin
        agg_result_1_0_029_reg_224 <= tmp_68_reg_955;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd1) & (icmp_ln92_reg_991 == 1'd1))) begin
        agg_result_1_0_0_reg_279 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_0_031_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_575_p2))) begin
        agg_result_1_0_0_reg_279 <= tmp_68_reg_955;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        agg_result_1_0_0_reg_279 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_0_028_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd0) & (icmp_ln92_reg_991 == 1'd1))) begin
        agg_result_1_1_035_reg_214 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_1_037_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd0))) begin
        agg_result_1_1_035_reg_214 <= tmp_69_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd1) & (icmp_ln92_reg_991 == 1'd1))) begin
        agg_result_1_1_0_reg_268 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_1_037_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_575_p2))) begin
        agg_result_1_1_0_reg_268 <= tmp_69_reg_965;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        agg_result_1_1_0_reg_268 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_1_034_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd0) & (icmp_ln92_reg_991 == 1'd1))) begin
        agg_result_1_2_041_reg_204 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_2_043_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd0))) begin
        agg_result_1_2_041_reg_204 <= tmp_70_reg_973;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd1) & (icmp_ln92_reg_991 == 1'd1))) begin
        agg_result_1_2_0_reg_257 <= grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_agg_result_1_2_043_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_575_p2))) begin
        agg_result_1_2_0_reg_257 <= tmp_70_reg_973;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        agg_result_1_2_0_reg_257 <= grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_2_040_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd0) & (icmp_ln92_reg_991 == 1'd1))) begin
        base_0_lcssa_i46_reg_234 <= base_fu_623_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd0))) begin
        base_0_lcssa_i46_reg_234 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd1) & (icmp_ln92_reg_991 == 1'd1))) begin
        c_p_1_reg_290 <= tmp_71_fu_630_p2;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_575_p2))) begin
        c_p_1_reg_290 <= 3'd7;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        c_p_1_reg_290 <= empty_39_reg_246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd0) & (icmp_ln92_reg_991 == 1'd1))) begin
        empty_39_reg_246 <= tmp_71_fu_630_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd0))) begin
        empty_39_reg_246 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        and_ln77_reg_981 <= and_ln77_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        empty_reg_985 <= empty_fu_584_p1;
        icmp_ln92_reg_991 <= icmp_ln92_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln92_reg_991 == 1'd1))) begin
        icmp_ln104_reg_1015 <= icmp_ln104_fu_636_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        reg_436 <= grp_fu_414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_442 <= grp_fu_414_p2;
        reg_449 <= grp_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln104_fu_636_p2 == 1'd0) | (icmp_ln92_reg_991 == 1'd0)))) begin
        select_ln104_reg_1019 <= select_ln104_fu_658_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        tmp_68_reg_955 <= grp_fu_4211_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_69_reg_965 <= grp_fu_4211_p_dout0;
        tmp_70_reg_973 <= grp_fu_4215_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd1))) begin
        xor_ln92_reg_995 <= xor_ln92_fu_595_p2;
    end
end

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_282_p6 = grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_0_028_out;
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_282_p6 = agg_result_1_0_0_reg_279;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_271_p6 = grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_1_034_out;
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_271_p6 = agg_result_1_1_0_reg_268;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_260_p6 = grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_agg_result_1_2_040_out;
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_260_p6 = agg_result_1_2_0_reg_257;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd0) & (icmp_ln92_reg_991 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i46_phi_fu_238_p4 = base_fu_623_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i46_phi_fu_238_p4 = base_0_lcssa_i46_reg_234;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_1015 == 1'd0) & (1'd1 == and_ln77_reg_981)) | ((1'd1 == and_ln77_reg_981) & (icmp_ln92_reg_991 == 1'd0))))) begin
        ap_phi_mux_c_p_1_phi_fu_294_p6 = empty_39_reg_246;
    end else begin
        ap_phi_mux_c_p_1_phi_fu_294_p6 = c_p_1_reg_290;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_0 = sext_ln785_fu_679_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_282_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_271_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_260_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        aux_1_address0 = grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_aux_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_1_address0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_address0;
    end else begin
        aux_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        aux_1_ce0 = grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_aux_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_1_ce0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_ce0;
    end else begin
        aux_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        aux_1_we0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_aux_1_we0;
    end else begin
        aux_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        aux_address0 = grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        aux_address0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_address0;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        aux_ce0 = grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        aux_ce0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_ce0;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        aux_we0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_aux_we0;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1024_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1024_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1024_ce = grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_ce;
    end else begin
        grp_fu_1024_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1024_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1024_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1024_p0 = grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_din0;
    end else begin
        grp_fu_1024_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1024_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1024_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1024_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1024_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1024_p1 = grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_grp_fu_1024_p_din1;
    end else begin
        grp_fu_1024_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1028_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1028_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_ce;
    end else begin
        grp_fu_1028_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1028_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1028_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_din0;
    end else begin
        grp_fu_1028_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1028_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1028_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1028_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1028_p_din1;
    end else begin
        grp_fu_1028_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1032_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1032_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_ce;
    end else begin
        grp_fu_1032_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1032_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1032_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_din0;
    end else begin
        grp_fu_1032_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1032_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1032_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1032_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1032_p_din1;
    end else begin
        grp_fu_1032_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1036_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1036_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_ce;
    end else begin
        grp_fu_1036_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1036_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1036_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_din0;
    end else begin
        grp_fu_1036_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1036_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1036_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1036_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1036_p_din1;
    end else begin
        grp_fu_1036_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1040_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1040_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_ce;
    end else begin
        grp_fu_1040_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1040_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1040_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_din0;
    end else begin
        grp_fu_1040_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1040_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1040_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1040_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1040_p_din1;
    end else begin
        grp_fu_1040_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1044_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1044_ce = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_ce;
    end else begin
        grp_fu_1044_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1044_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1044_p0 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_din0;
    end else begin
        grp_fu_1044_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1044_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_grp_fu_1044_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1044_p1 = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_grp_fu_1044_p_din1;
    end else begin
        grp_fu_1044_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1048_ce = grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_ce;
    end else begin
        grp_fu_1048_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state17) | ((grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_414_ce = 1'b1;
    end else begin
        grp_fu_414_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_414_p0 = reg_442;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_414_p0 = reg_449;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_414_p0 = reg_436;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_414_p0 = grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_1_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_414_p0 = grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_out;
    end else begin
        grp_fu_414_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_414_p1 = grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_4_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_414_p1 = grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_3_out;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_414_p1 = grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_3_out;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_414_p1 = grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_out;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_414_p1 = grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_2_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_414_p1 = 32'd981668463;
    end else begin
        grp_fu_414_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state17) | ((grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_419_ce = 1'b1;
    end else begin
        grp_fu_419_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_419_p0 = reg_449;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_419_p0 = reg_442;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_419_p0 = grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_this_num_load_out;
    end else begin
        grp_fu_419_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_419_p1 = grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_eps_load_5_out;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_419_p1 = grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_num_res_assign_load_4_out;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_419_p1 = grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_eps_load_1_out;
    end else begin
        grp_fu_419_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_423_ce = grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_ce;
    end else begin
        grp_fu_423_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_423_p0 = grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_423_p0 = reg_442;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_423_p0 = reg_436;
    end else begin
        grp_fu_423_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_423_p1 = grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_grp_fu_423_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_423_p1 = p_read;
    end else begin
        grp_fu_423_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_575_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_589_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_636_p2 == 1'd1) & (icmp_ln92_reg_991 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_652_p2 = (zext_ln104_fu_642_p1 + 3'd1);

assign and_ln77_fu_575_p2 = (or_ln77_fu_569_p2 & grp_fu_12733_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_done == 1'b0) | (grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_done == 1'b0));
end

assign base_fu_623_p2 = (sub_ln97_fu_614_p2 + 2'd1);

assign bitcast_ln77_fu_540_p1 = tmp_68_reg_955;

assign empty_fu_584_p1 = grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_idx_tmp_out[1:0];

assign grp_fu_12733_p_ce = 1'b1;

assign grp_fu_12733_p_din0 = tmp_68_reg_955;

assign grp_fu_12733_p_din1 = 32'd0;

assign grp_fu_12733_p_opcode = 5'd1;

assign grp_fu_4194_p_ce = grp_fu_1028_ce;

assign grp_fu_4194_p_din0 = grp_fu_1028_p0;

assign grp_fu_4194_p_din1 = grp_fu_1028_p1;

assign grp_fu_4194_p_opcode = 2'd0;

assign grp_fu_4211_p_ce = grp_fu_423_ce;

assign grp_fu_4211_p_din0 = grp_fu_423_p0;

assign grp_fu_4211_p_din1 = grp_fu_423_p1;

assign grp_fu_4215_p_ce = 1'b1;

assign grp_fu_4215_p_din0 = reg_449;

assign grp_fu_4215_p_din1 = p_read;

assign grp_fu_4235_p_ce = grp_fu_1048_ce;

assign grp_fu_4235_p_din0 = grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_din0;

assign grp_fu_4235_p_din1 = grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_din1;

assign grp_fu_4235_p_opcode = grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_grp_fu_1048_p_opcode;

assign grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_ap_start_reg;

assign grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start = grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386_ap_start_reg;

assign icmp_ln104_1_fu_646_p2 = ((ap_phi_mux_base_0_lcssa_i46_phi_fu_238_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_636_p2 = ((base_fu_623_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_1_fu_563_p2 = ((trunc_ln77_fu_553_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_557_p2 = ((tmp_56_fu_543_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_589_p2 = ((grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_569_p2 = (icmp_ln77_fu_557_p2 | icmp_ln77_1_fu_563_p2);

assign select_ln104_fu_658_p3 = ((icmp_ln104_1_fu_646_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_652_p2);

assign sext_ln785_fu_679_p1 = $signed(ap_phi_mux_c_p_1_phi_fu_294_p6);

assign sub_ln97_fu_614_p2 = ($signed(2'd2) - $signed(empty_reg_985));

assign tmp_56_fu_543_p4 = {{bitcast_ln77_fu_540_p1[30:23]}};

assign tmp_71_fu_630_p2 = ($signed(zext_ln97_fu_619_p1) + $signed(3'd5));

assign trunc_ln77_fu_553_p1 = bitcast_ln77_fu_540_p1[22:0];

assign xor_ln92_fu_595_p2 = (empty_fu_584_p1 ^ 2'd3);

assign zext_ln104_fu_642_p1 = ap_phi_mux_base_0_lcssa_i46_phi_fu_238_p4;

assign zext_ln97_fu_619_p1 = sub_ln97_fu_614_p2;

endmodule //main_operator_1_s
