Some(InstructionDefinition { allow_prefix: true,
 operand_size_prefix: Always,
 address_size_prefix: None,
 f2_prefix: Never,
 f3_prefix: Never,
 composite_prefix: Some(Vex { vector_size: Some(Ymmword),
 operand_behavior: None,
 we: Some(false) }),
 fwait: false,
 two_byte_opcode: true,
 primary_opcode: 56,
 secondary_opcode: Some(25),
 opcode_ext: None,
 has_mod_rm: true,
 fixed_mod_rm_mod: None,
 fixed_mod_rm_reg: None,
 allow_mask: false,
 allow_merge_mode: false,
 allow_rounding: false,
 allow_sae: false,
 operands: [
    Some(OperandDefinition { encoding: ModRmReg, access: Write, size: Ymmword, op_type: Reg(Avx) }),
    Some(OperandDefinition { encoding: ModRmRm, access: Read, size: Qword, op_type: Mem(Some(Qword)) }),
    None,
    None],
 feature_set: None,
 valid_16: false,
 valid_32: true,
 valid_64: true,
 desc: "",
 mnemonic: VBROADCASTSD })

InstructionDefinition { allow_prefix: true,
 operand_size_prefix: Always,
 address_size_prefix: None,
 f2_prefix: Never,
 f3_prefix: Never,
 composite_prefix: Some(Evex { vector_size: Some(Ymmword),
 operand_behavior: None,
 we: Some(true) }),
 fwait: false,
 two_byte_opcode: true,
 primary_opcode: 56,
 secondary_opcode: Some(25),
 opcode_ext: None,
 has_mod_rm: true,
 fixed_mod_rm_mod: None,
 fixed_mod_rm_reg: None,
 allow_mask: true,
 allow_merge_mode: true,
 allow_rounding: false,
 allow_sae: false,
 operands: [
    Some(OperandDefinition { encoding: ModRmReg, access: Write, size: Ymmword, op_type: Reg(Avx) }),
    Some(OperandDefinition { encoding: ModRmRm, access: Read, size: Xmmword, op_type: Set([Reg(Avx), Mem(Some(Qword))]) }),
    None,
    None],
 feature_set: None,
 valid_16: false,
 valid_32: true,
 valid_64: true,
 desc: "",
 mnemonic: VBROADCASTSD }
