## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyA7
## FPGA:          Xilinx Artix 7
## =============================================================================================================================================================
## General Purpose I/O 
## =============================================================================================================================================================
## PMOD JA
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:						15
##	VCCO:						3.3V (VCC3V3)
##	Location:				JA
## -----------------------------------------------------------------------------

## {IN}			JA.1
set_property PACKAGE_PIN  G13        [ get_ports ArtyA7_PMOD_PortA[1] ]  
## {IN}			JA.2
set_property PACKAGE_PIN  B11        [ get_ports ArtyA7_PMOD_PortA[2] ]  
## {IN}			JA.3
set_property PACKAGE_PIN  A11        [ get_ports ArtyA7_PMOD_PortA[3] ]  
## {IN}			JA.4
set_property PACKAGE_PIN  D12        [ get_ports ArtyA7_PMOD_PortA[4] ]  
## {IN}			JA.7
set_property PACKAGE_PIN  D13        [ get_ports ArtyA7_PMOD_PortA[5] ]  
## {IN}			JA.8
set_property PACKAGE_PIN  B18        [ get_ports ArtyA7_PMOD_PortA[6] ]  
## {IN}			JA.9
set_property PACKAGE_PIN  A18        [ get_ports ArtyA7_PMOD_PortA[7] ]  
## {IN}			JA.10
set_property PACKAGE_PIN  K16        [ get_ports ArtyA7_PMOD_PortA[8] ] 
