$date
	Sat Oct 22 20:48:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#204497
b1001 !
1"
#204498
b1001 &
b1001 %
1$
#204499
0"
#204502
b11100 &
b11100 %
#204506
b1110 &
b1110 %
#204510
b111 &
b111 %
#204514
b10110 &
b10110 %
#204518
b1011 &
b1011 %
#204522
b100010 &
b100010 %
#204526
b10001 &
b10001 %
#204530
b110100 &
b110100 %
#204534
b11010 &
b11010 %
#204538
b1101 &
b1101 %
#204542
b101000 &
b101000 %
#204546
b10100 &
b10100 %
#204550
b1010 &
b1010 %
#204554
b101 &
b101 %
#204558
b10000 &
b10000 %
#204562
b1000 &
b1000 %
#204566
b100 &
b100 %
#204570
b10 &
b10 %
#204574
b1 &
1#
b1 %
#204578
b0 &
b0 %
0#
0$
#1228532
b110 !
1"
#1228534
b110 &
b110 %
1$
#1228535
0"
#1228538
b11 &
b11 %
#1228542
b1010 &
b1010 %
#1228546
b101 &
b101 %
#1228550
b10000 &
b10000 %
#1228554
b1000 &
b1000 %
#1228558
b100 &
b100 %
#1228562
b10 &
b10 %
#1228566
b1 &
1#
b1 %
#1228570
b0 &
b0 %
0#
0$
#2173593
1"
#2173594
b110 &
b110 %
1$
#2173595
0"
#2173598
b11 &
b11 %
#2173602
b1010 &
b1010 %
#2173606
b101 &
b101 %
#2173610
b10000 &
b10000 %
#2173614
b1000 &
b1000 %
#2173618
b100 &
b100 %
#2173622
b10 &
b10 %
#2173626
b1 &
b1 %
1#
#2173630
b0 &
0#
b0 %
0$
#4500012
