<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[11]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[10]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[9]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[8]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[7]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[6]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[5]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[4]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[3]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[2]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[1]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_ADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[31]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[30]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[29]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[28]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[27]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[26]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[25]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[24]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[23]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[22]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[21]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[20]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[19]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[18]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[17]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[16]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[15]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[14]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[13]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[12]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[11]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[10]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[9]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[8]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[7]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[6]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[5]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[4]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[3]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[2]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[1]"/>
        <net name="linebuffer_test_i/o_axi_bram_ctrl_BRAM_PORTA_DIN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="linebuffer_test_i/o_buf_controller_addr[31]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[30]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[29]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[28]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[27]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[26]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[25]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[24]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[23]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[22]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[21]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[20]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[19]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[18]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[17]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[16]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[15]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[14]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[13]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[12]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[11]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[10]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[9]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[8]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[7]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[6]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[5]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[4]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[3]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[2]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[1]"/>
        <net name="linebuffer_test_i/o_buf_controller_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="linebuffer_test_i/o_buf_controller_o_data[7]"/>
        <net name="linebuffer_test_i/o_buf_controller_o_data[6]"/>
        <net name="linebuffer_test_i/o_buf_controller_o_data[5]"/>
        <net name="linebuffer_test_i/o_buf_controller_o_data[4]"/>
        <net name="linebuffer_test_i/o_buf_controller_o_data[3]"/>
        <net name="linebuffer_test_i/o_buf_controller_o_data[2]"/>
        <net name="linebuffer_test_i/o_buf_controller_o_data[1]"/>
        <net name="linebuffer_test_i/o_buf_controller_o_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="linebuffer_test_i/o_linebuffer_doutb[31]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[30]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[29]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[28]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[27]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[26]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[25]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[24]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[23]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[22]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[21]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[20]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[19]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[18]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[17]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[16]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[15]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[14]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[13]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[12]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[11]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[10]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[9]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[8]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[7]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[6]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[5]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[4]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[3]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[2]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[1]"/>
        <net name="linebuffer_test_i/o_linebuffer_doutb[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
