
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xzdec_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b20 <.init>:
  400b20:	stp	x29, x30, [sp, #-16]!
  400b24:	mov	x29, sp
  400b28:	bl	400d10 <ferror@plt+0x60>
  400b2c:	ldp	x29, x30, [sp], #16
  400b30:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 411000 <ferror@plt+0x10350>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <lzma_code@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <fputc@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <fclose@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <fopen@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <__libc_start_main@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <memset@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <strerror@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <lzma_version_string@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <__gmon_start__@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <abort@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <feof@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <lzma_stream_decoder@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <getopt_long@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <strcmp@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <fread@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <fwrite@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <vfprintf@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <printf@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <__errno_location@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <fprintf@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <ferror@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

Disassembly of section .text:

0000000000400cc0 <.text>:
  400cc0:	mov	x29, #0x0                   	// #0
  400cc4:	mov	x30, #0x0                   	// #0
  400cc8:	mov	x5, x0
  400ccc:	ldr	x1, [sp]
  400cd0:	add	x2, sp, #0x8
  400cd4:	mov	x6, sp
  400cd8:	movz	x0, #0x0, lsl #48
  400cdc:	movk	x0, #0x0, lsl #32
  400ce0:	movk	x0, #0x40, lsl #16
  400ce4:	movk	x0, #0xdcc
  400ce8:	movz	x3, #0x0, lsl #48
  400cec:	movk	x3, #0x0, lsl #32
  400cf0:	movk	x3, #0x40, lsl #16
  400cf4:	movk	x3, #0x13a8
  400cf8:	movz	x4, #0x0, lsl #48
  400cfc:	movk	x4, #0x0, lsl #32
  400d00:	movk	x4, #0x40, lsl #16
  400d04:	movk	x4, #0x1428
  400d08:	bl	400bb0 <__libc_start_main@plt>
  400d0c:	bl	400c00 <abort@plt>
  400d10:	adrp	x0, 411000 <ferror@plt+0x10350>
  400d14:	ldr	x0, [x0, #4064]
  400d18:	cbz	x0, 400d20 <ferror@plt+0x70>
  400d1c:	b	400bf0 <__gmon_start__@plt>
  400d20:	ret
  400d24:	nop
  400d28:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d2c:	add	x0, x0, #0xc8
  400d30:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d34:	add	x1, x1, #0xc8
  400d38:	cmp	x1, x0
  400d3c:	b.eq	400d54 <ferror@plt+0xa4>  // b.none
  400d40:	adrp	x1, 401000 <ferror@plt+0x350>
  400d44:	ldr	x1, [x1, #1096]
  400d48:	cbz	x1, 400d54 <ferror@plt+0xa4>
  400d4c:	mov	x16, x1
  400d50:	br	x16
  400d54:	ret
  400d58:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d5c:	add	x0, x0, #0xc8
  400d60:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d64:	add	x1, x1, #0xc8
  400d68:	sub	x1, x1, x0
  400d6c:	lsr	x2, x1, #63
  400d70:	add	x1, x2, x1, asr #3
  400d74:	cmp	xzr, x1, asr #1
  400d78:	asr	x1, x1, #1
  400d7c:	b.eq	400d94 <ferror@plt+0xe4>  // b.none
  400d80:	adrp	x2, 401000 <ferror@plt+0x350>
  400d84:	ldr	x2, [x2, #1104]
  400d88:	cbz	x2, 400d94 <ferror@plt+0xe4>
  400d8c:	mov	x16, x2
  400d90:	br	x16
  400d94:	ret
  400d98:	stp	x29, x30, [sp, #-32]!
  400d9c:	mov	x29, sp
  400da0:	str	x19, [sp, #16]
  400da4:	adrp	x19, 412000 <ferror@plt+0x11350>
  400da8:	ldrb	w0, [x19, #240]
  400dac:	cbnz	w0, 400dbc <ferror@plt+0x10c>
  400db0:	bl	400d28 <ferror@plt+0x78>
  400db4:	mov	w0, #0x1                   	// #1
  400db8:	strb	w0, [x19, #240]
  400dbc:	ldr	x19, [sp, #16]
  400dc0:	ldp	x29, x30, [sp], #32
  400dc4:	ret
  400dc8:	b	400d58 <ferror@plt+0xa8>
  400dcc:	sub	sp, sp, #0xf0
  400dd0:	stp	x20, x19, [sp, #224]
  400dd4:	mov	w20, w0
  400dd8:	mov	x0, x1
  400ddc:	stp	x29, x30, [sp, #144]
  400de0:	stp	x28, x27, [sp, #160]
  400de4:	stp	x26, x25, [sp, #176]
  400de8:	stp	x24, x23, [sp, #192]
  400dec:	stp	x22, x21, [sp, #208]
  400df0:	add	x29, sp, #0x90
  400df4:	mov	x19, x1
  400df8:	bl	4012c0 <ferror@plt+0x610>
  400dfc:	adrp	x21, 401000 <ferror@plt+0x350>
  400e00:	adrp	x22, 401000 <ferror@plt+0x350>
  400e04:	add	x21, x21, #0x45e
  400e08:	add	x22, x22, #0x468
  400e0c:	adrp	x26, 412000 <ferror@plt+0x11350>
  400e10:	mov	w0, w20
  400e14:	mov	x1, x19
  400e18:	mov	x2, x21
  400e1c:	mov	x3, x22
  400e20:	mov	x4, xzr
  400e24:	bl	400c30 <getopt_long@plt>
  400e28:	cmp	w0, #0x62
  400e2c:	b.le	400e48 <ferror@plt+0x198>
  400e30:	cmp	w0, #0x6a
  400e34:	b.gt	400e5c <ferror@plt+0x1ac>
  400e38:	sub	w8, w0, #0x63
  400e3c:	cmp	w8, #0x2
  400e40:	b.cc	400e10 <ferror@plt+0x160>  // b.lo, b.ul, b.last
  400e44:	b	400f64 <ferror@plt+0x2b4>
  400e48:	cmn	w0, #0x1
  400e4c:	b.eq	400e80 <ferror@plt+0x1d0>  // b.none
  400e50:	cmp	w0, #0x51
  400e54:	b.eq	400e10 <ferror@plt+0x160>  // b.none
  400e58:	b	400f70 <ferror@plt+0x2c0>
  400e5c:	cmp	w0, #0x6b
  400e60:	b.eq	400e10 <ferror@plt+0x160>  // b.none
  400e64:	cmp	w0, #0x71
  400e68:	b.ne	400f5c <ferror@plt+0x2ac>  // b.any
  400e6c:	ldr	w8, [x26, #192]
  400e70:	cbz	w8, 400e10 <ferror@plt+0x160>
  400e74:	sub	w8, w8, #0x1
  400e78:	str	w8, [x26, #192]
  400e7c:	b	400e10 <ferror@plt+0x160>
  400e80:	add	x0, sp, #0x8
  400e84:	mov	w2, #0x88                  	// #136
  400e88:	mov	w1, wzr
  400e8c:	bl	400bc0 <memset@plt>
  400e90:	adrp	x27, 412000 <ferror@plt+0x11350>
  400e94:	ldr	w8, [x27, #216]
  400e98:	cmp	w8, w20
  400e9c:	b.eq	400f7c <ferror@plt+0x2cc>  // b.none
  400ea0:	adrp	x21, 401000 <ferror@plt+0x350>
  400ea4:	adrp	x22, 401000 <ferror@plt+0x350>
  400ea8:	adrp	x23, 401000 <ferror@plt+0x350>
  400eac:	add	x21, x21, #0x5b0
  400eb0:	adrp	x28, 412000 <ferror@plt+0x11350>
  400eb4:	add	x22, x22, #0x5a8
  400eb8:	add	x23, x23, #0x5b2
  400ebc:	ldr	x24, [x19, w8, sxtw #3]
  400ec0:	mov	x1, x21
  400ec4:	mov	x0, x24
  400ec8:	bl	400c40 <strcmp@plt>
  400ecc:	cbz	w0, 400f08 <ferror@plt+0x258>
  400ed0:	mov	x0, x24
  400ed4:	mov	x1, x23
  400ed8:	bl	400ba0 <fopen@plt>
  400edc:	ldrsw	x8, [x27, #216]
  400ee0:	ldr	x24, [x19, x8, lsl #3]
  400ee4:	cbz	x0, 400f3c <ferror@plt+0x28c>
  400ee8:	mov	x25, x0
  400eec:	add	x0, sp, #0x8
  400ef0:	mov	x1, x25
  400ef4:	mov	x2, x24
  400ef8:	bl	400f98 <ferror@plt+0x2e8>
  400efc:	mov	x0, x25
  400f00:	bl	400b90 <fclose@plt>
  400f04:	b	400f18 <ferror@plt+0x268>
  400f08:	ldr	x1, [x28, #232]
  400f0c:	add	x0, sp, #0x8
  400f10:	mov	x2, x22
  400f14:	bl	400f98 <ferror@plt+0x2e8>
  400f18:	ldr	w8, [x27, #216]
  400f1c:	add	w8, w8, #0x1
  400f20:	cmp	w8, w20
  400f24:	str	w8, [x27, #216]
  400f28:	b.lt	400ebc <ferror@plt+0x20c>  // b.tstop
  400f2c:	ldr	w2, [x26, #192]
  400f30:	mov	w1, #0x1                   	// #1
  400f34:	mov	w0, wzr
  400f38:	bl	4012d0 <ferror@plt+0x620>
  400f3c:	bl	400c90 <__errno_location@plt>
  400f40:	ldr	w0, [x0]
  400f44:	bl	400bd0 <strerror@plt>
  400f48:	mov	x2, x0
  400f4c:	adrp	x0, 401000 <ferror@plt+0x350>
  400f50:	add	x0, x0, #0x5b5
  400f54:	mov	x1, x24
  400f58:	bl	4011a0 <ferror@plt+0x4f0>
  400f5c:	mov	w0, #0x1                   	// #1
  400f60:	bl	400b60 <exit@plt>
  400f64:	cmp	w0, #0x68
  400f68:	b.ne	400f5c <ferror@plt+0x2ac>  // b.any
  400f6c:	bl	401260 <ferror@plt+0x5b0>
  400f70:	cmp	w0, #0x56
  400f74:	b.ne	400f5c <ferror@plt+0x2ac>  // b.any
  400f78:	bl	401290 <ferror@plt+0x5e0>
  400f7c:	adrp	x8, 412000 <ferror@plt+0x11350>
  400f80:	ldr	x1, [x8, #232]
  400f84:	adrp	x2, 401000 <ferror@plt+0x350>
  400f88:	add	x2, x2, #0x5a8
  400f8c:	add	x0, sp, #0x8
  400f90:	bl	400f98 <ferror@plt+0x2e8>
  400f94:	b	400f2c <ferror@plt+0x27c>
  400f98:	stp	x29, x30, [sp, #-96]!
  400f9c:	stp	x28, x27, [sp, #16]
  400fa0:	stp	x26, x25, [sp, #32]
  400fa4:	stp	x24, x23, [sp, #48]
  400fa8:	stp	x22, x21, [sp, #64]
  400fac:	stp	x20, x19, [sp, #80]
  400fb0:	mov	x29, sp
  400fb4:	sub	sp, sp, #0x4, lsl #12
  400fb8:	str	x2, [sp, #-16]!
  400fbc:	mov	x20, x1
  400fc0:	mov	x1, #0xffffffffffffffff    	// #-1
  400fc4:	mov	w2, #0x8                   	// #8
  400fc8:	mov	x21, x0
  400fcc:	bl	400c20 <lzma_stream_decoder@plt>
  400fd0:	cbnz	w0, 401130 <ferror@plt+0x480>
  400fd4:	add	x25, sp, #0x8
  400fd8:	mov	w26, #0x2000                	// #8192
  400fdc:	add	x27, sp, #0x2, lsl #12
  400fe0:	mov	x8, xzr
  400fe4:	mov	w22, wzr
  400fe8:	str	xzr, [x21, #8]
  400fec:	add	x27, x27, #0x8
  400ff0:	mov	w28, #0x3                   	// #3
  400ff4:	stp	x25, x26, [x21, #24]
  400ff8:	adrp	x19, 412000 <ferror@plt+0x11350>
  400ffc:	cbnz	x8, 401048 <ferror@plt+0x398>
  401000:	b	40100c <ferror@plt+0x35c>
  401004:	ldr	x8, [x21, #8]
  401008:	cbnz	x8, 401048 <ferror@plt+0x398>
  40100c:	add	x0, sp, #0x2, lsl #12
  401010:	add	x0, x0, #0x8
  401014:	mov	w1, #0x1                   	// #1
  401018:	mov	w2, #0x2000                	// #8192
  40101c:	mov	x3, x20
  401020:	str	x27, [x21]
  401024:	bl	400c50 <fread@plt>
  401028:	str	x0, [x21, #8]
  40102c:	mov	x0, x20
  401030:	bl	400cb0 <ferror@plt>
  401034:	cbnz	w0, 4010d8 <ferror@plt+0x428>
  401038:	mov	x0, x20
  40103c:	bl	400c10 <feof@plt>
  401040:	cmp	w0, #0x0
  401044:	csel	w22, w22, w28, eq  // eq = none
  401048:	mov	x0, x21
  40104c:	mov	w1, w22
  401050:	bl	400b70 <lzma_code@plt>
  401054:	ldr	x8, [x21, #32]
  401058:	mov	w23, w0
  40105c:	cbnz	w0, 401064 <ferror@plt+0x3b4>
  401060:	cbnz	x8, 401088 <ferror@plt+0x3d8>
  401064:	ldr	x3, [x19, #224]
  401068:	sub	x24, x26, x8
  40106c:	add	x0, sp, #0x8
  401070:	mov	w1, #0x1                   	// #1
  401074:	mov	x2, x24
  401078:	bl	400c60 <fwrite@plt>
  40107c:	cmp	x0, x24
  401080:	b.ne	4010b8 <ferror@plt+0x408>  // b.any
  401084:	stp	x25, x26, [x21, #24]
  401088:	cbz	w23, 401004 <ferror@plt+0x354>
  40108c:	cmp	w23, #0x1
  401090:	b.ne	4010f4 <ferror@plt+0x444>  // b.any
  401094:	add	sp, sp, #0x4, lsl #12
  401098:	add	sp, sp, #0x10
  40109c:	ldp	x20, x19, [sp, #80]
  4010a0:	ldp	x22, x21, [sp, #64]
  4010a4:	ldp	x24, x23, [sp, #48]
  4010a8:	ldp	x26, x25, [sp, #32]
  4010ac:	ldp	x28, x27, [sp, #16]
  4010b0:	ldp	x29, x30, [sp], #96
  4010b4:	ret
  4010b8:	bl	400c90 <__errno_location@plt>
  4010bc:	ldr	w0, [x0]
  4010c0:	bl	400bd0 <strerror@plt>
  4010c4:	mov	x1, x0
  4010c8:	adrp	x0, 401000 <ferror@plt+0x350>
  4010cc:	add	x0, x0, #0x8fc
  4010d0:	bl	4011a0 <ferror@plt+0x4f0>
  4010d4:	b	401184 <ferror@plt+0x4d4>
  4010d8:	bl	400c90 <__errno_location@plt>
  4010dc:	ldr	w0, [x0]
  4010e0:	bl	400bd0 <strerror@plt>
  4010e4:	mov	x2, x0
  4010e8:	adrp	x0, 401000 <ferror@plt+0x350>
  4010ec:	add	x0, x0, #0x8db
  4010f0:	b	40117c <ferror@plt+0x4cc>
  4010f4:	sub	w8, w23, #0x5
  4010f8:	cmp	w8, #0x5
  4010fc:	b.hi	401148 <ferror@plt+0x498>  // b.pmore
  401100:	adrp	x9, 401000 <ferror@plt+0x350>
  401104:	add	x9, x9, #0x458
  401108:	adr	x10, 401120 <ferror@plt+0x470>
  40110c:	ldrb	w11, [x9, x8]
  401110:	add	x10, x10, x11, lsl #2
  401114:	adrp	x2, 401000 <ferror@plt+0x350>
  401118:	add	x2, x2, #0x920
  40111c:	br	x10
  401120:	mov	w0, #0xc                   	// #12
  401124:	bl	400bd0 <strerror@plt>
  401128:	mov	x2, x0
  40112c:	b	401174 <ferror@plt+0x4c4>
  401130:	cmp	w0, #0x5
  401134:	b.ne	40118c <ferror@plt+0x4dc>  // b.any
  401138:	mov	w0, #0xc                   	// #12
  40113c:	bl	400bd0 <strerror@plt>
  401140:	mov	x1, x0
  401144:	b	401194 <ferror@plt+0x4e4>
  401148:	adrp	x2, 401000 <ferror@plt+0x350>
  40114c:	add	x2, x2, #0x8c6
  401150:	b	401174 <ferror@plt+0x4c4>
  401154:	adrp	x2, 401000 <ferror@plt+0x350>
  401158:	add	x2, x2, #0x93b
  40115c:	b	401174 <ferror@plt+0x4c4>
  401160:	adrp	x2, 401000 <ferror@plt+0x350>
  401164:	add	x2, x2, #0x95b
  401168:	b	401174 <ferror@plt+0x4c4>
  40116c:	adrp	x2, 401000 <ferror@plt+0x350>
  401170:	add	x2, x2, #0x96b
  401174:	adrp	x0, 401000 <ferror@plt+0x350>
  401178:	add	x0, x0, #0x5b5
  40117c:	ldr	x1, [sp]
  401180:	bl	4011a0 <ferror@plt+0x4f0>
  401184:	mov	w0, #0x1                   	// #1
  401188:	bl	400b60 <exit@plt>
  40118c:	adrp	x1, 401000 <ferror@plt+0x350>
  401190:	add	x1, x1, #0x8c6
  401194:	adrp	x0, 401000 <ferror@plt+0x350>
  401198:	add	x0, x0, #0x8f9
  40119c:	b	4010d0 <ferror@plt+0x420>
  4011a0:	sub	sp, sp, #0x130
  4011a4:	adrp	x11, 412000 <ferror@plt+0x11350>
  4011a8:	ldr	w11, [x11, #192]
  4011ac:	stp	x29, x30, [sp, #256]
  4011b0:	add	x29, sp, #0x100
  4011b4:	mov	x8, #0xffffffffffffffc8    	// #-56
  4011b8:	mov	x9, sp
  4011bc:	movk	x8, #0xff80, lsl #32
  4011c0:	sub	x10, x29, #0x78
  4011c4:	add	x9, x9, #0x80
  4011c8:	stp	x9, x8, [x29, #-16]
  4011cc:	add	x8, x10, #0x38
  4011d0:	add	x9, x29, #0x30
  4011d4:	str	x28, [sp, #272]
  4011d8:	stp	x20, x19, [sp, #288]
  4011dc:	stp	x1, x2, [x29, #-120]
  4011e0:	stp	x3, x4, [x29, #-104]
  4011e4:	stp	x5, x6, [x29, #-88]
  4011e8:	stur	x7, [x29, #-72]
  4011ec:	stp	q0, q1, [sp]
  4011f0:	stp	q2, q3, [sp, #32]
  4011f4:	stp	q4, q5, [sp, #64]
  4011f8:	stp	q6, q7, [sp, #96]
  4011fc:	stp	x9, x8, [x29, #-32]
  401200:	cbnz	w11, 401218 <ferror@plt+0x568>
  401204:	ldp	x20, x19, [sp, #288]
  401208:	ldr	x28, [sp, #272]
  40120c:	ldp	x29, x30, [sp, #256]
  401210:	add	sp, sp, #0x130
  401214:	ret
  401218:	adrp	x20, 412000 <ferror@plt+0x11350>
  40121c:	adrp	x8, 412000 <ferror@plt+0x11350>
  401220:	mov	x19, x0
  401224:	ldr	x0, [x20, #208]
  401228:	ldr	x2, [x8, #200]
  40122c:	adrp	x1, 401000 <ferror@plt+0x350>
  401230:	add	x1, x1, #0x983
  401234:	bl	400ca0 <fprintf@plt>
  401238:	ldp	q0, q1, [x29, #-32]
  40123c:	ldr	x0, [x20, #208]
  401240:	sub	x2, x29, #0x40
  401244:	mov	x1, x19
  401248:	stp	q0, q1, [x29, #-64]
  40124c:	bl	400c70 <vfprintf@plt>
  401250:	ldr	x1, [x20, #208]
  401254:	mov	w0, #0xa                   	// #10
  401258:	bl	400b80 <fputc@plt>
  40125c:	b	401204 <ferror@plt+0x554>
  401260:	stp	x29, x30, [sp, #-16]!
  401264:	adrp	x8, 412000 <ferror@plt+0x11350>
  401268:	ldr	x1, [x8, #200]
  40126c:	adrp	x0, 401000 <ferror@plt+0x350>
  401270:	add	x0, x0, #0x5fc
  401274:	mov	x29, sp
  401278:	bl	400c80 <printf@plt>
  40127c:	adrp	x8, 412000 <ferror@plt+0x11350>
  401280:	ldr	w2, [x8, #192]
  401284:	mov	w1, #0x1                   	// #1
  401288:	mov	w0, wzr
  40128c:	bl	4012d0 <ferror@plt+0x620>
  401290:	stp	x29, x30, [sp, #-16]!
  401294:	mov	x29, sp
  401298:	bl	400be0 <lzma_version_string@plt>
  40129c:	mov	x1, x0
  4012a0:	adrp	x0, 401000 <ferror@plt+0x350>
  4012a4:	add	x0, x0, #0x8a3
  4012a8:	bl	400c80 <printf@plt>
  4012ac:	adrp	x8, 412000 <ferror@plt+0x11350>
  4012b0:	ldr	w2, [x8, #192]
  4012b4:	mov	w1, #0x1                   	// #1
  4012b8:	mov	w0, wzr
  4012bc:	bl	4012d0 <ferror@plt+0x620>
  4012c0:	ldr	x8, [x0]
  4012c4:	adrp	x9, 412000 <ferror@plt+0x11350>
  4012c8:	str	x8, [x9, #200]
  4012cc:	ret
  4012d0:	stp	x29, x30, [sp, #-64]!
  4012d4:	stp	x20, x19, [sp, #48]
  4012d8:	mov	w20, w0
  4012dc:	cmp	w0, w1
  4012e0:	str	x23, [sp, #16]
  4012e4:	stp	x22, x21, [sp, #32]
  4012e8:	mov	x29, sp
  4012ec:	b.ne	4012f8 <ferror@plt+0x648>  // b.any
  4012f0:	mov	w19, w20
  4012f4:	b	4013a0 <ferror@plt+0x6f0>
  4012f8:	adrp	x8, 412000 <ferror@plt+0x11350>
  4012fc:	ldr	x22, [x8, #224]
  401300:	mov	w19, w1
  401304:	mov	w21, w2
  401308:	mov	x0, x22
  40130c:	bl	400cb0 <ferror@plt>
  401310:	mov	w23, w0
  401314:	mov	x0, x22
  401318:	bl	400b90 <fclose@plt>
  40131c:	orr	w8, w0, w23
  401320:	cbnz	w8, 401350 <ferror@plt+0x6a0>
  401324:	adrp	x8, 412000 <ferror@plt+0x11350>
  401328:	ldr	x21, [x8, #208]
  40132c:	mov	x0, x21
  401330:	bl	400cb0 <ferror@plt>
  401334:	mov	w22, w0
  401338:	mov	x0, x21
  40133c:	bl	400b90 <fclose@plt>
  401340:	orr	w8, w0, w22
  401344:	cmp	w8, #0x0
  401348:	csel	w19, w20, w19, eq  // eq = none
  40134c:	b	4013a0 <ferror@plt+0x6f0>
  401350:	cbz	w21, 4013a0 <ferror@plt+0x6f0>
  401354:	adrp	x8, 412000 <ferror@plt+0x11350>
  401358:	adrp	x9, 412000 <ferror@plt+0x11350>
  40135c:	ldr	x21, [x8, #208]
  401360:	ldr	x20, [x9, #200]
  401364:	cbnz	w0, 401374 <ferror@plt+0x6c4>
  401368:	adrp	x4, 401000 <ferror@plt+0x350>
  40136c:	add	x4, x4, #0x9b6
  401370:	b	401384 <ferror@plt+0x6d4>
  401374:	bl	400c90 <__errno_location@plt>
  401378:	ldr	w0, [x0]
  40137c:	bl	400bd0 <strerror@plt>
  401380:	mov	x4, x0
  401384:	adrp	x1, 401000 <ferror@plt+0x350>
  401388:	adrp	x3, 401000 <ferror@plt+0x350>
  40138c:	add	x1, x1, #0x988
  401390:	add	x3, x3, #0x994
  401394:	mov	x0, x21
  401398:	mov	x2, x20
  40139c:	bl	400ca0 <fprintf@plt>
  4013a0:	mov	w0, w19
  4013a4:	bl	400b60 <exit@plt>
  4013a8:	stp	x29, x30, [sp, #-64]!
  4013ac:	mov	x29, sp
  4013b0:	stp	x19, x20, [sp, #16]
  4013b4:	adrp	x20, 411000 <ferror@plt+0x10350>
  4013b8:	add	x20, x20, #0xdd0
  4013bc:	stp	x21, x22, [sp, #32]
  4013c0:	adrp	x21, 411000 <ferror@plt+0x10350>
  4013c4:	add	x21, x21, #0xdc8
  4013c8:	sub	x20, x20, x21
  4013cc:	mov	w22, w0
  4013d0:	stp	x23, x24, [sp, #48]
  4013d4:	mov	x23, x1
  4013d8:	mov	x24, x2
  4013dc:	bl	400b20 <exit@plt-0x40>
  4013e0:	cmp	xzr, x20, asr #3
  4013e4:	b.eq	401410 <ferror@plt+0x760>  // b.none
  4013e8:	asr	x20, x20, #3
  4013ec:	mov	x19, #0x0                   	// #0
  4013f0:	ldr	x3, [x21, x19, lsl #3]
  4013f4:	mov	x2, x24
  4013f8:	add	x19, x19, #0x1
  4013fc:	mov	x1, x23
  401400:	mov	w0, w22
  401404:	blr	x3
  401408:	cmp	x20, x19
  40140c:	b.ne	4013f0 <ferror@plt+0x740>  // b.any
  401410:	ldp	x19, x20, [sp, #16]
  401414:	ldp	x21, x22, [sp, #32]
  401418:	ldp	x23, x24, [sp, #48]
  40141c:	ldp	x29, x30, [sp], #64
  401420:	ret
  401424:	nop
  401428:	ret

Disassembly of section .fini:

000000000040142c <.fini>:
  40142c:	stp	x29, x30, [sp, #-16]!
  401430:	mov	x29, sp
  401434:	ldp	x29, x30, [sp], #16
  401438:	ret
