

================================================================
== Vitis HLS Report for 'Loop_loop18_proc4'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100355|   100355|  0.334 ms|  0.334 ms|  100355|  100355|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop18_loop19_loop20  |   100353|   100353|         3|          1|          1|  100352|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      270|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      122|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      122|      387|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln122_1_fu_137_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln122_fu_149_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln123_1_fu_169_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln123_fu_228_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln124_fu_301_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln128_1_fu_340_p2      |         +|   0|  0|  17|          17|          17|
    |add_ln128_fu_291_p2        |         +|   0|  0|  20|          13|          13|
    |sub_ln128_1_fu_331_p2      |         -|   0|  0|  17|          17|          17|
    |sub_ln128_fu_277_p2        |         -|   0|  0|  19|          12|          12|
    |and_ln122_fu_222_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_108           |       and|   0|  0|   2|           1|           1|
    |ap_condition_127           |       and|   0|  0|   2|           1|           1|
    |icmp_ln122_fu_131_p2       |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln123_fu_155_p2       |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln124_fu_216_p2       |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln123_fu_234_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln122_1_fu_161_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln122_fu_204_p3     |    select|   0|  0|   7|           1|           1|
    |select_ln123_1_fu_247_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln123_2_fu_175_p3   |    select|   0|  0|  14|           1|           1|
    |select_ln123_fu_239_p3     |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_fu_211_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 270|         158|         122|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_v51_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v52_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v53_load               |   9|          2|    7|         14|
    |indvar_flatten12_fu_80                  |   9|          2|   17|         34|
    |indvar_flatten_fu_72                    |   9|          2|   14|         28|
    |v39_blk_n                               |   9|          2|    1|          2|
    |v51_fu_76                               |   9|          2|    4|          8|
    |v52_fu_68                               |   9|          2|    7|         14|
    |v53_fu_64                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|  101|        202|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln128_reg_408                 |  13|   0|   13|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln123_reg_390                |   1|   0|    1|          0|
    |indvar_flatten12_fu_80            |  17|   0|   17|          0|
    |indvar_flatten_fu_72              |  14|   0|   14|          0|
    |select_ln122_1_reg_397            |   4|   0|    4|          0|
    |select_ln123_reg_403              |   7|   0|    7|          0|
    |trunc_ln128_reg_413               |  10|   0|   10|          0|
    |v51_fu_76                         |   4|   0|    4|          0|
    |v52_fu_68                         |   7|   0|    7|          0|
    |v53_fu_64                         |   7|   0|    7|          0|
    |v54_reg_418                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 122|   0|  122|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_loop18_proc4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_loop18_proc4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_loop18_proc4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_loop18_proc4|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_loop18_proc4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_loop18_proc4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_loop18_proc4|  return value|
|v39_dout            |   in|   32|     ap_fifo|                v39|       pointer|
|v39_num_data_valid  |   in|   18|     ap_fifo|                v39|       pointer|
|v39_fifo_cap        |   in|   18|     ap_fifo|                v39|       pointer|
|v39_empty_n         |   in|    1|     ap_fifo|                v39|       pointer|
|v39_read            |  out|    1|     ap_fifo|                v39|       pointer|
|v3_address0         |  out|   17|   ap_memory|                 v3|         array|
|v3_ce0              |  out|    1|   ap_memory|                 v3|         array|
|v3_we0              |  out|    1|   ap_memory|                 v3|         array|
|v3_d0               |  out|   32|   ap_memory|                 v3|         array|
+--------------------+-----+-----+------------+-------------------+--------------+

