Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 20 15:29:37 2024
| Host         : LAPTOP-EI9NHOKJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Module_control_sets_placed.rpt
| Design       : Top_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            1 |
|      6 |            2 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            9 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | sync_with_1hz/pulse_sync_reg_0 |                        |                1 |              1 |
|  clk_IBUF_BUFG |                                |                        |                2 |              3 |
|  clk_IBUF_BUFG | sync_with_1hz/E[0]             | sync_with_1hz/ce_reg_0 |                1 |              4 |
|  clk_IBUF_BUFG |                                | sync_with_1hz/ce_reg_0 |                2 |              6 |
|  clk_IBUF_BUFG | sync_with_1hz/ce               |                        |                3 |              6 |
|  clk_IBUF_BUFG | FIFO/wr_control/p_0_in         |                        |                1 |              8 |
|  clk_IBUF_BUFG | sync_with_1hz/clk_1hz_en       |                        |                2 |              9 |
|  clk_IBUF_BUFG | display_unit/sel               | display_unit/clear     |                5 |             17 |
|  clk_IBUF_BUFG | display_unit/enable            | reset_IBUF             |                7 |             27 |
|  clk_IBUF_BUFG |                                | reset_IBUF             |                7 |             28 |
+----------------+--------------------------------+------------------------+------------------+----------------+


