// Seed: 2225814044
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    input wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output wire id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri0 id_10,
    output tri1 id_11
);
  assign id_4 = id_5;
  wire id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    output wire id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri void id_9,
    output tri id_10,
    inout tri0 id_11,
    output uwire id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply1 id_15
);
  wor id_17 = 1;
  always id_12 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_1,
      id_11,
      id_4,
      id_8,
      id_12,
      id_2,
      id_7,
      id_7,
      id_11
  );
  assign modCall_1.id_4 = 0;
  wire id_18;
endmodule
