Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sun Nov  3 00:39:20 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 11.52 sec.

Routing started.
Building routing graph takes 1.12 sec.
Processing design graph takes 0.45 sec.
Total nets for routing : 10636.
Global routing takes 1.39 sec.
Detailed routing takes 5.70 sec.
Hold Violation Fix in router takes 1.08 sec.
Finish routing takes 0.23 sec.
Hold violation fix takes 0.67 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 11.20 sec.

IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_clk              | input         | M3       | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| i_rstn             | input         | AB15     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| i_start_test       | input         | Y15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| o_chk_finished     | output        | D3       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| o_err              | output        | D4       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 74       | 84            | 89                 
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 999      | 6450          | 16                 
|   FF                     | 3452     | 38700         | 9                  
|   LUT                    | 2063     | 25800         | 8                  
|   LUT-FF pairs           | 1119     | 25800         | 5                  
| Use of CLMS              | 635      | 4250          | 15                 
|   FF                     | 1482     | 25500         | 6                  
|   LUT                    | 1570     | 17000         | 10                 
|   LUT-FF pairs           | 464      | 17000         | 3                  
|   Distributed RAM        | 614      | 17000         | 4                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 625      | 6672          | 10                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 5        | 296           | 2                  
|   IOBD                   | 2        | 64            | 4                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 1        | 161           | 1                  
|   IOBS_TB                | 1        | 56            | 2                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 5        | 400           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst           | Driver Pin     | Site Of Driver Inst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_84_108           | ntclkbufg_0         | 5369            | 0                   | i_clk_ibuf/opit_1     | INCK           | IOL_7_217               
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                | LUT      | FF       | Distributed RAM     | APM     | DRM      | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ipsxe_fft_onboard_top                                           | 3629     | 4934     | 614                 | 74      | 12.5     | 0           | 0       | 0        | 0            | 0        | 5      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_fft_frame_chk                                               | 100      | 87       | 0                   | 0       | 6        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + check_data_en.u_ifft_exp_rom                                | 0        | 0        | 0                   | 0       | 6        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fft_frame_gen                                               | 53       | 49       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fft_wrapper                                                 | 3453     | 4779     | 614                 | 74      | 6.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cfg_ctrl                                                  | 2        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_output_ctrl                                               | 3        | 1        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_core                                | 3427     | 4723     | 614                 | 74      | 6.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[0].u_r22_dif_group                     | 634      | 911      | 71                  | 12      | 2.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 118      | 225      | 11                  | 4       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 118      | 225      | 11                  | 4       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 15       | 15       | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                                | 15       | 15       | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                    | 0        | 0        | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                               | 0        | 0        | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                             | 0        | 0        | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 34       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 36       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 14       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 14       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 14       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 34       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 36       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 66       | 45       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 339      | 424      | 49                  | 4       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 94       | 159      | 36                  | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t3.u_comp_mult_t3                                   | 94       | 159      | 36                  | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                       | 0        | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                       | 39       | 36       | 36                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 39       | 36       | 36                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 39       | 36       | 36                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 36       | 36       | 36                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 110      | 188      | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 55       | 94       | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 34       | 39       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 34       | 39       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 55       | 94       | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 34       | 39       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 34       | 39       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 14       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 14       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 14       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 102      | 56       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 22       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_sin_drm_rom                             | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 111      | 217      | 11                  | 4       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 111      | 217      | 11                  | 4       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 17       | 17       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                                | 17       | 17       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                    | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                               | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                             | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 32       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 34       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 32       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 34       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[1].u_r22_dif_group                     | 791      | 1052     | 119                 | 22      | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 249      | 288      | 95                  | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 249      | 288      | 95                  | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 137      | 48       | 84                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 137      | 48       | 84                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 137      | 48       | 84                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 137      | 48       | 84                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 126      | 42       | 84                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 40       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 42       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 40       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 42       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 78       | 51       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 343      | 470      | 13                  | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 44       | 154      | 0                   | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                   | 44       | 154      | 0                   | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                       | 0        | 42       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                       | 0        | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 118      | 204      | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 59       | 102      | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 36       | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 36       | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 59       | 102      | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 36       | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 36       | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 12       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 12       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 12       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 154      | 93       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 18       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 58       | 30       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                     | 58       | 30       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 121      | 243      | 11                  | 8       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 121      | 243      | 11                  | 8       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 13       | 13       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                                | 13       | 13       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                    | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                               | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                             | 0        | 0        | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 38       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 40       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 38       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 40       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[2].u_r22_dif_group                     | 771      | 1048     | 168                 | 18      | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 207      | 210      | 100                 | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 207      | 210      | 100                 | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 45       | 45       | 45                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 45       | 45       | 45                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 45       | 45       | 45                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 45       | 45       | 45                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 45       | 45       | 45                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 44       | 44       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 44       | 44       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 44       | 44       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 44       | 44       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 44       | 44       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 86       | 55       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 309      | 484      | 13                  | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 48       | 162      | 0                   | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                   | 48       | 162      | 0                   | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                       | 0        | 46       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                       | 0        | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 126      | 220      | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 63       | 110      | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 38       | 47       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 38       | 47       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 63       | 110      | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 38       | 47       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 38       | 47       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 117      | 85       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 14       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 30       | 30       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                     | 30       | 30       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 169      | 299      | 55                  | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 169      | 299      | 55                  | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 53       | 49       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 53       | 49       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 53       | 49       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 53       | 49       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 44       | 44       | 44                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 42       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 44       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 42       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 44       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[3].u_r22_dif_group                     | 831      | 986      | 225                 | 14      | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 225      | 226      | 108                 | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 225      | 226      | 108                 | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 51       | 49       | 49                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 51       | 49       | 49                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 51       | 49       | 49                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 51       | 49       | 49                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 49       | 49       | 49                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 48       | 48       | 48                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 48       | 48       | 48                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 48       | 48       | 48                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 48       | 48       | 48                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 48       | 48       | 48                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 94       | 59       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 296      | 483      | 13                  | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 52       | 166      | 0                   | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                   | 52       | 166      | 0                   | 6       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                       | 0        | 0        | 0                   | 1       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                       | 0        | 50       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                       | 0        | 64       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 138      | 240      | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 71       | 122      | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 5        | 5        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 5        | 5        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 5        | 5        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 40       | 51       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 40       | 51       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 67       | 118      | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 40       | 51       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 40       | 51       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 16       | 15       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 16       | 15       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 16       | 15       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 86       | 58       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 10       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 10       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                     | 10       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 216      | 218      | 104                 | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 216      | 218      | 104                 | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 48       | 47       | 47                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 48       | 47       | 47                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 48       | 47       | 47                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 48       | 47       | 47                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 47       | 47       | 47                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 46       | 46       | 46                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 46       | 46       | 46                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 46       | 46       | 46                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 46       | 46       | 46                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 46       | 46       | 46                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[4].u_r22_dif_group                     | 348      | 627      | 21                  | 8       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 116      | 230      | 10                  | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 116      | 230      | 10                  | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 0        | 53       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 53       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 0        | 52       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 52       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 102      | 62       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 130      | 335      | 11                  | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 130      | 335      | 11                  | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 0        | 102      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 102      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 0        | 100      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 100      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + output_process_en.u_output_process                        | 52       | 99       | 10                  | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + natual_output_without_bfp.u_index_new_p1_sreg           | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                  | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                         | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                              | 10       | 10       | 10                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_i_data_sreg                                           | 0        | 54       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram                                                | 0        | 0        | 0                   | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                                  | 0        | 0        | 0                   | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_drm_sdpram_9k                                     | 0        | 0        | 0                   | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_drm_sdpram_9k                                   | 0        | 0        | 0                   | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_input_ctrl                          | 21       | 53       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sync_arstn                                                  | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                        
+--------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/device_map/ipsxe_fft_onboard_top_map.adf          
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/device_map/ipsxe_fft_onboard_top.pcf              
| Output     | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/place_route/ipsxe_fft_onboard_top_pnr.adf         
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/place_route/clock_utilization.txt                 
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/place_route/ipsxe_fft_onboard_top_plc.adf         
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/place_route/ipsxe_fft_onboard_top.prr             
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/place_route/ipsxe_fft_onboard_top_prr.prt         
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/place_route/ipsxe_fft_onboard_top_pnr.netlist     
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/place_route/prr.db                                
+--------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr -fix_hold_violation 
Peak memory: 1,219 MB
Total CPU time to pnr completion : 0h:0m:40s
Process Total CPU time to pnr completion : 0h:0m:48s
Total real time to pnr completion : 0h:0m:47s
