<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>UART001App: CLK001.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">UART001App
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Home</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">CLK001.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_c_l_k001_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 
<a name="l00004"></a>00004 <span class="comment">/*CODE_BLOCK_BEGIN[CLK001.c]*/</span>
<a name="l00005"></a>00005 
<a name="l00006"></a>00006 <span class="comment">/*******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment"> Copyright (c) 2012, Infineon Technologies AG                                 **</span>
<a name="l00008"></a>00008 <span class="comment"> All rights reserved.                                                         **</span>
<a name="l00009"></a>00009 <span class="comment">                                                                              **</span>
<a name="l00010"></a>00010 <span class="comment"> Redistribution and use in source and binary forms, with or without           **</span>
<a name="l00011"></a>00011 <span class="comment"> modification,are permitted provided that the following conditions are met:   **</span>
<a name="l00012"></a>00012 <span class="comment">                                                                              **</span>
<a name="l00013"></a>00013 <span class="comment"> *Redistributions of source code must retain the above copyright notice,      **</span>
<a name="l00014"></a>00014 <span class="comment"> this list of conditions and the following disclaimer.                        **</span>
<a name="l00015"></a>00015 <span class="comment"> *Redistributions in binary form must reproduce the above copyright notice,   **</span>
<a name="l00016"></a>00016 <span class="comment"> this list of conditions and the following disclaimer in the documentation    **</span>
<a name="l00017"></a>00017 <span class="comment"> and/or other materials provided with the distribution.                       **</span>
<a name="l00018"></a>00018 <span class="comment"> *Neither the name of the copyright holders nor the names of its contributors **</span>
<a name="l00019"></a>00019 <span class="comment"> may be used to endorse or promote products derived from this software without** </span>
<a name="l00020"></a>00020 <span class="comment"> specific prior written permission.                                           **</span>
<a name="l00021"></a>00021 <span class="comment">                                                                              **</span>
<a name="l00022"></a>00022 <span class="comment"> THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;  **</span>
<a name="l00023"></a>00023 <span class="comment"> AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **</span>
<a name="l00024"></a>00024 <span class="comment"> IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **</span>
<a name="l00025"></a>00025 <span class="comment"> ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **</span>
<a name="l00026"></a>00026 <span class="comment"> LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **</span>
<a name="l00027"></a>00027 <span class="comment"> CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **</span>
<a name="l00028"></a>00028 <span class="comment"> SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **</span>
<a name="l00029"></a>00029 <span class="comment"> INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **</span>
<a name="l00030"></a>00030 <span class="comment"> CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **</span>
<a name="l00031"></a>00031 <span class="comment"> ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **</span>
<a name="l00032"></a>00032 <span class="comment"> POSSIBILITY OF SUCH DAMAGE.                                                  **</span>
<a name="l00033"></a>00033 <span class="comment">                                                                              **</span>
<a name="l00034"></a>00034 <span class="comment"> To improve the quality of the software, users are encouraged to share        **</span>
<a name="l00035"></a>00035 <span class="comment"> modifications, enhancements or bug fixes with Infineon Technologies AG       **</span>
<a name="l00036"></a>00036 <span class="comment"> dave@infineon.com).                                                          **</span>
<a name="l00037"></a>00037 <span class="comment">                                                                              **</span>
<a name="l00038"></a>00038 <span class="comment">********************************************************************************</span>
<a name="l00039"></a>00039 <span class="comment">**                                                                            **</span>
<a name="l00040"></a>00040 <span class="comment">**                                                                            **</span>
<a name="l00041"></a>00041 <span class="comment">** PLATFORM : Infineon XMC4000 Series                                         **</span>
<a name="l00042"></a>00042 <span class="comment">**                                                                            **</span>
<a name="l00043"></a>00043 <span class="comment">** COMPILER : Compiler Independent                                            **</span>
<a name="l00044"></a>00044 <span class="comment">**                                                                            **</span>
<a name="l00045"></a>00045 <span class="comment">** AUTHOR   : App Developer                                                   **</span>
<a name="l00046"></a>00046 <span class="comment">**                                                                            **</span>
<a name="l00047"></a>00047 <span class="comment">** MAY BE CHANGED BY USER [Yes/No]: Yes                                       **</span>
<a name="l00048"></a>00048 <span class="comment">**                                                                            **</span>
<a name="l00049"></a>00049 <span class="comment">** MODIFICATION DATE : Oct 31, 2012                                           **</span>
<a name="l00050"></a>00050 <span class="comment">**                                                                            **</span>
<a name="l00051"></a>00051 <span class="comment">*******************************************************************************/</span>
<a name="l00066"></a>00066 <span class="comment">/*******************************************************************************</span>
<a name="l00067"></a>00067 <span class="comment">**                      Author(s) Identity                                    **</span>
<a name="l00068"></a>00068 <span class="comment">********************************************************************************</span>
<a name="l00069"></a>00069 <span class="comment">**                                                                            **</span>
<a name="l00070"></a>00070 <span class="comment">** Initials     Name                                                          **</span>
<a name="l00071"></a>00071 <span class="comment">** ---------------------------------------------------------------------------**</span>
<a name="l00072"></a>00072 <span class="comment">** RS           App Developer                                                 **</span>
<a name="l00073"></a>00073 <span class="comment">*******************************************************************************/</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="comment">/*******************************************************************************</span>
<a name="l00076"></a>00076 <span class="comment"> ** INCLUDE FILES                                                             **</span>
<a name="l00077"></a>00077 <span class="comment"> ******************************************************************************/</span>
<a name="l00079"></a>00079 <span class="preprocessor">#include &lt;<a class="code" href="_d_a_v_e3_8h.html" title="This file contains all public data structures,enums and function prototypes.">DAVE3.h</a>&gt;</span>
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 <span class="comment">/*******************************************************************************</span>
<a name="l00082"></a>00082 <span class="comment">**                      Private Macro Definitions                             **</span>
<a name="l00083"></a>00083 <span class="comment">*******************************************************************************/</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="comment">/* Various options for CLK tree settings*/</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="comment">/*Main PLL input clock options*/</span>
<a name="l00088"></a><a class="code" href="_c_l_k001_8c.html#ad5391394ff06e5a0438f7bb88706d783">00088</a> <span class="preprocessor">#define CLK001_CLOCK_CRYSTAL                1U</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_CLOCK_EXT_CLOCK              2U</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_CLOCK_BACK_UP_CLOCK          3U</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 <span class="comment">/*Options for back up clock trimming*/</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define CLK001_CLOCK_TRIM_FACTORY           1U</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_CLOCK_TRIM_AUTOMATIC         2U</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="comment">/*options for system clock source*/</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define CLK001_CLOCK_SRC_PLL            1U</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_CLOCK_SRC_BACKUP         2U</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 <span class="comment">/*options for PLL modes*/</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define CLK001_CLOCK_PLL_NORMAL         1U</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_CLOCK_PLL_PRESCALER      2U</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="comment">/*options for STDBY clock source*/</span>
<a name="l00105"></a>00105 <span class="preprocessor">#define CLK001_HIB_CLOCK_FOSI          1U</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_HIB_CLOCK_OSCULP        2U</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 <span class="comment">/* MAIN PLL setup parameters */</span>  
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 <span class="preprocessor">#define   CLK001_PLL_K1DIV        0U</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define   CLK001_PLL_K2DIV        3U      </span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define   CLK001_PLL_PDIV         0U    </span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define   CLK001_PLL_NDIV         39U  </span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define   CLK001_PLL_K2DIV_STEP_1    19  </span><span class="comment">/*PLL output is 24Mhz*/</span>  
<a name="l00117"></a>00117 <span class="preprocessor">#define   CLK001_PLL_K2DIV_STEP_2    7  </span><span class="comment">/*PLL output to 60Mhz*/</span>  
<a name="l00118"></a>00118 <span class="preprocessor">#define   CLK001_PLL_K2DIV_STEP_3    4  </span><span class="comment">/*PLL output to 96Mhz*/</span>  
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="comment">/* USB PLL setup parameters */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define   CLK001_USBPLL_PDIV      1U</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define   CLK001_USBPLL_NDIV      63U</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define   CLK001_USBDIV           3U</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 
<a name="l00127"></a>00127 <span class="comment">/*Main PLL input clock configuration*/</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define  CLK001_PLL_CLOCK_INPUT  CLK001_CLOCK_CRYSTAL</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 <span class="comment">/*Oscillator mode = External Crystal Mode*/</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define CLK001_OSC_HP_MODE  0x0U</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="comment">/*Standby clock source configuration*/</span>
<a name="l00134"></a>00134 <span class="preprocessor">#define  CLK001_STANDBY_CLOCK  CLK001_HIB_CLOCK_FOSI</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="comment">/*Back up clock trimming option*/</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define CLK001_TRIM_OPTION CLK001_CLOCK_TRIM_AUTOMATIC</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 <span class="comment">/*System clock source configuration*/</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define CLK001_CLOCK_SYS_SRC CLK001_CLOCK_SRC_PLL </span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a>00142 <span class="comment">/*PLL mode configuration*/</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define CLK001_CLOCK_PLL_MODE CLK001_CLOCK_PLL_NORMAL</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00145"></a>00145 <span class="comment">/*Values of various parameters based on UI selction*/</span>
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 <span class="comment">/*system clock frequency*/</span>
<a name="l00148"></a>00148 <span class="preprocessor">#define CLK001_CLOCK_FSYS                    120000000U</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="comment">/*crystal or digital clock input frequency*/</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define  CLK001_CLOCK_CRYSTAL_FREQUENCY      12000000U     </span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a>00153 <span class="comment">/*back up clock frequency*/</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define  CLK001_CLOCK_BACK_UP                24000000U</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="comment">/*Reference frequency for sytem oscillator watch dog - 2.5 MHz*/</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define  CLK001_SOSCWDG_FREF                 2500000U</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="comment">/*Regiser bit field mask to check if Oscillator is usable*/</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define CLK001_PLLSTAT_OSC_USABLE_MASK       (SCU_PLL_PLLSTAT_PLLHV_Msk | \</span>
<a name="l00161"></a>00161 <span class="preprocessor">                                              SCU_PLL_PLLSTAT_PLLLV_Msk | \</span>
<a name="l00162"></a>00162 <span class="preprocessor">                                              SCU_PLL_PLLSTAT_PLLSP_Msk)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 <span class="comment">/*delay values used in the below calculation</span>
<a name="l00165"></a>00165 <span class="comment">these are to be used with the delay function defined in this file</span>
<a name="l00166"></a>00166 <span class="comment">they are approximate values based on measurement*/</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define CLK001_DELAY_CNT_50US_50MHZ        100U</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_DELAY_CNT_50US_90MHZ        150U</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_DELAY_CNT_8US_50MHZ         10U</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_LOOP_CNT_150MS              18000U </span><span class="comment">/*150ms / 8us*/</span>
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 <span class="comment">/*values for PLL frequency stepping*/</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define CLK001_PLL_FREQ_STEP1               (24U * 1000U * 1000U)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_PLL_FREQ_STEP2               (60U * 1000U * 1000U)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define CLK001_PLL_FREQ_STEP3               (90U * 1000U * 1000U)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 
<a name="l00178"></a>00178 <span class="comment">/*******************************************************************************</span>
<a name="l00179"></a>00179 <span class="comment">**                      Private Type Definitions                              **</span>
<a name="l00180"></a>00180 <span class="comment">*******************************************************************************/</span>
<a name="l00181"></a>00181 
<a name="l00182"></a>00182 <span class="comment">/*******************************************************************************</span>
<a name="l00183"></a>00183 <span class="comment">**                 Private Function Declarations:</span>
<a name="l00184"></a>00184 <span class="comment">*******************************************************************************/</span>
<a name="l00185"></a>00185 <span class="keyword">static</span> <span class="keywordtype">void</span> Delay(uint32_t time_1);
<a name="l00186"></a>00186 <span class="keyword">static</span> uint32_t System_Clock_valid(<span class="keywordtype">void</span>);
<a name="l00187"></a>00187 <span class="keyword">static</span> uint32_t System_Clock_init(<span class="keywordtype">void</span>);
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 
<a name="l00191"></a>00191  
<a name="l00192"></a>00192 <span class="keyword">static</span> <span class="keywordtype">void</span> RTC_Clock_init(<span class="keywordtype">void</span>);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <span class="comment">/*******************************************************************************</span>
<a name="l00195"></a>00195 <span class="comment">**                      Extern Declarations                                   **</span>
<a name="l00196"></a>00196 <span class="comment">*******************************************************************************/</span>
<a name="l00197"></a>00197 <span class="keyword">extern</span> <span class="keywordtype">void</span> SystemCoreClockUpdate(<span class="keywordtype">void</span>);
<a name="l00198"></a>00198 <span class="comment">/*******************************************************************************</span>
<a name="l00199"></a>00199 <span class="comment">**                      Global Variable Definitions                           **</span>
<a name="l00200"></a>00200 <span class="comment">*******************************************************************************/</span>
<a name="l00201"></a>00201 
<a name="l00202"></a>00202 <span class="comment">/*******************************************************************************</span>
<a name="l00203"></a>00203 <span class="comment">**                      Private Constant Definitions                          **</span>
<a name="l00204"></a>00204 <span class="comment">*******************************************************************************/</span>
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 <span class="comment">/*******************************************************************************</span>
<a name="l00207"></a>00207 <span class="comment">**                 Function like macro definitions                            **</span>
<a name="l00208"></a>00208 <span class="comment">*******************************************************************************/</span>
<a name="l00209"></a>00209 
<a name="l00210"></a>00210 <span class="comment">/*******************************************************************************</span>
<a name="l00211"></a>00211 <span class="comment">**                      Private Function Definitions                          **</span>
<a name="l00212"></a>00212 <span class="comment">*******************************************************************************/</span>
<a name="l00219"></a>00219 <span class="keyword">static</span> <span class="keywordtype">void</span> Delay(uint32_t time_1)
<a name="l00220"></a>00220 {
<a name="l00221"></a>00221         uint32_t i = 0U;
<a name="l00222"></a>00222         <span class="keywordflow">for</span>(i=0U; i &lt; time_1;i++)
<a name="l00223"></a>00223         {
<a name="l00224"></a>00224                 __NOP();__NOP();__NOP();__NOP();
<a name="l00225"></a>00225         }
<a name="l00226"></a>00226 
<a name="l00227"></a>00227 } 
<a name="l00234"></a>00234 <span class="keyword">static</span> uint32_t System_Clock_valid(<span class="keywordtype">void</span>)
<a name="l00235"></a>00235 {
<a name="l00236"></a>00236   uint32_t MAIN_clock_status = 1U;
<a name="l00237"></a>00237 
<a name="l00238"></a>00238   <span class="comment">/* check if PLL is switched on */</span>
<a name="l00239"></a>00239   <span class="keywordflow">if</span>((SCU_PLL-&gt;PLLCON0 &amp;(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0U)
<a name="l00240"></a>00240   {
<a name="l00241"></a>00241     MAIN_clock_status=0U;
<a name="l00242"></a>00242   }
<a name="l00243"></a>00243   <span class="keywordflow">return</span>(MAIN_clock_status);
<a name="l00244"></a>00244 }
<a name="l00245"></a>00245 
<a name="l00252"></a>00252 <span class="keyword">static</span> uint32_t System_Clock_init(<span class="keywordtype">void</span>)
<a name="l00253"></a>00253 {
<a name="l00254"></a>00254         uint32_t Return_status = 1U;
<a name="l00255"></a>00255 <span class="preprocessor">#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) &amp;&amp; \</span>
<a name="l00256"></a>00256 <span class="preprocessor">    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>  uint32_t VCO; 
<a name="l00258"></a>00258   uint32_t stepping_K2DIV;      
<a name="l00259"></a>00259 <span class="preprocessor">#endif</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#if (((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) &amp;&amp; \</span>
<a name="l00261"></a>00261 <span class="preprocessor">    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_PRESCALER) &amp;&amp; \</span>
<a name="l00262"></a>00262 <span class="preprocessor">    (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK))|| \</span>
<a name="l00263"></a>00263 <span class="preprocessor">    ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) &amp;&amp; \</span>
<a name="l00264"></a>00264 <span class="preprocessor">    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL)))</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>  uint32_t timeout_count;
<a name="l00266"></a>00266 <span class="preprocessor">#endif</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>  <span class="comment">/*Back up clock trimming*/</span>
<a name="l00268"></a>00268 <span class="preprocessor">#if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC)&amp;&amp; \</span>
<a name="l00269"></a>00269 <span class="preprocessor">    (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>  {
<a name="l00271"></a>00271   
<a name="l00272"></a>00272      <span class="comment">/* check if HIB Domain enabled  */</span>
<a name="l00273"></a>00273      <span class="keywordflow">if</span>((SCU_POWER-&gt;PWRSTAT &amp; SCU_POWER_PWRSTAT_HIBEN_Msk) == 0U)
<a name="l00274"></a>00274      {
<a name="l00275"></a>00275        SCU_POWER-&gt;PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;<span class="comment">/*enable Hibernate domain*/</span>
<a name="l00276"></a>00276      }
<a name="l00277"></a>00277 
<a name="l00278"></a>00278      <span class="comment">/* check if HIB Domain is not in reset state  */</span>
<a name="l00279"></a>00279      <span class="keywordflow">if</span> ((SCU_RESET-&gt;RSTSTAT &amp; SCU_RESET_RSTSTAT_HIBRS_Msk) != 0U)
<a name="l00280"></a>00280      {
<a name="l00281"></a>00281              <span class="comment">/*de-assert hibernate reset*/</span>
<a name="l00282"></a>00282        SCU_RESET-&gt;RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
<a name="l00283"></a>00283      }
<a name="l00284"></a>00284      SCU_PLL-&gt;PLLCON0 &amp;= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
<a name="l00285"></a>00285      <span class="comment">/*insert some delay */</span>
<a name="l00286"></a>00286      Delay(CLK001_DELAY_CNT_50US_50MHZ); <span class="comment">/*~50us @ maximum back up clock freq*/</span>
<a name="l00287"></a>00287      SCU_PLL-&gt;PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
<a name="l00288"></a>00288   }
<a name="l00289"></a>00289 <span class="preprocessor">#elif((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC)&amp;&amp; \</span>
<a name="l00290"></a>00290 <span class="preprocessor">     (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_OSCULP))</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>  {
<a name="l00292"></a>00292     <span class="comment">/* check for HIB Domain enabled  */</span>
<a name="l00293"></a>00293     <span class="keywordflow">if</span>((SCU_POWER-&gt;PWRSTAT &amp; SCU_POWER_PWRSTAT_HIBEN_Msk) == 0U)
<a name="l00294"></a>00294     {
<a name="l00295"></a>00295       SCU_POWER-&gt;PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;<span class="comment">/*enable Hibernate domain*/</span>
<a name="l00296"></a>00296     }
<a name="l00297"></a>00297 
<a name="l00298"></a>00298     <span class="comment">/* check for HIB Domain is not in reset state  */</span>
<a name="l00299"></a>00299     <span class="keywordflow">if</span> ((SCU_RESET-&gt;RSTSTAT &amp; SCU_RESET_RSTSTAT_HIBRS_Msk) != 0U)
<a name="l00300"></a>00300     {
<a name="l00301"></a>00301       <span class="comment">/*de-assert hibernate reset*/</span>
<a name="l00302"></a>00302       SCU_RESET-&gt;RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
<a name="l00303"></a>00303     }
<a name="l00304"></a>00304     <span class="comment">/*check OSCUL if running correct*/</span>
<a name="l00305"></a>00305     <span class="keywordflow">if</span> ((SCU_HIBERNATE-&gt;OSCULCTRL &amp; SCU_HIBERNATE_OSCULCTRL_MODE_Msk) != 0U)
<a name="l00306"></a>00306     {
<a name="l00307"></a>00307       OSCULP_init();
<a name="l00308"></a>00308           <span class="comment">/* select OSCUL clock for RTC*/</span>
<a name="l00309"></a>00309       SCU_HIBERNATE-&gt;HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_RCS_Msk;
<a name="l00310"></a>00310       <span class="keywordflow">while</span> (SCU_GENERAL-&gt;MIRRSTS &amp; SCU_GENERAL_MIRRSTS_HDCR_Msk)
<a name="l00311"></a>00311       {}
<a name="l00312"></a>00312 
<a name="l00313"></a>00313       <span class="keywordflow">while</span>((SCU_INTERRUPT-&gt;SRRAW &amp; SCU_INTERRUPT_SRRAW_HDCR_Msk)!=\
<a name="l00314"></a>00314                SCU_INTERRUPT_SRRAW_HDCR_Msk)
<a name="l00315"></a>00315       {}
<a name="l00316"></a>00316       SCU_INTERRUPT-&gt;SRCLR |= (uint32_t)SCU_INTERRUPT_SRCLR_HDCR_Msk;
<a name="l00317"></a>00317     }              
<a name="l00318"></a>00318       
<a name="l00319"></a>00319     <span class="comment">/* now OSCULP is running and can be used*/</span>
<a name="l00320"></a>00320     SCU_HIBERNATE-&gt;HDCR  |= (uint32_t)SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
<a name="l00321"></a>00321     <span class="keywordflow">while</span>((SCU_POWER-&gt;PWRSTAT &amp; SCU_POWER_PWRSTAT_HIBEN_Msk)!= \
<a name="l00322"></a>00322                SCU_POWER_PWRSTAT_HIBEN_Msk)
<a name="l00323"></a>00323     {}
<a name="l00324"></a>00324 
<a name="l00325"></a>00325     <span class="keywordflow">while</span>((SCU_INTERRUPT-&gt;SRRAW &amp; SCU_INTERRUPT_SRRAW_HDCR_Msk)!= \
<a name="l00326"></a>00326                SCU_INTERRUPT_SRRAW_HDCR_Msk)
<a name="l00327"></a>00327     {}
<a name="l00328"></a>00328     SCU_INTERRUPT-&gt;SRCLR |= (uint32_t)SCU_INTERRUPT_SRCLR_HDCR_Msk;
<a name="l00329"></a>00329         
<a name="l00330"></a>00330     SCU_PLL-&gt;PLLCON0 &amp;= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
<a name="l00331"></a>00331     
<a name="l00332"></a>00332     <span class="comment">/*insert some delay */</span>
<a name="l00333"></a>00333     Delay(CLK001_DELAY_CNT_50US_50MHZ);<span class="comment">/*~50us @ maximum back up clock freq*/</span>
<a name="l00334"></a>00334     SCU_PLL-&gt;PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336   }
<a name="l00337"></a>00337 <span class="preprocessor">#else </span><span class="comment">/*trimming option is factory trimming*/</span>
<a name="l00338"></a>00338   {
<a name="l00339"></a>00339     SCU_PLL-&gt;PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
<a name="l00340"></a>00340   }
<a name="l00341"></a>00341 <span class="preprocessor">#endif </span><span class="comment">/*end of trimming options*/</span>
<a name="l00342"></a>00342   <span class="comment">/*insert some delay after trimming is enabled*/</span>
<a name="l00343"></a>00343   Delay(CLK001_DELAY_CNT_50US_50MHZ);<span class="comment">/*~50us @ maximum back up clock freq*/</span>
<a name="l00344"></a>00344 
<a name="l00345"></a>00345   <span class="comment">/*Select system clock = back up clock (is the default configuration anyway)*/</span>
<a name="l00346"></a>00346 <span class="preprocessor">#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_BACKUP)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>  {
<a name="l00348"></a>00348     SCU_CLK-&gt;SYSCLKCR &amp;= (uint32_t)~(SCU_CLK_SYSCLKCR_SYSSEL_Msk);
<a name="l00349"></a>00349   }
<a name="l00350"></a>00350   <span class="comment">/*system clock = pll */</span>
<a name="l00351"></a>00351 <span class="preprocessor">#else</span><span class="comment">/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/</span>
<a name="l00352"></a>00352   {
<a name="l00353"></a>00353     <span class="comment">/* enable PLL first */</span>
<a name="l00354"></a>00354     SCU_PLL-&gt;PLLCON0 &amp;= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
<a name="l00355"></a>00355 
<a name="l00356"></a>00356     <span class="comment">/*if crystal or external digital input for PLL input*/</span>
<a name="l00357"></a>00357 <span class="preprocessor">#if ((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\</span>
<a name="l00358"></a>00358 <span class="preprocessor">    (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>    {
<a name="l00360"></a>00360       <span class="comment">/************************************************************************/</span>
<a name="l00361"></a>00361       <span class="comment">/*    Use external crystal or digital input for PLL clock input         */</span>
<a name="l00362"></a>00362       <span class="comment">/************************************************************************/</span> 
<a name="l00363"></a>00363 
<a name="l00364"></a>00364       <span class="comment">/* Enable OSC_HP if not already on */</span>
<a name="l00365"></a>00365       <span class="keywordflow">if</span> ((SCU_OSC-&gt;OSCHPCTRL &amp; SCU_OSC_OSCHPCTRL_MODE_Msk) != \
<a name="l00366"></a>00366          ((uint32_t)CLK001_OSC_HP_MODE &lt;&lt; SCU_OSC_OSCHPCTRL_MODE_Pos))
<a name="l00367"></a>00367       {
<a name="l00368"></a>00368         <span class="comment">/*The OSC HP mode is guaranteed to  be = 11b at this point</span>
<a name="l00369"></a>00369 <span class="comment">        * so we can just clear the bit(s) as per the selected mode</span>
<a name="l00370"></a>00370 <span class="comment">        */</span>
<a name="l00371"></a>00371         SCU_OSC-&gt;OSCHPCTRL &amp;= (((uint32_t)(~(uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk)) | \
<a name="l00372"></a>00372            ((uint32_t)CLK001_OSC_HP_MODE &lt;&lt; SCU_OSC_OSCHPCTRL_MODE_Pos));
<a name="l00373"></a>00373 
<a name="l00374"></a>00374         <span class="comment">/* setup OSC WDG divider - at this point the bitfield would be 0</span>
<a name="l00375"></a>00375 <span class="comment">        hence we can OR with the desired value*/</span>
<a name="l00376"></a>00376         SCU_OSC-&gt;OSCHPCTRL |=
<a name="l00377"></a>00377           ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY/CLK001_SOSCWDG_FREF)-1)\
<a name="l00378"></a>00378                                               &lt;&lt;SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
<a name="l00379"></a>00379         <span class="comment">/* select external OSC as PLL input */</span>
<a name="l00380"></a>00380         SCU_PLL-&gt;PLLCON2 &amp;= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
<a name="l00381"></a>00381         <span class="comment">/* restart OSC Watchdog */</span>
<a name="l00382"></a>00382         SCU_PLL-&gt;PLLCON0 &amp;= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384         <span class="comment">/*approx loop count for 150ms @ max untrimmed Backup clock freq*/</span>
<a name="l00385"></a>00385         timeout_count = CLK001_LOOP_CNT_150MS; 
<a name="l00386"></a>00386         <span class="keywordflow">do</span> 
<a name="l00387"></a>00387         {
<a name="l00388"></a>00388           <span class="comment">/* time out after ~150ms  */</span>
<a name="l00389"></a>00389           Delay(CLK001_DELAY_CNT_8US_50MHZ);  
<a name="l00390"></a>00390           timeout_count--;
<a name="l00391"></a>00391 
<a name="l00392"></a>00392         }<span class="keywordflow">while</span>((((SCU_PLL-&gt;PLLSTAT) &amp; CLK001_PLLSTAT_OSC_USABLE_MASK) != \
<a name="l00393"></a>00393               CLK001_PLLSTAT_OSC_USABLE_MASK) &amp;&amp; (timeout_count !=0U));
<a name="l00394"></a>00394 
<a name="l00395"></a>00395         <span class="keywordflow">if</span> (((SCU_PLL-&gt;PLLSTAT) &amp; CLK001_PLLSTAT_OSC_USABLE_MASK) != \
<a name="l00396"></a>00396               CLK001_PLLSTAT_OSC_USABLE_MASK)
<a name="l00397"></a>00397         {
<a name="l00398"></a>00398            <span class="comment">/* Return Error */</span>
<a name="l00399"></a>00399                 Return_status = 0U;
<a name="l00400"></a>00400         }
<a name="l00401"></a>00401       }
<a name="l00402"></a>00402     }
<a name="l00403"></a>00403 <span class="preprocessor">#else </span><span class="comment">/*PLL clock source is back up clock */</span>
<a name="l00404"></a>00404     {
<a name="l00405"></a>00405       <span class="comment">/*select Backup Clock as input to PLL*/</span>
<a name="l00406"></a>00406       SCU_PLL-&gt;PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
<a name="l00407"></a>00407     }
<a name="l00408"></a>00408 <span class="preprocessor">#endif </span><span class="comment">/*end of PLL clock source check */</span>
<a name="l00409"></a>00409     <span class="comment">/**************************************************************************/</span>
<a name="l00410"></a>00410     <span class="comment">/*   Setup and lock the main PLL (PLL is in normal mode)                  */</span>
<a name="l00411"></a>00411     <span class="comment">/**************************************************************************/</span>
<a name="l00412"></a>00412 <span class="preprocessor">#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) &amp;&amp; \</span>
<a name="l00413"></a>00413 <span class="preprocessor">    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>    {
<a name="l00415"></a>00415       <span class="keywordflow">if</span> ((SCU_PLL-&gt;PLLSTAT &amp; SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= \
<a name="l00416"></a>00416                SCU_PLL_PLLSTAT_VCOLOCK_Msk)
<a name="l00417"></a>00417       {
<a name="l00418"></a>00418         <span class="comment">/* System is still running from Backup clock */</span> 
<a name="l00419"></a>00419        
<a name="l00420"></a>00420         <span class="comment">/*Calculation for stepping*/</span>
<a name="l00421"></a>00421 <span class="preprocessor">#if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\</span>
<a name="l00422"></a>00422 <span class="preprocessor">   (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>        {
<a name="l00424"></a>00424           VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ \
<a name="l00425"></a>00425                 (CLK001_PLL_PDIV+1))*(CLK001_PLL_NDIV+1);
<a name="l00426"></a>00426         }
<a name="l00427"></a>00427 <span class="preprocessor">#else </span><span class="comment">/*PLL clcok source is back up clock in normal mode*/</span>
<a name="l00428"></a>00428         {
<a name="l00429"></a>00429           VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1U))*(CLK001_PLL_NDIV+1U);
<a name="l00430"></a>00430         }
<a name="l00431"></a>00431 <span class="preprocessor">#endif </span><span class="comment">/*End of PLL clock source check in normal mode*/</span>
<a name="l00432"></a>00432         stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1U;
<a name="l00433"></a>00433            
<a name="l00434"></a>00434         <span class="comment">/* Go to bypass the Main PLL */</span>
<a name="l00435"></a>00435         SCU_PLL-&gt;PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
<a name="l00436"></a>00436         <span class="comment">/* disconnect Oscillator from PLL */</span>
<a name="l00437"></a>00437         SCU_PLL-&gt;PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
<a name="l00438"></a>00438         <span class="comment">/* Setup divider settings for main PLL */</span>
<a name="l00439"></a>00439         SCU_PLL-&gt;PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | \
<a name="l00440"></a>00440                ((uint32_t)CLK001_PLL_NDIV&lt;&lt;SCU_PLL_PLLCON1_NDIV_Pos) | \
<a name="l00441"></a>00441                ((uint32_t)stepping_K2DIV&lt;&lt;SCU_PLL_PLLCON1_K2DIV_Pos) | \
<a name="l00442"></a>00442                ((uint32_t)CLK001_PLL_PDIV&lt;&lt;SCU_PLL_PLLCON1_PDIV_Pos));
<a name="l00443"></a>00443         <span class="comment">/* Set OSCDISCDIS */</span>
<a name="l00444"></a>00444         SCU_PLL-&gt;PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
<a name="l00445"></a>00445         <span class="comment">/* connect Oscillator to PLL */</span>
<a name="l00446"></a>00446         SCU_PLL-&gt;PLLCON0 &amp;= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
<a name="l00447"></a>00447         <span class="comment">/* restart PLL Lock detection */</span>
<a name="l00448"></a>00448         SCU_PLL-&gt;PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
<a name="l00449"></a>00449         <span class="comment">/* wait for PLL Lock */</span>
<a name="l00450"></a>00450 
<a name="l00451"></a>00451         <span class="comment">/* Timeout for wait loop ~150ms */</span>
<a name="l00452"></a>00452         <span class="comment">/*approx loop count for 150ms @ Backup Clock freq*/</span>
<a name="l00453"></a>00453         timeout_count = CLK001_LOOP_CNT_150MS;
<a name="l00454"></a>00454         <span class="keywordflow">do</span>
<a name="l00455"></a>00455         {
<a name="l00456"></a>00456           Delay(CLK001_DELAY_CNT_8US_50MHZ);  <span class="comment">/*~8us Delay*/</span>
<a name="l00457"></a>00457           timeout_count--;
<a name="l00458"></a>00458         } <span class="keywordflow">while</span> (((SCU_PLL-&gt;PLLSTAT &amp; SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= \
<a name="l00459"></a>00459                            SCU_PLL_PLLSTAT_VCOLOCK_Msk)&amp;&amp; (timeout_count !=0U));
<a name="l00460"></a>00460 
<a name="l00461"></a>00461         <span class="keywordflow">if</span> ((SCU_PLL-&gt;PLLSTAT &amp; SCU_PLL_PLLSTAT_VCOLOCK_Msk)== \
<a name="l00462"></a>00462             SCU_PLL_PLLSTAT_VCOLOCK_Msk)
<a name="l00463"></a>00463         {
<a name="l00464"></a>00464           <span class="comment">/* Disable bypass- put pll clock back */</span>
<a name="l00465"></a>00465           SCU_PLL-&gt;PLLCON0 &amp;= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
<a name="l00466"></a>00466         }
<a name="l00467"></a>00467         <span class="keywordflow">else</span>
<a name="l00468"></a>00468         {
<a name="l00469"></a>00469           
<a name="l00470"></a>00470                 Return_status =0U;
<a name="l00471"></a>00471         }
<a name="l00472"></a>00472       }
<a name="l00473"></a>00473 
<a name="l00474"></a>00474     }
<a name="l00475"></a>00475 <span class="preprocessor">#endif </span><span class="comment">/*end of setting PLL is in Normal mode - first frequency stepping*/</span>
<a name="l00476"></a>00476     <span class="comment">/**************************************************************************/</span>
<a name="l00477"></a>00477     <span class="comment">/*   Setup main PLL (PLL is in prescaler mode)                            */</span>
<a name="l00478"></a>00478     <span class="comment">/**************************************************************************/</span>
<a name="l00479"></a>00479 <span class="preprocessor">#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) &amp;&amp; \</span>
<a name="l00480"></a>00480 <span class="preprocessor">    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_PRESCALER))</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>    {
<a name="l00482"></a>00482       <span class="comment">/* Program PLL for Prescaler mode*/</span>
<a name="l00483"></a>00483       SCU_PLL-&gt;PLLCON0 |= \
<a name="l00484"></a>00484              (SCU_PLL_PLLCON0_VCOBYP_Msk|SCU_PLL_PLLCON0_VCOPWD_Msk);
<a name="l00485"></a>00485               
<a name="l00486"></a>00486       <span class="comment">/* wait for Prescaler mode to be entered*/</span>
<a name="l00487"></a>00487       <span class="keywordflow">while</span> ((SCU_PLL-&gt;PLLSTAT &amp; SCU_PLL_PLLSTAT_VCOBYST_Msk)!= \
<a name="l00488"></a>00488                   SCU_PLL_PLLSTAT_VCOBYST_Msk)
<a name="l00489"></a>00489       {}
<a name="l00490"></a>00490        
<a name="l00491"></a>00491       <span class="comment">/* Choose fOSC as an input to K1divider*/</span>
<a name="l00492"></a>00492 <span class="preprocessor">#if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\</span>
<a name="l00493"></a>00493 <span class="preprocessor">   (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span>      {
<a name="l00495"></a>00495         SCU_PLL-&gt;PLLCON2 &amp;= (uint32_t)~SCU_PLL_PLLCON2_K1INSEL_Msk;
<a name="l00496"></a>00496       }
<a name="l00497"></a>00497 <span class="preprocessor">#else </span><span class="comment">/*Input to K1 divider is back up clock*/</span>
<a name="l00498"></a>00498       {
<a name="l00499"></a>00499         SCU_PLL-&gt;PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_K1INSEL_Msk;
<a name="l00500"></a>00500       }
<a name="l00501"></a>00501 <span class="preprocessor">#endif </span><span class="comment">/*end of input selection for K1 dividier*/</span>
<a name="l00502"></a>00502       <span class="comment">/* Setup K1 divider for main PLL */</span>
<a name="l00503"></a>00503       SCU_PLL-&gt;PLLCON1 = CLK001_PLL_K1DIV;
<a name="l00504"></a>00504     }
<a name="l00505"></a>00505 <span class="preprocessor">#endif </span><span class="comment">/*end of Prescaler mode settings*/</span>
<a name="l00506"></a>00506             <span class="comment">/* Switch system clock to PLL */</span>
<a name="l00507"></a>00507     SCU_CLK-&gt;SYSCLKCR |=  (uint32_t)1 &lt;&lt; SCU_CLK_SYSCLKCR_SYSSEL_Pos;
<a name="l00508"></a>00508   }<span class="comment">/*end of PLL configuration if PLL is the system clock</span>
<a name="l00509"></a>00509 <span class="comment">    (but it is pending frequency stepping to the target frequency)*/</span>
<a name="l00510"></a>00510 <span class="preprocessor">#endif </span><span class="comment">/*end of system clock selection - PLL Vs Back up clock*/</span>
<a name="l00511"></a>00511   
<a name="l00512"></a>00512         <span class="comment">/*******************************************************************</span>
<a name="l00513"></a>00513 <span class="comment">        Before scaling to final frequency we need to setup the clock dividers </span>
<a name="l00514"></a>00514 <span class="comment">        *******************************************************************/</span>
<a name="l00515"></a>00515         
<a name="l00516"></a>00516         
<a name="l00517"></a>00517         
<a name="l00518"></a>00518         
<a name="l00519"></a>00519 
<a name="l00520"></a>00520 
<a name="l00521"></a>00521   <span class="comment">/***************************************************************************/</span>
<a name="l00522"></a>00522   <span class="comment">/*   Frequency stepping for main PLL (PLL is in normal mode)               */</span>
<a name="l00523"></a>00523   <span class="comment">/***************************************************************************/</span>
<a name="l00524"></a>00524 <span class="preprocessor">#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) &amp;&amp; \</span>
<a name="l00525"></a>00525 <span class="preprocessor">    (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span>  {
<a name="l00527"></a>00527 
<a name="l00528"></a>00528     <span class="comment">/* Reset OSCDISCDIS */</span>
<a name="l00529"></a>00529     SCU_PLL-&gt;PLLCON0 &amp;= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 
<a name="l00532"></a>00532 
<a name="l00533"></a>00533     <span class="comment">/*********************************************************</span>
<a name="l00534"></a>00534 <span class="comment">    here the ramp up of the system clock to FSys &lt; 60MHz</span>
<a name="l00535"></a>00535 <span class="comment">    *********************************************************/</span>
<a name="l00536"></a>00536 <span class="preprocessor">#if (CLK001_CLOCK_FSYS &gt; CLK001_PLL_FREQ_STEP2)</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span>    {
<a name="l00538"></a>00538       <span class="comment">/*********************************************************/</span>
<a name="l00539"></a>00539       <span class="comment">/* Delay for next K2 step ~50?s */</span>
<a name="l00540"></a>00540       <span class="comment">/*********************************************************/</span>
<a name="l00541"></a>00541       Delay(CLK001_DELAY_CNT_50US_50MHZ); <span class="comment">/*~50us Backup clock*/</span>
<a name="l00542"></a>00542 
<a name="l00543"></a>00543       <span class="comment">/*calculation for stepping*/</span>
<a name="l00544"></a>00544       stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1;   
<a name="l00545"></a>00545 
<a name="l00546"></a>00546       <span class="comment">/*Setup divider settings for main PLL */</span>
<a name="l00547"></a>00547       SCU_PLL-&gt;PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | \
<a name="l00548"></a>00548                ((uint32_t)CLK001_PLL_NDIV&lt;&lt;SCU_PLL_PLLCON1_NDIV_Pos)|\
<a name="l00549"></a>00549                ((uint32_t)stepping_K2DIV&lt;&lt;SCU_PLL_PLLCON1_K2DIV_Pos)|\
<a name="l00550"></a>00550                ((uint32_t)CLK001_PLL_PDIV&lt;&lt;SCU_PLL_PLLCON1_PDIV_Pos));
<a name="l00551"></a>00551     }
<a name="l00552"></a>00552 <span class="preprocessor">#endif </span><span class="comment">/*end of check - if PLL target frequency is greater than 60 MHz*/</span>
<a name="l00553"></a>00553 
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     <span class="comment">/*********************************************************</span>
<a name="l00556"></a>00556 <span class="comment">    here the ramp up of the system clock to FSys &lt; 90MHz</span>
<a name="l00557"></a>00557 <span class="comment">    *********************************************************/</span>
<a name="l00558"></a>00558 <span class="preprocessor">#if (CLK001_CLOCK_FSYS &gt; CLK001_PLL_FREQ_STEP3)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>    {
<a name="l00560"></a>00560       
<a name="l00561"></a>00561       <span class="comment">/*********************************************************/</span>
<a name="l00562"></a>00562       <span class="comment">/* Delay for next K2 step ~50us */</span>
<a name="l00563"></a>00563       <span class="comment">/*********************************************************/</span>
<a name="l00564"></a>00564       Delay(CLK001_DELAY_CNT_50US_50MHZ); <span class="comment">/*~50?s @ 60MHz clock*/</span>
<a name="l00565"></a>00565       
<a name="l00566"></a>00566       <span class="comment">/*calulation for stepping*/</span>
<a name="l00567"></a>00567       stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1;                   
<a name="l00568"></a>00568 
<a name="l00569"></a>00569       <span class="comment">/* Setup Divider settings for main PLL */</span>
<a name="l00570"></a>00570 
<a name="l00571"></a>00571       SCU_PLL-&gt;PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | \
<a name="l00572"></a>00572                         ((uint32_t)CLK001_PLL_NDIV&lt;&lt;SCU_PLL_PLLCON1_NDIV_Pos)| \
<a name="l00573"></a>00573               ((uint32_t)stepping_K2DIV&lt;&lt;SCU_PLL_PLLCON1_K2DIV_Pos)| \
<a name="l00574"></a>00574               ((uint32_t)CLK001_PLL_PDIV&lt;&lt;SCU_PLL_PLLCON1_PDIV_Pos));
<a name="l00575"></a>00575     }
<a name="l00576"></a>00576 <span class="preprocessor">#endif </span><span class="comment">/*end of check if PLL target frequency is more than 90 MHz*/</span>
<a name="l00577"></a>00577 
<a name="l00578"></a>00578     <span class="comment">/*********************************************************/</span>
<a name="l00579"></a>00579     <span class="comment">/* Delay for next K2 step ~50?s */</span>
<a name="l00580"></a>00580     <span class="comment">/*********************************************************/</span>
<a name="l00581"></a>00581 
<a name="l00582"></a>00582     Delay(CLK001_DELAY_CNT_50US_90MHZ); <span class="comment">/*~50us @ 90 MHz clock*/</span>
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     <span class="comment">/*********************************************************/</span>
<a name="l00585"></a>00585 
<a name="l00586"></a>00586     <span class="comment">/* Setup Divider settings for main PLL */</span>
<a name="l00587"></a>00587     SCU_PLL-&gt;PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | \
<a name="l00588"></a>00588             ((uint32_t)CLK001_PLL_NDIV&lt;&lt;SCU_PLL_PLLCON1_NDIV_Pos)  | \
<a name="l00589"></a>00589             ((uint32_t)CLK001_PLL_K2DIV&lt;&lt;SCU_PLL_PLLCON1_K2DIV_Pos)| \
<a name="l00590"></a>00590             ((uint32_t)CLK001_PLL_PDIV&lt;&lt;SCU_PLL_PLLCON1_PDIV_Pos));
<a name="l00591"></a>00591             
<a name="l00592"></a>00592     <span class="comment">/* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */</span>
<a name="l00593"></a>00593     SCU_TRAP-&gt;TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |\
<a name="l00594"></a>00594                         SCU_TRAP_TRAPCLR_SVCOLCKT_Msk; 
<a name="l00595"></a>00595   }<span class="comment">/*end PLL frequency stepping...*/</span>
<a name="l00596"></a>00596 <span class="preprocessor">#endif </span><span class="comment">/*end of PLL frequency stepping in case of PLL normal mode*/</span>
<a name="l00597"></a>00597    <span class="comment">/*return success*/</span>
<a name="l00598"></a>00598   <span class="keywordflow">return</span> Return_status;
<a name="l00599"></a>00599 }
<a name="l00600"></a>00600 
<a name="l00601"></a>00601 
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 
<a name="l00604"></a>00604 
<a name="l00611"></a>00611 <span class="keyword">static</span> <span class="keywordtype">void</span> RTC_Clock_init(<span class="keywordtype">void</span>)
<a name="l00612"></a>00612 {
<a name="l00613"></a>00613   <span class="comment">/*before enabling hibernate domain (if opted), check if it is already enabled.</span>
<a name="l00614"></a>00614 <span class="comment">  we do not repeat the enable if already done*/</span>
<a name="l00615"></a>00615   <span class="keywordflow">if</span>((SCU_POWER-&gt;PWRSTAT &amp; SCU_POWER_PWRSTAT_HIBEN_Msk) == 0U )
<a name="l00616"></a>00616   {
<a name="l00617"></a>00617     <span class="comment">/* Enable hibernate domain */</span>
<a name="l00618"></a>00618     SCU_POWER-&gt;PWRSET = (uint32_t)(SCU_POWER_PWRSET_HIB_Msk);
<a name="l00619"></a>00619     
<a name="l00620"></a>00620     <span class="comment">/* Wait until hibernate enable status is set */</span>
<a name="l00621"></a>00621     <span class="keywordflow">while</span>((SCU_POWER-&gt;PWRSTAT &amp; SCU_POWER_PWRSTAT_HIBEN_Msk)!= \
<a name="l00622"></a>00622          SCU_POWER_PWRSTAT_HIBEN_Msk)
<a name="l00623"></a>00623     {}
<a name="l00624"></a>00624   }
<a name="l00625"></a>00625   <span class="comment">/* check for HIB Domain is not in reset state  */</span>
<a name="l00626"></a>00626   <span class="keywordflow">if</span> ((SCU_RESET-&gt;RSTSTAT &amp; SCU_RESET_RSTSTAT_HIBRS_Msk) != 0U)
<a name="l00627"></a>00627   {
<a name="l00628"></a>00628           SCU_RESET-&gt;RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk; <span class="comment">/*de-assert hibernate reset*/</span>
<a name="l00629"></a>00629   }
<a name="l00630"></a>00630   <span class="comment">/*RTC Clock Source Selection*/</span>   
<a name="l00631"></a>00631     <span class="comment">/* Enable internal slow clock */</span>
<a name="l00632"></a>00632         <span class="comment">/*Selecting RTC Clock Source*/</span>
<a name="l00633"></a>00633   SCU_HIBERNATE-&gt;HDCR |= ((0U &lt;&lt; SCU_HIBERNATE_HDCR_RCS_Pos) &amp; \
<a name="l00634"></a>00634                          SCU_HIBERNATE_HDCR_RCS_Msk); 
<a name="l00635"></a>00635   <span class="keywordflow">while</span>((SCU_INTERRUPT-&gt;SRRAW &amp; SCU_INTERRUPT_SRRAW_HDCR_Msk)!= \
<a name="l00636"></a>00636          SCU_INTERRUPT_SRRAW_HDCR_Msk)
<a name="l00637"></a>00637   {}
<a name="l00638"></a>00638   SCU_INTERRUPT-&gt;SRCLR |= (uint32_t)SCU_INTERRUPT_SRCLR_HDCR_Msk;
<a name="l00639"></a>00639         
<a name="l00640"></a>00640 }
<a name="l00641"></a>00641   
<a name="l00642"></a>00642 
<a name="l00643"></a>00643 <span class="comment">/*******************************************************************************</span>
<a name="l00644"></a>00644 <span class="comment">**                      Public Function Definitions                           **</span>
<a name="l00645"></a>00645 <span class="comment">*******************************************************************************/</span>
<a name="l00646"></a>00646 
<a name="l00653"></a><a class="code" href="_c_l_k001_8c.html#aba782f29643135087e419405ec9dabaf">00653</a> <span class="keywordtype">void</span> <a class="code" href="_c_l_k001_8h.html#aba782f29643135087e419405ec9dabaf" title="Initializes SCU Clock registers based on user configuration.">CLK001_Init</a>(<span class="keywordtype">void</span>)
<a name="l00654"></a>00654 {
<a name="l00655"></a>00655   <span class="comment">/*&lt;&lt;&lt;DD_CLK001_API_1&gt;&gt;&gt;*/</span>
<a name="l00656"></a>00656  <span class="comment">/*  Function to check the clock status based on UI configuration */</span>
<a name="l00657"></a>00657   <span class="keywordflow">if</span>(System_Clock_valid() == 0U)
<a name="l00658"></a>00658   {   
<a name="l00659"></a>00659     <span class="comment">/*  Function to initialize the System Clock based on UI configuration */</span>
<a name="l00660"></a>00660     System_Clock_init();
<a name="l00661"></a>00661   } 
<a name="l00662"></a>00662 
<a name="l00663"></a>00663  
<a name="l00664"></a>00664    <span class="comment">/*  Function to initialize the RTC Clock based on UI configuration */</span>     
<a name="l00665"></a>00665   RTC_Clock_init();   
<a name="l00666"></a>00666   <span class="comment">/* Update the clock variable */</span>
<a name="l00667"></a>00667   SystemCoreClockUpdate();
<a name="l00668"></a>00668 }
<a name="l00669"></a>00669 
<a name="l00670"></a>00670 <span class="comment">/*</span>
<a name="l00671"></a>00671 <span class="comment"> * This routine is called by CMSIS startup to find out if clock tree setup should</span>
<a name="l00672"></a>00672 <span class="comment"> * be done by it. This routine is WEAKLY defined in CStart.</span>
<a name="l00673"></a>00673 <span class="comment"> *</span>
<a name="l00674"></a>00674 <span class="comment"> * In the absence of clock app, the weak definition takes precedence which always</span>
<a name="l00675"></a>00675 <span class="comment"> * permits clock tree setup by CStart.</span>
<a name="l00676"></a>00676 <span class="comment"> *</span>
<a name="l00677"></a>00677 <span class="comment"> * When clock app is defined, this function overrides the CStart definition.Clock</span>
<a name="l00678"></a>00678 <span class="comment"> * tree setup is launched and upon completion, control is ceded back to CStart.</span>
<a name="l00679"></a>00679 <span class="comment"> *</span>
<a name="l00680"></a>00680 <span class="comment"> * CStart abstains from setting up clock tree and instead proceeds with program</span>
<a name="l00681"></a>00681 <span class="comment"> * loading.</span>
<a name="l00682"></a>00682 <span class="comment"> *</span>
<a name="l00683"></a>00683 <span class="comment"> * Return 0 to disallow CStart from performing clock tree setup.</span>
<a name="l00684"></a>00684 <span class="comment"> */</span>
<a name="l00685"></a><a class="code" href="_c_l_k001_8c.html#a2e08d0e1a0d35a1af739f8196368d175">00685</a> uint32_t <a class="code" href="_c_l_k001_8h.html#a2e08d0e1a0d35a1af739f8196368d175" title="This routine is called by CMSIS startup to find out if clock tree setup should be done by it...">AllowPLLInitByStartup</a>(<span class="keywordtype">void</span>)
<a name="l00686"></a>00686 {
<a name="l00687"></a>00687         <span class="comment">/*</span>
<a name="l00688"></a>00688 <span class="comment">         * Let the CStart know that there is no more a need to perform clock tree</span>
<a name="l00689"></a>00689 <span class="comment">         * initialization.</span>
<a name="l00690"></a>00690 <span class="comment">         */</span>
<a name="l00691"></a>00691         <span class="keywordflow">return</span> 0U;
<a name="l00692"></a>00692 }
<a name="l00693"></a>00693 
<a name="l00694"></a>00694 <span class="comment">/*CODE_BLOCK_END*/</span>
</pre></div></div><!-- contents -->
<hr class="footer"/><address class="footer"><small>
<b>v1.0.4</b> Generated on Thu Dec 13 2012 15:08:39 for UART001App &#160;<img class="footer" src="../image002.gif"/></small></address>
</body>
</html>
