;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1/27/2026 3:43:14 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x0000000407E2  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x07E2	0x20A94F  	MOV	#2708, W15
0x07E4	0x247FF0  	MOV	#18431, W0
0x07E6	0xB7A020  	MOV	WREG, SPLIM
0x07E8	0x200010  	MOV	#1, W0
0x07EA	0xB7A034  	MOV	WREG, PSVPAG
0x07EC	0x200040  	MOV	#4, W0
0x07EE	0xB72044  	IOR	CORCON
0x07F0	0x00000002081C  	CALL	2076
0x07F4	0x000000020826  	CALL	2086
;main.c,7 :: 		void main() {
;main.c,8 :: 		Board_Init();
0x07F8	0x781F8A  	PUSH	W10
0x07FA	0x781F8B  	PUSH	W11
0x07FC	0x781F8C  	PUSH	W12
0x07FE	0x07FF89  	RCALL	_Board_Init
;main.c,9 :: 		MB_Init(2, 19200);
0x0800	0x24B00B  	MOV	#19200, W11
0x0802	0x20000C  	MOV	#0, W12
0x0804	0xB3C02A  	MOV.B	#2, W10
0x0806	0x07FFC3  	RCALL	_MB_Init
;main.c,11 :: 		while (1)
L_main0:
;main.c,14 :: 		MB_Task();
0x0808	0x07FF8C  	RCALL	_MB_Task
;main.c,15 :: 		mb_hregs[0] = 0xAAAA;
0x080A	0x2AAAA0  	MOV	#43690, W0
0x080C	0x8850A0  	MOV	W0, _mb_hregs
;main.c,16 :: 		mb_hregs[1] = 0x1234;
0x080E	0x212340  	MOV	#4660, W0
0x0810	0x8850B0  	MOV	W0, _mb_hregs+2
;main.c,18 :: 		}
0x0812	0x37FFFA  	BRA	L_main0
;main.c,19 :: 		}
L_end_main:
0x0814	0x78064F  	POP	W12
0x0816	0x7805CF  	POP	W11
0x0818	0x78054F  	POP	W10
L__main_end_loop:
0x081A	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_Board_Init:
;hardware_setup.c,81 :: 		void Board_Init(void)
;hardware_setup.c,83 :: 		RS485_Init(RS485_DEFAULT_BAUD);
0x0712	0x781F8A  	PUSH	W10
0x0714	0x781F8B  	PUSH	W11
0x0716	0x24B00A  	MOV	#19200, W10
0x0718	0x20000B  	MOV	#0, W11
0x071A	0x07FFDB  	RCALL	_RS485_Init
;hardware_setup.c,85 :: 		}
L_end_Board_Init:
0x071C	0x7805CF  	POP	W11
0x071E	0x78054F  	POP	W10
0x0720	0x060000  	RETURN
; end of _Board_Init
_RS485_Init:
;hardware_setup.c,53 :: 		void RS485_Init(unsigned long baud)
;hardware_setup.c,56 :: 		RS485_DE_TRIS = 0;  //output
0x06D2	0xA902E8  	BCLR	TRISF0_bit, BitPos(TRISF0_bit+0)
;hardware_setup.c,57 :: 		RS485_SetRxMode();  //default: listen
0x06D4	0x07FEE7  	RCALL	_RS485_SetRxMode
;hardware_setup.c,60 :: 		rs485_pps_init_uart1();
0x06D6	0x07FEEB  	RCALL	hardware_setup_rs485_pps_init_uart1
;hardware_setup.c,62 :: 		UART1_Init(baud);
0x06D8	0x07FF08  	RCALL	_UART1_Init
;hardware_setup.c,63 :: 		Delay_ms(50);
0x06DA	0x200048  	MOV	#4, W8
0x06DC	0x20D407  	MOV	#3392, W7
L_RS485_Init8:
0x06DE	0xED200E  	DEC	W7
0x06E0	0x3AFFFE  	BRA NZ	L_RS485_Init8
0x06E2	0xED2010  	DEC	W8
0x06E4	0x3AFFFC  	BRA NZ	L_RS485_Init8
;hardware_setup.c,64 :: 		}
L_end_RS485_Init:
0x06E6	0x060000  	RETURN
; end of _RS485_Init
_RS485_SetRxMode:
;hardware_setup.c,35 :: 		void RS485_SetRxMode(void)  //receiving
;hardware_setup.c,37 :: 		if (RS485_DE_SETTLE_US) Delay_us(RS485_DE_SETTLE_US);
0x04A4	0x200147  	MOV	#20, W7
L_RS485_SetRxMode4:
0x04A6	0xED200E  	DEC	W7
0x04A8	0x3AFFFE  	BRA NZ	L_RS485_SetRxMode4
;hardware_setup.c,38 :: 		RS485_DE_LAT = RS485_DE_RX_LEVEL;
0x04AA	0xA902EC  	BCLR	LATF0_bit, BitPos(LATF0_bit+0)
;hardware_setup.c,39 :: 		}
L_end_RS485_SetRxMode:
0x04AC	0x060000  	RETURN
; end of _RS485_SetRxMode
hardware_setup_rs485_pps_init_uart1:
;hardware_setup.c,11 :: 		static void rs485_pps_init_uart1(void)
;hardware_setup.c,15 :: 		OSCCON = 0x46;
0x04AE	0x200460  	MOV	#70, W0
0x04B0	0xB7A742  	MOV	WREG, OSCCON
;hardware_setup.c,16 :: 		OSCCON = 0x57;
0x04B2	0x200570  	MOV	#87, W0
0x04B4	0xB7A742  	MOV	WREG, OSCCON
;hardware_setup.c,17 :: 		OSCCONbits.IOLOCK = 0;
0x04B6	0xA9C742  	BCLR.B	OSCCONbits, #6
;hardware_setup.c,19 :: 		RPINR18bits.U1RXR = 32;  //RX
0x04B8	0xB3C200  	MOV.B	#32, W0
0x04BA	0x784080  	MOV.B	W0, W1
0x04BC	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x04BE	0x68C090  	XOR.B	W1, [W0], W1
0x04C0	0xB3C3F0  	MOV.B	#63, W0
0x04C2	0x60C080  	AND.B	W1, W0, W1
0x04C4	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x04C6	0x68C090  	XOR.B	W1, [W0], W1
0x04C8	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x04CA	0x784801  	MOV.B	W1, [W0]
;hardware_setup.c,20 :: 		RPOR15bits.RP31R = 3;   //TX
0x04CC	0x203000  	MOV	#768, W0
0x04CE	0x780080  	MOV	W0, W1
0x04D0	0x206DE0  	MOV	#lo_addr(RPOR15bits), W0
0x04D2	0x688090  	XOR	W1, [W0], W1
0x04D4	0x23F000  	MOV	#16128, W0
0x04D6	0x608080  	AND	W1, W0, W1
0x04D8	0x206DE0  	MOV	#lo_addr(RPOR15bits), W0
0x04DA	0x688090  	XOR	W1, [W0], W1
0x04DC	0x8836F1  	MOV	W1, RPOR15bits
;hardware_setup.c,22 :: 		OSCCON = 0x46;
0x04DE	0x200460  	MOV	#70, W0
0x04E0	0xB7A742  	MOV	WREG, OSCCON
;hardware_setup.c,23 :: 		OSCCON = 0x57;
0x04E2	0x200570  	MOV	#87, W0
0x04E4	0xB7A742  	MOV	WREG, OSCCON
;hardware_setup.c,24 :: 		OSCCONbits.IOLOCK = 1;
0x04E6	0xA8C742  	BSET.B	OSCCONbits, #6
;hardware_setup.c,26 :: 		}
L_end_rs485_pps_init_uart1:
0x04E8	0x060000  	RETURN
; end of hardware_setup_rs485_pps_init_uart1
_UART1_Init:
0x04EA	0xFA0008  	LNK	#8
;__Lib_UART_1234_p24_p33.c,161 :: 		
;__Lib_UART_1234_p24_p33.c,164 :: 		
0x04EC	0x203140  	MOV	#lo_addr(_UART1_Write), W0
0x04EE	0x884860  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,165 :: 		
0x04F0	0x203DC0  	MOV	#lo_addr(_UART1_Read), W0
0x04F2	0x884870  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,166 :: 		
0x04F4	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x04F6	0x884880  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,167 :: 		
0x04F8	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x04FA	0x884890  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,172 :: 		
0x04FC	0xEF2220  	CLR	U1MODE
;__Lib_UART_1234_p24_p33.c,173 :: 		
0x04FE	0x280000  	MOV	#32768, W0
0x0500	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_1234_p24_p33.c,177 :: 		
0x0502	0xA96220  	BCLR.B	U1MODE, #3
;__Lib_UART_1234_p24_p33.c,178 :: 		
0x0504	0x07FF0E  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0506	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,180 :: 		
0x0508	0x203E80  	MOV	#1000, W0
0x050A	0x200001  	MOV	#0, W1
0x050C	0x07FE79  	RCALL	__Multiply_32x32
0x050E	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,182 :: 		
0x0510	0x07FE87  	RCALL	_Get_Fosc_Per_Cyc
0x0512	0xDE0041  	LSR	W0, #1, W0
0x0514	0x400064  	ADD	W0, #4, W0
0x0516	0x780080  	MOV	W0, W1
0x0518	0x470060  	ADD	W14, #0, W0
0x051A	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init141:
0x051C	0xE90081  	DEC	W1, W1
0x051E	0x350003  	BRA LT	L__UART1_Init142
0x0520	0xD01810  	SL	[W0], [W0++]
0x0522	0xD29010  	RLC	[W0], [W0--]
0x0524	0x37FFFB  	BRA	L__UART1_Init141
L__UART1_Init142:
;__Lib_UART_1234_p24_p33.c,184 :: 		
0x0526	0xBE9F82  	PUSH.D	W2
0x0528	0xBE9F8A  	PUSH.D	W10
0x052A	0xBE0002  	MOV.D	W2, W0
0x052C	0x90010E  	MOV	[W14+0], W2
0x052E	0x90019E  	MOV	[W14+2], W3
0x0530	0xEB0200  	CLR	W4
0x0532	0x07FE78  	RCALL	__Modulus_32x32
0x0534	0xBE054F  	POP.D	W10
0x0536	0xBE014F  	POP.D	W2
0x0538	0x980720  	MOV	W0, [W14+4]
0x053A	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,185 :: 		
0x053C	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x053E	0xBE0002  	MOV.D	W2, W0
0x0540	0x90010E  	MOV	[W14+0], W2
0x0542	0x90019E  	MOV	[W14+2], W3
0x0544	0xEB0200  	CLR	W4
0x0546	0x07FEB8  	RCALL	__Divide_32x32
0x0548	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x054A	0x780180  	MOV	W0, W3
0x054C	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,187 :: 		
0x054E	0x470060  	ADD	W14, #0, W0
0x0550	0xD10150  	LSR	[++W0], W2
0x0552	0xD380C0  	RRC	[--W0], W1
0x0554	0x470064  	ADD	W14, #4, W0
0x0556	0xE10830  	CP	W1, [W0++]
0x0558	0xE19020  	CPB	W2, [W0--]
0x055A	0x310007  	BRA GEU	L__UART1_Init112
L__UART1_Init143:
;__Lib_UART_1234_p24_p33.c,188 :: 		
0x055C	0x418061  	ADD	W3, #1, W0
0x055E	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0560	0x780280  	MOV	W0, W5
0x0562	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0564	0x780105  	MOV	W5, W2
0x0566	0x780186  	MOV	W6, W3
0x0568	0x370002  	BRA	L_UART1_Init13
L__UART1_Init112:
;__Lib_UART_1234_p24_p33.c,187 :: 		
0x056A	0x780103  	MOV	W3, W2
0x056C	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,188 :: 		
L_UART1_Init13:
;__Lib_UART_1234_p24_p33.c,191 :: 		
; tmp start address is: 4 (W2)
0x056E	0x718002  	IOR	W3, W2, W0
0x0570	0x3A0033  	BRA NZ	L__UART1_Init114
L__UART1_Init144:
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,193 :: 		
0x0572	0x07FED7  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0574	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,195 :: 		
0x0576	0x203E80  	MOV	#1000, W0
0x0578	0x200001  	MOV	#0, W1
0x057A	0x07FE42  	RCALL	__Multiply_32x32
0x057C	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,197 :: 		
0x057E	0x07FE50  	RCALL	_Get_Fosc_Per_Cyc
0x0580	0xDE0041  	LSR	W0, #1, W0
0x0582	0xECA000  	INC2	W0
0x0584	0x780080  	MOV	W0, W1
0x0586	0x470060  	ADD	W14, #0, W0
0x0588	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init145:
0x058A	0xE90081  	DEC	W1, W1
0x058C	0x350003  	BRA LT	L__UART1_Init146
0x058E	0xD01810  	SL	[W0], [W0++]
0x0590	0xD29010  	RLC	[W0], [W0--]
0x0592	0x37FFFB  	BRA	L__UART1_Init145
L__UART1_Init146:
;__Lib_UART_1234_p24_p33.c,199 :: 		
0x0594	0xBE9F82  	PUSH.D	W2
0x0596	0xBE0002  	MOV.D	W2, W0
0x0598	0x90010E  	MOV	[W14+0], W2
0x059A	0x90019E  	MOV	[W14+2], W3
0x059C	0xEB0200  	CLR	W4
0x059E	0x07FE42  	RCALL	__Modulus_32x32
0x05A0	0xBE014F  	POP.D	W2
0x05A2	0x980720  	MOV	W0, [W14+4]
0x05A4	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,200 :: 		
0x05A6	0xBE0002  	MOV.D	W2, W0
0x05A8	0x90010E  	MOV	[W14+0], W2
0x05AA	0x90019E  	MOV	[W14+2], W3
0x05AC	0xEB0200  	CLR	W4
0x05AE	0x07FE84  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x05B0	0x780180  	MOV	W0, W3
0x05B2	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,202 :: 		
0x05B4	0x470060  	ADD	W14, #0, W0
0x05B6	0xD10150  	LSR	[++W0], W2
0x05B8	0xD380C0  	RRC	[--W0], W1
0x05BA	0x470064  	ADD	W14, #4, W0
0x05BC	0xE10830  	CP	W1, [W0++]
0x05BE	0xE19020  	CPB	W2, [W0--]
0x05C0	0x310007  	BRA GEU	L__UART1_Init113
L__UART1_Init147:
;__Lib_UART_1234_p24_p33.c,203 :: 		
0x05C2	0x418061  	ADD	W3, #1, W0
0x05C4	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x05C6	0x780280  	MOV	W0, W5
0x05C8	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x05CA	0x780105  	MOV	W5, W2
0x05CC	0x780186  	MOV	W6, W3
0x05CE	0x370002  	BRA	L_UART1_Init15
L__UART1_Init113:
;__Lib_UART_1234_p24_p33.c,202 :: 		
0x05D0	0x780103  	MOV	W3, W2
0x05D2	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,203 :: 		
L_UART1_Init15:
;__Lib_UART_1234_p24_p33.c,205 :: 		
; tmp start address is: 4 (W2)
0x05D4	0xA86220  	BSET.B	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,206 :: 		
0x05D6	0x370000  	BRA	L_UART1_Init14
L__UART1_Init114:
;__Lib_UART_1234_p24_p33.c,191 :: 		
;__Lib_UART_1234_p24_p33.c,206 :: 		
L_UART1_Init14:
;__Lib_UART_1234_p24_p33.c,208 :: 		
; tmp start address is: 4 (W2)
0x05D8	0x510061  	SUB	W2, #1, W0
0x05DA	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x05DC	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,211 :: 		
0x05DE	0xA92222  	BCLR.B	U1STA, #1
;__Lib_UART_1234_p24_p33.c,213 :: 		
0x05E0	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_1234_p24_p33.c,214 :: 		
0x05E2	0xA84223  	BSET	U1STA, #10
;__Lib_UART_1234_p24_p33.c,216 :: 		
0x05E4	0x07FE16  	RCALL	_Delay_100ms
0x05E6	0x07FE15  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,218 :: 		
L_end_UART1_Init:
0x05E8	0xFA8000  	ULNK
0x05EA	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x0322	0x25DC00  	MOV	#24000, W0
0x0324	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0326	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0220	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x0222	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0212	0x200078  	MOV	#7, W8
0x0214	0x21A817  	MOV	#6785, W7
L_Delay_100ms33:
0x0216	0xED200E  	DEC	W7
0x0218	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x021A	0xED2010  	DEC	W8
0x021C	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x021E	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0200	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0202	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x0204	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x0206	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0208	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x020A	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x020C	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0224	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0226	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0228	0x000000040278  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x022C	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x022E	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x0230	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x0232	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0234	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0236	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0238	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x023A	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x023C	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x023E	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x0240	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x0242	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0244	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0246	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0248	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x024A	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x024C	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x024E	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x0250	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x0252	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0254	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x0256	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0258	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x025A	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x025C	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x025E	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x0260	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x0262	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x0264	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x0266	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x0268	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x026A	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x026C	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x026E	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x0270	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x0272	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x0274	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0276	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0278	0xFA8000  	ULNK
0x027A	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x02B8	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x02BA	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x02BC	0x000000040306  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x02C0	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x02C2	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x02C4	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x02C6	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x02C8	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x02CA	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x02CC	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x02CE	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x02D0	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x02D2	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x02D4	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x02D6	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x02D8	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x02DA	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x02DC	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x02DE	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x02E0	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x02E2	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x02E4	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x02E6	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x02E8	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x02EA	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x02EC	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x02EE	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x02F0	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x02F2	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x02F4	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x02F6	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x02F8	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x02FA	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x02FC	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x02FE	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0300	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0302	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x0304	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x0306	0xFA8000  	ULNK
0x0308	0x060000  	RETURN
; end of __Divide_32x32
_MB_Init:
;modbus_handler.c,223 :: 		void MB_Init(unsigned char slave_id, unsigned long baud)
;modbus_handler.c,227 :: 		mb_slave_id = slave_id;
0x078E	0x208020  	MOV	#lo_addr(modbus_handler_mb_slave_id), W0
0x0790	0x78480A  	MOV.B	W10, [W0]
;modbus_handler.c,228 :: 		mb_baud = baud;
0x0792	0x88403B  	MOV	W11, modbus_handler_mb_baud
0x0794	0x88404C  	MOV	W12, modbus_handler_mb_baud+2
;modbus_handler.c,231 :: 		for (i = 0; i < MB_HREG_COUNT; i++)
; i start address is: 4 (W2)
0x0796	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_MB_Init38:
; i start address is: 4 (W2)
0x0798	0x200400  	MOV	#64, W0
0x079A	0xE11000  	CP	W2, W0
0x079C	0x310007  	BRA GEU	L_MB_Init39
L__MB_Init90:
;modbus_handler.c,232 :: 		mb_hregs[i] = 0;
0x079E	0xDD10C1  	SL	W2, #1, W1
0x07A0	0x20A140  	MOV	#lo_addr(_mb_hregs), W0
0x07A2	0x400081  	ADD	W0, W1, W1
0x07A4	0xEF2000  	CLR	W0
0x07A6	0x780880  	MOV	W0, [W1]
;modbus_handler.c,231 :: 		for (i = 0; i < MB_HREG_COUNT; i++)
0x07A8	0xEC2004  	INC	W2
;modbus_handler.c,232 :: 		mb_hregs[i] = 0;
; i end address is: 4 (W2)
0x07AA	0x37FFF6  	BRA	L_MB_Init38
L_MB_Init39:
;modbus_handler.c,235 :: 		gap_threshold = compute_gap_threshold_ms(baud);
0x07AC	0x781F8B  	PUSH	W11
0x07AE	0x781F8C  	PUSH	W12
0x07B0	0x781F8A  	PUSH	W10
0x07B2	0x78050B  	MOV	W11, W10
0x07B4	0x78058C  	MOV	W12, W11
0x07B6	0x07FF73  	RCALL	modbus_handler_compute_gap_threshold_ms
0x07B8	0x78054F  	POP	W10
0x07BA	0x78064F  	POP	W12
0x07BC	0x7805CF  	POP	W11
0x07BE	0x884050  	MOV	W0, modbus_handler_gap_threshold
;modbus_handler.c,238 :: 		RS485_Init(baud);
0x07C0	0x781F8B  	PUSH	W11
0x07C2	0x781F8C  	PUSH	W12
0x07C4	0x781F8A  	PUSH	W10
0x07C6	0x78050B  	MOV	W11, W10
0x07C8	0x78058C  	MOV	W12, W11
0x07CA	0x07FF83  	RCALL	_RS485_Init
0x07CC	0x78054F  	POP	W10
0x07CE	0x78064F  	POP	W12
0x07D0	0x7805CF  	POP	W11
;modbus_handler.c,240 :: 		rx_len = 0;
0x07D2	0xEF2000  	CLR	W0
0x07D4	0x884020  	MOV	W0, modbus_handler_rx_len
;modbus_handler.c,241 :: 		receiving = 0;
0x07D6	0x208031  	MOV	#lo_addr(modbus_handler_receiving), W1
0x07D8	0xEF2000  	CLR	W0
0x07DA	0x784880  	MOV.B	W0, [W1]
;modbus_handler.c,242 :: 		gap_ticks = 0;
0x07DC	0xEF2000  	CLR	W0
0x07DE	0x884000  	MOV	W0, modbus_handler_gap_ticks
;modbus_handler.c,243 :: 		}
L_end_MB_Init:
0x07E0	0x060000  	RETURN
; end of _MB_Init
modbus_handler_compute_gap_threshold_ms:
;modbus_handler.c,66 :: 		static unsigned int compute_gap_threshold_ms(unsigned long baud)
;modbus_handler.c,68 :: 		unsigned long ms = (39UL * 1000UL) / baud; //integer floor
0x069E	0xBE010A  	MOV.D	W10, W2
0x06A0	0x298580  	MOV	#39000, W0
0x06A2	0x200001  	MOV	#0, W1
0x06A4	0xEB0200  	CLR	W4
0x06A6	0x07FE08  	RCALL	__Divide_32x32
;modbus_handler.c,69 :: 		ms += 2; //margin
0x06A8	0x400062  	ADD	W0, #2, W0
0x06AA	0x4880E0  	ADDC	W1, #0, W1
; ms start address is: 4 (W2)
0x06AC	0xBE0100  	MOV.D	W0, W2
;modbus_handler.c,70 :: 		if (ms < 4) ms = 4;
0x06AE	0xE10064  	CP	W0, #4
0x06B0	0xE18860  	CPB	W1, #0
0x06B2	0x310005  	BRA GEU	L_modbus_handler_compute_gap_threshold_ms50
L_modbus_handler_compute_gap_threshold_ms64:
; ms end address is: 4 (W2)
; ms start address is: 0 (W0)
0x06B4	0x200040  	MOV	#4, W0
0x06B6	0x200001  	MOV	#0, W1
; ms end address is: 0 (W0)
0x06B8	0x780101  	MOV	W1, W2
0x06BA	0x780080  	MOV	W0, W1
0x06BC	0x370002  	BRA	L_modbus_handler_compute_gap_threshold_ms8
L_modbus_handler_compute_gap_threshold_ms50:
0x06BE	0x780082  	MOV	W2, W1
0x06C0	0x780103  	MOV	W3, W2
L_modbus_handler_compute_gap_threshold_ms8:
;modbus_handler.c,71 :: 		if (ms > 20) ms = 20;
; ms start address is: 2 (W1)
0x06C2	0xE10874  	CP	W1, #20
0x06C4	0xE19060  	CPB	W2, #0
0x06C6	0x360003  	BRA LEU	L_modbus_handler_compute_gap_threshold_ms51
L_modbus_handler_compute_gap_threshold_ms65:
0x06C8	0x200141  	MOV	#20, W1
0x06CA	0x200002  	MOV	#0, W2
; ms end address is: 2 (W1)
0x06CC	0x370000  	BRA	L_modbus_handler_compute_gap_threshold_ms9
L_modbus_handler_compute_gap_threshold_ms51:
L_modbus_handler_compute_gap_threshold_ms9:
;modbus_handler.c,72 :: 		return (unsigned int)ms;
; ms start address is: 2 (W1)
0x06CE	0x780001  	MOV	W1, W0
; ms end address is: 2 (W1)
;modbus_handler.c,73 :: 		}
L_end_compute_gap_threshold_ms:
0x06D0	0x060000  	RETURN
; end of modbus_handler_compute_gap_threshold_ms
_MB_Task:
;modbus_handler.c,245 :: 		void MB_Task(void)
;modbus_handler.c,248 :: 		while (RS485_ByteAvailable())
0x0722	0x781F8A  	PUSH	W10
0x0724	0x781F8B  	PUSH	W11
L_MB_Task41:
0x0726	0x07FFE0  	RCALL	_RS485_ByteAvailable
0x0728	0xE24000  	CP0.B	W0
0x072A	0x320016  	BRA Z	L_MB_Task42
L__MB_Task92:
;modbus_handler.c,250 :: 		unsigned char b = RS485_ReadByte();
0x072C	0x07FFEC  	RCALL	_RS485_ReadByte
; b start address is: 4 (W2)
0x072E	0x784100  	MOV.B	W0, W2
;modbus_handler.c,252 :: 		if (rx_len < MB_MAX_FRAME)
0x0730	0x804021  	MOV	modbus_handler_rx_len, W1
0x0732	0x201000  	MOV	#256, W0
0x0734	0xE10800  	CP	W1, W0
0x0736	0x310008  	BRA GEU	L_MB_Task43
L__MB_Task93:
;modbus_handler.c,253 :: 		rx_buf[rx_len++] = b;
0x0738	0x2080C1  	MOV	#lo_addr(modbus_handler_rx_buf), W1
0x073A	0x208040  	MOV	#lo_addr(modbus_handler_rx_len), W0
0x073C	0x408010  	ADD	W1, [W0], W0
0x073E	0x784802  	MOV.B	W2, [W0]
; b end address is: 4 (W2)
0x0740	0x200011  	MOV	#1, W1
0x0742	0x208040  	MOV	#lo_addr(modbus_handler_rx_len), W0
0x0744	0x408810  	ADD	W1, [W0], [W0]
0x0746	0x370002  	BRA	L_MB_Task44
L_MB_Task43:
;modbus_handler.c,255 :: 		rx_len = 0; //overflow -> reset
0x0748	0xEF2000  	CLR	W0
0x074A	0x884020  	MOV	W0, modbus_handler_rx_len
L_MB_Task44:
;modbus_handler.c,258 :: 		receiving = 1;
0x074C	0x208031  	MOV	#lo_addr(modbus_handler_receiving), W1
0x074E	0xB3C010  	MOV.B	#1, W0
0x0750	0x784880  	MOV.B	W0, [W1]
;modbus_handler.c,259 :: 		gap_ticks = 0;
0x0752	0xEF2000  	CLR	W0
0x0754	0x884000  	MOV	W0, modbus_handler_gap_ticks
;modbus_handler.c,260 :: 		}
0x0756	0x37FFE7  	BRA	L_MB_Task41
L_MB_Task42:
;modbus_handler.c,263 :: 		if(receiving)
0x0758	0x208030  	MOV	#lo_addr(modbus_handler_receiving), W0
0x075A	0xE00410  	CP0.B	[W0]
0x075C	0x320015  	BRA Z	L_MB_Task45
L__MB_Task94:
;modbus_handler.c,267 :: 		Delay_ms(1);
0x075E	0x20FA07  	MOV	#4000, W7
L_MB_Task46:
0x0760	0xED200E  	DEC	W7
0x0762	0x3AFFFE  	BRA NZ	L_MB_Task46
;modbus_handler.c,268 :: 		gap_tick_1ms();
0x0764	0x07FFC9  	RCALL	modbus_handler_gap_tick_1ms
;modbus_handler.c,271 :: 		if(gap_ticks >= gap_threshold)
0x0766	0x804001  	MOV	modbus_handler_gap_ticks, W1
0x0768	0x2080A0  	MOV	#lo_addr(modbus_handler_gap_threshold), W0
0x076A	0xE10810  	CP	W1, [W0]
0x076C	0x39000D  	BRA LTU	L_MB_Task48
L__MB_Task95:
;modbus_handler.c,273 :: 		unsigned int len = rx_len;
; len start address is: 4 (W2)
0x076E	0x804022  	MOV	modbus_handler_rx_len, W2
;modbus_handler.c,275 :: 		receiving = 0;
0x0770	0x208031  	MOV	#lo_addr(modbus_handler_receiving), W1
0x0772	0xEF2000  	CLR	W0
0x0774	0x784880  	MOV.B	W0, [W1]
;modbus_handler.c,276 :: 		rx_len = 0;
0x0776	0xEF2000  	CLR	W0
0x0778	0x884020  	MOV	W0, modbus_handler_rx_len
;modbus_handler.c,277 :: 		gap_ticks = 0;
0x077A	0xEF2000  	CLR	W0
0x077C	0x884000  	MOV	W0, modbus_handler_gap_ticks
;modbus_handler.c,279 :: 		if (len >= 4)
0x077E	0xE11064  	CP	W2, #4
0x0780	0x390003  	BRA LTU	L_MB_Task49
L__MB_Task96:
;modbus_handler.c,280 :: 		process_frame(rx_buf, len);
0x0782	0x780582  	MOV	W2, W11
; len end address is: 4 (W2)
0x0784	0x2080CA  	MOV	#lo_addr(modbus_handler_rx_buf), W10
0x0786	0x07FF42  	RCALL	modbus_handler_process_frame
L_MB_Task49:
;modbus_handler.c,281 :: 		}
L_MB_Task48:
;modbus_handler.c,283 :: 		}
L_MB_Task45:
;modbus_handler.c,286 :: 		}
L_end_MB_Task:
0x0788	0x7805CF  	POP	W11
0x078A	0x78054F  	POP	W10
0x078C	0x060000  	RETURN
; end of _MB_Task
_RS485_ByteAvailable:
;hardware_setup.c,42 :: 		unsigned char RS485_ByteAvailable(void)
;hardware_setup.c,44 :: 		return(U1STAbits.URXDA != 0);
0x06E8	0xEF6000  	CLR.B	W0
0x06EA	0xAF0222  	BTSC	U1STAbits, #0
0x06EC	0xEC6000  	INC.B	W0
0x06EE	0xE10460  	CP.B	W0, #0
0x06F0	0xEF6000  	CLR.B	W0
0x06F2	0x320001  	BRA Z	L__RS485_ByteAvailable19
0x06F4	0xEC6000  	INC.B	W0
L__RS485_ByteAvailable19:
;hardware_setup.c,45 :: 		}
L_end_RS485_ByteAvailable:
0x06F6	0x060000  	RETURN
; end of _RS485_ByteAvailable
_RS485_ReadByte:
;hardware_setup.c,47 :: 		unsigned char RS485_ReadByte(void)
;hardware_setup.c,49 :: 		while(!RS485_ByteAvailable()) {}
L_RS485_ReadByte6:
0x0706	0x07FFF0  	RCALL	_RS485_ByteAvailable
0x0708	0xE24000  	CP0.B	W0
0x070A	0x3A0001  	BRA NZ	L_RS485_ReadByte7
L__RS485_ReadByte21:
0x070C	0x37FFFC  	BRA	L_RS485_ReadByte6
L_RS485_ReadByte7:
;hardware_setup.c,50 :: 		return(unsigned char)UART1_Read();
0x070E	0x07FE66  	RCALL	_UART1_Read
;hardware_setup.c,51 :: 		}
L_end_RS485_ReadByte:
0x0710	0x060000  	RETURN
; end of _RS485_ReadByte
_UART1_Read:
0x03DC	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,108 :: 		
;__Lib_UART_1234_p24_p33.c,109 :: 		
0x03DE	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,110 :: 		
0x03E0	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,111 :: 		
0x03E2	0xBF8226  	MOV	U1RXREG, WREG
;__Lib_UART_1234_p24_p33.c,112 :: 		
L_end_UART1_Read:
0x03E4	0xFA8000  	ULNK
0x03E6	0x060000  	RETURN
; end of _UART1_Read
modbus_handler_gap_tick_1ms:
;modbus_handler.c,77 :: 		static void gap_tick_1ms(void)
;modbus_handler.c,79 :: 		if(receiving)
0x06F8	0x208030  	MOV	#lo_addr(modbus_handler_receiving), W0
0x06FA	0xE00410  	CP0.B	[W0]
0x06FC	0x320003  	BRA Z	L_modbus_handler_gap_tick_1ms10
L_modbus_handler_gap_tick_1ms67:
;modbus_handler.c,81 :: 		gap_ticks++;
0x06FE	0x200011  	MOV	#1, W1
0x0700	0x208000  	MOV	#lo_addr(modbus_handler_gap_ticks), W0
0x0702	0x408810  	ADD	W1, [W0], [W0]
;modbus_handler.c,82 :: 		}
L_modbus_handler_gap_tick_1ms10:
;modbus_handler.c,83 :: 		}
L_end_gap_tick_1ms:
0x0704	0x060000  	RETURN
; end of modbus_handler_gap_tick_1ms
modbus_handler_process_frame:
0x060C	0xFA0000  	LNK	#0
;modbus_handler.c,184 :: 		static void process_frame(unsigned char *frame, unsigned int len)
;modbus_handler.c,190 :: 		unsigned int resp_len = 0;
0x060E	0x781F8A  	PUSH	W10
0x0610	0x781F8B  	PUSH	W11
0x0612	0x781F8C  	PUSH	W12
;modbus_handler.c,193 :: 		if (len < 4) return;
0x0614	0xE15864  	CP	W11, #4
0x0616	0x310001  	BRA GEU	L_modbus_handler_process_frame23
L_modbus_handler_process_frame82:
0x0618	0x37003D  	BRA	L_end_process_frame
L_modbus_handler_process_frame23:
;modbus_handler.c,195 :: 		addr = frame[0];
; addr start address is: 10 (W5)
0x061A	0x78429A  	MOV.B	[W10], W5
;modbus_handler.c,196 :: 		func = frame[1];
0x061C	0x450061  	ADD	W10, #1, W0
; func start address is: 12 (W6)
0x061E	0x784310  	MOV.B	[W0], W6
;modbus_handler.c,198 :: 		is_broadcast = (addr == 0) ? 1 : 0;
0x0620	0x78401A  	MOV.B	[W10], W0
0x0622	0xE10460  	CP.B	W0, #0
0x0624	0x3A0002  	BRA NZ	L_modbus_handler_process_frame24
L_modbus_handler_process_frame83:
; ?FLOC__modbus_handler_process_frame?T174 start address is: 2 (W1)
0x0626	0xB3C011  	MOV.B	#1, W1
; ?FLOC__modbus_handler_process_frame?T174 end address is: 2 (W1)
0x0628	0x370001  	BRA	L_modbus_handler_process_frame25
L_modbus_handler_process_frame24:
; ?FLOC__modbus_handler_process_frame?T174 start address is: 2 (W1)
0x062A	0xEF2002  	CLR	W1
; ?FLOC__modbus_handler_process_frame?T174 end address is: 2 (W1)
L_modbus_handler_process_frame25:
; ?FLOC__modbus_handler_process_frame?T174 start address is: 2 (W1)
0x062C	0x470060  	ADD	W14, #0, W0
0x062E	0xA00010  	BSET	[W0], #0
0x0630	0xAE0002  	BTSS	W1, #0
0x0632	0xA10010  	BCLR	[W0], #0
; ?FLOC__modbus_handler_process_frame?T174 end address is: 2 (W1)
;modbus_handler.c,199 :: 		if (!is_broadcast && addr != mb_slave_id) return;
0x0634	0x470060  	ADD	W14, #0, W0
0x0636	0xA70010  	BTSC	[W0], #0
0x0638	0x370004  	BRA	L_modbus_handler_process_frame55
0x063A	0x208020  	MOV	#lo_addr(modbus_handler_mb_slave_id), W0
0x063C	0xE12C10  	CP.B	W5, [W0]
0x063E	0x320001  	BRA Z	L_modbus_handler_process_frame54
L_modbus_handler_process_frame84:
; addr end address is: 10 (W5)
; func end address is: 12 (W6)
L_modbus_handler_process_frame53:
0x0640	0x370029  	BRA	L_end_process_frame
L_modbus_handler_process_frame55:
; func start address is: 12 (W6)
; addr start address is: 10 (W5)
L_modbus_handler_process_frame54:
;modbus_handler.c,201 :: 		crc_rx = (unsigned int)frame[len -2] | ((unsigned int)frame[len-1] << 8);
0x0642	0x558162  	SUB	W11, #2, W2
0x0644	0x450002  	ADD	W10, W2, W0
0x0646	0xFB8090  	ZE	[W0], W1
0x0648	0x558061  	SUB	W11, #1, W0
0x064A	0x450000  	ADD	W10, W0, W0
0x064C	0xFB8010  	ZE	[W0], W0
0x064E	0xDD0048  	SL	W0, #8, W0
; crc_rx start address is: 14 (W7)
0x0650	0x708380  	IOR	W1, W0, W7
;modbus_handler.c,202 :: 		crc_calc = mb_crc16(frame, len - 2);
0x0652	0x781F8B  	PUSH	W11
0x0654	0x780582  	MOV	W2, W11
0x0656	0x07FEC8  	RCALL	modbus_handler_mb_crc16
0x0658	0x7805CF  	POP	W11
;modbus_handler.c,203 :: 		if (crc_rx != crc_calc) return;
0x065A	0xE13800  	CP	W7, W0
0x065C	0x320001  	BRA Z	L_modbus_handler_process_frame29
L_modbus_handler_process_frame85:
; addr end address is: 10 (W5)
; func end address is: 12 (W6)
; crc_rx end address is: 14 (W7)
0x065E	0x37001A  	BRA	L_end_process_frame
L_modbus_handler_process_frame29:
;modbus_handler.c,205 :: 		switch(func)
; func start address is: 12 (W6)
; addr start address is: 10 (W5)
0x0660	0x37000C  	BRA	L_modbus_handler_process_frame30
; addr end address is: 10 (W5)
; func end address is: 12 (W6)
;modbus_handler.c,207 :: 		case 0x03: resp_len = handle_fc03(frame, len); break;
L_modbus_handler_process_frame32:
0x0662	0x07FE62  	RCALL	modbus_handler_handle_fc03
; resp_len start address is: 2 (W1)
0x0664	0x780080  	MOV	W0, W1
; resp_len end address is: 2 (W1)
0x0666	0x37000E  	BRA	L_modbus_handler_process_frame31
;modbus_handler.c,208 :: 		case 0x06: resp_len = handle_fc06(frame,len); break;
L_modbus_handler_process_frame33:
0x0668	0x07FED9  	RCALL	modbus_handler_handle_fc06
; resp_len start address is: 2 (W1)
0x066A	0x780080  	MOV	W0, W1
; resp_len end address is: 2 (W1)
0x066C	0x37000B  	BRA	L_modbus_handler_process_frame31
;modbus_handler.c,210 :: 		default:
L_modbus_handler_process_frame34:
;modbus_handler.c,211 :: 		resp_len = build_exception(addr, func, MB_EX_ILLEGAL_FUNCTION);
; func start address is: 12 (W6)
; addr start address is: 10 (W5)
0x066E	0xB3C01C  	MOV.B	#1, W12
0x0670	0x784586  	MOV.B	W6, W11
; func end address is: 12 (W6)
0x0672	0x784505  	MOV.B	W5, W10
; addr end address is: 10 (W5)
0x0674	0x07FE03  	RCALL	modbus_handler_build_exception
; resp_len start address is: 2 (W1)
0x0676	0x780080  	MOV	W0, W1
;modbus_handler.c,212 :: 		break;
; resp_len end address is: 2 (W1)
0x0678	0x370005  	BRA	L_modbus_handler_process_frame31
;modbus_handler.c,213 :: 		}
L_modbus_handler_process_frame30:
; func start address is: 12 (W6)
; addr start address is: 10 (W5)
0x067A	0xE13463  	CP.B	W6, #3
0x067C	0x32FFF2  	BRA Z	L_modbus_handler_process_frame32
L_modbus_handler_process_frame86:
0x067E	0xE13466  	CP.B	W6, #6
0x0680	0x32FFF3  	BRA Z	L_modbus_handler_process_frame33
L_modbus_handler_process_frame87:
0x0682	0x37FFF5  	BRA	L_modbus_handler_process_frame34
; addr end address is: 10 (W5)
; func end address is: 12 (W6)
L_modbus_handler_process_frame31:
;modbus_handler.c,216 :: 		if(!is_broadcast && resp_len > 0)
; resp_len start address is: 2 (W1)
0x0684	0x470060  	ADD	W14, #0, W0
0x0686	0xA70010  	BTSC	[W0], #0
0x0688	0x370005  	BRA	L_modbus_handler_process_frame57
0x068A	0xE10860  	CP	W1, #0
0x068C	0x360003  	BRA LEU	L_modbus_handler_process_frame56
L_modbus_handler_process_frame88:
L_modbus_handler_process_frame52:
;modbus_handler.c,218 :: 		RS485_SendBytes(tx_buf, resp_len);
0x068E	0x780581  	MOV	W1, W11
; resp_len end address is: 2 (W1)
0x0690	0x20914A  	MOV	#lo_addr(modbus_handler_tx_buf), W10
0x0692	0x07FFAC  	RCALL	_RS485_SendBytes
;modbus_handler.c,216 :: 		if(!is_broadcast && resp_len > 0)
L_modbus_handler_process_frame57:
L_modbus_handler_process_frame56:
;modbus_handler.c,220 :: 		}
L_end_process_frame:
0x0694	0x78064F  	POP	W12
0x0696	0x7805CF  	POP	W11
0x0698	0x78054F  	POP	W10
0x069A	0xFA8000  	ULNK
0x069C	0x060000  	RETURN
; end of modbus_handler_process_frame
modbus_handler_mb_crc16:
;modbus_handler.c,26 :: 		static unsigned int mb_crc16(unsigned char *buf, unsigned int len)
;modbus_handler.c,28 :: 		unsigned int crc = 0xFFFF;
; crc start address is: 2 (W1)
0x03E8	0x2FFFF1  	MOV	#65535, W1
;modbus_handler.c,32 :: 		for(pos = 0; pos < len; pos++)
; pos start address is: 6 (W3)
0x03EA	0xEF2006  	CLR	W3
; crc end address is: 2 (W1)
; pos end address is: 6 (W3)
L_modbus_handler_mb_crc160:
; pos start address is: 6 (W3)
; crc start address is: 2 (W1)
0x03EC	0xE1180B  	CP	W3, W11
0x03EE	0x310014  	BRA GEU	L_modbus_handler_mb_crc161
L_modbus_handler_mb_crc1659:
;modbus_handler.c,34 :: 		crc^= (unsigned int)buf[pos];
0x03F0	0x450003  	ADD	W10, W3, W0
0x03F2	0xFB8010  	ZE	[W0], W0
; crc start address is: 8 (W4)
0x03F4	0x688200  	XOR	W1, W0, W4
; crc end address is: 2 (W1)
;modbus_handler.c,35 :: 		for(i=0; i <8 ; i++)
; i start address is: 4 (W2)
0x03F6	0xEF2004  	CLR	W2
; crc end address is: 8 (W4)
; i end address is: 4 (W2)
; pos end address is: 6 (W3)
L_modbus_handler_mb_crc163:
; i start address is: 4 (W2)
; crc start address is: 8 (W4)
; pos start address is: 6 (W3)
0x03F8	0xE11468  	CP.B	W2, #8
0x03FA	0x31000B  	BRA GEU	L_modbus_handler_mb_crc164
L_modbus_handler_mb_crc1660:
;modbus_handler.c,37 :: 		if (crc & 0x0001) crc = (crc >> 1) ^ 0xA001;
0x03FC	0xAE0008  	BTSS	W4, #0
0x03FE	0x370004  	BRA	L_modbus_handler_mb_crc166
0x0400	0xDE20C1  	LSR	W4, #1, W1
; crc end address is: 8 (W4)
0x0402	0x2A0010  	MOV	#40961, W0
; crc start address is: 8 (W4)
0x0404	0x688200  	XOR	W1, W0, W4
0x0406	0x370003  	BRA	L_modbus_handler_mb_crc167
L_modbus_handler_mb_crc166:
;modbus_handler.c,38 :: 		else      crc >>= 1;
0x0408	0xDE2041  	LSR	W4, #1, W0
; crc end address is: 8 (W4)
; crc start address is: 2 (W1)
0x040A	0x780080  	MOV	W0, W1
; crc end address is: 2 (W1)
0x040C	0x780201  	MOV	W1, W4
L_modbus_handler_mb_crc167:
;modbus_handler.c,35 :: 		for(i=0; i <8 ; i++)
; crc start address is: 8 (W4)
0x040E	0xEC6004  	INC.B	W2
;modbus_handler.c,39 :: 		}
; i end address is: 4 (W2)
0x0410	0x37FFF3  	BRA	L_modbus_handler_mb_crc163
L_modbus_handler_mb_crc164:
;modbus_handler.c,32 :: 		for(pos = 0; pos < len; pos++)
0x0412	0xEC2006  	INC	W3
;modbus_handler.c,40 :: 		}
0x0414	0x780084  	MOV	W4, W1
; crc end address is: 8 (W4)
; pos end address is: 6 (W3)
0x0416	0x37FFEA  	BRA	L_modbus_handler_mb_crc160
L_modbus_handler_mb_crc161:
;modbus_handler.c,41 :: 		return crc;
; crc start address is: 2 (W1)
0x0418	0x780001  	MOV	W1, W0
; crc end address is: 2 (W1)
;modbus_handler.c,42 :: 		}
L_end_mb_crc16:
0x041A	0x060000  	RETURN
; end of modbus_handler_mb_crc16
modbus_handler_handle_fc03:
;modbus_handler.c,115 :: 		static unsigned int handle_fc03(unsigned char *req, unsigned int req_len)
;modbus_handler.c,122 :: 		start = (req[2] << 8) | req[3];
0x0328	0x781F8A  	PUSH	W10
0x032A	0x781F8B  	PUSH	W11
0x032C	0x781F8C  	PUSH	W12
0x032E	0x450062  	ADD	W10, #2, W0
0x0330	0x784010  	MOV.B	[W0], W0
0x0332	0xFB8000  	ZE	W0, W0
0x0334	0xDD00C8  	SL	W0, #8, W1
0x0336	0x450063  	ADD	W10, #3, W0
0x0338	0xFB8010  	ZE	[W0], W0
; start start address is: 8 (W4)
0x033A	0x708200  	IOR	W1, W0, W4
;modbus_handler.c,123 :: 		qty = (req[4] <<8) | req[5];
0x033C	0x450064  	ADD	W10, #4, W0
0x033E	0x784010  	MOV.B	[W0], W0
0x0340	0xFB8000  	ZE	W0, W0
0x0342	0xDD00C8  	SL	W0, #8, W1
0x0344	0x450065  	ADD	W10, #5, W0
0x0346	0xFB8010  	ZE	[W0], W0
; qty start address is: 6 (W3)
0x0348	0x708180  	IOR	W1, W0, W3
;modbus_handler.c,127 :: 		if (req_len != 8) return build_exception(req[0], req[1], MB_EX_ILLEGAL_VALUE);
0x034A	0xE15868  	CP	W11, #8
0x034C	0x320006  	BRA Z	L_modbus_handler_handle_fc0313
L_modbus_handler_handle_fc0374:
; qty end address is: 6 (W3)
; start end address is: 8 (W4)
0x034E	0x450061  	ADD	W10, #1, W0
0x0350	0xB3C03C  	MOV.B	#3, W12
0x0352	0x784590  	MOV.B	[W0], W11
0x0354	0x78451A  	MOV.B	[W10], W10
0x0356	0x07FF92  	RCALL	modbus_handler_build_exception
0x0358	0x37003D  	BRA	L_end_handle_fc03
L_modbus_handler_handle_fc0313:
;modbus_handler.c,128 :: 		if ((start + qty) > MB_HREG_COUNT) return build_exception(req[0], req[1], MB_EX_ILLEGAL_ADDRESS);
; start start address is: 8 (W4)
; qty start address is: 6 (W3)
0x035A	0x420083  	ADD	W4, W3, W1
0x035C	0x200400  	MOV	#64, W0
0x035E	0xE10800  	CP	W1, W0
0x0360	0x360006  	BRA LEU	L_modbus_handler_handle_fc0314
L_modbus_handler_handle_fc0375:
; qty end address is: 6 (W3)
; start end address is: 8 (W4)
0x0362	0x450061  	ADD	W10, #1, W0
0x0364	0xB3C02C  	MOV.B	#2, W12
0x0366	0x784590  	MOV.B	[W0], W11
0x0368	0x78451A  	MOV.B	[W10], W10
0x036A	0x07FF88  	RCALL	modbus_handler_build_exception
0x036C	0x370033  	BRA	L_end_handle_fc03
L_modbus_handler_handle_fc0314:
;modbus_handler.c,130 :: 		tx_buf[0] = req[0];
; start start address is: 8 (W4)
; qty start address is: 6 (W3)
0x036E	0x78409A  	MOV.B	[W10], W1
0x0370	0x209140  	MOV	#lo_addr(modbus_handler_tx_buf), W0
0x0372	0x784801  	MOV.B	W1, [W0]
;modbus_handler.c,131 :: 		tx_buf[1] = 0x03;
0x0374	0x209151  	MOV	#lo_addr(modbus_handler_tx_buf+1), W1
0x0376	0xB3C030  	MOV.B	#3, W0
0x0378	0x784880  	MOV.B	W0, [W1]
;modbus_handler.c,132 :: 		tx_buf[2] = (unsigned char)(qty *2);
0x037A	0xDD18C1  	SL	W3, #1, W1
0x037C	0x209160  	MOV	#lo_addr(modbus_handler_tx_buf+2), W0
0x037E	0x784801  	MOV.B	W1, [W0]
;modbus_handler.c,134 :: 		idx = 3;
; idx start address is: 10 (W5)
0x0380	0x200035  	MOV	#3, W5
;modbus_handler.c,135 :: 		for (i=0; i<qty; i++)
; i start address is: 4 (W2)
0x0382	0xEF2004  	CLR	W2
; qty end address is: 6 (W3)
; idx end address is: 10 (W5)
; i end address is: 4 (W2)
L_modbus_handler_handle_fc0315:
; i start address is: 4 (W2)
; idx start address is: 10 (W5)
; qty start address is: 6 (W3)
; start start address is: 8 (W4)
; start end address is: 8 (W4)
0x0384	0xE11003  	CP	W2, W3
0x0386	0x310014  	BRA GEU	L_modbus_handler_handle_fc0316
L_modbus_handler_handle_fc0376:
; start end address is: 8 (W4)
;modbus_handler.c,137 :: 		unsigned int v = mb_hregs[start + i];
; start start address is: 8 (W4)
0x0388	0x420002  	ADD	W4, W2, W0
0x038A	0xDD00C1  	SL	W0, #1, W1
0x038C	0x20A140  	MOV	#lo_addr(_mb_hregs), W0
0x038E	0x400001  	ADD	W0, W1, W0
0x0390	0x780010  	MOV	[W0], W0
; v start address is: 12 (W6)
0x0392	0x780300  	MOV	W0, W6
;modbus_handler.c,138 :: 		tx_buf[idx++] = (unsigned char)(v>>8);
0x0394	0x209140  	MOV	#lo_addr(modbus_handler_tx_buf), W0
0x0396	0x400085  	ADD	W0, W5, W1
0x0398	0xDE3048  	LSR	W6, #8, W0
0x039A	0x784880  	MOV.B	W0, [W1]
0x039C	0x4280E1  	ADD	W5, #1, W1
0x039E	0x780281  	MOV	W1, W5
;modbus_handler.c,139 :: 		tx_buf[idx++] = (unsigned char)(v & 0xFF);
0x03A0	0x209140  	MOV	#lo_addr(modbus_handler_tx_buf), W0
0x03A2	0x400081  	ADD	W0, W1, W1
0x03A4	0x200FF0  	MOV	#255, W0
0x03A6	0x630000  	AND	W6, W0, W0
; v end address is: 12 (W6)
0x03A8	0x784880  	MOV.B	W0, [W1]
0x03AA	0xEC200A  	INC	W5
;modbus_handler.c,135 :: 		for (i=0; i<qty; i++)
0x03AC	0xEC2004  	INC	W2
;modbus_handler.c,140 :: 		}
; qty end address is: 6 (W3)
; start end address is: 8 (W4)
; i end address is: 4 (W2)
0x03AE	0x37FFEA  	BRA	L_modbus_handler_handle_fc0315
L_modbus_handler_handle_fc0316:
;modbus_handler.c,143 :: 		unsigned int crc = mb_crc16(tx_buf, idx);
0x03B0	0xBE9F8A  	PUSH.D	W10
0x03B2	0x780585  	MOV	W5, W11
0x03B4	0x20914A  	MOV	#lo_addr(modbus_handler_tx_buf), W10
0x03B6	0x070018  	RCALL	modbus_handler_mb_crc16
0x03B8	0xBE054F  	POP.D	W10
; crc start address is: 6 (W3)
0x03BA	0x780180  	MOV	W0, W3
;modbus_handler.c,144 :: 		tx_buf[idx++] = (unsigned char)(crc & 0xFF);
0x03BC	0x209141  	MOV	#lo_addr(modbus_handler_tx_buf), W1
0x03BE	0x408105  	ADD	W1, W5, W2
0x03C0	0x200FF1  	MOV	#255, W1
0x03C2	0x600001  	AND	W0, W1, W0
0x03C4	0x784900  	MOV.B	W0, [W2]
0x03C6	0x4280E1  	ADD	W5, #1, W1
; idx end address is: 10 (W5)
; idx start address is: 4 (W2)
0x03C8	0x780101  	MOV	W1, W2
;modbus_handler.c,145 :: 		tx_buf[idx++] = (unsigned char)(crc >>8);
0x03CA	0x209140  	MOV	#lo_addr(modbus_handler_tx_buf), W0
0x03CC	0x400081  	ADD	W0, W1, W1
0x03CE	0xDE1848  	LSR	W3, #8, W0
; crc end address is: 6 (W3)
0x03D0	0x784880  	MOV.B	W0, [W1]
0x03D2	0x410061  	ADD	W2, #1, W0
; idx end address is: 4 (W2)
;modbus_handler.c,147 :: 		return idx;
;modbus_handler.c,148 :: 		}
;modbus_handler.c,147 :: 		return idx;
;modbus_handler.c,148 :: 		}
L_end_handle_fc03:
0x03D4	0x78064F  	POP	W12
0x03D6	0x7805CF  	POP	W11
0x03D8	0x78054F  	POP	W10
0x03DA	0x060000  	RETURN
; end of modbus_handler_handle_fc03
modbus_handler_build_exception:
;modbus_handler.c,100 :: 		unsigned char excode)
;modbus_handler.c,102 :: 		tx_buf[0] = addr;
0x027C	0x781F8A  	PUSH	W10
0x027E	0x781F8B  	PUSH	W11
0x0280	0x209140  	MOV	#lo_addr(modbus_handler_tx_buf), W0
0x0282	0x78480A  	MOV.B	W10, [W0]
;modbus_handler.c,103 :: 		tx_buf[1] = func | 0x80;
0x0284	0xB3C801  	MOV.B	#128, W1
0x0286	0x209150  	MOV	#lo_addr(modbus_handler_tx_buf+1), W0
0x0288	0x75C801  	IOR.B	W11, W1, [W0]
;modbus_handler.c,104 :: 		tx_buf[2] = excode;
0x028A	0x209160  	MOV	#lo_addr(modbus_handler_tx_buf+2), W0
0x028C	0x78480C  	MOV.B	W12, [W0]
;modbus_handler.c,107 :: 		unsigned int crc = mb_crc16(tx_buf, 3);
0x028E	0x20003B  	MOV	#3, W11
0x0290	0x20914A  	MOV	#lo_addr(modbus_handler_tx_buf), W10
0x0292	0x0700AA  	RCALL	modbus_handler_mb_crc16
;modbus_handler.c,108 :: 		tx_buf[3] = (unsigned char)(crc & 0xFF);
0x0294	0xB3CFF2  	MOV.B	#255, W2
0x0296	0x209171  	MOV	#lo_addr(modbus_handler_tx_buf+3), W1
0x0298	0x604882  	AND.B	W0, W2, [W1]
0x029A	0x209172  	MOV	#lo_addr(modbus_handler_tx_buf+3), W2
0x029C	0x209171  	MOV	#lo_addr(modbus_handler_tx_buf+3), W1
0x029E	0x784911  	MOV.B	[W1], [W2]
;modbus_handler.c,109 :: 		tx_buf[4] = (unsigned char)(crc >> 8);
0x02A0	0xDE00C8  	LSR	W0, #8, W1
0x02A2	0x209180  	MOV	#lo_addr(modbus_handler_tx_buf+4), W0
0x02A4	0x784801  	MOV.B	W1, [W0]
;modbus_handler.c,111 :: 		return 5;
0x02A6	0x200050  	MOV	#5, W0
;modbus_handler.c,112 :: 		}
;modbus_handler.c,111 :: 		return 5;
;modbus_handler.c,112 :: 		}
L_end_build_exception:
0x02A8	0x7805CF  	POP	W11
0x02AA	0x78054F  	POP	W10
0x02AC	0x060000  	RETURN
; end of modbus_handler_build_exception
modbus_handler_handle_fc06:
;modbus_handler.c,150 :: 		static unsigned int handle_fc06(unsigned char *req, unsigned int req_len)
;modbus_handler.c,158 :: 		if (req_len != 8) return build_exception(req[0], req[1], MB_EX_ILLEGAL_VALUE);
0x041C	0x781F8A  	PUSH	W10
0x041E	0x781F8B  	PUSH	W11
0x0420	0x781F8C  	PUSH	W12
0x0422	0xE15868  	CP	W11, #8
0x0424	0x320006  	BRA Z	L_modbus_handler_handle_fc0618
L_modbus_handler_handle_fc0678:
0x0426	0x450061  	ADD	W10, #1, W0
0x0428	0xB3C03C  	MOV.B	#3, W12
0x042A	0x784590  	MOV.B	[W0], W11
0x042C	0x78451A  	MOV.B	[W10], W10
0x042E	0x07FF26  	RCALL	modbus_handler_build_exception
0x0430	0x370035  	BRA	L_end_handle_fc06
L_modbus_handler_handle_fc0618:
;modbus_handler.c,160 :: 		reg = be16(req[2], req[3]); //be16 converts the  two bytes of the array into start register
0x0432	0x4500E3  	ADD	W10, #3, W1
0x0434	0x450062  	ADD	W10, #2, W0
0x0436	0x781F8A  	PUSH	W10
0x0438	0x784591  	MOV.B	[W1], W11
0x043A	0x784510  	MOV.B	[W0], W10
0x043C	0x07FF38  	RCALL	modbus_handler_be16
0x043E	0x78054F  	POP	W10
; reg start address is: 4 (W2)
0x0440	0x780100  	MOV	W0, W2
;modbus_handler.c,161 :: 		val = be16(req[4], req[5]); //be16 coverts
0x0442	0x4500E5  	ADD	W10, #5, W1
0x0444	0x450064  	ADD	W10, #4, W0
0x0446	0x781F8A  	PUSH	W10
0x0448	0x784591  	MOV.B	[W1], W11
0x044A	0x784510  	MOV.B	[W0], W10
0x044C	0x07FF30  	RCALL	modbus_handler_be16
0x044E	0x78054F  	POP	W10
; val start address is: 6 (W3)
0x0450	0x780180  	MOV	W0, W3
;modbus_handler.c,163 :: 		if (reg >= MB_HREG_COUNT)return build_exception(req[0], req[1], MB_EX_ILLEGAL_ADDRESS);
0x0452	0x200400  	MOV	#64, W0
0x0454	0xE11000  	CP	W2, W0
0x0456	0x390006  	BRA LTU	L_modbus_handler_handle_fc0619
L_modbus_handler_handle_fc0679:
; reg end address is: 4 (W2)
; val end address is: 6 (W3)
0x0458	0x450061  	ADD	W10, #1, W0
0x045A	0xB3C02C  	MOV.B	#2, W12
0x045C	0x784590  	MOV.B	[W0], W11
0x045E	0x78451A  	MOV.B	[W10], W10
0x0460	0x07FF0D  	RCALL	modbus_handler_build_exception
0x0462	0x37001C  	BRA	L_end_handle_fc06
L_modbus_handler_handle_fc0619:
;modbus_handler.c,165 :: 		mb_hregs[reg] = val;
; val start address is: 6 (W3)
; reg start address is: 4 (W2)
0x0464	0xDD10C1  	SL	W2, #1, W1
; reg end address is: 4 (W2)
0x0466	0x20A140  	MOV	#lo_addr(_mb_hregs), W0
0x0468	0x400001  	ADD	W0, W1, W0
0x046A	0x780803  	MOV	W3, [W0]
; val end address is: 6 (W3)
;modbus_handler.c,167 :: 		for(i = 0; i<6; i++) // copying the request into the tx buffer
; i start address is: 4 (W2)
0x046C	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_modbus_handler_handle_fc0620:
; i start address is: 4 (W2)
0x046E	0xE11066  	CP	W2, #6
0x0470	0x310006  	BRA GEU	L_modbus_handler_handle_fc0621
L_modbus_handler_handle_fc0680:
;modbus_handler.c,169 :: 		tx_buf[i] = req[i];
0x0472	0x209140  	MOV	#lo_addr(modbus_handler_tx_buf), W0
0x0474	0x400082  	ADD	W0, W2, W1
0x0476	0x450002  	ADD	W10, W2, W0
0x0478	0x784890  	MOV.B	[W0], [W1]
;modbus_handler.c,167 :: 		for(i = 0; i<6; i++) // copying the request into the tx buffer
0x047A	0xEC2004  	INC	W2
;modbus_handler.c,170 :: 		}
; i end address is: 4 (W2)
0x047C	0x37FFF8  	BRA	L_modbus_handler_handle_fc0620
L_modbus_handler_handle_fc0621:
;modbus_handler.c,173 :: 		unsigned int crc = mb_crc16(tx_buf, 6);
0x047E	0xBE9F8A  	PUSH.D	W10
0x0480	0x20006B  	MOV	#6, W11
0x0482	0x20914A  	MOV	#lo_addr(modbus_handler_tx_buf), W10
0x0484	0x07FFB1  	RCALL	modbus_handler_mb_crc16
0x0486	0xBE054F  	POP.D	W10
;modbus_handler.c,174 :: 		tx_buf[6] = (unsigned char)(crc & 0xFF); // CRC LO
0x0488	0xB3CFF2  	MOV.B	#255, W2
0x048A	0x2091A1  	MOV	#lo_addr(modbus_handler_tx_buf+6), W1
0x048C	0x604882  	AND.B	W0, W2, [W1]
0x048E	0x2091A2  	MOV	#lo_addr(modbus_handler_tx_buf+6), W2
0x0490	0x2091A1  	MOV	#lo_addr(modbus_handler_tx_buf+6), W1
0x0492	0x784911  	MOV.B	[W1], [W2]
;modbus_handler.c,175 :: 		tx_buf[7] = (unsigned char)(crc >> 8);   // CRC HI
0x0494	0xDE00C8  	LSR	W0, #8, W1
0x0496	0x2091B0  	MOV	#lo_addr(modbus_handler_tx_buf+7), W0
0x0498	0x784801  	MOV.B	W1, [W0]
;modbus_handler.c,177 :: 		return 8;
0x049A	0x200080  	MOV	#8, W0
;modbus_handler.c,179 :: 		}
;modbus_handler.c,177 :: 		return 8;
;modbus_handler.c,179 :: 		}
L_end_handle_fc06:
0x049C	0x78064F  	POP	W12
0x049E	0x7805CF  	POP	W11
0x04A0	0x78054F  	POP	W10
0x04A2	0x060000  	RETURN
; end of modbus_handler_handle_fc06
modbus_handler_be16:
;modbus_handler.c,45 :: 		static unsigned int be16(unsigned char hi, unsigned char lo)
;modbus_handler.c,47 :: 		return (((unsigned int)hi) <<8) | (unsigned int)lo;
0x02AE	0xFB800A  	ZE	W10, W0
0x02B0	0xDD00C8  	SL	W0, #8, W1
0x02B2	0xFB800B  	ZE	W11, W0
0x02B4	0x708000  	IOR	W1, W0, W0
;modbus_handler.c,48 :: 		}
L_end_be16:
0x02B6	0x060000  	RETURN
; end of modbus_handler_be16
_RS485_SendBytes:
;hardware_setup.c,66 :: 		void RS485_SendBytes(unsigned char *buf, unsigned int len)
;hardware_setup.c,70 :: 		RS485_SetTxMode();
0x05EC	0x07FE8E  	RCALL	_RS485_SetTxMode
;hardware_setup.c,72 :: 		for(i = 0; i < len; i++)
; i start address is: 2 (W1)
0x05EE	0xEF2002  	CLR	W1
; i end address is: 2 (W1)
L_RS485_SendBytes10:
; i start address is: 2 (W1)
0x05F0	0xE1080B  	CP	W1, W11
0x05F2	0x310007  	BRA GEU	L_RS485_SendBytes11
L__RS485_SendBytes24:
;hardware_setup.c,74 :: 		UART1_Write(buf[i]);
0x05F4	0x450001  	ADD	W10, W1, W0
0x05F6	0x781F8A  	PUSH	W10
0x05F8	0xFB8510  	ZE	[W0], W10
0x05FA	0x07FE8C  	RCALL	_UART1_Write
0x05FC	0x78054F  	POP	W10
;hardware_setup.c,72 :: 		for(i = 0; i < len; i++)
0x05FE	0xEC2002  	INC	W1
;hardware_setup.c,75 :: 		}
; i end address is: 2 (W1)
0x0600	0x37FFF7  	BRA	L_RS485_SendBytes10
L_RS485_SendBytes11:
;hardware_setup.c,76 :: 		while (U1STAbits.TRMT == 0) {/*waiting until register empty*/}
L_RS485_SendBytes13:
0x0602	0xAF0223  	BTSC	U1STAbits, #8
0x0604	0x370001  	BRA	L_RS485_SendBytes14
0x0606	0x37FFFD  	BRA	L_RS485_SendBytes13
L_RS485_SendBytes14:
;hardware_setup.c,78 :: 		RS485_SetRxMode();
0x0608	0x07FF4D  	RCALL	_RS485_SetRxMode
;hardware_setup.c,79 :: 		}
L_end_RS485_SendBytes:
0x060A	0x060000  	RETURN
; end of _RS485_SendBytes
_RS485_SetTxMode:
;hardware_setup.c,29 :: 		void RS485_SetTxMode(void)  //transmitting
;hardware_setup.c,31 :: 		RS485_DE_LAT = RS485_DE_TX_LEVEL;
0x030A	0xA802EC  	BSET	LATF0_bit, BitPos(LATF0_bit+0)
;hardware_setup.c,32 :: 		if (RS485_DE_SETTLE_US) Delay_us(RS485_DE_SETTLE_US);
0x030C	0x200147  	MOV	#20, W7
L_RS485_SetTxMode1:
0x030E	0xED200E  	DEC	W7
0x0310	0x3AFFFE  	BRA NZ	L_RS485_SetTxMode1
;hardware_setup.c,33 :: 		}
L_end_RS485_SetTxMode:
0x0312	0x060000  	RETURN
; end of _RS485_SetTxMode
_UART1_Write:
0x0314	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,86 :: 		
;__Lib_UART_1234_p24_p33.c,87 :: 		
L_UART1_Write0:
0x0316	0xAF0223  	BTSC	U1STA, #8
0x0318	0x370001  	BRA	L_UART1_Write1
0x031A	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_1234_p24_p33.c,88 :: 		
0x031C	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_1234_p24_p33.c,89 :: 		
L_end_UART1_Write:
0x031E	0xFA8000  	ULNK
0x0320	0x060000  	RETURN
; end of _UART1_Write
0x081C	0x20800A  	MOV	#2048, W10
0x081E	0x20000B  	MOV	#0, W11
0x0820	0x090149  	REPEAT	#329
0x0822	0x781D0B  	MOV	W11, [W10++]
0x0824	0x060000  	RETURN
0x0826	0x208001  	MOV	#lo_addr(modbus_handler_gap_ticks), W1
0x0828	0x280080  	MOV	#32776, W0
0x082A	0x090000  	REPEAT	#0
0x082C	0x7818B0  	MOV	[W0++], [W1++]
0x082E	0x7858B0  	MOV.B	[W0++], [W1++]
0x0830	0x208041  	MOV	#lo_addr(modbus_handler_rx_len), W1
0x0832	0x280000  	MOV	#32768, W0
0x0834	0x090003  	REPEAT	#3
0x0836	0x7818B0  	MOV	[W0++], [W1++]
0x0838	0x060000  	RETURN
;modbus_handler.c,0 :: ?ICSmodbus_handler_rx_len [2]
0x8000	0x0000 ;?ICSmodbus_handler_rx_len+0
; end of ?ICSmodbus_handler_rx_len
;modbus_handler.c,0 :: ?ICSmodbus_handler_mb_baud [4]
0x8002	0x4B00 ;?ICSmodbus_handler_mb_baud+0
0x8004	0x0000 ;?ICSmodbus_handler_mb_baud+2
; end of ?ICSmodbus_handler_mb_baud
;modbus_handler.c,0 :: ?ICSmodbus_handler_gap_threshold [2]
0x8006	0x0000 ;?ICSmodbus_handler_gap_threshold+0
; end of ?ICSmodbus_handler_gap_threshold
;modbus_handler.c,0 :: ?ICSmodbus_handler_gap_ticks [2]
0x8008	0x0000 ;?ICSmodbus_handler_gap_ticks+0
; end of ?ICSmodbus_handler_gap_ticks
;modbus_handler.c,0 :: ?ICSmodbus_handler_mb_slave_id [1]
0x800A	0x02 ;?ICSmodbus_handler_mb_slave_id+0
; end of ?ICSmodbus_handler_mb_slave_id
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    __Multiply_32x32
0x0212      [14]    _Delay_100ms
0x0220       [4]    _Get_Fosc_Per_Cyc
0x0224      [88]    __Modulus_32x32
0x027C      [50]    modbus_handler_build_exception
0x02AE      [10]    modbus_handler_be16
0x02B8      [82]    __Divide_32x32
0x030A      [10]    _RS485_SetTxMode
0x0314      [14]    _UART1_Write
0x0322       [6]    _Get_Fosc_kHz
0x0328     [180]    modbus_handler_handle_fc03
0x03DC      [12]    _UART1_Read
0x03E8      [52]    modbus_handler_mb_crc16
0x041C     [136]    modbus_handler_handle_fc06
0x04A4      [10]    _RS485_SetRxMode
0x04AE      [60]    hardware_setup_rs485_pps_init_uart1
0x04EA     [258]    _UART1_Init
0x05EC      [32]    _RS485_SendBytes
0x060C     [146]    modbus_handler_process_frame
0x069E      [52]    modbus_handler_compute_gap_threshold_ms
0x06D2      [22]    _RS485_Init
0x06E8      [16]    _RS485_ByteAvailable
0x06F8      [14]    modbus_handler_gap_tick_1ms
0x0706      [12]    _RS485_ReadByte
0x0712      [16]    _Board_Init
0x0722     [108]    _MB_Task
0x078E      [84]    _MB_Init
0x07E2      [58]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x080C     [256]    modbus_handler_rx_buf
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x090C       [2]    _UART_Wr_Ptr
0x0220       [2]    U1MODE
0x0228       [2]    U1BRG
0x0226       [2]    U1RXREG
0x090E       [2]    _UART_Rd_Ptr
0x0910       [2]    _UART_Rdy_Ptr
0x0912       [2]    _UART_Tx_Idle_Ptr
0x0742       [2]    OSCCON
0x0742       [2]    OSCCONbits
0x06A4       [2]    RPINR18bits
0x0222       [2]    U1STAbits
0x02EC       [0]    RS485_DE_LAT
0x02EC       [0]    LATF0_bit
0x06DE       [2]    RPOR15bits
0x0914     [256]    modbus_handler_tx_buf
0x0803       [1]    modbus_handler_receiving
0x02E8       [0]    RS485_DE_TRIS
0x02E8       [0]    TRISF0_bit
0x0A14     [128]    _mb_hregs
0x0800       [2]    modbus_handler_gap_ticks
0x0802       [1]    modbus_handler_mb_slave_id
0x0804       [2]    modbus_handler_rx_len
0x0806       [4]    modbus_handler_mb_baud
0x080A       [2]    modbus_handler_gap_threshold
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0014       [1]    FARG_modbus_handler_build_exception_addr
0x0016       [1]    FARG_modbus_handler_build_exception_func
0x0018       [1]    FARG_modbus_handler_build_exception_excode
0x0014       [1]    FARG_modbus_handler_be16_hi
0x0016       [1]    FARG_modbus_handler_be16_lo
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_modbus_handler_handle_fc03_req
0x0016       [2]    FARG_modbus_handler_handle_fc03_req_len
0x0014       [2]    FARG_modbus_handler_mb_crc16_buf
0x0016       [2]    FARG_modbus_handler_mb_crc16_len
0x0014       [2]    FARG_modbus_handler_handle_fc06_req
0x0016       [2]    FARG_modbus_handler_handle_fc06_req_len
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [2]    FARG_RS485_SendBytes_buf
0x0016       [2]    FARG_RS485_SendBytes_len
0x0014       [2]    FARG_modbus_handler_process_frame_frame
0x0016       [2]    FARG_modbus_handler_process_frame_len
0x0014       [4]    FARG_modbus_handler_compute_gap_threshold_ms_baud
0x0014       [4]    FARG_RS485_Init_baud
0x0742       [2]    OSCCON
0x0014       [1]    FARG_MB_Init_slave_id
0x0016       [4]    FARG_MB_Init_baud
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000       [2]    ?ICSmodbus_handler_rx_len
0x8002       [4]    ?ICSmodbus_handler_mb_baud
0x8006       [2]    ?ICSmodbus_handler_gap_threshold
0x8008       [2]    ?ICSmodbus_handler_gap_ticks
0x800A       [1]    ?ICSmodbus_handler_mb_slave_id
