5 14 fd81 11 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (assign4.vcd) 2 -o (assign4.cdd) 2 -v (assign4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 assign4.v 9 37 1 
2 1 15 15 110015 9 1 100c 0 0 1 1 clock
2 2 15 15 90015 e 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 16 16 70007 2 1 100c 0 0 1 1 b
2 4 16 16 20002 0 1 1410 0 0 1 1 a
2 5 16 16 20007 4 38 e 3 4
2 6 18 18 c000c 2 1 100c 0 0 1 1 a
2 7 18 18 b000b 2 1b 100c 6 0 1 18 0 1 1 1 0 0
2 8 18 18 70007 0 1 1410 0 0 1 1 c
2 9 18 18 7000c 3 35 e 7 8
2 10 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 11 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 11 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 12 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 clock 4 13 1070005 1 0 0 0 1 17 0 1 0 1 1 0
4 5 6 2 2
4 2 1 5 0
4 9 f 9 9
4 10 1 0 0
3 1 main.u$0 "main.u$0" 0 assign4.v 20 30 1 
3 1 main.u$1 "main.u$1" 0 assign4.v 32 35 1 
2 11 33 33 9000c 1 0 21004 0 0 1 16 0 0
2 12 33 33 10005 0 1 1410 0 0 1 1 clock
2 13 33 33 1000c 1 37 16 11 12
2 14 34 34 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 15 34 34 b000b 1 0 1008 0 0 32 48 2 0
2 16 34 34 9000c 11 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 34 34 17001b 8 1 101c 0 0 1 1 clock
2 18 34 34 160016 8 1b 102c 17 0 1 18 0 1 1 1 0 0
2 19 34 34 e0012 0 1 1410 0 0 1 1 clock
2 20 34 34 e001b 8 37 3e 18 19
4 20 6 16 16
4 16 0 20 0
4 14 0 0 16
4 13 11 14 14
