

================================================================
== Vitis HLS Report for 'hash_controller'
================================================================
* Date:           Fri Apr  1 01:11:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        hash_controller
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.621 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  67108877|  67108877|  0.149 sec|  0.149 sec|  67108878|  67108878|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+----------+----------+-----------+-----------+----------+----------+----------+
        |                 |       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
        |     Instance    | Module|    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
        +-----------------+-------+----------+----------+-----------+-----------+----------+----------+----------+
        |grp_pass_fu_180  |pass   |  67108874|  67108874|  0.149 sec|  0.149 sec|  67108875|  67108875|  dataflow|
        +-----------------+-------+----------+----------+-----------+-----------+----------+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      14|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       64|     -|    16151|    9020|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     134|    -|
|Register             |        -|     -|     1289|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       64|     0|    17440|    9168|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        4|     0|        2|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        2|     0|        1|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+-------+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|   1373|  2606|    0|
    |grp_pass_fu_180  |pass           |        0|   0|  11254|  2206|    0|
    |rd_0_m_axi_U     |rd_0_m_axi     |       16|   0|    881|  1052|    0|
    |rd_1_m_axi_U     |rd_1_m_axi     |       16|   0|    881|  1052|    0|
    |wr_0_m_axi_U     |wr_0_m_axi     |       16|   0|    881|  1052|    0|
    |wr_1_m_axi_U     |wr_1_m_axi     |       16|   0|    881|  1052|    0|
    +-----------------+---------------+---------+----+-------+------+-----+
    |Total            |               |       64|   0|  16151|  9020|    0|
    +-----------------+---------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |grp_pass_fu_180_golden_fifo_0_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_pass_fu_180_golden_fifo_1_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_pass_fu_180_ingress_0_TREADY      |       and|   0|  0|   2|           1|           1|
    |grp_pass_fu_180_ingress_1_TREADY      |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_pass_fu_180_ap_done       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_pass_fu_180_ap_ready      |        or|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  14|           7|           7|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |egress_0_TREADY_int_regslice  |   9|          2|    1|          2|
    |egress_1_TREADY_int_regslice  |   9|          2|    1|          2|
    |rd_0_ARVALID                  |   9|          2|    1|          2|
    |rd_0_RREADY                   |   9|          2|    1|          2|
    |rd_1_ARVALID                  |   9|          2|    1|          2|
    |rd_1_RREADY                   |   9|          2|    1|          2|
    |wr_0_AWVALID                  |   9|          2|    1|          2|
    |wr_0_BREADY                   |   9|          2|    1|          2|
    |wr_0_WVALID                   |   9|          2|    1|          2|
    |wr_1_AWVALID                  |   9|          2|    1|          2|
    |wr_1_BREADY                   |   9|          2|    1|          2|
    |wr_1_WVALID                   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 134|         29|   13|         29|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    4|   0|    4|          0|
    |ap_sync_reg_grp_pass_fu_180_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_pass_fu_180_ap_ready  |    1|   0|    1|          0|
    |block_header_read_reg_249             |  512|   0|  512|          0|
    |first_read_reg_259                    |    1|   0|    1|          0|
    |grp_pass_fu_180_ap_start_reg          |    1|   0|    1|          0|
    |last_read_reg_254                     |    1|   0|    1|          0|
    |rd_0_offset_read_reg_279              |   64|   0|   64|          0|
    |rd_1_offset_read_reg_274              |   64|   0|   64|          0|
    |target_read_reg_244                   |  512|   0|  512|          0|
    |wr_0_offset_read_reg_269              |   64|   0|   64|          0|
    |wr_1_offset_read_reg_264              |   64|   0|   64|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1289|   0| 1289|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|     hash_controller|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     hash_controller|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     hash_controller|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     hash_controller|  return value|
|m_axi_rd_0_AWVALID     |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWREADY     |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWADDR      |  out|   64|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWID        |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWLEN       |  out|    8|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWSIZE      |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWBURST     |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWLOCK      |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWCACHE     |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWPROT      |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWQOS       |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWREGION    |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWUSER      |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WVALID      |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WREADY      |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WDATA       |  out|  256|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WSTRB       |  out|   32|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WLAST       |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WID         |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WUSER       |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARVALID     |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARREADY     |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARADDR      |  out|   64|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARID        |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARLEN       |  out|    8|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARSIZE      |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARBURST     |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARLOCK      |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARCACHE     |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARPROT      |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARQOS       |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARREGION    |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARUSER      |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RVALID      |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RREADY      |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RDATA       |   in|  256|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RLAST       |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RID         |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RUSER       |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RRESP       |   in|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BVALID      |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BREADY      |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BRESP       |   in|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BID         |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BUSER       |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_1_AWVALID     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWREADY     |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWADDR      |  out|   64|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWID        |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWLEN       |  out|    8|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWSIZE      |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWBURST     |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWLOCK      |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWCACHE     |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWPROT      |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWQOS       |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWREGION    |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWUSER      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WVALID      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WREADY      |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WDATA       |  out|  256|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WSTRB       |  out|   32|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WLAST       |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WID         |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WUSER       |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARVALID     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARREADY     |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARADDR      |  out|   64|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARID        |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARLEN       |  out|    8|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARSIZE      |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARBURST     |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARLOCK      |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARCACHE     |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARPROT      |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARQOS       |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARREGION    |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARUSER      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RVALID      |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RREADY      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RDATA       |   in|  256|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RLAST       |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RID         |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RUSER       |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RRESP       |   in|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BVALID      |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BREADY      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BRESP       |   in|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BID         |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BUSER       |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_wr_0_AWVALID     |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWREADY     |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWADDR      |  out|   64|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWID        |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWLEN       |  out|    8|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWSIZE      |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWBURST     |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWLOCK      |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWCACHE     |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWPROT      |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWQOS       |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWREGION    |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWUSER      |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WVALID      |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WREADY      |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WDATA       |  out|  256|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WSTRB       |  out|   32|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WLAST       |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WID         |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WUSER       |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARVALID     |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARREADY     |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARADDR      |  out|   64|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARID        |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARLEN       |  out|    8|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARSIZE      |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARBURST     |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARLOCK      |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARCACHE     |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARPROT      |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARQOS       |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARREGION    |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARUSER      |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RVALID      |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RREADY      |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RDATA       |   in|  256|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RLAST       |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RID         |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RUSER       |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RRESP       |   in|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BVALID      |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BREADY      |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BRESP       |   in|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BID         |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BUSER       |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_1_AWVALID     |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWREADY     |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWADDR      |  out|   64|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWID        |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWLEN       |  out|    8|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWSIZE      |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWBURST     |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWLOCK      |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWCACHE     |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWPROT      |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWQOS       |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWREGION    |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWUSER      |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WVALID      |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WREADY      |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WDATA       |  out|  256|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WSTRB       |  out|   32|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WLAST       |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WID         |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WUSER       |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARVALID     |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARREADY     |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARADDR      |  out|   64|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARID        |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARLEN       |  out|    8|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARSIZE      |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARBURST     |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARLOCK      |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARCACHE     |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARPROT      |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARQOS       |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARREGION    |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARUSER      |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RVALID      |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RREADY      |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RDATA       |   in|  256|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RLAST       |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RID         |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RUSER       |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RRESP       |   in|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BVALID      |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BREADY      |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BRESP       |   in|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BID         |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BUSER       |   in|    1|       m_axi|                wr_1|       pointer|
|ingress_0_TDATA        |  out|  512|        axis|  ingress_0_V_data_V|       pointer|
|ingress_0_TVALID       |  out|    1|        axis|  ingress_0_V_dest_V|       pointer|
|ingress_0_TREADY       |   in|    1|        axis|  ingress_0_V_dest_V|       pointer|
|ingress_0_TDEST        |  out|    1|        axis|  ingress_0_V_dest_V|       pointer|
|ingress_0_TKEEP        |  out|   64|        axis|  ingress_0_V_keep_V|       pointer|
|ingress_0_TSTRB        |  out|   64|        axis|  ingress_0_V_strb_V|       pointer|
|ingress_0_TLAST        |  out|    1|        axis|  ingress_0_V_last_V|       pointer|
|ingress_1_TDATA        |  out|  512|        axis|  ingress_1_V_data_V|       pointer|
|ingress_1_TVALID       |  out|    1|        axis|  ingress_1_V_dest_V|       pointer|
|ingress_1_TREADY       |   in|    1|        axis|  ingress_1_V_dest_V|       pointer|
|ingress_1_TDEST        |  out|    1|        axis|  ingress_1_V_dest_V|       pointer|
|ingress_1_TKEEP        |  out|   64|        axis|  ingress_1_V_keep_V|       pointer|
|ingress_1_TSTRB        |  out|   64|        axis|  ingress_1_V_strb_V|       pointer|
|ingress_1_TLAST        |  out|    1|        axis|  ingress_1_V_last_V|       pointer|
|egress_0_TDATA         |   in|  512|        axis|   egress_0_V_data_V|       pointer|
|egress_0_TVALID        |   in|    1|        axis|   egress_0_V_dest_V|       pointer|
|egress_0_TREADY        |  out|    1|        axis|   egress_0_V_dest_V|       pointer|
|egress_0_TDEST         |   in|    1|        axis|   egress_0_V_dest_V|       pointer|
|egress_0_TKEEP         |   in|   64|        axis|   egress_0_V_keep_V|       pointer|
|egress_0_TSTRB         |   in|   64|        axis|   egress_0_V_strb_V|       pointer|
|egress_0_TLAST         |   in|    1|        axis|   egress_0_V_last_V|       pointer|
|egress_1_TDATA         |   in|  512|        axis|   egress_1_V_data_V|       pointer|
|egress_1_TVALID        |   in|    1|        axis|   egress_1_V_dest_V|       pointer|
|egress_1_TREADY        |  out|    1|        axis|   egress_1_V_dest_V|       pointer|
|egress_1_TDEST         |   in|    1|        axis|   egress_1_V_dest_V|       pointer|
|egress_1_TKEEP         |   in|   64|        axis|   egress_1_V_keep_V|       pointer|
|egress_1_TSTRB         |   in|   64|        axis|   egress_1_V_strb_V|       pointer|
|egress_1_TLAST         |   in|    1|        axis|   egress_1_V_last_V|       pointer|
|golden_fifo_0_TDATA    |  out|   32|        axis|       golden_fifo_0|       pointer|
|golden_fifo_0_TVALID   |  out|    1|        axis|       golden_fifo_0|       pointer|
|golden_fifo_0_TREADY   |   in|    1|        axis|       golden_fifo_0|       pointer|
|golden_fifo_1_TDATA    |  out|   32|        axis|       golden_fifo_1|       pointer|
|golden_fifo_1_TVALID   |  out|    1|        axis|       golden_fifo_1|       pointer|
|golden_fifo_1_TREADY   |   in|    1|        axis|       golden_fifo_1|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%target_read = read i512 @_ssdm_op_Read.s_axilite.i512, i512 %target" [hash_controller/hash_controller.cpp:82]   --->   Operation 5 'read' 'target_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%block_header_read = read i512 @_ssdm_op_Read.s_axilite.i512, i512 %block_header" [hash_controller/hash_controller.cpp:82]   --->   Operation 6 'read' 'block_header_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%last_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %last" [hash_controller/hash_controller.cpp:82]   --->   Operation 7 'read' 'last_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%first_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %first" [hash_controller/hash_controller.cpp:82]   --->   Operation 8 'read' 'first_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%wr_1_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wr_1_offset" [hash_controller/hash_controller.cpp:82]   --->   Operation 9 'read' 'wr_1_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%wr_0_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wr_0_offset" [hash_controller/hash_controller.cpp:82]   --->   Operation 10 'read' 'wr_0_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%rd_1_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %rd_1_offset" [hash_controller/hash_controller.cpp:82]   --->   Operation 11 'read' 'rd_1_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%rd_0_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %rd_0_offset" [hash_controller/hash_controller.cpp:82]   --->   Operation 12 'read' 'rd_0_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 13 [2/2] (1.32ns)   --->   "%call_ln100 = call void @pass, i256 %rd_0, i64 %rd_0_offset_read, i256 %rd_1, i64 %rd_1_offset_read, i256 %wr_0, i64 %wr_0_offset_read, i256 %wr_1, i64 %wr_1_offset_read, i512 %ingress_0_V_data_V, i64 %ingress_0_V_keep_V, i64 %ingress_0_V_strb_V, i1 %ingress_0_V_last_V, i1 %ingress_0_V_dest_V, i512 %ingress_1_V_data_V, i64 %ingress_1_V_keep_V, i64 %ingress_1_V_strb_V, i1 %ingress_1_V_last_V, i1 %ingress_1_V_dest_V, i512 %egress_0_V_data_V, i64 %egress_0_V_keep_V, i64 %egress_0_V_strb_V, i1 %egress_0_V_last_V, i1 %egress_0_V_dest_V, i512 %egress_1_V_data_V, i64 %egress_1_V_keep_V, i64 %egress_1_V_strb_V, i1 %egress_1_V_last_V, i1 %egress_1_V_dest_V, i32 %golden_fifo_0, i32 %golden_fifo_1, i1 %first_read, i1 %last_read, i512 %block_header_read, i512 %target_read" [hash_controller/hash_controller.cpp:100]   --->   Operation 13 'call' 'call_ln100' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln100 = call void @pass, i256 %rd_0, i64 %rd_0_offset_read, i256 %rd_1, i64 %rd_1_offset_read, i256 %wr_0, i64 %wr_0_offset_read, i256 %wr_1, i64 %wr_1_offset_read, i512 %ingress_0_V_data_V, i64 %ingress_0_V_keep_V, i64 %ingress_0_V_strb_V, i1 %ingress_0_V_last_V, i1 %ingress_0_V_dest_V, i512 %ingress_1_V_data_V, i64 %ingress_1_V_keep_V, i64 %ingress_1_V_strb_V, i1 %ingress_1_V_last_V, i1 %ingress_1_V_dest_V, i512 %egress_0_V_data_V, i64 %egress_0_V_keep_V, i64 %egress_0_V_strb_V, i1 %egress_0_V_last_V, i1 %egress_0_V_dest_V, i512 %egress_1_V_data_V, i64 %egress_1_V_keep_V, i64 %egress_1_V_strb_V, i1 %egress_1_V_last_V, i1 %egress_1_V_dest_V, i32 %golden_fifo_0, i32 %golden_fifo_1, i1 %first_read, i1 %last_read, i512 %block_header_read, i512 %target_read" [hash_controller/hash_controller.cpp:100]   --->   Operation 14 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rd_0, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %rd_0"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rd_1, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %rd_1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %wr_0, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %wr_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %wr_1, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %wr_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rd_0_offset, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rd_0_offset, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rd_1_offset, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_21, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rd_1_offset, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wr_0_offset, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_22, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wr_0_offset, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wr_1_offset, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wr_1_offset, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ingress_0_V_data_V, i64 %ingress_0_V_keep_V, i64 %ingress_0_V_strb_V, i1 %ingress_0_V_last_V, i1 %ingress_0_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %ingress_0_V_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ingress_0_V_keep_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ingress_0_V_strb_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ingress_0_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ingress_0_V_dest_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ingress_1_V_data_V, i64 %ingress_1_V_keep_V, i64 %ingress_1_V_strb_V, i1 %ingress_1_V_last_V, i1 %ingress_1_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %ingress_1_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ingress_1_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ingress_1_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ingress_1_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ingress_1_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %egress_0_V_data_V, i64 %egress_0_V_keep_V, i64 %egress_0_V_strb_V, i1 %egress_0_V_last_V, i1 %egress_0_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %egress_0_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %egress_0_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %egress_0_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %egress_0_V_last_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %egress_0_V_dest_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %egress_1_V_data_V, i64 %egress_1_V_keep_V, i64 %egress_1_V_strb_V, i1 %egress_1_V_last_V, i1 %egress_1_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %egress_1_V_data_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %egress_1_V_keep_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %egress_1_V_strb_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %egress_1_V_last_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %egress_1_V_dest_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %golden_fifo_0, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %golden_fifo_0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %golden_fifo_1, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %golden_fifo_1"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %first"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %first, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %first, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %last"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %last, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %last, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %block_header"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %block_header, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %block_header, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %target"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %target, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_17, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %target, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [hash_controller/hash_controller.cpp:101]   --->   Operation 73 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rd_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ rd_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wr_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ rd_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ingress_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ golden_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ golden_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ first]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_header]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ target]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
target_read       (read         ) [ 00110]
block_header_read (read         ) [ 00110]
last_read         (read         ) [ 00110]
first_read        (read         ) [ 00110]
wr_1_offset_read  (read         ) [ 00110]
wr_0_offset_read  (read         ) [ 00110]
rd_1_offset_read  (read         ) [ 00110]
rd_0_offset_read  (read         ) [ 00110]
call_ln100        (call         ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
ret_ln101         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rd_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rd_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wr_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wr_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rd_0_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_0_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rd_1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wr_0_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_0_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wr_1_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_1_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ingress_0_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ingress_0_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ingress_0_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ingress_0_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ingress_0_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ingress_1_V_data_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ingress_1_V_keep_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ingress_1_V_strb_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ingress_1_V_last_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ingress_1_V_dest_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="egress_0_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="egress_0_V_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="egress_0_V_strb_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="egress_0_V_last_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="egress_0_V_dest_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="egress_1_V_data_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="egress_1_V_keep_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="egress_1_V_strb_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="egress_1_V_last_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="egress_1_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="golden_fifo_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="golden_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="golden_fifo_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="golden_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="first">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="last">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="block_header">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_header"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="target">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="target"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i512"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="target_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="512" slack="0"/>
<pin id="134" dir="0" index="1" bw="512" slack="0"/>
<pin id="135" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="target_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="block_header_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="512" slack="0"/>
<pin id="140" dir="0" index="1" bw="512" slack="0"/>
<pin id="141" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_header_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="last_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="first_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="first_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="wr_1_offset_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_1_offset_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="wr_0_offset_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_0_offset_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="rd_1_offset_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_1_offset_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="rd_0_offset_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_0_offset_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_pass_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="256" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="1"/>
<pin id="184" dir="0" index="3" bw="256" slack="0"/>
<pin id="185" dir="0" index="4" bw="64" slack="1"/>
<pin id="186" dir="0" index="5" bw="256" slack="0"/>
<pin id="187" dir="0" index="6" bw="64" slack="1"/>
<pin id="188" dir="0" index="7" bw="256" slack="0"/>
<pin id="189" dir="0" index="8" bw="64" slack="1"/>
<pin id="190" dir="0" index="9" bw="512" slack="0"/>
<pin id="191" dir="0" index="10" bw="64" slack="0"/>
<pin id="192" dir="0" index="11" bw="64" slack="0"/>
<pin id="193" dir="0" index="12" bw="1" slack="0"/>
<pin id="194" dir="0" index="13" bw="1" slack="0"/>
<pin id="195" dir="0" index="14" bw="512" slack="0"/>
<pin id="196" dir="0" index="15" bw="64" slack="0"/>
<pin id="197" dir="0" index="16" bw="64" slack="0"/>
<pin id="198" dir="0" index="17" bw="1" slack="0"/>
<pin id="199" dir="0" index="18" bw="1" slack="0"/>
<pin id="200" dir="0" index="19" bw="512" slack="0"/>
<pin id="201" dir="0" index="20" bw="64" slack="0"/>
<pin id="202" dir="0" index="21" bw="64" slack="0"/>
<pin id="203" dir="0" index="22" bw="1" slack="0"/>
<pin id="204" dir="0" index="23" bw="1" slack="0"/>
<pin id="205" dir="0" index="24" bw="512" slack="0"/>
<pin id="206" dir="0" index="25" bw="64" slack="0"/>
<pin id="207" dir="0" index="26" bw="64" slack="0"/>
<pin id="208" dir="0" index="27" bw="1" slack="0"/>
<pin id="209" dir="0" index="28" bw="1" slack="0"/>
<pin id="210" dir="0" index="29" bw="32" slack="0"/>
<pin id="211" dir="0" index="30" bw="32" slack="0"/>
<pin id="212" dir="0" index="31" bw="1" slack="1"/>
<pin id="213" dir="0" index="32" bw="1" slack="1"/>
<pin id="214" dir="0" index="33" bw="512" slack="1"/>
<pin id="215" dir="0" index="34" bw="512" slack="1"/>
<pin id="216" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="target_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="512" slack="1"/>
<pin id="246" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="target_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="block_header_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="512" slack="1"/>
<pin id="251" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="block_header_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="last_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="first_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="wr_1_offset_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wr_1_offset_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="wr_0_offset_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wr_0_offset_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="rd_1_offset_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rd_1_offset_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="rd_0_offset_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rd_0_offset_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="217"><net_src comp="74" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="180" pin=9"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="180" pin=10"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="180" pin=11"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="180" pin=12"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="180" pin=13"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="180" pin=14"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="180" pin=15"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="180" pin=16"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="180" pin=17"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="180" pin=18"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="180" pin=19"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="180" pin=20"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="180" pin=21"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="180" pin=22"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="180" pin=23"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="180" pin=24"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="180" pin=25"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="180" pin=26"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="180" pin=27"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="180" pin=28"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="180" pin=29"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="180" pin=30"/></net>

<net id="247"><net_src comp="132" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="180" pin=34"/></net>

<net id="252"><net_src comp="138" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="180" pin=33"/></net>

<net id="257"><net_src comp="144" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="180" pin=32"/></net>

<net id="262"><net_src comp="150" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="180" pin=31"/></net>

<net id="267"><net_src comp="156" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="272"><net_src comp="162" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="180" pin=6"/></net>

<net id="277"><net_src comp="168" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="282"><net_src comp="174" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="180" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wr_0 | {2 3 }
	Port: wr_1 | {2 3 }
	Port: ingress_0_V_data_V | {2 3 }
	Port: ingress_0_V_keep_V | {2 3 }
	Port: ingress_0_V_strb_V | {2 3 }
	Port: ingress_0_V_last_V | {2 3 }
	Port: ingress_0_V_dest_V | {2 3 }
	Port: ingress_1_V_data_V | {2 3 }
	Port: ingress_1_V_keep_V | {2 3 }
	Port: ingress_1_V_strb_V | {2 3 }
	Port: ingress_1_V_last_V | {2 3 }
	Port: ingress_1_V_dest_V | {2 3 }
	Port: golden_fifo_0 | {2 3 }
	Port: golden_fifo_1 | {2 3 }
 - Input state : 
	Port: hash_controller : rd_0 | {2 3 }
	Port: hash_controller : rd_1 | {2 3 }
	Port: hash_controller : rd_0_offset | {1 }
	Port: hash_controller : rd_1_offset | {1 }
	Port: hash_controller : wr_0_offset | {1 }
	Port: hash_controller : wr_1_offset | {1 }
	Port: hash_controller : egress_0_V_data_V | {2 3 }
	Port: hash_controller : egress_0_V_keep_V | {2 3 }
	Port: hash_controller : egress_0_V_strb_V | {2 3 }
	Port: hash_controller : egress_0_V_last_V | {2 3 }
	Port: hash_controller : egress_0_V_dest_V | {2 3 }
	Port: hash_controller : egress_1_V_data_V | {2 3 }
	Port: hash_controller : egress_1_V_keep_V | {2 3 }
	Port: hash_controller : egress_1_V_strb_V | {2 3 }
	Port: hash_controller : egress_1_V_last_V | {2 3 }
	Port: hash_controller : egress_1_V_dest_V | {2 3 }
	Port: hash_controller : first | {1 }
	Port: hash_controller : last | {1 }
	Port: hash_controller : block_header | {1 }
	Port: hash_controller : target | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   |        grp_pass_fu_180        |  6.966  |   9412  |   1064  |
|----------|-------------------------------|---------|---------|---------|
|          |    target_read_read_fu_132    |    0    |    0    |    0    |
|          | block_header_read_read_fu_138 |    0    |    0    |    0    |
|          |     last_read_read_fu_144     |    0    |    0    |    0    |
|   read   |     first_read_read_fu_150    |    0    |    0    |    0    |
|          |  wr_1_offset_read_read_fu_156 |    0    |    0    |    0    |
|          |  wr_0_offset_read_read_fu_162 |    0    |    0    |    0    |
|          |  rd_1_offset_read_read_fu_168 |    0    |    0    |    0    |
|          |  rd_0_offset_read_read_fu_174 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |  6.966  |   9412  |   1064  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|block_header_read_reg_249|   512  |
|    first_read_reg_259   |    1   |
|    last_read_reg_254    |    1   |
| rd_0_offset_read_reg_279|   64   |
| rd_1_offset_read_reg_274|   64   |
|   target_read_reg_244   |   512  |
| wr_0_offset_read_reg_269|   64   |
| wr_1_offset_read_reg_264|   64   |
+-------------------------+--------+
|          Total          |  1282  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |  9412  |  1064  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1282  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  10694 |  1064  |
+-----------+--------+--------+--------+
