================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'C:/Xilinx/SDSoC/2015.4/VIVADO~1/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'parimalp' on host 'xsjparimalp31' (Windows NT_amd64 version 6.1) on Sat Jan 02 06:35:26 -0800 2016
            in directory 'C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls'
@I [HLS-10] Creating and opening project 'C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult'.
@I [HLS-10] Adding design file 'C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp' to the project
@I [HLS-10] Creating and opening solution 'C:/xup/SDSoC/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file 'C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'mmult_kernel' into 'mmult' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:56).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:17) in function 'mmult' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:20) in function 'mmult' completely.
@I [XFORM-101] Partitioning array 'a_buf' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:36) in dimension 2 with a block factor 16.
@I [XFORM-101] Partitioning array 'b_buf' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:37) in dimension 1 with a block factor 16.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:40:7) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:48:7) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-3' (C:/xup/SDSoC/labs/lab1_prebuilt/src/mmult.cpp:16:8) in function 'mmult'.
@I [HLS-111] Elapsed time: 6.882 seconds; current memory usage: 74.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mmult' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 297.
@W [SCHED-71] Latency directive discarded for region mmult since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.348 seconds; current memory usage: 79.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.374 seconds; current memory usage: 80.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mmult/in_A' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult/in_B' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult/out_C' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'mmult_fadd_32ns_32ns_32_9_full_dsp': 32 instance(s).
@I [RTGEN-100] Generating core module 'mmult_fmul_32ns_32ns_32_5_max_dsp': 32 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mmult'.
@I [HLS-111] Elapsed time: 1.269 seconds; current memory usage: 89.2 MB.
@I [RTMG-278] Implementing memory 'mmult_a_buf_0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mmult'.
@I [WVHDL-304] Generating RTL VHDL for 'mmult'.
@I [WVLOG-307] Generating RTL Verilog for 'mmult'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmult_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmult_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmult_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmult_ap_fmul_3_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDSoC/2015.4/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 02 06:35:52 2016...
@I [HLS-112] Total elapsed time: 49.411 seconds; peak memory usage: 89.2 MB.
