Command: report datapath > reports_Dec15-13:50:22/generic/riscv_steel_core_datapath.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  01:50:57 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                        Operator   Signedness  Inputs  Outputs CellArea 
========================================================================
riscv_steel_core
 add_312_21
  
  module:add_unsigned_852
   very_fast               +       unsigned   32x3     32       2185.97 
========================================================================
riscv_steel_core
 add_348_14
  
  module:add_unsigned_347
   very_fast               +       unsigned   32x32    32       5895.01 
========================================================================
riscv_steel_core
 add_349_21
  
  module:add_unsigned_347
   very_fast               +       unsigned   32x32    32       5895.01 
========================================================================
riscv_steel_core
 branch_decision_instance
  lt_720_14
   
   module:lt_unsigned
    very_fast              <       unsigned   32x32    1        2935.67 
========================================================================
riscv_steel_core
 csr_file_instance
  inc_ADD_UNS_OP942_6
   
   module:increment_unsigned_5
    very_fast          increment   unsigned   64x1     64       4900.67 
------------------------------------------------------------------------
    ADD_UNS_OP942          +       unsigned   64x1     64               
========================================================================
riscv_steel_core
 csr_file_instance
  inc_ADD_UNS_OP_5
   
   module:increment_unsigned_5
    very_fast          increment   unsigned   64x1     64       4900.67 
------------------------------------------------------------------------
    ADD_UNS_OP             +       unsigned   64x1     64               
========================================================================
riscv_steel_core
 csr_file_instance
  inc_add_1628_51_1
   
   module:increment_unsigned
    very_fast          increment   unsigned   64x1     64       4869.10 
------------------------------------------------------------------------
    add_1628_51            +       unsigned   64x1     64               
========================================================================
riscv_steel_core
 csr_file_instance
  inc_add_1630_50_2
   
   module:increment_unsigned
    very_fast          increment   unsigned   64x1     64       4869.10 
------------------------------------------------------------------------
    add_1630_50            +       unsigned   64x1     64               
========================================================================
riscv_steel_core
 csr_file_instance
  inc_add_1632_26_3
   
   module:increment_unsigned
    very_fast          increment   unsigned   64x1     64       4869.10 
------------------------------------------------------------------------
    add_1632_26            +       unsigned   64x1     64               
========================================================================
riscv_steel_core
 csr_file_instance
  inc_add_1658_32_4
   
   module:increment_unsigned
    very_fast          increment   unsigned   64x1     64       4869.10 
------------------------------------------------------------------------
    add_1658_32            +       unsigned   64x1     64               
========================================================================
riscv_steel_core
 rv32i_alu_instance
  csa_tree_add_626_25_groupi
   
   module:csa_tree_add_626_25_group_220
    very_fast        csa_and_adder            32x34x34 32       7023.51 
------------------------------------------------------------------------
    add_626_25             +       unsigned   32x32    32               
========================================================================
riscv_steel_core
 rv32i_alu_instance
  lt_615_19
   
   module:lt_unsigned
    very_fast              <       unsigned   32x32    1        2935.67 
========================================================================
riscv_steel_core
 rv32i_alu_instance
  sll_647_25
   
   module:shift_left_vlog_unsigned
    very_fast/barrel       <<      x          32x5     32       4600.79 
========================================================================
riscv_steel_core
 rv32i_alu_instance
  sra_604_16
   
   module:arith_shift_right_vlog_unsigned
    very_fast/barrel      >>>      x          32x5     32       4932.24 
========================================================================
riscv_steel_core
 rv32i_alu_instance
  srl_607_19
   
   module:shift_right_vlog_unsigned
    very_fast/barrel       >>      x          32x5     32       4600.79 
========================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules  70282.41      27.27 
external muxes      505.06       0.20 
others           186959.42      72.54 
--------------------------------------
total            257746.89     100.00 

