<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>lpc1769_blink_led: D:/lpc1769_blink_led-1.2.2-120407/inc/core_cm3.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">lpc1769_blink_led
   &#160;<span id="projectnumber">1.2.2-120407</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">D:/lpc1769_blink_led-1.2.2-120407/inc/core_cm3.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00023"></a>00023 <span class="preprocessor">#if defined ( __ICCARM__ )                   </span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00025"></a>00025 <span class="preprocessor">#endif</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span>
<a name="l00027"></a>00027 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00029"></a>00029 <span class="preprocessor">#endif </span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_GENERIC</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 
<a name="l00057"></a>00057 <span class="comment">/*******************************************************************************</span>
<a name="l00058"></a>00058 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00059"></a>00059 <span class="comment"> ******************************************************************************/</span>
<a name="l00068"></a>00068 <span class="comment">/*  CMSIS CM3 definitions */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span>
<a name="l00076"></a>00076 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00078"></a>00078 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00080"></a>00080 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM           __asm                                       </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __INLINE        inline                                      </span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined   (  __GNUC__  )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00088"></a>00088 <span class="preprocessor">#elif defined   (  __TASKING__  )</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00090"></a>00090 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">#endif</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      
<a name="l00095"></a>00095 <span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&quot;</span>                
<a name="l00096"></a>00096 <span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&quot;</span>                 
<a name="l00098"></a>00098 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span>
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">  #define     __I     volatile           </span>
<a name="l00109"></a>00109 <span class="preprocessor">#else</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">  #define     __I     volatile const     </span>
<a name="l00111"></a>00111 <span class="preprocessor">#endif</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00113"></a>00113 <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00120"></a>00120 <span class="comment"> *                 Register Abstraction</span>
<a name="l00121"></a>00121 <span class="comment"> ******************************************************************************/</span>
<a name="l00122"></a>00122 
<a name="l00140"></a>00140 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142   <span class="keyword">struct</span>
<a name="l00143"></a>00143   {
<a name="l00144"></a>00144 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>    uint32_t _reserved0:27;              
<a name="l00146"></a>00146 <span class="preprocessor">#else</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>    uint32_t _reserved0:16;              
<a name="l00148"></a>00148     uint32_t GE:4;                       
<a name="l00149"></a>00149     uint32_t _reserved1:7;               
<a name="l00150"></a>00150 <span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>    uint32_t Q:1;                        
<a name="l00152"></a>00152     uint32_t V:1;                        
<a name="l00153"></a>00153     uint32_t C:1;                        
<a name="l00154"></a>00154     uint32_t Z:1;                        
<a name="l00155"></a>00155     uint32_t N:1;                        
<a name="l00156"></a>00156   } b;                                   
<a name="l00157"></a>00157   uint32_t w;                            
<a name="l00158"></a>00158 } APSR_Type;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 
<a name="l00163"></a>00163 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00164"></a>00164 {
<a name="l00165"></a>00165   <span class="keyword">struct</span>
<a name="l00166"></a>00166   {
<a name="l00167"></a>00167     uint32_t ISR:9;                      
<a name="l00168"></a>00168     uint32_t _reserved0:23;              
<a name="l00169"></a>00169   } b;                                   
<a name="l00170"></a>00170   uint32_t w;                            
<a name="l00171"></a>00171 } IPSR_Type;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 
<a name="l00176"></a>00176 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178   <span class="keyword">struct</span>
<a name="l00179"></a>00179   {
<a name="l00180"></a>00180     uint32_t ISR:9;                      
<a name="l00181"></a>00181 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>    uint32_t _reserved0:15;              
<a name="l00183"></a>00183 <span class="preprocessor">#else</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>    uint32_t _reserved0:7;               
<a name="l00185"></a>00185     uint32_t GE:4;                       
<a name="l00186"></a>00186     uint32_t _reserved1:4;               
<a name="l00187"></a>00187 <span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>    uint32_t T:1;                        
<a name="l00189"></a>00189     uint32_t IT:2;                       
<a name="l00190"></a>00190     uint32_t Q:1;                        
<a name="l00191"></a>00191     uint32_t V:1;                        
<a name="l00192"></a>00192     uint32_t C:1;                        
<a name="l00193"></a>00193     uint32_t Z:1;                        
<a name="l00194"></a>00194     uint32_t N:1;                        
<a name="l00195"></a>00195   } b;                                   
<a name="l00196"></a>00196   uint32_t w;                            
<a name="l00197"></a>00197 } xPSR_Type;
<a name="l00198"></a>00198 
<a name="l00199"></a>00199 
<a name="l00202"></a>00202 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204   <span class="keyword">struct</span>
<a name="l00205"></a>00205   {
<a name="l00206"></a>00206     uint32_t nPRIV:1;                    
<a name="l00207"></a>00207     uint32_t SPSEL:1;                    
<a name="l00208"></a>00208     uint32_t FPCA:1;                     
<a name="l00209"></a>00209     uint32_t _reserved0:29;              
<a name="l00210"></a>00210   } b;                                   
<a name="l00211"></a>00211   uint32_t w;                            
<a name="l00212"></a>00212 } CONTROL_Type;
<a name="l00213"></a>00213 
<a name="l00225"></a>00225 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227   __IO uint32_t ISER[8];                 
<a name="l00228"></a>00228        uint32_t RESERVED0[24];                                   
<a name="l00229"></a>00229   __IO uint32_t ICER[8];                 
<a name="l00230"></a>00230        uint32_t RSERVED1[24];                                    
<a name="l00231"></a>00231   __IO uint32_t ISPR[8];                 
<a name="l00232"></a>00232        uint32_t RESERVED2[24];                                   
<a name="l00233"></a>00233   __IO uint32_t ICPR[8];                 
<a name="l00234"></a>00234        uint32_t RESERVED3[24];                                   
<a name="l00235"></a>00235   __IO uint32_t IABR[8];                 
<a name="l00236"></a>00236        uint32_t RESERVED4[56];                                   
<a name="l00237"></a>00237   __IO uint8_t  IP[240];                 
<a name="l00238"></a>00238        uint32_t RESERVED5[644];                                  
<a name="l00239"></a>00239   __O  uint32_t STIR;                    
<a name="l00240"></a>00240 }  NVIC_Type;                                               
<a name="l00241"></a>00241 
<a name="l00253"></a>00253 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00254"></a>00254 {
<a name="l00255"></a>00255   __I  uint32_t CPUID;                   
<a name="l00256"></a>00256   __IO uint32_t ICSR;                    
<a name="l00257"></a>00257   __IO uint32_t VTOR;                    
<a name="l00258"></a>00258   __IO uint32_t AIRCR;                   
<a name="l00259"></a>00259   __IO uint32_t SCR;                     
<a name="l00260"></a>00260   __IO uint32_t CCR;                     
<a name="l00261"></a>00261   __IO uint8_t  SHP[12];                 
<a name="l00262"></a>00262   __IO uint32_t SHCSR;                   
<a name="l00263"></a>00263   __IO uint32_t CFSR;                    
<a name="l00264"></a>00264   __IO uint32_t HFSR;                    
<a name="l00265"></a>00265   __IO uint32_t DFSR;                    
<a name="l00266"></a>00266   __IO uint32_t MMFAR;                   
<a name="l00267"></a>00267   __IO uint32_t BFAR;                    
<a name="l00268"></a>00268   __IO uint32_t AFSR;                    
<a name="l00269"></a>00269   __I  uint32_t PFR[2];                  
<a name="l00270"></a>00270   __I  uint32_t DFR;                     
<a name="l00271"></a>00271   __I  uint32_t ADR;                     
<a name="l00272"></a>00272   __I  uint32_t MMFR[4];                 
<a name="l00273"></a>00273   __I  uint32_t ISAR[5];                 
<a name="l00274"></a>00274 } SCB_Type;                                                
<a name="l00275"></a>00275 
<a name="l00276"></a>00276 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00278"></a>00278 <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00280"></a>00280 <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00281"></a>00281 <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00283"></a>00283 <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00284"></a>00284 <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00286"></a>00286 <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00287"></a>00287 <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00291"></a>00291 <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00293"></a>00293 <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00294"></a>00294 <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00296"></a>00296 <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00297"></a>00297 <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00299"></a>00299 <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00300"></a>00300 <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00302"></a>00302 <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00303"></a>00303 <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00305"></a>00305 <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00306"></a>00306 <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00308"></a>00308 <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00309"></a>00309 <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00311"></a>00311 <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00312"></a>00312 <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00314"></a>00314 <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00315"></a>00315 <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00317"></a>00317 <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00318"></a>00318 <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span>
<a name="l00322"></a>00322 <span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span>
<a name="l00324"></a>00324 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00325"></a>00325 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00329"></a>00329 <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00331"></a>00331 <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00332"></a>00332 <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00334"></a>00334 <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00335"></a>00335 <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00337"></a>00337 <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00338"></a>00338 <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00340"></a>00340 <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00341"></a>00341 <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00343"></a>00343 <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00344"></a>00344 <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00346"></a>00346 <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00347"></a>00347 <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00351"></a>00351 <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00353"></a>00353 <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00354"></a>00354 <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00356"></a>00356 <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00357"></a>00357 <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00360"></a>00360 <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00361"></a>00361 <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00363"></a>00363 <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00364"></a>00364 <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00366"></a>00366 <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00367"></a>00367 <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00369"></a>00369 <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00370"></a>00370 <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00372"></a>00372 <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00373"></a>00373 <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00375"></a>00375 <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00376"></a>00376 <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00379"></a>00379 <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00380"></a>00380 <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00382"></a>00382 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00383"></a>00383 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00385"></a>00385 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00386"></a>00386 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00388"></a>00388 <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00389"></a>00389 <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00391"></a>00391 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00392"></a>00392 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00394"></a>00394 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00395"></a>00395 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00397"></a>00397 <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00398"></a>00398 <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00400"></a>00400 <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00401"></a>00401 <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00403"></a>00403 <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00404"></a>00404 <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00406"></a>00406 <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00407"></a>00407 <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00409"></a>00409 <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00410"></a>00410 <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00412"></a>00412 <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00413"></a>00413 <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00415"></a>00415 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00416"></a>00416 <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00418"></a>00418 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00419"></a>00419 <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00423"></a>00423 <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00425"></a>00425 <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00426"></a>00426 <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00428"></a>00428 <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00429"></a>00429 <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00433"></a>00433 <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00435"></a>00435 <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00436"></a>00436 <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00438"></a>00438 <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00439"></a>00439 <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00442"></a>00442 <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00443"></a>00443 <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00445"></a>00445 <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00446"></a>00446 <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00448"></a>00448 <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00449"></a>00449 <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00451"></a>00451 <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00452"></a>00452 <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00454"></a>00454 <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00455"></a>00455 <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>
<a name="l00468"></a>00468 <span class="preprocessor">typedef struct</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>{
<a name="l00470"></a>00470   __IO uint32_t CTRL;                    
<a name="l00471"></a>00471   __IO uint32_t LOAD;                    
<a name="l00472"></a>00472   __IO uint32_t VAL;                     
<a name="l00473"></a>00473   __I  uint32_t CALIB;                   
<a name="l00474"></a>00474 } SysTick_Type;
<a name="l00475"></a>00475 
<a name="l00476"></a>00476 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00477"></a>00477 <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00478"></a>00478 <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00480"></a>00480 <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00481"></a>00481 <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00483"></a>00483 <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00484"></a>00484 <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00486"></a>00486 <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00487"></a>00487 <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00490"></a>00490 <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00491"></a>00491 <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00495"></a>00495 <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00499"></a>00499 <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00501"></a>00501 <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00502"></a>00502 <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00504"></a>00504 <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00505"></a>00505 <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00507"></a>00507 <span class="preprocessor"></span>
<a name="l00518"></a>00518 <span class="preprocessor">typedef struct</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>{
<a name="l00520"></a>00520   __O  <span class="keyword">union  </span>
<a name="l00521"></a>00521   {
<a name="l00522"></a>00522     __O  uint8_t    u8;                  
<a name="l00523"></a>00523     __O  uint16_t   u16;                 
<a name="l00524"></a>00524     __O  uint32_t   u32;                 
<a name="l00525"></a>00525   }  PORT [32];                          
<a name="l00526"></a>00526        uint32_t RESERVED0[864];                                 
<a name="l00527"></a>00527   __IO uint32_t TER;                     
<a name="l00528"></a>00528        uint32_t RESERVED1[15];                                  
<a name="l00529"></a>00529   __IO uint32_t TPR;                     
<a name="l00530"></a>00530        uint32_t RESERVED2[15];                                  
<a name="l00531"></a>00531   __IO uint32_t TCR;                     
<a name="l00532"></a>00532        uint32_t RESERVED3[29];                                  
<a name="l00533"></a>00533   __IO uint32_t IWR;                     
<a name="l00534"></a>00534   __IO uint32_t IRR;                     
<a name="l00535"></a>00535   __IO uint32_t IMCR;                    
<a name="l00536"></a>00536        uint32_t RESERVED4[43];                                  
<a name="l00537"></a>00537   __IO uint32_t LAR;                     
<a name="l00538"></a>00538   __IO uint32_t LSR;                     
<a name="l00539"></a>00539        uint32_t RESERVED5[6];                                   
<a name="l00540"></a>00540   __I  uint32_t PID4;                    
<a name="l00541"></a>00541   __I  uint32_t PID5;                    
<a name="l00542"></a>00542   __I  uint32_t PID6;                    
<a name="l00543"></a>00543   __I  uint32_t PID7;                    
<a name="l00544"></a>00544   __I  uint32_t PID0;                    
<a name="l00545"></a>00545   __I  uint32_t PID1;                    
<a name="l00546"></a>00546   __I  uint32_t PID2;                    
<a name="l00547"></a>00547   __I  uint32_t PID3;                    
<a name="l00548"></a>00548   __I  uint32_t CID0;                    
<a name="l00549"></a>00549   __I  uint32_t CID1;                    
<a name="l00550"></a>00550   __I  uint32_t CID2;                    
<a name="l00551"></a>00551   __I  uint32_t CID3;                    
<a name="l00552"></a>00552 } ITM_Type;                                                
<a name="l00553"></a>00553 
<a name="l00554"></a>00554 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00555"></a>00555 <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span>
<a name="l00556"></a>00556 <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span>
<a name="l00560"></a>00560 <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span>
<a name="l00562"></a>00562 <span class="preprocessor">#define ITM_TCR_ATBID_Pos                  16                                             </span>
<a name="l00563"></a>00563 <span class="preprocessor">#define ITM_TCR_ATBID_Msk                  (0x7FUL &lt;&lt; ITM_TCR_ATBID_Pos)                  </span>
<a name="l00565"></a>00565 <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span>
<a name="l00566"></a>00566 <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span>
<a name="l00568"></a>00568 <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span>
<a name="l00569"></a>00569 <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span>
<a name="l00571"></a>00571 <span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span>
<a name="l00572"></a>00572 <span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span>
<a name="l00574"></a>00574 <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span>
<a name="l00575"></a>00575 <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span>
<a name="l00577"></a>00577 <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span>
<a name="l00578"></a>00578 <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span>
<a name="l00580"></a>00580 <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span>
<a name="l00581"></a>00581 <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span>
<a name="l00584"></a>00584 <span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span>
<a name="l00585"></a>00585 <span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span>
<a name="l00588"></a>00588 <span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span>
<a name="l00589"></a>00589 <span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span>
<a name="l00592"></a>00592 <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span>
<a name="l00593"></a>00593 <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span>
<a name="l00596"></a>00596 <span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span>
<a name="l00597"></a>00597 <span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span>
<a name="l00599"></a>00599 <span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span>
<a name="l00600"></a>00600 <span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span>
<a name="l00602"></a>00602 <span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span>
<a name="l00603"></a>00603 <span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                   </span>
<a name="l00605"></a>00605 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l00606"></a>00606 
<a name="l00607"></a>00607 
<a name="l00616"></a>00616 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00617"></a>00617 {
<a name="l00618"></a>00618        uint32_t RESERVED0;
<a name="l00619"></a>00619   __I  uint32_t ICTR;                    
<a name="l00620"></a>00620 <span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span>  __IO uint32_t ACTLR;                   
<a name="l00622"></a>00622 <span class="preprocessor">#else</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span>       uint32_t RESERVED1;
<a name="l00624"></a>00624 <span class="preprocessor">#endif</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span>} InterruptType_Type;
<a name="l00626"></a>00626 
<a name="l00627"></a>00627 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00628"></a>00628 <span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Pos  0                                                   </span>
<a name="l00629"></a>00629 <span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Msk (0x1FUL &lt;&lt; IntType_ICTR_INTLINESNUM_Pos)             </span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span>
<a name="l00632"></a>00632 <span class="preprocessor">#define IntType_ACTLR_DISFOLD_Pos     2                                                   </span>
<a name="l00633"></a>00633 <span class="preprocessor">#define IntType_ACTLR_DISFOLD_Msk    (1UL &lt;&lt; IntType_ACTLR_DISFOLD_Pos)                   </span>
<a name="l00635"></a>00635 <span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   </span>
<a name="l00636"></a>00636 <span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Msk (1UL &lt;&lt; IntType_ACTLR_DISDEFWBUF_Pos)                </span>
<a name="l00638"></a>00638 <span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Pos  0                                                   </span>
<a name="l00639"></a>00639 <span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Msk (1UL &lt;&lt; IntType_ACTLR_DISMCYCINT_Pos)                </span>
<a name="l00641"></a>00641 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_InterruptType */</span>
<a name="l00642"></a>00642 
<a name="l00643"></a>00643 
<a name="l00644"></a>00644 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span>
<a name="l00653"></a>00653 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00654"></a>00654 {
<a name="l00655"></a>00655   __I  uint32_t TYPE;                    
<a name="l00656"></a>00656   __IO uint32_t CTRL;                    
<a name="l00657"></a>00657   __IO uint32_t RNR;                     
<a name="l00658"></a>00658   __IO uint32_t RBAR;                    
<a name="l00659"></a>00659   __IO uint32_t RASR;                    
<a name="l00660"></a>00660   __IO uint32_t RBAR_A1;                 
<a name="l00661"></a>00661   __IO uint32_t RASR_A1;                 
<a name="l00662"></a>00662   __IO uint32_t RBAR_A2;                 
<a name="l00663"></a>00663   __IO uint32_t RASR_A2;                 
<a name="l00664"></a>00664   __IO uint32_t RBAR_A3;                 
<a name="l00665"></a>00665   __IO uint32_t RASR_A3;                 
<a name="l00666"></a>00666 } MPU_Type;                                                
<a name="l00667"></a>00667 
<a name="l00668"></a>00668 <span class="comment">/* MPU Type Register */</span>
<a name="l00669"></a>00669 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l00670"></a>00670 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l00672"></a>00672 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l00673"></a>00673 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l00675"></a>00675 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l00676"></a>00676 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l00680"></a>00680 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l00682"></a>00682 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l00683"></a>00683 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l00685"></a>00685 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l00686"></a>00686 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l00690"></a>00690 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span>
<a name="l00693"></a>00693 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l00694"></a>00694 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l00696"></a>00696 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l00697"></a>00697 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l00699"></a>00699 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l00700"></a>00700 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l00703"></a>00703 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l00704"></a>00704 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l00706"></a>00706 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l00707"></a>00707 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (7UL &lt;&lt; MPU_RASR_AP_Pos)                       </span>
<a name="l00709"></a>00709 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l00710"></a>00710 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (7UL &lt;&lt; MPU_RASR_TEX_Pos)                      </span>
<a name="l00712"></a>00712 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l00713"></a>00713 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l00715"></a>00715 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l00716"></a>00716 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l00718"></a>00718 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l00719"></a>00719 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l00721"></a>00721 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l00722"></a>00722 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l00724"></a>00724 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l00725"></a>00725 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l00727"></a>00727 <span class="preprocessor">#define MPU_RASR_ENA_Pos                     0                                            </span>
<a name="l00728"></a>00728 <span class="preprocessor">#define MPU_RASR_ENA_Msk                    (0x1UL &lt;&lt; MPU_RASR_ENA_Pos)                   </span>
<a name="l00730"></a>00730 <span class="preprocessor"></span>
<a name="l00731"></a>00731 <span class="preprocessor">#endif</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span>
<a name="l00733"></a>00733 
<a name="l00742"></a>00742 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00743"></a>00743 {
<a name="l00744"></a>00744   __IO uint32_t DHCSR;                   
<a name="l00745"></a>00745   __O  uint32_t DCRSR;                   
<a name="l00746"></a>00746   __IO uint32_t DCRDR;                   
<a name="l00747"></a>00747   __IO uint32_t DEMCR;                   
<a name="l00748"></a>00748 } CoreDebug_Type;
<a name="l00749"></a>00749 
<a name="l00750"></a>00750 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l00751"></a>00751 <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l00752"></a>00752 <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l00754"></a>00754 <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l00755"></a>00755 <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l00757"></a>00757 <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l00758"></a>00758 <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l00760"></a>00760 <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l00761"></a>00761 <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l00763"></a>00763 <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l00764"></a>00764 <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l00766"></a>00766 <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l00767"></a>00767 <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l00769"></a>00769 <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l00770"></a>00770 <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l00772"></a>00772 <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l00773"></a>00773 <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l00775"></a>00775 <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l00776"></a>00776 <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l00778"></a>00778 <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l00779"></a>00779 <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l00781"></a>00781 <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l00782"></a>00782 <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l00784"></a>00784 <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l00785"></a>00785 <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l00788"></a>00788 <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l00789"></a>00789 <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l00791"></a>00791 <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l00792"></a>00792 <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l00795"></a>00795 <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l00796"></a>00796 <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l00798"></a>00798 <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l00799"></a>00799 <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l00801"></a>00801 <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l00802"></a>00802 <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l00804"></a>00804 <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l00805"></a>00805 <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l00807"></a>00807 <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l00808"></a>00808 <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l00810"></a>00810 <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l00811"></a>00811 <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l00813"></a>00813 <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l00814"></a>00814 <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l00816"></a>00816 <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l00817"></a>00817 <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l00819"></a>00819 <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l00820"></a>00820 <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l00822"></a>00822 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l00823"></a>00823 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l00825"></a>00825 <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l00826"></a>00826 <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l00828"></a>00828 <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l00829"></a>00829 <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l00831"></a>00831 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l00832"></a>00832 <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span>
<a name="l00842"></a>00842 <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00843"></a>00843 <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l00844"></a>00844 <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l00845"></a>00845 <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00846"></a>00846 <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00847"></a>00847 <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00849"></a>00849 <span class="preprocessor">#define InterruptType       ((InterruptType_Type *) SCS_BASE)         </span>
<a name="l00850"></a>00850 <span class="preprocessor">#define SCB                 ((SCB_Type *)           SCB_BASE)         </span>
<a name="l00851"></a>00851 <span class="preprocessor">#define SysTick             ((SysTick_Type *)       SysTick_BASE)     </span>
<a name="l00852"></a>00852 <span class="preprocessor">#define NVIC                ((NVIC_Type *)          NVIC_BASE)        </span>
<a name="l00853"></a>00853 <span class="preprocessor">#define ITM                 ((ITM_Type *)           ITM_BASE)         </span>
<a name="l00854"></a>00854 <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l00856"></a>00856 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l00858"></a>00858 <span class="preprocessor">  #define MPU               ((MPU_Type*)            MPU_BASE)         </span>
<a name="l00859"></a>00859 <span class="preprocessor">#endif</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span>
<a name="l00865"></a>00865 <span class="comment">/*******************************************************************************</span>
<a name="l00866"></a>00866 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00867"></a>00867 <span class="comment"> ******************************************************************************/</span>
<a name="l00878"></a>00878 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00894"></a>00894 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
<a name="l00895"></a>00895 {
<a name="l00896"></a>00896   uint32_t reg_value;
<a name="l00897"></a>00897   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);                         <span class="comment">/* only values 0..7 are used          */</span>
<a name="l00898"></a>00898   
<a name="l00899"></a>00899   reg_value  =  SCB-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l00900"></a>00900   reg_value &amp;= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             <span class="comment">/* clear bits to change               */</span>
<a name="l00901"></a>00901   reg_value  =  (reg_value                       |
<a name="l00902"></a>00902                 (0x5FA &lt;&lt; SCB_AIRCR_VECTKEY_Pos) | 
<a name="l00903"></a>00903                 (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span>
<a name="l00904"></a>00904   SCB-&gt;AIRCR =  reg_value;
<a name="l00905"></a>00905 }
<a name="l00906"></a>00906 
<a name="l00907"></a>00907 
<a name="l00915"></a>00915 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)
<a name="l00916"></a>00916 {
<a name="l00917"></a>00917   <span class="keywordflow">return</span> ((SCB-&gt;AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) &gt;&gt; SCB_AIRCR_PRIGROUP_Pos);   <span class="comment">/* read priority grouping field */</span>
<a name="l00918"></a>00918 }
<a name="l00919"></a>00919 
<a name="l00920"></a>00920 
<a name="l00928"></a>00928 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(IRQn_Type <a class="code" href="_l_p_c17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00929"></a>00929 {
<a name="l00930"></a>00930   NVIC-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="_l_p_c17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span>
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 
<a name="l00933"></a>00933 
<a name="l00941"></a>00941 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(IRQn_Type IRQn)
<a name="l00942"></a>00942 {
<a name="l00943"></a>00943   NVIC-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="_l_p_c17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span>
<a name="l00944"></a>00944 }
<a name="l00945"></a>00945 
<a name="l00946"></a>00946 
<a name="l00956"></a>00956 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
<a name="l00957"></a>00957 {
<a name="l00958"></a>00958   <span class="keywordflow">return</span>((uint32_t) ((NVIC-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span>
<a name="l00959"></a>00959 }
<a name="l00960"></a>00960 
<a name="l00961"></a>00961 
<a name="l00969"></a>00969 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(IRQn_Type IRQn)
<a name="l00970"></a>00970 {
<a name="l00971"></a>00971   NVIC-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="_l_p_c17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span>
<a name="l00972"></a>00972 }
<a name="l00973"></a>00973 
<a name="l00974"></a>00974 
<a name="l00982"></a>00982 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(IRQn_Type IRQn)
<a name="l00983"></a>00983 {
<a name="l00984"></a>00984   NVIC-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="_l_p_c17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span>
<a name="l00985"></a>00985 }
<a name="l00986"></a>00986 
<a name="l00987"></a>00987 
<a name="l00995"></a>00995 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
<a name="l00996"></a>00996 {
<a name="l00997"></a>00997   <span class="keywordflow">return</span>((uint32_t)((NVIC-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span>
<a name="l00998"></a>00998 }
<a name="l00999"></a>00999 
<a name="l01000"></a>01000 
<a name="l01012"></a>01012 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
<a name="l01013"></a>01013 {
<a name="l01014"></a>01014   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01015"></a>01015     SCB-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span>
<a name="l01016"></a>01016   <span class="keywordflow">else</span> {
<a name="l01017"></a>01017     NVIC-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span>
<a name="l01018"></a>01018 }
<a name="l01019"></a>01019 
<a name="l01020"></a>01020 
<a name="l01033"></a>01033 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
<a name="l01034"></a>01034 {
<a name="l01035"></a>01035 
<a name="l01036"></a>01036   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01037"></a>01037     <span class="keywordflow">return</span>((uint32_t)(SCB-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span>
<a name="l01038"></a>01038   <span class="keywordflow">else</span> {
<a name="l01039"></a>01039     <span class="keywordflow">return</span>((uint32_t)(NVIC-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span>
<a name="l01040"></a>01040 }
<a name="l01041"></a>01041 
<a name="l01042"></a>01042 
<a name="l01057"></a>01057 <span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01058"></a>01058 {
<a name="l01059"></a>01059   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01060"></a>01060   uint32_t PreemptPriorityBits;
<a name="l01061"></a>01061   uint32_t SubPriorityBits;
<a name="l01062"></a>01062 
<a name="l01063"></a>01063   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;
<a name="l01064"></a>01064   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01065"></a>01065  
<a name="l01066"></a>01066   <span class="keywordflow">return</span> (
<a name="l01067"></a>01067            ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |
<a name="l01068"></a>01068            ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))
<a name="l01069"></a>01069          );
<a name="l01070"></a>01070 }
<a name="l01071"></a>01071 
<a name="l01072"></a>01072 
<a name="l01087"></a>01087 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01088"></a>01088 {
<a name="l01089"></a>01089   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01090"></a>01090   uint32_t PreemptPriorityBits;
<a name="l01091"></a>01091   uint32_t SubPriorityBits;
<a name="l01092"></a>01092 
<a name="l01093"></a>01093   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
<a name="l01094"></a>01094   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="_l_p_c17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01095"></a>01095   
<a name="l01096"></a>01096   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);
<a name="l01097"></a>01097   *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);
<a name="l01098"></a>01098 }
<a name="l01099"></a>01099 
<a name="l01100"></a>01100 
<a name="l01105"></a>01105 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)
<a name="l01106"></a>01106 {
<a name="l01107"></a>01107   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01108"></a>01108 <span class="comment">                                                                  buffered write are completed before reset */</span>              
<a name="l01109"></a>01109   SCB-&gt;AIRCR  = ((0x5FA &lt;&lt; SCB_AIRCR_VECTKEY_Pos)      | 
<a name="l01110"></a>01110                  (SCB-&gt;AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) | 
<a name="l01111"></a>01111                  SCB_AIRCR_SYSRESETREQ_Msk);                   <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01112"></a>01112   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>              
<a name="l01113"></a>01113   <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span>
<a name="l01114"></a>01114 }
<a name="l01115"></a>01115 
<a name="l01120"></a>01120 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l01126"></a>01126 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l01127"></a>01127 <span class="preprocessor"></span>
<a name="l01137"></a>01137 <span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)
<a name="l01138"></a>01138 { 
<a name="l01139"></a>01139   <span class="keywordflow">if</span> (ticks &gt; SysTick_LOAD_RELOAD_Msk)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span>
<a name="l01140"></a>01140                                                                
<a name="l01141"></a>01141   SysTick-&gt;LOAD  = (ticks &amp; SysTick_LOAD_RELOAD_Msk) - 1;      <span class="comment">/* set reload register */</span>
<a name="l01142"></a>01142   NVIC_SetPriority (<a class="code" href="_l_p_c17xx_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;__NVIC_PRIO_BITS) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span>
<a name="l01143"></a>01143   SysTick-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l01144"></a>01144   SysTick-&gt;CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
<a name="l01145"></a>01145                    SysTick_CTRL_TICKINT_Msk   | 
<a name="l01146"></a>01146                    SysTick_CTRL_ENABLE_Msk;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l01147"></a>01147   <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span>
<a name="l01148"></a>01148 }
<a name="l01149"></a>01149 
<a name="l01150"></a>01150 <span class="preprocessor">#endif</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span>
<a name="l01156"></a>01156 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l01162"></a>01162 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t ITM_RxBuffer;                    
<a name="l01163"></a>01163 <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l01175"></a>01175 <span class="preprocessor">static __INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span>{
<a name="l01177"></a>01177   <span class="keywordflow">if</span> ((CoreDebug-&gt;DEMCR &amp; CoreDebug_DEMCR_TRCENA_Msk)  &amp;&amp;      <span class="comment">/* Trace enabled */</span>
<a name="l01178"></a>01178       (ITM-&gt;TCR &amp; ITM_TCR_ITMENA_Msk)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l01179"></a>01179       (ITM-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l01180"></a>01180   {
<a name="l01181"></a>01181     <span class="keywordflow">while</span> (ITM-&gt;PORT[0].u32 == 0);
<a name="l01182"></a>01182     ITM-&gt;PORT[0].u8 = (uint8_t) ch;
<a name="l01183"></a>01183   }  
<a name="l01184"></a>01184   <span class="keywordflow">return</span> (ch);
<a name="l01185"></a>01185 }
<a name="l01186"></a>01186 
<a name="l01187"></a>01187 
<a name="l01197"></a>01197 <span class="keyword">static</span> __INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {
<a name="l01198"></a>01198   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l01199"></a>01199 
<a name="l01200"></a>01200   <span class="keywordflow">if</span> (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
<a name="l01201"></a>01201     ch = ITM_RxBuffer;
<a name="l01202"></a>01202     ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       <span class="comment">/* ready for next character */</span>
<a name="l01203"></a>01203   }
<a name="l01204"></a>01204   
<a name="l01205"></a>01205   <span class="keywordflow">return</span> (ch); 
<a name="l01206"></a>01206 }
<a name="l01207"></a>01207 
<a name="l01208"></a>01208 
<a name="l01217"></a>01217 <span class="keyword">static</span> __INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {
<a name="l01218"></a>01218 
<a name="l01219"></a>01219   <span class="keywordflow">if</span> (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
<a name="l01220"></a>01220     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l01221"></a>01221   } <span class="keywordflow">else</span> {
<a name="l01222"></a>01222     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l01223"></a>01223   }
<a name="l01224"></a>01224 }
<a name="l01225"></a>01225 
<a name="l01228"></a>01228 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span>
<a name="l01229"></a>01229 
<a name="l01230"></a>01230 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
<a name="l01231"></a>01231 
<a name="l01232"></a>01232 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span>}
<a name="l01234"></a>01234 <span class="preprocessor">#endif</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span>
<a name="l01236"></a>01236 <span class="comment">/*lint -restore */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sat Apr 7 2012 16:05:40 for lpc1769_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
