VPR FPGA Placement and Routing.
Version: 8.1.0-dev+220fa98c0
Revision: v8.0.0-5289-g220fa98c0
Compiled: 2022-03-13T10:00:17
Compiler: GNU 7.5.0 on Linux-4.15.0-167-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/kunalg123/Desktop/vtr-verilog-to-routing/vpr/vpr /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml /home/is22mtech14002/vtr_work/quickstart/vpr_tseng/counter.pre-vpr.blif --route_chan_width 100 --analysis --disp on


Architecture file: /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: counter.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 14.7 MiB, delta_rss +1.3 MiB)

Timing analysis: ON
Circuit netlist file: counter.pre-vpr.net
Circuit placement file: counter.pre-vpr.place
Circuit routing file: counter.pre-vpr.route
Circuit SDC file: counter.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.2 MiB, delta_rss +6.4 MiB)
Circuit file: /home/is22mtech14002/vtr_work/quickstart/vpr_tseng/counter.pre-vpr.blif
# Load circuit
Found constant-one generator 'vcc'
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
# Load circuit took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 4 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 22
    .input :       3
    .latch :       4
    .output:       4
    0-LUT  :       2
    6-LUT  :       4
    adder  :       5
  Nets  : 21
    Avg Fanout:     2.0
    Max Fanout:     4.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 63
  Timing Graph Edges: 89
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'up_counter^clk' Fanout: 4 pins (6.3%), 4 blocks (18.2%)
# Load Timing Constraints

SDC file 'counter.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'up_counter^clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'up_counter^clk' Source: 'up_counter^clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'counter.pre-vpr.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.013305 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 21.3 MiB, delta_rss +0.1 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io               : 7
   inpad           : 3
   outpad          : 4
  clb              : 1
   fle             : 6
    lut5inter      : 6
     ble5          : 11
      flut5        : 6
       lut5        : 6
        lut        : 6
       ff          : 4
      arithmetic   : 5
       adder       : 5

# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)

Resource usage...
	Netlist
		7	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		1	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		0	blocks of type: memory

Device Utilization: 0.21 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.22 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 21.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 4: in check_rr_node: RR node: 196 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:196 side: (RIGHT,) (1,1) has no out-going edges.
## Build routing resource graph took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.7 MiB)
  RR Graph Nodes: 694
  RR Graph Edges: 2387
# Create Device took 0.01 seconds (max_rss 22.2 MiB, delta_rss +0.7 MiB)

# Load Placement
Reading counter.pre-vpr.place.

Successfully read counter.pre-vpr.place.

# Load Placement took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 22.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -107343
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
Found 6 mismatches between routing and packing results.
Fixed 3 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 40.4 MiB, delta_rss +0.5 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          7                               0.571429                     0.428571   
       clb          1                                      4                            4   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 14 out of 21 nets, 7 nets not absorbed.


Average number of bends per net: 1.83333  Maximum # of bends: 5

Number of global nets: 1
Number of routed nets (nonglobal): 6
Wire length results (in units of 1 clb segments)...
	Total wirelength: 17, average net length: 2.83333
	Maximum net length: 6

Wire length results in terms of physical segments...
	Total wiring segments used: 17, average wire segments per net: 2.83333
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[        0:      0.1) 8 (100.0%) |*************************************************
Maximum routing channel utilization:      0.04 at (1,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.000      100
                         1       4   1.333      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   1.333      100
                         1       6   2.000      100

Total tracks in x-direction: 200, in y-direction: 200

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 53894
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 21226.3, per logic tile: 2358.48

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0      0.0425

Segment usage by length: length utilization
                         ------ -----------
                              4      0.0425


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  3.3e-10) 4 ( 50.0%) |*************************************************
[  3.3e-10:  3.7e-10) 1 ( 12.5%) |************
[  3.7e-10:    4e-10) 0 (  0.0%) |
[    4e-10:  4.4e-10) 1 ( 12.5%) |************
[  4.4e-10:  4.8e-10) 0 (  0.0%) |
[  4.8e-10:  5.1e-10) 1 ( 12.5%) |************
[  5.1e-10:  5.5e-10) 0 (  0.0%) |
[  5.5e-10:  5.9e-10) 0 (  0.0%) |
[  5.9e-10:  6.2e-10) 0 (  0.0%) |
[  6.2e-10:  6.6e-10) 1 ( 12.5%) |************

Final critical path delay (least slack): 1.46 ns, Fmax: 684.931 MHz
Final setup Worst Negative Slack (sWNS): -1.46 ns
Final setup Total Negative Slack (sTNS): -7.83719 ns

Final setup slack histogram:
[ -1.5e-09: -1.4e-09) 3 ( 37.5%) |*************************************************
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -1.1e-09) 1 ( 12.5%) |****************
[ -1.1e-09: -9.6e-10) 0 (  0.0%) |
[ -9.6e-10: -8.6e-10) 0 (  0.0%) |
[ -8.6e-10: -7.5e-10) 1 ( 12.5%) |****************
[ -7.5e-10: -6.5e-10) 0 (  0.0%) |
[ -6.5e-10: -5.5e-10) 1 ( 12.5%) |****************
[ -5.5e-10: -4.5e-10) 2 ( 25.0%) |*********************************

Final geomean non-virtual intra-domain period: 1.46 ns (684.931 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.46 ns (684.931 MHz)

Incr Slack updates 1 in 9.228e-06 sec
Full Max Req/Worst Slack updates 1 in 4.413e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.212e-06 sec
Flow timing analysis took 0.00111223 seconds (0.00106898 STA, 4.3247e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 8.59 seconds (max_rss 40.4 MiB)
Incr Slack updates 1 in 4.899e-06 sec
Full Max Req/Worst Slack updates 1 in 2.909e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.884e-06 sec