Release 14.6 ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/ECE/Documents/PR_Project/implementation/system.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_xadc_0_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_rs232_uart_1_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_proc_sys_reset_0_wrappe
r.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_clock_generator_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_ilmb_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_dlmb_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi4lite_0_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_i_bram_ctr
l_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_d_bram_ctr
l_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_debug_module_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_qspi_flash_wrapper.ngc"
...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_iic_main_wrapper.ngc"..
.
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_hwicap_0_wrapper.ng
c"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_ring_oscillator_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_bram_block
_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_ilmb_wrapp
er.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_dlmb_wrapp
er.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi4lite_0_wrapper.ncf"
to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_microblaze_0_wrapper.nc
f" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project/implementation/system_axi_hwicap_0_wrapper.nc
f" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/SCK_I_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_
   0_GEN.SPI_MODULE_I/MST_TRANS_INHIBIT_D1_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_FULL_SYNC_SPI_2_AXI_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPIXFER_DONE_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_FULL_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/TX_FIFO_EMPTY_S2AX_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/RX_FIFO_EMPTY_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_6_RXFIFO_RST_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.C
   LK_CROSS_I/SPICR_5_TXFIFO_AX2S_2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  15

Total memory usage is 289544 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  56 sec
Total CPU time to NGDBUILD completion:   56 sec

Writing NGDBUILD log file "system.bld"...
