c PLLE2_ADV_1/CLKIN1 PLLE2_ADV_1/CLKOUT0          0          0 -2147483648 -2147483648
c PLLE2_ADV_1/CLKIN1 PLLE2_ADV_1/CLKFBOUT          0          0 -2147483648 -2147483648
c             clk PLLE2_ADV_1/CLKIN1       4700       4700 -2147483648 -2147483648
c PLLE2_ADV/CLKIN1 PLLE2_ADV/CLKOUT2          0          0 -2147483648 -2147483648
c PLLE2_ADV/CLKIN1 PLLE2_ADV/CLKOUT1          0          0 -2147483648 -2147483648
c PLLE2_ADV/CLKIN1 PLLE2_ADV/CLKOUT0          0          0 -2147483648 -2147483648
c PLLE2_ADV/CLKIN1 PLLE2_ADV/CLKFBOUT          0          0 -2147483648 -2147483648
c             clk PLLE2_ADV/CLKIN1       4700       4700 -2147483648 -2147483648
s             CLK user_port_axi_0_awid[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awid[1]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awid[2]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awid[4]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awid[5]       4240 -2147483648 -2147483648       4240
s             CLK       serial_rx       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arid[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arid[1]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arid[2]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arid[4]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arid[5]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_bready      16530 -2147483648 -2147483648      16530
s             CLK user_port_axi_0_wlast      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[0]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[1]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[2]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[3]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[4]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[5]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[6]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wstrb[7]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[0]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[1]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[2]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[3]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[4]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[5]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[6]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[7]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[8]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[9]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[10]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[11]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[12]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[13]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[14]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[15]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[16]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[17]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[18]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[19]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[20]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[21]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[22]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[23]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[24]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[25]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[26]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[27]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[28]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[29]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[30]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[31]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[32]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[33]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[34]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[35]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[36]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[37]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[38]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[39]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[40]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[41]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[42]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[43]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[44]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[45]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[46]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[47]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[48]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[49]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[50]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[51]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[52]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[53]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[54]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[55]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[56]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[57]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[58]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[59]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[60]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[61]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[62]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wdata[63]      14610 -2147483648 -2147483648      14610
s             CLK user_port_axi_0_wvalid      41110 -2147483648 -2147483648      41110
s             CLK user_port_axi_0_rready      18230 -2147483648 -2147483648      18230
s             CLK user_port_axi_0_araddr[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[1]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[2]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[3]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[4]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[5]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[6]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[7]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[8]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[9]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[10]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[11]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[12]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[13]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[14]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[15]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[16]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[17]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[18]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[19]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[20]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[21]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[22]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[23]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[24]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[25]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_araddr[26]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arsize[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arsize[1]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arsize[2]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arburst[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_arvalid       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[1]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[2]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[3]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[4]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[5]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[6]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[7]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[8]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[9]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[10]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[11]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[12]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[13]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[14]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[15]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[16]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[17]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[18]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[19]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[20]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[21]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[22]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[23]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[24]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[25]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awaddr[26]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awsize[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awsize[1]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awsize[2]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awburst[0]       4240 -2147483648 -2147483648       4240
s             CLK user_port_axi_0_awvalid       4240 -2147483648 -2147483648       4240
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay15      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay15      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay14      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay14      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay13      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay13      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay12      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay12      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay11      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay11      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay10      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay10      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay9      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay9      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay8      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay8      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay7      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay7      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay6      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay6      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay5      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay5      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay4      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay4      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay3      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay3      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay2      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay2      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay1      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay1      17210 -2147483648 -2147483648      17210
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay0      19200 -2147483648 -2147483648      19200
s PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_i_nodelay0      17210 -2147483648 -2147483648      17210
t             CLK user_port_axi_0_rdata[0]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[1]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[2]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[3]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[4]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[5]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[6]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[7]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[8]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[9]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[10]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[11]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[12]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[13]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[14]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[15]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[16]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[17]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[18]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[19]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[20]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[21]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[22]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[23]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[24]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[25]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[26]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[27]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[28]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[29]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[30]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[31]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[32]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[33]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[34]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[35]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[36]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[37]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[38]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[39]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[40]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[41]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[42]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[43]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[44]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[45]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[46]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[47]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[48]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[49]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[50]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[51]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[52]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[53]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[54]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[55]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[56]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[57]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[58]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[59]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[60]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[61]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[62]      24540 -2147483648 -2147483648      24540
t             CLK user_port_axi_0_rdata[63]      24540 -2147483648 -2147483648      24540
t             CLK soc_read_id_buffer_rdport_dat_r[0]       7730 -2147483648 -2147483648       7730
t             CLK soc_read_id_buffer_rdport_dat_r[1]       7730 -2147483648 -2147483648       7730
t             CLK soc_read_id_buffer_rdport_dat_r[2]       7730 -2147483648 -2147483648       7730
t             CLK soc_read_id_buffer_rdport_dat_r[3]       7730 -2147483648 -2147483648       7730
t             CLK soc_read_id_buffer_rdport_dat_r[4]       7730 -2147483648 -2147483648       7730
t             CLK soc_read_id_buffer_rdport_dat_r[5]       7730 -2147483648 -2147483648       7730
t             CLK soc_read_id_buffer_rdport_dat_r[6]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[0]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[1]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[2]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[3]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[4]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[5]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[6]       7730 -2147483648 -2147483648       7730
t             CLK soc_write_resp_buffer_rdport_dat_r[7]       7730 -2147483648 -2147483648       7730
t             CLK user_port_axi_0_bvalid -2147483648 -2147483648 -2147483648 -2147483648
t             CLK user_port_axi_0_rvalid       3030 -2147483648 -2147483648       3030
s             CLK user_port_axi_0_rvalid      18230 -2147483648 -2147483648      18230
c user_port_axi_0_wvalid user_port_axi_0_arready      25500      25500      25500      25500
t             CLK user_port_axi_0_arready      39570 -2147483648 -2147483648      39570
s             CLK user_port_axi_0_arready       2590 -2147483648 -2147483648       2590
c user_port_axi_0_wvalid              O1      23900      23900      23900      23900
t             CLK              O1      37970 -2147483648 -2147483648      37970
s             CLK              O1      14930 -2147483648 -2147483648      14930
c              O1            E[0]       3100       3100 -2147483648 -2147483648
t             CLK            E[0] -2147483648 -2147483648 -2147483648 -2147483648
s             CLK            E[0]       2590 -2147483648 -2147483648       2590
t             CLK      init_error       3030 -2147483648 -2147483648       3030
s             CLK      init_error       5990 -2147483648 -2147483648       5990
t             CLK       init_done       3030 -2147483648 -2147483648       3030
s             CLK       init_done       5990 -2147483648 -2147483648       5990
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t15       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t15 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay15       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t14       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t14 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay14       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t13       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t13 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay13       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t12       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t12 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay12       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t11       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t11 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay11       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t10       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t10 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay10       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t9       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t9 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay9       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t8       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t8 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay8       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t7       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t7 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay7       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t6       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t6 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay6       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t5       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t5 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay5       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t4       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t4 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay4       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t3       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t3 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay3       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t2       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t2 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay2       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t1       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t1 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay1       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_t0       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dq_t0 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_dq_o_nodelay0       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT2 soc_a7ddrphy_dqs_t1       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dqs_t1 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT2 soc_a7ddrphy_dqs_o_no_delay1       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT2 soc_a7ddrphy_dqs_t0       5520 -2147483648 -2147483648       5520
t             CLK soc_a7ddrphy_dqs_t0 -2147483648 -2147483648 -2147483648 -2147483648
t PLLE2_ADV/CLKOUT2 soc_a7ddrphy_dqs_o_no_delay0       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_dm[0]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_dm[1]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_cs_n       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1       ddram_odt       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1       ddram_cke       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_we_n       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_cas_n       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_ras_n       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_ba[0]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_ba[1]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_ba[2]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[0]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[1]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[2]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[3]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[4]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[5]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[6]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[7]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[8]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1      ddram_a[9]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_a[10]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_a[11]       4720 -2147483648 -2147483648       4720
t PLLE2_ADV/CLKOUT1     ddram_a[12]       4720 -2147483648 -2147483648       4720
t             CLK           SR[0]       3030 -2147483648 -2147483648       3030
s             CLK           SR[0]      19720 -2147483648 -2147483648      19720
t PLLE2_ADV/CLKOUT1 soc_a7ddrphy_sd_clk_se_nodelay       4720 -2147483648 -2147483648       4720
c PLLE2_ADV/CLKOUT0             CLK       5660       5660 -2147483648 -2147483648
