// Seed: 2755006528
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = id_1 - id_1;
  tri1 id_2;
  assign id_2 = 1;
  always force id_1 = id_1.id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin
    id_2 <= 1 | id_3;
    wait ("");
    #1 id_1 = 1;
    if (1) id_1 <= 1'h0;
  end
  module_0();
endmodule
