{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625132760589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625132760589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  1 15:16:00 2021 " "Processing started: Thu Jul  1 15:16:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625132760589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132760589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA_gen -c CA_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA_gen -c CA_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132760589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625132760880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625132760880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CA_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CA_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_gen-beh " "Found design unit 1: CA_gen-beh" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625132771528 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_gen " "Found entity 1: CA_gen" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625132771528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CA_gen_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CA_gen_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_gen_tb-behavior " "Found design unit 1: CA_gen_tb-behavior" {  } { { "CA_gen_tb.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625132771529 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_gen_tb " "Found entity 1: CA_gen_tb" {  } { { "CA_gen_tb.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625132771529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CA_NRZ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CA_NRZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_NRZ-behavior " "Found design unit 1: CA_NRZ-behavior" {  } { { "CA_NRZ.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_NRZ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625132771529 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_NRZ " "Found entity 1: CA_NRZ" {  } { { "CA_NRZ.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_NRZ.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625132771529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA_NRZ " "Elaborating entity \"CA_NRZ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625132771588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA_gen CA_gen:u1 " "Elaborating entity \"CA_gen\" for hierarchy \"CA_gen:u1\"" {  } { { "CA_NRZ.vhd" "u1" { Text "/home/nishant/Documents/CA_test/CA_NRZ.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625132771595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SAT CA_gen.vhd(52) " "VHDL Process Statement warning at CA_gen.vhd(52): signal \"SAT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625132771596 "|CA_NRZ|CA_gen:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag CA_gen.vhd(174) " "VHDL Process Statement warning at CA_gen.vhd(174): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625132771596 "|CA_NRZ|CA_gen:u1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1 CA_gen.vhd(38) " "VHDL Process Statement warning at CA_gen.vhd(38): inferring latch(es) for signal or variable \"t1\", which holds its previous value in one or more paths through the process" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2 CA_gen.vhd(38) " "VHDL Process Statement warning at CA_gen.vhd(38): inferring latch(es) for signal or variable \"t2\", which holds its previous value in one or more paths through the process" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[0\] CA_gen.vhd(38) " "Inferred latch for \"t2\[0\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[1\] CA_gen.vhd(38) " "Inferred latch for \"t2\[1\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[2\] CA_gen.vhd(38) " "Inferred latch for \"t2\[2\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[3\] CA_gen.vhd(38) " "Inferred latch for \"t2\[3\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[0\] CA_gen.vhd(38) " "Inferred latch for \"t1\[0\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[1\] CA_gen.vhd(38) " "Inferred latch for \"t1\[1\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[2\] CA_gen.vhd(38) " "Inferred latch for \"t1\[2\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[3\] CA_gen.vhd(38) " "Inferred latch for \"t1\[3\]\" at CA_gen.vhd(38)" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132771597 "|CA_NRZ|CA_gen:u1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ca_int\[0\] VCC " "Pin \"ca_int\[0\]\" is stuck at VCC" {  } { { "CA_NRZ.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_NRZ.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625132772610 "|CA_NRZ|ca_int[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625132772610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625132772702 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CA_gen:u1\|c_a High " "Register CA_gen:u1\|c_a will power up to High" {  } { { "CA_gen.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_gen.vhd" 154 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625132772868 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1625132772868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625132773008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625132773008 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAT\[5\] " "No output dependent on input pin \"SAT\[5\]\"" {  } { { "CA_NRZ.vhd" "" { Text "/home/nishant/Documents/CA_test/CA_NRZ.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625132773044 "|CA_NRZ|SAT[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625132773044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625132773044 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625132773044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625132773044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625132773044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625132773050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  1 15:16:13 2021 " "Processing ended: Thu Jul  1 15:16:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625132773050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625132773050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625132773050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625132773050 ""}
