Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Secuencial_Nexys3/Latch-flipflop/Latch-NOR/tes_isim_beh.exe -prj /home/ise/Secuencial_Nexys3/Latch-flipflop/Latch-NOR/tes_beh.prj work.tes 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Secuencial_Nexys3/Latch-flipflop/Latch-NOR/srLatch.vhd" into library work
Parsing VHDL file "/home/ise/Secuencial_Nexys3/Latch-flipflop/Latch-NOR/tes.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95304 KB
Fuse CPU Usage: 1150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity srLatch [srlatch_default]
Compiling architecture behavior of entity tes
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Secuencial_Nexys3/Latch-flipflop/Latch-NOR/tes_isim_beh.exe
Fuse Memory Usage: 103928 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 210 ms
