# If your top-level module has input clk:
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} [get_ports clk]

# If your top-level module has input s_axi_aclk:
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} [get_ports s_axi_aclk]