<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86InstructionSelector.cpp source code [llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86InstructionSelector.cpp.html'>X86InstructionSelector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86InstructionSelector.cpp -----------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the InstructionSelector class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// X86.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86InstrBuilder.h.html">"X86InstrBuilder.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86RegisterBankInfo.h.html">"X86RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86TargetMachine.h.html">"X86TargetMachine.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h.html">"llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/IR/InstrTypes.h.html">"llvm/IR/InstrTypes.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/AtomicOrdering.h.html">"llvm/Support/AtomicOrdering.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/LowLevelTypeImpl.h.html">"llvm/Support/LowLevelTypeImpl.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "X86-isel"</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>namespace</b> {</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATE_BITSET" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</dfn></u></td></tr>
<tr><th id="55">55</th><td><u>#include <span class='error' title="&apos;X86GenGlobalISel.inc&apos; file not found">"X86GenGlobalISel.inc"</span></u></td></tr>
<tr><th id="56">56</th><td><u>#undef <a class="macro" href="#54" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> {</td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE" title='(anonymous namespace)::X86InstructionSelector::X86InstructionSelector' data-type='void (anonymous namespace)::X86InstructionSelector::X86InstructionSelector(const llvm::X86TargetMachine &amp; TM, const llvm::X86Subtarget &amp; STI, const llvm::X86RegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE">X86InstructionSelector</a>(<em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="local col9 decl" id="19TM" title='TM' data-type='const llvm::X86TargetMachine &amp;' data-ref="19TM">TM</dfn>, <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col0 decl" id="20STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="20STI">STI</dfn>,</td></tr>
<tr><th id="61">61</th><td>                         <em>const</em> <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a> &amp;<dfn class="local col1 decl" id="21RBI" title='RBI' data-type='const llvm::X86RegisterBankInfo &amp;' data-ref="21RBI">RBI</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::select' data-type='bool (anonymous namespace)::X86InstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="22I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col3 decl" id="23CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="23CoverageInfo">CoverageInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="64">64</th><td>  <em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122X86InstructionSelector7getNameEv" title='(anonymous namespace)::X86InstructionSelector::getName' data-type='static const char * (anonymous namespace)::X86InstructionSelector::getName()' data-ref="_ZN12_GLOBAL__N_122X86InstructionSelector7getNameEv">getName</dfn>() { <b>return</b> <a class="macro" href="#48" title="&quot;X86-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>; }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>private</b>:</td></tr>
<tr><th id="67">67</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">/// tblgen-erated 'select' implementation, used as the initial selector for</i></td></tr>
<tr><th id="68">68</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">  /// the patterns that don't require complex C++.</i></td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectImpl' data-type='bool (anonymous namespace)::X86InstructionSelector::selectImpl(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="24I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col5 decl" id="25CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="25CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm">// TODO: remove after supported by Tablegen-erated instruction selection.</i></td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm" title='(anonymous namespace)::X86InstructionSelector::getLoadStoreOp' data-type='unsigned int (anonymous namespace)::X86InstructionSelector::getLoadStoreOp(const llvm::LLT &amp; Ty, const llvm::RegisterBank &amp; RB, unsigned int Opc, uint64_t Alignment) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm">getLoadStoreOp</a>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col6 decl" id="26Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="26Ty">Ty</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="27RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="27RB">RB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="28Opc" title='Opc' data-type='unsigned int' data-ref="28Opc">Opc</dfn>,</td></tr>
<tr><th id="73">73</th><td>                          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="29Alignment" title='Alignment' data-type='uint64_t' data-ref="29Alignment">Alignment</dfn>) <em>const</em>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectLoadStoreOp' data-type='bool (anonymous namespace)::X86InstructionSelector::selectLoadStoreOp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectLoadStoreOp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="30I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="31MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="31MRI">MRI</dfn>,</td></tr>
<tr><th id="76">76</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="32MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="32MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectFrameIndexOrGep' data-type='bool (anonymous namespace)::X86InstructionSelector::selectFrameIndexOrGep(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectFrameIndexOrGep</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="33I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="34MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="34MRI">MRI</dfn>,</td></tr>
<tr><th id="78">78</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17selectGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectGlobalValue' data-type='bool (anonymous namespace)::X86InstructionSelector::selectGlobalValue(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectGlobalValue</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="36I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="37MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="37MRI">MRI</dfn>,</td></tr>
<tr><th id="80">80</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="38MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="38MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectConstant' data-type='bool (anonymous namespace)::X86InstructionSelector::selectConstant(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectConstant</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="39I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="40MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="40MRI">MRI</dfn>,</td></tr>
<tr><th id="82">82</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="41MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="41MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectTruncOrPtrToInt' data-type='bool (anonymous namespace)::X86InstructionSelector::selectTruncOrPtrToInt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectTruncOrPtrToInt</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="42I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="43MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="43MRI">MRI</dfn>,</td></tr>
<tr><th id="84">84</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectZextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectZext' data-type='bool (anonymous namespace)::X86InstructionSelector::selectZext(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectZextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectZext</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="45I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="46MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="46MRI">MRI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectAnyext' data-type='bool (anonymous namespace)::X86InstructionSelector::selectAnyext(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectAnyext</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="48I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="49MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="49MRI">MRI</dfn>,</td></tr>
<tr><th id="88">88</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="50MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector9selectCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectCmp' data-type='bool (anonymous namespace)::X86InstructionSelector::selectCmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector9selectCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectCmp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="51I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="52MRI">MRI</dfn>,</td></tr>
<tr><th id="90">90</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="53MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="53MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectFCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectFCmp' data-type='bool (anonymous namespace)::X86InstructionSelector::selectFCmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectFCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectFCmp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="54I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="55MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="55MRI">MRI</dfn>,</td></tr>
<tr><th id="92">92</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="56MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectUadde' data-type='bool (anonymous namespace)::X86InstructionSelector::selectUadde(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectUadde</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="57I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="58MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="58MRI">MRI</dfn>,</td></tr>
<tr><th id="94">94</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="59MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::selectCopy' data-type='bool (anonymous namespace)::X86InstructionSelector::selectCopy(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectCopy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="60I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="61MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="61MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectUnmergeValues' data-type='bool (anonymous namespace)::X86InstructionSelector::selectUnmergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE">selectUnmergeValues</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="62I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="63MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="63MRI">MRI</dfn>,</td></tr>
<tr><th id="97">97</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="64MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="64MF">MF</dfn>,</td></tr>
<tr><th id="98">98</th><td>                           <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col5 decl" id="65CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="65CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectMergeValues' data-type='bool (anonymous namespace)::X86InstructionSelector::selectMergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE">selectMergeValues</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="66I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="67MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="67MRI">MRI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="68MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="68MF">MF</dfn>,</td></tr>
<tr><th id="101">101</th><td>                         <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col9 decl" id="69CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="69CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector12selectInsertERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectInsert' data-type='bool (anonymous namespace)::X86InstructionSelector::selectInsert(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectInsertERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectInsert</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="70I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="71MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="71MRI">MRI</dfn>,</td></tr>
<tr><th id="103">103</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="72MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="72MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector13selectExtractERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectExtract' data-type='bool (anonymous namespace)::X86InstructionSelector::selectExtract(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector13selectExtractERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectExtract</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="73I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="74MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="74MRI">MRI</dfn>,</td></tr>
<tr><th id="105">105</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="75MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="75MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector16selectCondBranchERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectCondBranch' data-type='bool (anonymous namespace)::X86InstructionSelector::selectCondBranch(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector16selectCondBranchERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectCondBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="76I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="77MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="77MRI">MRI</dfn>,</td></tr>
<tr><th id="107">107</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="78MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_" title='(anonymous namespace)::X86InstructionSelector::selectTurnIntoCOPY' data-type='bool (anonymous namespace)::X86InstructionSelector::selectTurnIntoCOPY(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, const unsigned int DstReg, const llvm::TargetRegisterClass * DstRC, const unsigned int SrcReg, const llvm::TargetRegisterClass * SrcRC) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_">selectTurnIntoCOPY</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="79I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="79I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="80MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="80MRI">MRI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                          <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="81DstReg" title='DstReg' data-type='const unsigned int' data-ref="81DstReg">DstReg</dfn>,</td></tr>
<tr><th id="110">110</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="82DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="82DstRC">DstRC</dfn>,</td></tr>
<tr><th id="111">111</th><td>                          <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="83SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="83SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="112">112</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="84SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="84SrcRC">SrcRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector13materializeFPERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::materializeFP' data-type='bool (anonymous namespace)::X86InstructionSelector::materializeFP(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector13materializeFPERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">materializeFP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="85I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="85I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="86MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="86MRI">MRI</dfn>,</td></tr>
<tr><th id="114">114</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="87MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="87MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::selectImplicitDefOrPHI' data-type='bool (anonymous namespace)::X86InstructionSelector::selectImplicitDefOrPHI(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectImplicitDefOrPHI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="88I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="89MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="89MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectShift' data-type='bool (anonymous namespace)::X86InstructionSelector::selectShift(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectShift</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="90I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="90I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="91MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="91MRI">MRI</dfn>,</td></tr>
<tr><th id="117">117</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="92MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="92MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectDivRem' data-type='bool (anonymous namespace)::X86InstructionSelector::selectDivRem(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectDivRem</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="93I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="94MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="94MRI">MRI</dfn>,</td></tr>
<tr><th id="119">119</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="95MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="95MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector27selectIntrinsicWSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectIntrinsicWSideEffects' data-type='bool (anonymous namespace)::X86InstructionSelector::selectIntrinsicWSideEffects(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector27selectIntrinsicWSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectIntrinsicWSideEffects</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="96I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="97MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="97MRI">MRI</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="98MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="98MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">// emit insert subreg instruction and insert it before MachineInstr &amp;I</i></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::emitInsertSubreg' data-type='bool (anonymous namespace)::X86InstructionSelector::emitInsertSubreg(unsigned int DstReg, unsigned int SrcReg, llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">emitInsertSubreg</a>(<em>unsigned</em> <dfn class="local col9 decl" id="99DstReg" title='DstReg' data-type='unsigned int' data-ref="99DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="100SrcReg" title='SrcReg' data-type='unsigned int' data-ref="100SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="101I">I</dfn>,</td></tr>
<tr><th id="125">125</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="102MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="102MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="103MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="103MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="126">126</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector17emitExtractSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">// emit extract subreg instruction and insert it before MachineInstr &amp;I</i></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17emitExtractSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::emitExtractSubreg' data-type='bool (anonymous namespace)::X86InstructionSelector::emitExtractSubreg(unsigned int DstReg, unsigned int SrcReg, llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17emitExtractSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">emitExtractSubreg</a>(<em>unsigned</em> <dfn class="local col4 decl" id="104DstReg" title='DstReg' data-type='unsigned int' data-ref="104DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="105SrcReg" title='SrcReg' data-type='unsigned int' data-ref="105SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="106I">I</dfn>,</td></tr>
<tr><th id="128">128</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="107MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="107MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="108MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="108MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-type='const llvm::TargetRegisterClass * (anonymous namespace)::X86InstructionSelector::getRegClass(llvm::LLT Ty, const llvm::RegisterBank &amp; RB) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="109Ty" title='Ty' data-type='llvm::LLT' data-ref="109Ty">Ty</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="110RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="110RB">RB</dfn>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-type='const llvm::TargetRegisterClass * (anonymous namespace)::X86InstructionSelector::getRegClass(llvm::LLT Ty, unsigned int Reg, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="111Ty" title='Ty' data-type='llvm::LLT' data-ref="111Ty">Ty</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112Reg" title='Reg' data-type='unsigned int' data-ref="112Reg">Reg</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="113MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="113MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86InstructionSelector::TM" title='(anonymous namespace)::X86InstructionSelector::TM' data-type='const llvm::X86TargetMachine &amp;' data-ref="(anonymousnamespace)::X86InstructionSelector::TM">TM</dfn>;</td></tr>
<tr><th id="135">135</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-type='const llvm::X86Subtarget &amp;' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</dfn>;</td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86InstructionSelector::TII" title='(anonymous namespace)::X86InstructionSelector::TII' data-type='const llvm::X86InstrInfo &amp;' data-ref="(anonymousnamespace)::X86InstructionSelector::TII">TII</dfn>;</td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86InstructionSelector::TRI" title='(anonymous namespace)::X86InstructionSelector::TRI' data-type='const llvm::X86RegisterInfo &amp;' data-ref="(anonymousnamespace)::X86InstructionSelector::TRI">TRI</dfn>;</td></tr>
<tr><th id="138">138</th><td>  <em>const</em> <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-type='const llvm::X86RegisterBankInfo &amp;' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</dfn>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_DECL" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</dfn></u></td></tr>
<tr><th id="141">141</th><td><u>#include "X86GenGlobalISel.inc"</u></td></tr>
<tr><th id="142">142</th><td><u>#undef <a class="macro" href="#140" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</a></u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_DECL" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</dfn></u></td></tr>
<tr><th id="145">145</th><td><u>#include "X86GenGlobalISel.inc"</u></td></tr>
<tr><th id="146">146</th><td><u>#undef <a class="macro" href="#144" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</a></u></td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_IMPL" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</dfn></u></td></tr>
<tr><th id="152">152</th><td><u>#include "X86GenGlobalISel.inc"</u></td></tr>
<tr><th id="153">153</th><td><u>#undef <a class="macro" href="#151" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</a></u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE" title='(anonymous namespace)::X86InstructionSelector::X86InstructionSelector' data-type='void (anonymous namespace)::X86InstructionSelector::X86InstructionSelector(const llvm::X86TargetMachine &amp; TM, const llvm::X86Subtarget &amp; STI, const llvm::X86RegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE">X86InstructionSelector</dfn>(<em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="local col4 decl" id="114TM" title='TM' data-type='const llvm::X86TargetMachine &amp;' data-ref="114TM">TM</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                               <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col5 decl" id="115STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="115STI">STI</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                               <em>const</em> <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a> &amp;<dfn class="local col6 decl" id="116RBI" title='RBI' data-type='const llvm::X86RegisterBankInfo &amp;' data-ref="116RBI">RBI</dfn>)</td></tr>
<tr><th id="158">158</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev">(</a>), <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::TM" title='(anonymous namespace)::X86InstructionSelector::TM' data-use='w' data-ref="(anonymousnamespace)::X86InstructionSelector::TM">TM</a>(<a class="local col4 ref" href="#114TM" title='TM' data-ref="114TM">TM</a>), <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='w' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>(<a class="local col5 ref" href="#115STI" title='STI' data-ref="115STI">STI</a>), <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::TII" title='(anonymous namespace)::X86InstructionSelector::TII' data-use='w' data-ref="(anonymousnamespace)::X86InstructionSelector::TII">TII</a>(*<a class="local col5 ref" href="#115STI" title='STI' data-ref="115STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="159">159</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::TRI" title='(anonymous namespace)::X86InstructionSelector::TRI' data-use='w' data-ref="(anonymousnamespace)::X86InstructionSelector::TRI">TRI</a>(*<a class="local col5 ref" href="#115STI" title='STI' data-ref="115STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>()), <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='w' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>(<a class="local col6 ref" href="#116RBI" title='RBI' data-ref="116RBI">RBI</a>),</td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_INIT" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</dfn></u></td></tr>
<tr><th id="161">161</th><td><u>#include <span class='error' title="&apos;X86GenGlobalISel.inc&apos; file not found">"X86GenGlobalISel.inc"</span></u></td></tr>
<tr><th id="162">162</th><td><u>#undef <a class="macro" href="#160" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</a></u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_INIT" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</dfn></u></td></tr>
<tr><th id="164">164</th><td><u>#include "X86GenGlobalISel.inc"</u></td></tr>
<tr><th id="165">165</th><td><u>#undef <a class="macro" href="#163" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</a></u></td></tr>
<tr><th id="166">166</th><td>{</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">// FIXME: This should be target-independent, inferred from the types declared</i></td></tr>
<tr><th id="170">170</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">// for each class in the bank.</i></td></tr>
<tr><th id="171">171</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="172">172</th><td><a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-type='const llvm::TargetRegisterClass * (anonymous namespace)::X86InstructionSelector::getRegClass(llvm::LLT Ty, const llvm::RegisterBank &amp; RB) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="117Ty" title='Ty' data-type='llvm::LLT' data-ref="117Ty">Ty</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="118RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="118RB">RB</dfn>) <em>const</em> {</td></tr>
<tr><th id="173">173</th><td>  <b>if</b> (RB.getID() == X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="174">174</th><td>    <b>if</b> (Ty.getSizeInBits() &lt;= <var>8</var>)</td></tr>
<tr><th id="175">175</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>;</td></tr>
<tr><th id="176">176</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>16</var>)</td></tr>
<tr><th id="177">177</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>;</td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>32</var>)</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>;</td></tr>
<tr><th id="180">180</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>64</var>)</td></tr>
<tr><th id="181">181</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>;</td></tr>
<tr><th id="182">182</th><td>  }</td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (RB.getID() == X86::<span class='error' title="no member named &apos;VECRRegBankID&apos; in namespace &apos;llvm::X86&apos;">VECRRegBankID</span>) {</td></tr>
<tr><th id="184">184</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>32</var>)</td></tr>
<tr><th id="185">185</th><td>      <b>return</b> STI.hasAVX512() ? &amp;X86::<span class='error' title="no member named &apos;FR32XRegClass&apos; in namespace &apos;llvm::X86&apos;">FR32XRegClass</span> : &amp;X86::<span class='error' title="no member named &apos;FR32RegClass&apos; in namespace &apos;llvm::X86&apos;">FR32RegClass</span>;</td></tr>
<tr><th id="186">186</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>64</var>)</td></tr>
<tr><th id="187">187</th><td>      <b>return</b> STI.hasAVX512() ? &amp;X86::<span class='error' title="no member named &apos;FR64XRegClass&apos; in namespace &apos;llvm::X86&apos;">FR64XRegClass</span> : &amp;X86::<span class='error' title="no member named &apos;FR64RegClass&apos; in namespace &apos;llvm::X86&apos;">FR64RegClass</span>;</td></tr>
<tr><th id="188">188</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>128</var>)</td></tr>
<tr><th id="189">189</th><td>      <b>return</b> STI.hasAVX512() ? &amp;X86::<span class='error' title="no member named &apos;VR128XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClass</span> : &amp;X86::<span class='error' title="no member named &apos;VR128RegClass&apos; in namespace &apos;llvm::X86&apos;">VR128RegClass</span>;</td></tr>
<tr><th id="190">190</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>256</var>)</td></tr>
<tr><th id="191">191</th><td>      <b>return</b> STI.hasAVX512() ? &amp;X86::<span class='error' title="no member named &apos;VR256XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR256XRegClass</span> : &amp;X86::<span class='error' title="no member named &apos;VR256RegClass&apos; in namespace &apos;llvm::X86&apos;">VR256RegClass</span>;</td></tr>
<tr><th id="192">192</th><td>    <b>if</b> (Ty.getSizeInBits() == <var>512</var>)</td></tr>
<tr><th id="193">193</th><td>      <b>return</b> &amp;X86::<span class='error' title="no member named &apos;VR512RegClass&apos; in namespace &apos;llvm::X86&apos;">VR512RegClass</span>;</td></tr>
<tr><th id="194">194</th><td>  }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown RegBank!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 196)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown RegBank!"</q>);</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="200">200</th><td><a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-type='const llvm::TargetRegisterClass * (anonymous namespace)::X86InstructionSelector::getRegClass(llvm::LLT Ty, unsigned int Reg, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="119Ty" title='Ty' data-type='llvm::LLT' data-ref="119Ty">Ty</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120Reg" title='Reg' data-type='unsigned int' data-ref="120Reg">Reg</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="121MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="121MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="202">202</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="122RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="122RegBank">RegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Reg, MRI, TRI);</td></tr>
<tr><th id="203">203</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#119Ty" title='Ty' data-ref="119Ty">Ty</a>, <a class="local col2 ref" href="#122RegBank" title='RegBank' data-ref="122RegBank">RegBank</a>);</td></tr>
<tr><th id="204">204</th><td>}</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL14getSubRegIndexPKN4llvm19TargetRegisterClassE" title='getSubRegIndex' data-type='unsigned int getSubRegIndex(const llvm::TargetRegisterClass * RC)' data-ref="_ZL14getSubRegIndexPKN4llvm19TargetRegisterClassE">getSubRegIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="123RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="123RC">RC</dfn>) {</td></tr>
<tr><th id="207">207</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124SubIdx" title='SubIdx' data-type='unsigned int' data-ref="124SubIdx">SubIdx</dfn> = X86::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::X86&apos;">NoSubRegister</span>;</td></tr>
<tr><th id="208">208</th><td>  <b>if</b> (RC == &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>) {</td></tr>
<tr><th id="209">209</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>;</td></tr>
<tr><th id="210">210</th><td>  } <b>else</b> <b>if</b> (RC == &amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>) {</td></tr>
<tr><th id="211">211</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>;</td></tr>
<tr><th id="212">212</th><td>  } <b>else</b> <b>if</b> (RC == &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>) {</td></tr>
<tr><th id="213">213</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>;</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <b>return</b> SubIdx;</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl def" id="_ZL24getRegClassFromGRPhysRegj" title='getRegClassFromGRPhysReg' data-type='const llvm::TargetRegisterClass * getRegClassFromGRPhysReg(unsigned int Reg)' data-ref="_ZL24getRegClassFromGRPhysRegj">getRegClassFromGRPhysReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="125Reg" title='Reg' data-type='unsigned int' data-ref="125Reg">Reg</dfn>) {</td></tr>
<tr><th id="220">220</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 220, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#125Reg" title='Reg' data-ref="125Reg">Reg</a>));</td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>.contains(Reg))</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>;</td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>.contains(Reg))</td></tr>
<tr><th id="224">224</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>;</td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>.contains(Reg))</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>;</td></tr>
<tr><th id="227">227</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>.contains(Reg))</td></tr>
<tr><th id="228">228</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown RegClass for PhysReg!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 230)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown RegClass for PhysReg!"</q>);</td></tr>
<tr><th id="231">231</th><td>}</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">// Set X86 Opcode and constrain DestReg.</i></td></tr>
<tr><th id="234">234</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::selectCopy' data-type='bool (anonymous namespace)::X86InstructionSelector::selectCopy(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="126I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="126I">I</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="127MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="127MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="236">236</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128DstReg" title='DstReg' data-type='unsigned int' data-ref="128DstReg">DstReg</dfn> = <a class="local col6 ref" href="#126I" title='I' data-ref="126I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="237">237</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="129DstSize" title='DstSize' data-type='const unsigned int' data-ref="129DstSize">DstSize</dfn> = RBI.getSizeInBits(DstReg, MRI, <span class='error' title="no viable conversion from &apos;const llvm::X86RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="238">238</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="130DstRegBank" title='DstRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="130DstRegBank">DstRegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131SrcReg" title='SrcReg' data-type='unsigned int' data-ref="131SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#126I" title='I' data-ref="126I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="241">241</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="132SrcSize" title='SrcSize' data-type='const unsigned int' data-ref="132SrcSize">SrcSize</dfn> = RBI.getSizeInBits(SrcReg, MRI, <span class='error' title="no viable conversion from &apos;const llvm::X86RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="133SrcRegBank" title='SrcRegBank' data-type='const llvm::RegisterBank &amp;' data-ref="133SrcRegBank">SrcRegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#128DstReg" title='DstReg' data-ref="128DstReg">DstReg</a>)) {</td></tr>
<tr><th id="245">245</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.isCopy() &amp;&amp; &quot;Generic operators do not allow physical registers&quot;) ? void (0) : __assert_fail (&quot;I.isCopy() &amp;&amp; \&quot;Generic operators do not allow physical registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 245, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#126I" title='I' data-ref="126I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <q>"Generic operators do not allow physical registers"</q>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <b>if</b> (DstSize &gt; SrcSize &amp;&amp; SrcRegBank.getID() == X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="248">248</th><td>        DstRegBank.getID() == X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="134SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="134SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="251">251</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="local col7 ref" href="#127MRI" title='MRI' data-ref="127MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#131SrcReg" title='SrcReg' data-ref="131SrcReg">SrcReg</a>), <a class="local col3 ref" href="#133SrcRegBank" title='SrcRegBank' data-ref="133SrcRegBank">SrcRegBank</a>);</td></tr>
<tr><th id="252">252</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="135DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="135DstRC">DstRC</dfn> = <a class="tu ref" href="#_ZL24getRegClassFromGRPhysRegj" title='getRegClassFromGRPhysReg' data-use='c' data-ref="_ZL24getRegClassFromGRPhysRegj">getRegClassFromGRPhysReg</a>(<a class="local col8 ref" href="#128DstReg" title='DstReg' data-ref="128DstReg">DstReg</a>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>      <b>if</b> (<a class="local col4 ref" href="#134SrcRC" title='SrcRC' data-ref="134SrcRC">SrcRC</a> != <a class="local col5 ref" href="#135DstRC" title='DstRC' data-ref="135DstRC">DstRC</a>) {</td></tr>
<tr><th id="255">255</th><td>        <i>// This case can be generated by ABI lowering, performe anyext</i></td></tr>
<tr><th id="256">256</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="136ExtSrc" title='ExtSrc' data-type='unsigned int' data-ref="136ExtSrc">ExtSrc</dfn> = <a class="local col7 ref" href="#127MRI" title='MRI' data-ref="127MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#135DstRC" title='DstRC' data-ref="135DstRC">DstRC</a>);</td></tr>
<tr><th id="257">257</th><td>        BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="258">258</th><td>                TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG))</td></tr>
<tr><th id="259">259</th><td>            .addDef(ExtSrc)</td></tr>
<tr><th id="260">260</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="261">261</th><td>            .addReg(SrcReg)</td></tr>
<tr><th id="262">262</th><td>            .addImm(getSubRegIndex(SrcRC));</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>        <a class="local col6 ref" href="#126I" title='I' data-ref="126I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#136ExtSrc" title='ExtSrc' data-ref="136ExtSrc">ExtSrc</a>);</td></tr>
<tr><th id="265">265</th><td>      }</td></tr>
<tr><th id="266">266</th><td>    }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="269">269</th><td>  }</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!TargetRegisterInfo::isPhysicalRegister(SrcReg) || I.isCopy()) &amp;&amp; &quot;No phys reg on generic operators&quot;) ? void (0) : __assert_fail (&quot;(!TargetRegisterInfo::isPhysicalRegister(SrcReg) || I.isCopy()) &amp;&amp; \&quot;No phys reg on generic operators\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 272, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#131SrcReg" title='SrcReg' data-ref="131SrcReg">SrcReg</a>) || <a class="local col6 ref" href="#126I" title='I' data-ref="126I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) &amp;&amp;</td></tr>
<tr><th id="272">272</th><td>         <q>"No phys reg on generic operators"</q>);</td></tr>
<tr><th id="273">273</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((DstSize == SrcSize || (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp; DstSize &lt;= RBI.getSizeInBits(SrcReg, MRI, TRI))) &amp;&amp; &quot;Copy with different width?!&quot;) ? void (0) : __assert_fail (&quot;(DstSize == SrcSize || (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp; DstSize &lt;= RBI.getSizeInBits(SrcReg, MRI, TRI))) &amp;&amp; \&quot;Copy with different width?!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((DstSize == SrcSize ||</td></tr>
<tr><th id="274">274</th><td>          <i>// Copies are a mean to setup initial types, the number of</i></td></tr>
<tr><th id="275">275</th><td><i>          // bits may not exactly match.</i></td></tr>
<tr><th id="276">276</th><td>          (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp;</td></tr>
<tr><th id="277">277</th><td>           DstSize &lt;= RBI.getSizeInBits(SrcReg, MRI, <span class='error' title="no viable conversion from &apos;const llvm::X86RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>))) &amp;&amp;</td></tr>
<tr><th id="278">278</th><td>         <q>"Copy with different width?!"</q>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="137DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="137DstRC">DstRC</dfn> =</td></tr>
<tr><th id="281">281</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="local col7 ref" href="#127MRI" title='MRI' data-ref="127MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#128DstReg" title='DstReg' data-ref="128DstReg">DstReg</a>), <a class="local col0 ref" href="#130DstRegBank" title='DstRegBank' data-ref="130DstRegBank">DstRegBank</a>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (SrcRegBank.getID() == X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="284">284</th><td>      DstRegBank.getID() == X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span> &amp;&amp; SrcSize &gt; DstSize &amp;&amp;</td></tr>
<tr><th id="285">285</th><td>      TargetRegisterInfo::isPhysicalRegister(SrcReg)) {</td></tr>
<tr><th id="286">286</th><td>    <i>// Change the physical register to performe truncate.</i></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="138SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="138SrcRC">SrcRC</dfn> = <a class="tu ref" href="#_ZL24getRegClassFromGRPhysRegj" title='getRegClassFromGRPhysReg' data-use='c' data-ref="_ZL24getRegClassFromGRPhysRegj">getRegClassFromGRPhysReg</a>(<a class="local col1 ref" href="#131SrcReg" title='SrcReg' data-ref="131SrcReg">SrcReg</a>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <b>if</b> (<a class="local col7 ref" href="#137DstRC" title='DstRC' data-ref="137DstRC">DstRC</a> != <a class="local col8 ref" href="#138SrcRC" title='SrcRC' data-ref="138SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="291">291</th><td>      <a class="local col6 ref" href="#126I" title='I' data-ref="126I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="tu ref" href="#_ZL14getSubRegIndexPKN4llvm19TargetRegisterClassE" title='getSubRegIndex' data-use='c' data-ref="_ZL14getSubRegIndexPKN4llvm19TargetRegisterClassE">getSubRegIndex</a>(<a class="local col7 ref" href="#137DstRC" title='DstRC' data-ref="137DstRC">DstRC</a>));</td></tr>
<tr><th id="292">292</th><td>      I.getOperand(<var>1</var>).substPhysReg(SrcReg, <span class='error' title="no viable conversion from &apos;const llvm::X86RegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="293">293</th><td>    }</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// No need to constrain SrcReg. It will get constrained when</i></td></tr>
<tr><th id="297">297</th><td><i>  // we hit another of its use or its defs.</i></td></tr>
<tr><th id="298">298</th><td><i>  // Copies do not have constraints.</i></td></tr>
<tr><th id="299">299</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="139OldRC" title='OldRC' data-type='const llvm::TargetRegisterClass *' data-ref="139OldRC">OldRC</dfn> = <a class="local col7 ref" href="#127MRI" title='MRI' data-ref="127MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</a>(<a class="local col8 ref" href="#128DstReg" title='DstReg' data-ref="128DstReg">DstReg</a>);</td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (!<a class="local col9 ref" href="#139OldRC" title='OldRC' data-ref="139OldRC">OldRC</a> || !<a class="local col7 ref" href="#137DstRC" title='DstRC' data-ref="137DstRC">DstRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#139OldRC" title='OldRC' data-ref="139OldRC">OldRC</a>)) {</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#128DstReg" title='DstReg' data-ref="128DstReg">DstReg</a>, *<a class="local col7 ref" href="#137DstRC" title='DstRC' data-ref="137DstRC">DstRC</a>, <span class='refarg'><a class="local col7 ref" href="#127MRI" title='MRI' data-ref="127MRI">MRI</a></span>)) {</td></tr>
<tr><th id="302">302</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="303">303</th><td>                        &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="304">304</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td>  }</td></tr>
<tr><th id="307">307</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">X86</span>::COPY));</td></tr>
<tr><th id="308">308</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::select' data-type='bool (anonymous namespace)::X86InstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="140I">I</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                    <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col1 decl" id="141CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="141CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="313">313</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getParent() &amp;&amp; &quot;Instruction should be in a basic block!&quot;) ? void (0) : __assert_fail (&quot;I.getParent() &amp;&amp; \&quot;Instruction should be in a basic block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 313, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <q>"Instruction should be in a basic block!"</q>);</td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getParent()-&gt;getParent() &amp;&amp; &quot;Instruction should be in a function!&quot;) ? void (0) : __assert_fail (&quot;I.getParent()-&gt;getParent() &amp;&amp; \&quot;Instruction should be in a function!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>() &amp;&amp; <q>"Instruction should be in a function!"</q>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="142MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="142MBB">MBB</dfn> = *<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="143MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="143MF">MF</dfn> = *<a class="local col2 ref" href="#142MBB" title='MBB' data-ref="142MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="318">318</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="144MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="144MRI">MRI</dfn> = <a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145Opcode" title='Opcode' data-type='unsigned int' data-ref="145Opcode">Opcode</dfn> = <a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col5 ref" href="#145Opcode" title='Opcode' data-ref="145Opcode">Opcode</a>)) {</td></tr>
<tr><th id="322">322</th><td>    <i>// Certain non-generic instructions also need some special handling.</i></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (<a class="local col5 ref" href="#145Opcode" title='Opcode' data-ref="145Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#128" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>)</td></tr>
<tr><th id="325">325</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="328">328</th><td>      <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::selectCopy' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectCopy</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getNumOperands() == I.getNumExplicitOperands() &amp;&amp; &quot;Generic instruction has unexpected implicit operands\n&quot;) ? void (0) : __assert_fail (&quot;I.getNumOperands() == I.getNumExplicitOperands() &amp;&amp; \&quot;Generic instruction has unexpected implicit operands\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 334, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() &amp;&amp;</td></tr>
<tr><th id="334">334</th><td>         <q>"Generic instruction has unexpected implicit operands\n"</q>);</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectImpl' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col1 ref" href="#141CoverageInfo" title='CoverageInfo' data-ref="141CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot; C++ instruction selection: &quot;; I.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" C++ instruction selection: "</q>; <a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i>// TODO: This should be implemented by tblgen.</i></td></tr>
<tr><th id="342">342</th><td>  <b>switch</b> (<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="343">343</th><td>  <b>default</b>:</td></tr>
<tr><th id="344">344</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>:</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="347">347</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectLoadStoreOp' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectLoadStoreOp</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>:</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>:</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectFrameIndexOrGep' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectFrameIndexOrGep</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>:</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17selectGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectGlobalValue' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectGlobalValue</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectConstant</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector13materializeFPERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::materializeFP' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector13materializeFPERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">materializeFP</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="359">359</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectTruncOrPtrToInt' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectTruncOrPtrToInt</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::selectCopy' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectCopy</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>);</td></tr>
<tr><th id="362">362</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="363">363</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectZextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectZext' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectZextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectZext</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectAnyext' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectAnyext</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="366">366</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>:</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector9selectCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectCmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector9selectCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectCmp</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="368">368</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>:</td></tr>
<tr><th id="369">369</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector10selectFCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectFCmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectFCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectFCmp</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#382" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE">G_UADDE</a>:</td></tr>
<tr><th id="371">371</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectUadde' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectUadde</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>:</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectUnmergeValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE">selectUnmergeValues</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#141CoverageInfo" title='CoverageInfo' data-ref="141CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a>:</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>:</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectMergeValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE">selectMergeValues</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>, <span class='refarg'><a class="local col1 ref" href="#141CoverageInfo" title='CoverageInfo' data-ref="141CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#249" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT">G_EXTRACT</a>:</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector13selectExtractERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectExtract' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector13selectExtractERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectExtract</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT">G_INSERT</a>:</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector12selectInsertERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectInsert' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectInsertERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectInsert</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</a>:</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector16selectCondBranchERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectCondBranch' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector16selectCondBranchERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectCondBranch</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>:</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>:</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::selectImplicitDefOrPHI' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectImplicitDefOrPHI</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>);</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectShift</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="390">390</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="391">391</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="392">392</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#220" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</a>:</td></tr>
<tr><th id="393">393</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#223" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM">G_UREM</a>:</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectDivRem' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectDivRem</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="395">395</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#329" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>:</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector27selectIntrinsicWSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectIntrinsicWSideEffects' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector27selectIntrinsicWSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectIntrinsicWSideEffects</a>(<span class='refarg'><a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a></span>, <span class='refarg'><a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF">MF</a></span>);</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm" title='(anonymous namespace)::X86InstructionSelector::getLoadStoreOp' data-type='unsigned int (anonymous namespace)::X86InstructionSelector::getLoadStoreOp(const llvm::LLT &amp; Ty, const llvm::RegisterBank &amp; RB, unsigned int Opc, uint64_t Alignment) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm">getLoadStoreOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col6 decl" id="146Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="146Ty">Ty</dfn>,</td></tr>
<tr><th id="403">403</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="147RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="147RB">RB</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                                <em>unsigned</em> <dfn class="local col8 decl" id="148Opc" title='Opc' data-type='unsigned int' data-ref="148Opc">Opc</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                                <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="149Alignment" title='Alignment' data-type='uint64_t' data-ref="149Alignment">Alignment</dfn>) <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="local col0 decl" id="150Isload" title='Isload' data-type='bool' data-ref="150Isload">Isload</dfn> = (<a class="local col8 ref" href="#148Opc" title='Opc' data-ref="148Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>);</td></tr>
<tr><th id="407">407</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151HasAVX" title='HasAVX' data-type='bool' data-ref="151HasAVX">HasAVX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="local col2 decl" id="152HasAVX512" title='HasAVX512' data-type='bool' data-ref="152HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="local col3 decl" id="153HasVLX" title='HasVLX' data-type='bool' data-ref="153HasVLX">HasVLX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>)) {</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span> == RB.getID())</td></tr>
<tr><th id="413">413</th><td>      <b>return</b> Isload ? X86::<span class='error' title="no member named &apos;MOV8rm&apos; in namespace &apos;llvm::X86&apos;">MOV8rm</span> : X86::<span class='error' title="no member named &apos;MOV8mr&apos; in namespace &apos;llvm::X86&apos;">MOV8mr</span>;</td></tr>
<tr><th id="414">414</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>)) {</td></tr>
<tr><th id="415">415</th><td>    <b>if</b> (X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span> == RB.getID())</td></tr>
<tr><th id="416">416</th><td>      <b>return</b> Isload ? X86::<span class='error' title="no member named &apos;MOV16rm&apos; in namespace &apos;llvm::X86&apos;">MOV16rm</span> : X86::<span class='error' title="no member named &apos;MOV16mr&apos; in namespace &apos;llvm::X86&apos;">MOV16mr</span>;</td></tr>
<tr><th id="417">417</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) || <a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>32</var>)) {</td></tr>
<tr><th id="418">418</th><td>    <b>if</b> (X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span> == RB.getID())</td></tr>
<tr><th id="419">419</th><td>      <b>return</b> Isload ? X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span> : X86::<span class='error' title="no member named &apos;MOV32mr&apos; in namespace &apos;llvm::X86&apos;">MOV32mr</span>;</td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (X86::<span class='error' title="no member named &apos;VECRRegBankID&apos; in namespace &apos;llvm::X86&apos;">VECRRegBankID</span> == RB.getID())</td></tr>
<tr><th id="421">421</th><td>      <b>return</b> Isload ? (HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZrm</span></td></tr>
<tr><th id="422">422</th><td>                                 : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSSrm</span> : X86::<span class='error' title="no member named &apos;MOVSSrm&apos; in namespace &apos;llvm::X86&apos;">MOVSSrm</span>)</td></tr>
<tr><th id="423">423</th><td>                    : (HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSSZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSZmr</span></td></tr>
<tr><th id="424">424</th><td>                                 : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSSmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSSmr</span> : X86::<span class='error' title="no member named &apos;MOVSSmr&apos; in namespace &apos;llvm::X86&apos;">MOVSSmr</span>);</td></tr>
<tr><th id="425">425</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>) || <a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>)) {</td></tr>
<tr><th id="426">426</th><td>    <b>if</b> (X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span> == RB.getID())</td></tr>
<tr><th id="427">427</th><td>      <b>return</b> Isload ? X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span> : X86::<span class='error' title="no member named &apos;MOV64mr&apos; in namespace &apos;llvm::X86&apos;">MOV64mr</span>;</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (X86::<span class='error' title="no member named &apos;VECRRegBankID&apos; in namespace &apos;llvm::X86&apos;">VECRRegBankID</span> == RB.getID())</td></tr>
<tr><th id="429">429</th><td>      <b>return</b> Isload ? (HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSDZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZrm</span></td></tr>
<tr><th id="430">430</th><td>                                 : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSDrm&apos; in namespace &apos;llvm::X86&apos;">VMOVSDrm</span> : X86::<span class='error' title="no member named &apos;MOVSDrm&apos; in namespace &apos;llvm::X86&apos;">MOVSDrm</span>)</td></tr>
<tr><th id="431">431</th><td>                    : (HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVSDZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDZmr</span></td></tr>
<tr><th id="432">432</th><td>                                 : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVSDmr&apos; in namespace &apos;llvm::X86&apos;">VMOVSDmr</span> : X86::<span class='error' title="no member named &apos;MOVSDmr&apos; in namespace &apos;llvm::X86&apos;">MOVSDmr</span>);</td></tr>
<tr><th id="433">433</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>) {</td></tr>
<tr><th id="434">434</th><td>    <b>if</b> (Alignment &gt;= <var>16</var>)</td></tr>
<tr><th id="435">435</th><td>      <b>return</b> Isload ? (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ128rm</span></td></tr>
<tr><th id="436">436</th><td>                              : HasAVX512</td></tr>
<tr><th id="437">437</th><td>                                    ? X86::<span class='error' title="no member named &apos;VMOVAPSZ128rm_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ128rm_NOVLX</span></td></tr>
<tr><th id="438">438</th><td>                                    : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVAPSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSrm</span> : X86::<span class='error' title="no member named &apos;MOVAPSrm&apos; in namespace &apos;llvm::X86&apos;">MOVAPSrm</span>)</td></tr>
<tr><th id="439">439</th><td>                    : (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ128mr</span></td></tr>
<tr><th id="440">440</th><td>                              : HasAVX512</td></tr>
<tr><th id="441">441</th><td>                                    ? X86::<span class='error' title="no member named &apos;VMOVAPSZ128mr_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ128mr_NOVLX</span></td></tr>
<tr><th id="442">442</th><td>                                    : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVAPSmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSmr</span> : X86::<span class='error' title="no member named &apos;MOVAPSmr&apos; in namespace &apos;llvm::X86&apos;">MOVAPSmr</span>);</td></tr>
<tr><th id="443">443</th><td>    <b>else</b></td></tr>
<tr><th id="444">444</th><td>      <b>return</b> Isload ? (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ128rm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ128rm</span></td></tr>
<tr><th id="445">445</th><td>                              : HasAVX512</td></tr>
<tr><th id="446">446</th><td>                                    ? X86::<span class='error' title="no member named &apos;VMOVUPSZ128rm_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ128rm_NOVLX</span></td></tr>
<tr><th id="447">447</th><td>                                    : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVUPSrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSrm</span> : X86::<span class='error' title="no member named &apos;MOVUPSrm&apos; in namespace &apos;llvm::X86&apos;">MOVUPSrm</span>)</td></tr>
<tr><th id="448">448</th><td>                    : (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ128mr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ128mr</span></td></tr>
<tr><th id="449">449</th><td>                              : HasAVX512</td></tr>
<tr><th id="450">450</th><td>                                    ? X86::<span class='error' title="no member named &apos;VMOVUPSZ128mr_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ128mr_NOVLX</span></td></tr>
<tr><th id="451">451</th><td>                                    : HasAVX ? X86::<span class='error' title="no member named &apos;VMOVUPSmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSmr</span> : X86::<span class='error' title="no member named &apos;MOVUPSmr&apos; in namespace &apos;llvm::X86&apos;">MOVUPSmr</span>);</td></tr>
<tr><th id="452">452</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>256</var>) {</td></tr>
<tr><th id="453">453</th><td>    <b>if</b> (Alignment &gt;= <var>32</var>)</td></tr>
<tr><th id="454">454</th><td>      <b>return</b> Isload ? (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ256rm</span></td></tr>
<tr><th id="455">455</th><td>                              : HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVAPSZ256rm_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ256rm_NOVLX</span></td></tr>
<tr><th id="456">456</th><td>                                          : X86::<span class='error' title="no member named &apos;VMOVAPSYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSYrm</span>)</td></tr>
<tr><th id="457">457</th><td>                    : (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVAPSZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ256mr</span></td></tr>
<tr><th id="458">458</th><td>                              : HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVAPSZ256mr_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZ256mr_NOVLX</span></td></tr>
<tr><th id="459">459</th><td>                                          : X86::<span class='error' title="no member named &apos;VMOVAPSYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSYmr</span>);</td></tr>
<tr><th id="460">460</th><td>    <b>else</b></td></tr>
<tr><th id="461">461</th><td>      <b>return</b> Isload ? (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ256rm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ256rm</span></td></tr>
<tr><th id="462">462</th><td>                              : HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVUPSZ256rm_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ256rm_NOVLX</span></td></tr>
<tr><th id="463">463</th><td>                                          : X86::<span class='error' title="no member named &apos;VMOVUPSYrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSYrm</span>)</td></tr>
<tr><th id="464">464</th><td>                    : (HasVLX ? X86::<span class='error' title="no member named &apos;VMOVUPSZ256mr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ256mr</span></td></tr>
<tr><th id="465">465</th><td>                              : HasAVX512 ? X86::<span class='error' title="no member named &apos;VMOVUPSZ256mr_NOVLX&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZ256mr_NOVLX</span></td></tr>
<tr><th id="466">466</th><td>                                          : X86::<span class='error' title="no member named &apos;VMOVUPSYmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSYmr</span>);</td></tr>
<tr><th id="467">467</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>512</var>) {</td></tr>
<tr><th id="468">468</th><td>    <b>if</b> (Alignment &gt;= <var>64</var>)</td></tr>
<tr><th id="469">469</th><td>      <b>return</b> Isload ? X86::<span class='error' title="no member named &apos;VMOVAPSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZrm</span> : X86::<span class='error' title="no member named &apos;VMOVAPSZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVAPSZmr</span>;</td></tr>
<tr><th id="470">470</th><td>    <b>else</b></td></tr>
<tr><th id="471">471</th><td>      <b>return</b> Isload ? X86::<span class='error' title="no member named &apos;VMOVUPSZrm&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZrm</span> : X86::<span class='error' title="no member named &apos;VMOVUPSZmr&apos; in namespace &apos;llvm::X86&apos;">VMOVUPSZmr</span>;</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <a class="local col8 ref" href="#148Opc" title='Opc' data-ref="148Opc">Opc</a>;</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i  data-doc="_ZL16X86SelectAddressRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_14X86AddressModeE">// Fill in an address from the given instruction.</i></td></tr>
<tr><th id="477">477</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL16X86SelectAddressRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_14X86AddressModeE" title='X86SelectAddress' data-type='void X86SelectAddress(const llvm::MachineInstr &amp; I, const llvm::MachineRegisterInfo &amp; MRI, llvm::X86AddressMode &amp; AM)' data-ref="_ZL16X86SelectAddressRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_14X86AddressModeE">X86SelectAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="154I">I</dfn>,</td></tr>
<tr><th id="478">478</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="155MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="155MRI">MRI</dfn>,</td></tr>
<tr><th id="479">479</th><td>                             <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> &amp;<dfn class="local col6 decl" id="156AM" title='AM' data-type='llvm::X86AddressMode &amp;' data-ref="156AM">AM</dfn>) {</td></tr>
<tr><th id="480">480</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOperand(0).isReg() &amp;&amp; &quot;unsupported opperand.&quot;) ? void (0) : __assert_fail (&quot;I.getOperand(0).isReg() &amp;&amp; \&quot;unsupported opperand.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 480, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"unsupported opperand."</q>);</td></tr>
<tr><th id="481">481</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(I.getOperand(0).getReg()).isPointer() &amp;&amp; &quot;unsupported type.&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(I.getOperand(0).getReg()).isPointer() &amp;&amp; \&quot;unsupported type.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 482, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#155MRI" title='MRI' data-ref="155MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() &amp;&amp;</td></tr>
<tr><th id="482">482</th><td>         <q>"unsupported type."</q>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (<a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>) {</td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col7 decl" id="157COff" title='COff' data-type='llvm::Optional&lt;long&gt;' data-ref="157COff"><a class="local col7 ref" href="#157COff" title='COff' data-ref="157COff">COff</a></dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#155MRI" title='MRI' data-ref="155MRI">MRI</a>)) {</td></tr>
<tr><th id="486">486</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="158Imm" title='Imm' data-type='int64_t' data-ref="158Imm">Imm</dfn> = <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#157COff" title='COff' data-ref="157COff">COff</a>;</td></tr>
<tr><th id="487">487</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col8 ref" href="#158Imm" title='Imm' data-ref="158Imm">Imm</a>)) { <i>// Check for displacement overflow.</i></td></tr>
<tr><th id="488">488</th><td>        <a class="local col6 ref" href="#156AM" title='AM' data-ref="156AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Disp" title='llvm::X86AddressMode::Disp' data-ref="llvm::X86AddressMode::Disp">Disp</a> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col8 ref" href="#158Imm" title='Imm' data-ref="158Imm">Imm</a>);</td></tr>
<tr><th id="489">489</th><td>        <a class="local col6 ref" href="#156AM" title='AM' data-ref="156AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="490">490</th><td>        <b>return</b>;</td></tr>
<tr><th id="491">491</th><td>      }</td></tr>
<tr><th id="492">492</th><td>    }</td></tr>
<tr><th id="493">493</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>) {</td></tr>
<tr><th id="494">494</th><td>    <a class="local col6 ref" href="#156AM" title='AM' data-ref="156AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::FrameIndex" title='llvm::X86AddressMode::(anonymous union)::FrameIndex' data-ref="llvm::X86AddressMode::(anonymous)::FrameIndex">FrameIndex</a> = <a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="495">495</th><td>    <a class="local col6 ref" href="#156AM" title='AM' data-ref="156AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::BaseType" title='llvm::X86AddressMode::BaseType' data-ref="llvm::X86AddressMode::BaseType">BaseType</a> = <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a>::<a class="enum" href="X86InstrBuilder.h.html#llvm::X86AddressMode::FrameIndexBase" title='llvm::X86AddressMode::FrameIndexBase' data-ref="llvm::X86AddressMode::FrameIndexBase">FrameIndexBase</a>;</td></tr>
<tr><th id="496">496</th><td>    <b>return</b>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <i>// Default behavior.</i></td></tr>
<tr><th id="500">500</th><td>  <a class="local col6 ref" href="#156AM" title='AM' data-ref="156AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> = <a class="local col4 ref" href="#154I" title='I' data-ref="154I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="501">501</th><td>}</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectLoadStoreOp' data-type='bool (anonymous namespace)::X86InstructionSelector::selectLoadStoreOp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectLoadStoreOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="159I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="159I">I</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="160MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="160MRI">MRI</dfn>,</td></tr>
<tr><th id="505">505</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="161MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="161MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="162Opc" title='Opc' data-type='unsigned int' data-ref="162Opc">Opc</dfn> = <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Opc == TargetOpcode::G_STORE || Opc == TargetOpcode::G_LOAD) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(Opc == TargetOpcode::G_STORE || Opc == TargetOpcode::G_LOAD) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 509, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#162Opc" title='Opc' data-ref="162Opc">Opc</a> == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a> || <a class="local col2 ref" href="#162Opc" title='Opc' data-ref="162Opc">Opc</a> == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>) &amp;&amp;</td></tr>
<tr><th id="509">509</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="163DefReg" title='DefReg' data-type='const unsigned int' data-ref="163DefReg">DefReg</dfn> = <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="512">512</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="164Ty" title='Ty' data-type='llvm::LLT' data-ref="164Ty">Ty</dfn> = <a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#163DefReg" title='DefReg' data-ref="163DefReg">DefReg</a>);</td></tr>
<tr><th id="513">513</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="165RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="165RB">RB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DefReg, MRI, TRI);</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.hasOneMemOperand()) ? void (0) : __assert_fail (&quot;I.hasOneMemOperand()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 515, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>());</td></tr>
<tr><th id="516">516</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="166MemOp" title='MemOp' data-type='llvm::MachineMemOperand &amp;' data-ref="166MemOp">MemOp</dfn> = **<a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="517">517</th><td>  <b>if</b> (<a class="local col6 ref" href="#166MemOp" title='MemOp' data-ref="166MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="518">518</th><td>    <i>// Note: for unordered operations, we rely on the fact the appropriate MMO</i></td></tr>
<tr><th id="519">519</th><td><i>    // is already on the instruction we're mutating, and thus we don't need to</i></td></tr>
<tr><th id="520">520</th><td><i>    // make any changes.  So long as we select an opcode which is capable of</i></td></tr>
<tr><th id="521">521</th><td><i>    // loading or storing the appropriate size atomically, the rest of the</i></td></tr>
<tr><th id="522">522</th><td><i>    // backend is required to respect the MMO state. </i></td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (!<a class="local col6 ref" href="#166MemOp" title='MemOp' data-ref="166MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11isUnorderedEv" title='llvm::MachineMemOperand::isUnordered' data-ref="_ZNK4llvm17MachineMemOperand11isUnorderedEv">isUnordered</a>()) {</td></tr>
<tr><th id="524">524</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Atomic ordering not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Atomic ordering not supported yet\n"</q>);</td></tr>
<tr><th id="525">525</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="526">526</th><td>    }</td></tr>
<tr><th id="527">527</th><td>    <b>if</b> (<a class="local col6 ref" href="#166MemOp" title='MemOp' data-ref="166MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>() &lt; <a class="local col4 ref" href="#164Ty" title='Ty' data-ref="164Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()/<var>8</var>) {</td></tr>
<tr><th id="528">528</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Unaligned atomics not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unaligned atomics not supported yet\n"</q>);</td></tr>
<tr><th id="529">529</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="530">530</th><td>    }</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167NewOpc" title='NewOpc' data-type='unsigned int' data-ref="167NewOpc">NewOpc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm" title='(anonymous namespace)::X86InstructionSelector::getLoadStoreOp' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm">getLoadStoreOp</a>(<a class="local col4 ref" href="#164Ty" title='Ty' data-ref="164Ty">Ty</a>, <a class="local col5 ref" href="#165RB" title='RB' data-ref="165RB">RB</a>, <a class="local col2 ref" href="#162Opc" title='Opc' data-ref="162Opc">Opc</a>, <a class="local col6 ref" href="#166MemOp" title='MemOp' data-ref="166MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAlignmentEv" title='llvm::MachineMemOperand::getAlignment' data-ref="_ZNK4llvm17MachineMemOperand12getAlignmentEv">getAlignment</a>());</td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (<a class="local col7 ref" href="#167NewOpc" title='NewOpc' data-ref="167NewOpc">NewOpc</a> == <a class="local col2 ref" href="#162Opc" title='Opc' data-ref="162Opc">Opc</a>)</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col8 decl" id="168AM" title='AM' data-type='llvm::X86AddressMode' data-ref="168AM">AM</dfn>;</td></tr>
<tr><th id="538">538</th><td>  <a class="tu ref" href="#_ZL16X86SelectAddressRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_14X86AddressModeE" title='X86SelectAddress' data-use='c' data-ref="_ZL16X86SelectAddressRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_14X86AddressModeE">X86SelectAddress</a>(*<a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI">MRI</a>, <span class='refarg'><a class="local col8 ref" href="#168AM" title='AM' data-ref="168AM">AM</a></span>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="169MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="169MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col1 ref" href="#161MF" title='MF' data-ref="161MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>);</td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (<a class="local col2 ref" href="#162Opc" title='Opc' data-ref="162Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>) {</td></tr>
<tr><th id="543">543</th><td>    <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="544">544</th><td>    <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE" title='llvm::addFullAddress' data-ref="_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE">addFullAddress</a>(<a class="local col9 ref" href="#169MIB" title='MIB' data-ref="169MIB">MIB</a>, <a class="local col8 ref" href="#168AM" title='AM' data-ref="168AM">AM</a>);</td></tr>
<tr><th id="545">545</th><td>  } <b>else</b> {</td></tr>
<tr><th id="546">546</th><td>    <i>// G_STORE (VAL, Addr), X86Store instruction (Addr, VAL)</i></td></tr>
<tr><th id="547">547</th><td>    <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="548">548</th><td>    <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="549">549</th><td>    <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE" title='llvm::addFullAddress' data-ref="_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE">addFullAddress</a>(<a class="local col9 ref" href="#169MIB" title='MIB' data-ref="169MIB">MIB</a>, <a class="local col8 ref" href="#168AM" title='AM' data-ref="168AM">AM</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col3 ref" href="#163DefReg" title='DefReg' data-ref="163DefReg">DefReg</a>);</td></tr>
<tr><th id="550">550</th><td>  }</td></tr>
<tr><th id="551">551</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="552">552</th><td>}</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL8getLeaOPN4llvm3LLTERKNS_12X86SubtargetE" title='getLeaOP' data-type='unsigned int getLeaOP(llvm::LLT Ty, const llvm::X86Subtarget &amp; STI)' data-ref="_ZL8getLeaOPN4llvm3LLTERKNS_12X86SubtargetE">getLeaOP</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="170Ty" title='Ty' data-type='llvm::LLT' data-ref="170Ty">Ty</dfn>, <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="171STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="171STI">STI</dfn>) {</td></tr>
<tr><th id="555">555</th><td>  <b>if</b> (<a class="local col0 ref" href="#170Ty" title='Ty' data-ref="170Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>64</var>))</td></tr>
<tr><th id="556">556</th><td>    <b>return</b> X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span>;</td></tr>
<tr><th id="557">557</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#170Ty" title='Ty' data-ref="170Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>32</var>))</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> STI.isTarget64BitILP32() ? X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span> : X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span>;</td></tr>
<tr><th id="559">559</th><td>  <b>else</b></td></tr>
<tr><th id="560">560</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can&apos;t get LEA opcode. Unsupported type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 560)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't get LEA opcode. Unsupported type."</q>);</td></tr>
<tr><th id="561">561</th><td>}</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectFrameIndexOrGep' data-type='bool (anonymous namespace)::X86InstructionSelector::selectFrameIndexOrGep(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectFrameIndexOrGep</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="172I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="172I">I</dfn>,</td></tr>
<tr><th id="564">564</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="173MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="173MRI">MRI</dfn>,</td></tr>
<tr><th id="565">565</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="174MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="174MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="566">566</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175Opc" title='Opc' data-type='unsigned int' data-ref="175Opc">Opc</dfn> = <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Opc == TargetOpcode::G_FRAME_INDEX || Opc == TargetOpcode::G_GEP) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(Opc == TargetOpcode::G_FRAME_INDEX || Opc == TargetOpcode::G_GEP) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 569, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#175Opc" title='Opc' data-ref="175Opc">Opc</a> == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a> || <a class="local col5 ref" href="#175Opc" title='Opc' data-ref="175Opc">Opc</a> == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>) &amp;&amp;</td></tr>
<tr><th id="569">569</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="176DefReg" title='DefReg' data-type='const unsigned int' data-ref="176DefReg">DefReg</dfn> = <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="572">572</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="177Ty" title='Ty' data-type='llvm::LLT' data-ref="177Ty">Ty</dfn> = <a class="local col3 ref" href="#173MRI" title='MRI' data-ref="173MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#176DefReg" title='DefReg' data-ref="176DefReg">DefReg</a>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// Use LEA to calculate frame index and GEP</i></td></tr>
<tr><th id="575">575</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="178NewOpc" title='NewOpc' data-type='unsigned int' data-ref="178NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL8getLeaOPN4llvm3LLTERKNS_12X86SubtargetE" title='getLeaOP' data-use='c' data-ref="_ZL8getLeaOPN4llvm3LLTERKNS_12X86SubtargetE">getLeaOP</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#177Ty" title='Ty' data-ref="177Ty">Ty</a>, <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='r' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>);</td></tr>
<tr><th id="576">576</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="577">577</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="179MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="179MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col4 ref" href="#174MF" title='MF' data-ref="174MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>);</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (<a class="local col5 ref" href="#175Opc" title='Opc' data-ref="175Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>) {</td></tr>
<tr><th id="580">580</th><td>    <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col9 ref" href="#179MIB" title='MIB' data-ref="179MIB">MIB</a>, <var>0</var>);</td></tr>
<tr><th id="581">581</th><td>  } <b>else</b> {</td></tr>
<tr><th id="582">582</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="180InxOp" title='InxOp' data-type='llvm::MachineOperand &amp;' data-ref="180InxOp">InxOp</dfn> = <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="583">583</th><td>    <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col0 ref" href="#180InxOp" title='InxOp' data-ref="180InxOp">InxOp</a>);        <i>// set IndexReg</i></td></tr>
<tr><th id="584">584</th><td>    <a class="local col0 ref" href="#180InxOp" title='InxOp' data-ref="180InxOp">InxOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<var>1</var>); <i>// set Scale</i></td></tr>
<tr><th id="585">585</th><td>    <a class="local col9 ref" href="#179MIB" title='MIB' data-ref="179MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectGlobalValue' data-type='bool (anonymous namespace)::X86InstructionSelector::selectGlobalValue(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectGlobalValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="181I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="181I">I</dfn>,</td></tr>
<tr><th id="592">592</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="182MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="182MRI">MRI</dfn>,</td></tr>
<tr><th id="593">593</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="183MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="183MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="594">594</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_GLOBAL_VALUE) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_GLOBAL_VALUE) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 595, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#181I" title='I' data-ref="181I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>) &amp;&amp;</td></tr>
<tr><th id="595">595</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <em>auto</em> <dfn class="local col4 decl" id="184GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="184GV">GV</dfn> = <a class="local col1 ref" href="#181I" title='I' data-ref="181I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="598">598</th><td>  <b>if</b> (<a class="local col4 ref" href="#184GV" title='GV' data-ref="184GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>()) {</td></tr>
<tr><th id="599">599</th><td>    <b>return</b> <b>false</b>; <i>// TODO: we don't support TLS yet.</i></td></tr>
<tr><th id="600">600</th><td>  }</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <i>// Can't handle alternate code models yet.</i></td></tr>
<tr><th id="603">603</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::TM" title='(anonymous namespace)::X86InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>)</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <a class="type" href="X86InstrBuilder.h.html#llvm::X86AddressMode" title='llvm::X86AddressMode' data-ref="llvm::X86AddressMode">X86AddressMode</a> <a class="ref fake" href="X86InstrBuilder.h.html#_ZN4llvm14X86AddressModeC1Ev" title='llvm::X86AddressMode::X86AddressMode' data-ref="_ZN4llvm14X86AddressModeC1Ev"></a><dfn class="local col5 decl" id="185AM" title='AM' data-type='llvm::X86AddressMode' data-ref="185AM">AM</dfn>;</td></tr>
<tr><th id="607">607</th><td>  <a class="local col5 ref" href="#185AM" title='AM' data-ref="185AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GV" title='llvm::X86AddressMode::GV' data-ref="llvm::X86AddressMode::GV">GV</a> = <a class="local col4 ref" href="#184GV" title='GV' data-ref="184GV">GV</a>;</td></tr>
<tr><th id="608">608</th><td>  <a class="local col5 ref" href="#185AM" title='AM' data-ref="185AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyGlobalReference' data-ref="_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueE">classifyGlobalReference</a>(<a class="local col4 ref" href="#184GV" title='GV' data-ref="184GV">GV</a>);</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i>// TODO: The ABI requires an extra load. not supported yet.</i></td></tr>
<tr><th id="611">611</th><td>  <b>if</b> (<a class="ref" href="X86InstrInfo.h.html#_ZN4llvmL21isGlobalStubReferenceEh" title='llvm::isGlobalStubReference' data-ref="_ZN4llvmL21isGlobalStubReferenceEh">isGlobalStubReference</a>(<a class="local col5 ref" href="#185AM" title='AM' data-ref="185AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a>))</td></tr>
<tr><th id="612">612</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <i>// TODO: This reference is relative to the pic base. not supported yet.</i></td></tr>
<tr><th id="615">615</th><td>  <b>if</b> (<a class="ref" href="X86InstrInfo.h.html#_ZN4llvmL25isGlobalRelativeToPICBaseEh" title='llvm::isGlobalRelativeToPICBase' data-ref="_ZN4llvmL25isGlobalRelativeToPICBaseEh">isGlobalRelativeToPICBase</a>(<a class="local col5 ref" href="#185AM" title='AM' data-ref="185AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::GVOpFlags" title='llvm::X86AddressMode::GVOpFlags' data-ref="llvm::X86AddressMode::GVOpFlags">GVOpFlags</a>))</td></tr>
<tr><th id="616">616</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</a>()) {</td></tr>
<tr><th id="619">619</th><td>    <i>// Use rip-relative addressing.</i></td></tr>
<tr><th id="620">620</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM.Base.Reg == 0 &amp;&amp; AM.IndexReg == 0) ? void (0) : __assert_fail (&quot;AM.Base.Reg == 0 &amp;&amp; AM.IndexReg == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 620, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185AM" title='AM' data-ref="185AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::Base" title='llvm::X86AddressMode::Base' data-ref="llvm::X86AddressMode::Base">Base</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::(anonymous)::Reg" title='llvm::X86AddressMode::(anonymous union)::Reg' data-ref="llvm::X86AddressMode::(anonymous)::Reg">Reg</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#185AM" title='AM' data-ref="185AM">AM</a>.<a class="ref" href="X86InstrBuilder.h.html#llvm::X86AddressMode::IndexReg" title='llvm::X86AddressMode::IndexReg' data-ref="llvm::X86AddressMode::IndexReg">IndexReg</a> == <var>0</var>);</td></tr>
<tr><th id="621">621</th><td>    AM.Base.Reg = X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>;</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="186DefReg" title='DefReg' data-type='const unsigned int' data-ref="186DefReg">DefReg</dfn> = <a class="local col1 ref" href="#181I" title='I' data-ref="181I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="625">625</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="187Ty" title='Ty' data-type='llvm::LLT' data-ref="187Ty">Ty</dfn> = <a class="local col2 ref" href="#182MRI" title='MRI' data-ref="182MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#186DefReg" title='DefReg' data-ref="186DefReg">DefReg</a>);</td></tr>
<tr><th id="626">626</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="188NewOpc" title='NewOpc' data-type='unsigned int' data-ref="188NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL8getLeaOPN4llvm3LLTERKNS_12X86SubtargetE" title='getLeaOP' data-use='c' data-ref="_ZL8getLeaOPN4llvm3LLTERKNS_12X86SubtargetE">getLeaOP</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#187Ty" title='Ty' data-ref="187Ty">Ty</a>, <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='r' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="189MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="189MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col3 ref" href="#183MF" title='MF' data-ref="183MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#181I" title='I' data-ref="181I">I</a>);</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <a class="local col1 ref" href="#181I" title='I' data-ref="181I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="632">632</th><td>  <a class="ref" href="X86InstrBuilder.h.html#_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE" title='llvm::addFullAddress' data-ref="_ZN4llvmL14addFullAddressERKNS_19MachineInstrBuilderERKNS_14X86AddressModeE">addFullAddress</a>(<a class="local col9 ref" href="#189MIB" title='MIB' data-ref="189MIB">MIB</a>, <a class="local col5 ref" href="#185AM" title='AM' data-ref="185AM">AM</a>);</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="635">635</th><td>}</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectConstant' data-type='bool (anonymous namespace)::X86InstructionSelector::selectConstant(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="190I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="190I">I</dfn>,</td></tr>
<tr><th id="638">638</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="191MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="191MRI">MRI</dfn>,</td></tr>
<tr><th id="639">639</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="192MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="192MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="640">640</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_CONSTANT) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_CONSTANT) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 641, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#190I" title='I' data-ref="190I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>) &amp;&amp;</td></tr>
<tr><th id="641">641</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="193DefReg" title='DefReg' data-type='const unsigned int' data-ref="193DefReg">DefReg</dfn> = <a class="local col0 ref" href="#190I" title='I' data-ref="190I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="644">644</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="194Ty" title='Ty' data-type='llvm::LLT' data-ref="194Ty">Ty</dfn> = <a class="local col1 ref" href="#191MRI" title='MRI' data-ref="191MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#193DefReg" title='DefReg' data-ref="193DefReg">DefReg</a>);</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <b>if</b> (RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DefReg, MRI, TRI)-&gt;getID() != X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>)</td></tr>
<tr><th id="647">647</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="195Val" title='Val' data-type='uint64_t' data-ref="195Val">Val</dfn> = <var>0</var>;</td></tr>
<tr><th id="650">650</th><td>  <b>if</b> (<a class="local col0 ref" href="#190I" title='I' data-ref="190I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()) {</td></tr>
<tr><th id="651">651</th><td>    <a class="local col5 ref" href="#195Val" title='Val' data-ref="195Val">Val</a> = <a class="local col0 ref" href="#190I" title='I' data-ref="190I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="652">652</th><td>    <a class="local col0 ref" href="#190I" title='I' data-ref="190I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#195Val" title='Val' data-ref="195Val">Val</a>);</td></tr>
<tr><th id="653">653</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#190I" title='I' data-ref="190I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="654">654</th><td>    <a class="local col5 ref" href="#195Val" title='Val' data-ref="195Val">Val</a> = <a class="local col0 ref" href="#190I" title='I' data-ref="190I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="655">655</th><td>  } <b>else</b></td></tr>
<tr><th id="656">656</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported operand type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 656)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported operand type."</q>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="196NewOpc" title='NewOpc' data-type='unsigned int' data-ref="196NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="659">659</th><td>  <b>switch</b> (<a class="local col4 ref" href="#194Ty" title='Ty' data-ref="194Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="661">661</th><td>    NewOpc = X86::<span class='error' title="no member named &apos;MOV8ri&apos; in namespace &apos;llvm::X86&apos;">MOV8ri</span>;</td></tr>
<tr><th id="662">662</th><td>    <b>break</b>;</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="664">664</th><td>    NewOpc = X86::<span class='error' title="no member named &apos;MOV16ri&apos; in namespace &apos;llvm::X86&apos;">MOV16ri</span>;</td></tr>
<tr><th id="665">665</th><td>    <b>break</b>;</td></tr>
<tr><th id="666">666</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="667">667</th><td>    NewOpc = X86::<span class='error' title="no member named &apos;MOV32ri&apos; in namespace &apos;llvm::X86&apos;">MOV32ri</span>;</td></tr>
<tr><th id="668">668</th><td>    <b>break</b>;</td></tr>
<tr><th id="669">669</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="670">670</th><td>    <i>// TODO: in case isUInt&lt;32&gt;(Val), X86::MOV32ri can be used</i></td></tr>
<tr><th id="671">671</th><td>    <b>if</b> (isInt&lt;<var>32</var>&gt;(Val))</td></tr>
<tr><th id="672">672</th><td>      NewOpc = X86::<span class='error' title="no member named &apos;MOV64ri32&apos; in namespace &apos;llvm::X86&apos;">MOV64ri32</span>;</td></tr>
<tr><th id="673">673</th><td>    <b>else</b></td></tr>
<tr><th id="674">674</th><td>      NewOpc = X86::<span class='error' title="no member named &apos;MOV64ri&apos; in namespace &apos;llvm::X86&apos;">MOV64ri</span>;</td></tr>
<tr><th id="675">675</th><td>    <b>break</b>;</td></tr>
<tr><th id="676">676</th><td>  <b>default</b>:</td></tr>
<tr><th id="677">677</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can&apos;t select G_CONSTANT, unsupported type.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 677)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't select G_CONSTANT, unsupported type."</q>);</td></tr>
<tr><th id="678">678</th><td>  }</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="681">681</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="682">682</th><td>}</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><i  data-doc="_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_">// Helper function for selectTruncOrPtrToInt and selectAnyext.</i></td></tr>
<tr><th id="685">685</th><td><i  data-doc="_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_">// Returns true if DstRC lives on a floating register class and</i></td></tr>
<tr><th id="686">686</th><td><i  data-doc="_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_">// SrcRC lives on a 128-bit vector class.</i></td></tr>
<tr><th id="687">687</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_" title='canTurnIntoCOPY' data-type='bool canTurnIntoCOPY(const llvm::TargetRegisterClass * DstRC, const llvm::TargetRegisterClass * SrcRC)' data-ref="_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_">canTurnIntoCOPY</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="197DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="197DstRC">DstRC</dfn>,</td></tr>
<tr><th id="688">688</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="198SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="198SrcRC">SrcRC</dfn>) {</td></tr>
<tr><th id="689">689</th><td>  <b>return</b> (DstRC == &amp;X86::<span class='error' title="no member named &apos;FR32RegClass&apos; in namespace &apos;llvm::X86&apos;">FR32RegClass</span> || DstRC == &amp;X86::<span class='error' title="no member named &apos;FR32XRegClass&apos; in namespace &apos;llvm::X86&apos;">FR32XRegClass</span> ||</td></tr>
<tr><th id="690">690</th><td>          DstRC == &amp;X86::<span class='error' title="no member named &apos;FR64RegClass&apos; in namespace &apos;llvm::X86&apos;">FR64RegClass</span> || DstRC == &amp;X86::<span class='error' title="no member named &apos;FR64XRegClass&apos; in namespace &apos;llvm::X86&apos;">FR64XRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="691">691</th><td>         (SrcRC == &amp;X86::<span class='error' title="no member named &apos;VR128RegClass&apos; in namespace &apos;llvm::X86&apos;">VR128RegClass</span> || SrcRC == &amp;X86::<span class='error' title="no member named &apos;VR128XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClass</span>);</td></tr>
<tr><th id="692">692</th><td>}</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_" title='(anonymous namespace)::X86InstructionSelector::selectTurnIntoCOPY' data-type='bool (anonymous namespace)::X86InstructionSelector::selectTurnIntoCOPY(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, const unsigned int DstReg, const llvm::TargetRegisterClass * DstRC, const unsigned int SrcReg, const llvm::TargetRegisterClass * SrcRC) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_">selectTurnIntoCOPY</dfn>(</td></tr>
<tr><th id="695">695</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="199I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="199I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="200MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="200MRI">MRI</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="201DstReg" title='DstReg' data-type='const unsigned int' data-ref="201DstReg">DstReg</dfn>,</td></tr>
<tr><th id="696">696</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="202DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="202DstRC">DstRC</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="203SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="203SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="697">697</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="204SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="204SrcRC">SrcRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col3 ref" href="#203SrcReg" title='SrcReg' data-ref="203SrcReg">SrcReg</a>, *<a class="local col4 ref" href="#204SrcRC" title='SrcRC' data-ref="204SrcRC">SrcRC</a>, <span class='refarg'><a class="local col0 ref" href="#200MRI" title='MRI' data-ref="200MRI">MRI</a></span>) ||</td></tr>
<tr><th id="700">700</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#201DstReg" title='DstReg' data-ref="201DstReg">DstReg</a>, *<a class="local col2 ref" href="#202DstRC" title='DstRC' data-ref="202DstRC">DstRC</a>, <span class='refarg'><a class="local col0 ref" href="#200MRI" title='MRI' data-ref="200MRI">MRI</a></span>)) {</td></tr>
<tr><th id="701">701</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="702">702</th><td>                      &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="703">703</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="704">704</th><td>  }</td></tr>
<tr><th id="705">705</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>));</td></tr>
<tr><th id="706">706</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectTruncOrPtrToInt' data-type='bool (anonymous namespace)::X86InstructionSelector::selectTruncOrPtrToInt(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectTruncOrPtrToInt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="205I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="205I">I</dfn>,</td></tr>
<tr><th id="710">710</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="206MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="206MRI">MRI</dfn>,</td></tr>
<tr><th id="711">711</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="207MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="207MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="712">712</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_TRUNC || I.getOpcode() == TargetOpcode::G_PTRTOINT) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_TRUNC || I.getOpcode() == TargetOpcode::G_PTRTOINT) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 714, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#205I" title='I' data-ref="205I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a> ||</td></tr>
<tr><th id="713">713</th><td>          <a class="local col5 ref" href="#205I" title='I' data-ref="205I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>) &amp;&amp;</td></tr>
<tr><th id="714">714</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="208DstReg" title='DstReg' data-type='const unsigned int' data-ref="208DstReg">DstReg</dfn> = <a class="local col5 ref" href="#205I" title='I' data-ref="205I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="717">717</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="209SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="209SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#205I" title='I' data-ref="205I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="210DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="210DstTy">DstTy</dfn> = <a class="local col6 ref" href="#206MRI" title='MRI' data-ref="206MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#208DstReg" title='DstReg' data-ref="208DstReg">DstReg</a>);</td></tr>
<tr><th id="720">720</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="211SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="211SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#206MRI" title='MRI' data-ref="206MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#209SrcReg" title='SrcReg' data-ref="209SrcReg">SrcReg</a>);</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="212DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="212DstRB">DstRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="723">723</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="213SrcRB" title='SrcRB' data-type='const llvm::RegisterBank &amp;' data-ref="213SrcRB">SrcRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <b>if</b> (<a class="local col2 ref" href="#212DstRB" title='DstRB' data-ref="212DstRB">DstRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <a class="local col3 ref" href="#213SrcRB" title='SrcRB' data-ref="213SrcRB">SrcRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>()) {</td></tr>
<tr><th id="726">726</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; input/output on different banks\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="727">727</th><td>                      &lt;&lt; <q>" input/output on different banks\n"</q>);</td></tr>
<tr><th id="728">728</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="729">729</th><td>  }</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="214DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="214DstRC">DstRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#210DstTy" title='DstTy' data-ref="210DstTy">DstTy</a>, <a class="local col2 ref" href="#212DstRB" title='DstRB' data-ref="212DstRB">DstRB</a>);</td></tr>
<tr><th id="732">732</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="215SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="215SrcRC">SrcRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#211SrcTy" title='SrcTy' data-ref="211SrcTy">SrcTy</a>, <a class="local col3 ref" href="#213SrcRB" title='SrcRB' data-ref="213SrcRB">SrcRB</a>);</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <b>if</b> (!<a class="local col4 ref" href="#214DstRC" title='DstRC' data-ref="214DstRC">DstRC</a> || !<a class="local col5 ref" href="#215SrcRC" title='SrcRC' data-ref="215SrcRC">SrcRC</a>)</td></tr>
<tr><th id="735">735</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <i>// If that's truncation of the value that lives on the vector class and goes</i></td></tr>
<tr><th id="738">738</th><td><i>  // into the floating class, just replace it with copy, as we are able to</i></td></tr>
<tr><th id="739">739</th><td><i>  // select it as a regular move.</i></td></tr>
<tr><th id="740">740</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_" title='canTurnIntoCOPY' data-use='c' data-ref="_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_">canTurnIntoCOPY</a>(<a class="local col4 ref" href="#214DstRC" title='DstRC' data-ref="214DstRC">DstRC</a>, <a class="local col5 ref" href="#215SrcRC" title='SrcRC' data-ref="215SrcRC">SrcRC</a>))</td></tr>
<tr><th id="741">741</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_" title='(anonymous namespace)::X86InstructionSelector::selectTurnIntoCOPY' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_">selectTurnIntoCOPY</a>(<span class='refarg'><a class="local col5 ref" href="#205I" title='I' data-ref="205I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#206MRI" title='MRI' data-ref="206MRI">MRI</a></span>, <a class="local col8 ref" href="#208DstReg" title='DstReg' data-ref="208DstReg">DstReg</a>, <a class="local col4 ref" href="#214DstRC" title='DstRC' data-ref="214DstRC">DstRC</a>, <a class="local col9 ref" href="#209SrcReg" title='SrcReg' data-ref="209SrcReg">SrcReg</a>, <a class="local col5 ref" href="#215SrcRC" title='SrcRC' data-ref="215SrcRC">SrcRC</a>);</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <b>if</b> (DstRB.getID() != X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>)</td></tr>
<tr><th id="744">744</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="216SubIdx" title='SubIdx' data-type='unsigned int' data-ref="216SubIdx">SubIdx</dfn>;</td></tr>
<tr><th id="747">747</th><td>  <b>if</b> (<a class="local col4 ref" href="#214DstRC" title='DstRC' data-ref="214DstRC">DstRC</a> == <a class="local col5 ref" href="#215SrcRC" title='SrcRC' data-ref="215SrcRC">SrcRC</a>) {</td></tr>
<tr><th id="748">748</th><td>    <i>// Nothing to be done</i></td></tr>
<tr><th id="749">749</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::X86&apos;">NoSubRegister</span>;</td></tr>
<tr><th id="750">750</th><td>  } <b>else</b> <b>if</b> (DstRC == &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>) {</td></tr>
<tr><th id="751">751</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>;</td></tr>
<tr><th id="752">752</th><td>  } <b>else</b> <b>if</b> (DstRC == &amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>) {</td></tr>
<tr><th id="753">753</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>;</td></tr>
<tr><th id="754">754</th><td>  } <b>else</b> <b>if</b> (DstRC == &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>) {</td></tr>
<tr><th id="755">755</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>;</td></tr>
<tr><th id="756">756</th><td>  } <b>else</b> {</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="758">758</th><td>  }</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <a class="local col5 ref" href="#215SrcRC" title='SrcRC' data-ref="215SrcRC">SrcRC</a> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::TRI" title='(anonymous namespace)::X86InstructionSelector::TRI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::TRI">TRI</a>.<a class="ref" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col5 ref" href="#215SrcRC" title='SrcRC' data-ref="215SrcRC">SrcRC</a>, <a class="local col6 ref" href="#216SubIdx" title='SubIdx' data-ref="216SubIdx">SubIdx</a>);</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col9 ref" href="#209SrcReg" title='SrcReg' data-ref="209SrcReg">SrcReg</a>, *<a class="local col5 ref" href="#215SrcRC" title='SrcRC' data-ref="215SrcRC">SrcRC</a>, <span class='refarg'><a class="local col6 ref" href="#206MRI" title='MRI' data-ref="206MRI">MRI</a></span>) ||</td></tr>
<tr><th id="763">763</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#208DstReg" title='DstReg' data-ref="208DstReg">DstReg</a>, *<a class="local col4 ref" href="#214DstRC" title='DstRC' data-ref="214DstRC">DstRC</a>, <span class='refarg'><a class="local col6 ref" href="#206MRI" title='MRI' data-ref="206MRI">MRI</a></span>)) {</td></tr>
<tr><th id="764">764</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="765">765</th><td>                      &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="766">766</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="767">767</th><td>  }</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <a class="local col5 ref" href="#205I" title='I' data-ref="205I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col6 ref" href="#216SubIdx" title='SubIdx' data-ref="216SubIdx">SubIdx</a>);</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>));</td></tr>
<tr><th id="772">772</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="773">773</th><td>}</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectZextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectZext' data-type='bool (anonymous namespace)::X86InstructionSelector::selectZext(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectZextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectZext</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="217I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="217I">I</dfn>,</td></tr>
<tr><th id="776">776</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="218MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="218MRI">MRI</dfn>,</td></tr>
<tr><th id="777">777</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="219MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="219MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="778">778</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_ZEXT) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_ZEXT) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 778, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>) &amp;&amp; <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="220DstReg" title='DstReg' data-type='const unsigned int' data-ref="220DstReg">DstReg</dfn> = <a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="781">781</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="221SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="221SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="222DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="222DstTy">DstTy</dfn> = <a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#220DstReg" title='DstReg' data-ref="220DstReg">DstReg</a>);</td></tr>
<tr><th id="784">784</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="223SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="223SrcTy">SrcTy</dfn> = <a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg">SrcReg</a>);</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(SrcTy == LLT::scalar(8) &amp;&amp; DstTy == LLT::scalar(32)) &amp;&amp; &quot;8=&gt;32 Zext is handled by tablegen&quot;) ? void (0) : __assert_fail (&quot;!(SrcTy == LLT::scalar(8) &amp;&amp; DstTy == LLT::scalar(32)) &amp;&amp; \&quot;8=&gt;32 Zext is handled by tablegen\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 787, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col3 ref" href="#223SrcTy" title='SrcTy' data-ref="223SrcTy">SrcTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>) &amp;&amp; <a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)) &amp;&amp;</td></tr>
<tr><th id="787">787</th><td>         <q>"8=&gt;32 Zext is handled by tablegen"</q>);</td></tr>
<tr><th id="788">788</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(SrcTy == LLT::scalar(16) &amp;&amp; DstTy == LLT::scalar(32)) &amp;&amp; &quot;16=&gt;32 Zext is handled by tablegen&quot;) ? void (0) : __assert_fail (&quot;!(SrcTy == LLT::scalar(16) &amp;&amp; DstTy == LLT::scalar(32)) &amp;&amp; \&quot;16=&gt;32 Zext is handled by tablegen\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 789, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col3 ref" href="#223SrcTy" title='SrcTy' data-ref="223SrcTy">SrcTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>) &amp;&amp; <a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)) &amp;&amp;</td></tr>
<tr><th id="789">789</th><td>         <q>"16=&gt;32 Zext is handled by tablegen"</q>);</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <em>const</em> <em>static</em> <b>struct</b> <dfn class="local col4 type" id="224ZextEntry" title='ZextEntry' data-ref="224ZextEntry"><a class="local col4 type" href="#224ZextEntry" title='ZextEntry' data-ref="224ZextEntry">ZextEntry</a></dfn> {</td></tr>
<tr><th id="792">792</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="225SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="225SrcTy">SrcTy</dfn>;</td></tr>
<tr><th id="793">793</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="226DstTy" title='DstTy' data-type='llvm::LLT' data-ref="226DstTy">DstTy</dfn>;</td></tr>
<tr><th id="794">794</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="227MovOp" title='MovOp' data-type='unsigned int' data-ref="227MovOp">MovOp</dfn>;</td></tr>
<tr><th id="795">795</th><td>    <em>bool</em> <dfn class="local col8 decl" id="228NeedSubregToReg" title='NeedSubregToReg' data-type='bool' data-ref="228NeedSubregToReg">NeedSubregToReg</dfn>;</td></tr>
<tr><th id="796">796</th><td>  } <dfn class="local col9 decl" id="229OpTable" title='OpTable' data-type='const struct ZextEntry []' data-ref="229OpTable">OpTable</dfn>[] = {</td></tr>
<tr><th id="797">797</th><td>      {LLT::scalar(<var>8</var>), LLT::scalar(<var>16</var>), X86::<span class='error' title="no member named &apos;MOVZX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rr8</span>, <b>false</b>},  <i>// i8  =&gt; i16</i></td></tr>
<tr><th id="798">798</th><td>      {LLT::scalar(<var>8</var>), LLT::scalar(<var>64</var>), X86::<span class='error' title="no member named &apos;MOVZX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr8</span>, <b>true</b>},   <i>// i8  =&gt; i64</i></td></tr>
<tr><th id="799">799</th><td>      {LLT::scalar(<var>16</var>), LLT::scalar(<var>64</var>), X86::<span class='error' title="no member named &apos;MOVZX32rr16&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr16</span>, <b>true</b>}, <i>// i16 =&gt; i64</i></td></tr>
<tr><th id="800">800</th><td>      {LLT::scalar(<var>32</var>), LLT::scalar(<var>64</var>), <var>0</var>, <b>true</b>}                 <i>// i32 =&gt; i64</i></td></tr>
<tr><th id="801">801</th><td>  };</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <em>auto</em> <dfn class="local col0 decl" id="230ZextEntryIt" title='ZextEntryIt' data-type='auto' data-ref="230ZextEntryIt">ZextEntryIt</dfn> =</td></tr>
<tr><th id="804">804</th><td>      std::find_if(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(OpTable), <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(OpTable),</td></tr>
<tr><th id="805">805</th><td>                   [SrcTy, DstTy](<em>const</em> ZextEntry &amp;El) {</td></tr>
<tr><th id="806">806</th><td>                     <b>return</b> El.DstTy == DstTy &amp;&amp; El.SrcTy == SrcTy;</td></tr>
<tr><th id="807">807</th><td>                   });</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <i>// Here we try to select Zext into a MOVZ and/or SUBREG_TO_REG instruction.</i></td></tr>
<tr><th id="810">810</th><td>  <b>if</b> (ZextEntryIt != <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(OpTable)) {</td></tr>
<tr><th id="811">811</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="231DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="231DstRB">DstRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="812">812</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="232SrcRB" title='SrcRB' data-type='const llvm::RegisterBank &amp;' data-ref="232SrcRB">SrcRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="813">813</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="233DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="233DstRC">DstRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a>, <a class="local col1 ref" href="#231DstRB" title='DstRB' data-ref="231DstRB">DstRB</a>);</td></tr>
<tr><th id="814">814</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="234SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="234SrcRC">SrcRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#223SrcTy" title='SrcTy' data-ref="223SrcTy">SrcTy</a>, <a class="local col2 ref" href="#232SrcRB" title='SrcRB' data-ref="232SrcRB">SrcRB</a>);</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg">SrcReg</a>, *<a class="local col4 ref" href="#234SrcRC" title='SrcRC' data-ref="234SrcRC">SrcRC</a>, <span class='refarg'><a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a></span>) ||</td></tr>
<tr><th id="817">817</th><td>        !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col0 ref" href="#220DstReg" title='DstReg' data-ref="220DstReg">DstReg</a>, *<a class="local col3 ref" href="#233DstRC" title='DstRC' data-ref="233DstRC">DstRC</a>, <span class='refarg'><a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a></span>)) {</td></tr>
<tr><th id="818">818</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="819">819</th><td>                        &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="820">820</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="821">821</th><td>    }</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="235TransitRegTo" title='TransitRegTo' data-type='unsigned int' data-ref="235TransitRegTo">TransitRegTo</dfn> = <a class="local col0 ref" href="#220DstReg" title='DstReg' data-ref="220DstReg">DstReg</a>;</td></tr>
<tr><th id="824">824</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="236TransitRegFrom" title='TransitRegFrom' data-type='unsigned int' data-ref="236TransitRegFrom">TransitRegFrom</dfn> = <a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg">SrcReg</a>;</td></tr>
<tr><th id="825">825</th><td>    <b>if</b> (ZextEntryIt-&gt;MovOp) {</td></tr>
<tr><th id="826">826</th><td>      <i>// If we select Zext into MOVZ + SUBREG_TO_REG, we need to have</i></td></tr>
<tr><th id="827">827</th><td><i>      // a transit register in between: create it here.</i></td></tr>
<tr><th id="828">828</th><td>      <b>if</b> (ZextEntryIt-&gt;NeedSubregToReg) {</td></tr>
<tr><th id="829">829</th><td>        <a class="local col6 ref" href="#236TransitRegFrom" title='TransitRegFrom' data-ref="236TransitRegFrom">TransitRegFrom</a> = <a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="830">830</th><td>            <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="local col0 ref" href="#220DstReg" title='DstReg' data-ref="220DstReg">DstReg</a>, <span class='refarg'><a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a></span>));</td></tr>
<tr><th id="831">831</th><td>        <a class="local col5 ref" href="#235TransitRegTo" title='TransitRegTo' data-ref="235TransitRegTo">TransitRegTo</a> = <a class="local col6 ref" href="#236TransitRegFrom" title='TransitRegFrom' data-ref="236TransitRegFrom">TransitRegFrom</a>;</td></tr>
<tr><th id="832">832</th><td>      }</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>      BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(ZextEntryIt-&gt;MovOp))</td></tr>
<tr><th id="835">835</th><td>          .addDef(TransitRegTo)</td></tr>
<tr><th id="836">836</th><td>          .addReg(SrcReg);</td></tr>
<tr><th id="837">837</th><td>    }</td></tr>
<tr><th id="838">838</th><td>    <b>if</b> (ZextEntryIt-&gt;NeedSubregToReg) {</td></tr>
<tr><th id="839">839</th><td>      BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="840">840</th><td>              TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG))</td></tr>
<tr><th id="841">841</th><td>          .addDef(DstReg)</td></tr>
<tr><th id="842">842</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="843">843</th><td>          .addReg(TransitRegFrom)</td></tr>
<tr><th id="844">844</th><td>          .addImm(X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="845">845</th><td>    }</td></tr>
<tr><th id="846">846</th><td>    <a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="847">847</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="848">848</th><td>  }</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>  <b>if</b> (<a class="local col3 ref" href="#223SrcTy" title='SrcTy' data-ref="223SrcTy">SrcTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>))</td></tr>
<tr><th id="851">851</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237AndOpc" title='AndOpc' data-type='unsigned int' data-ref="237AndOpc">AndOpc</dfn>;</td></tr>
<tr><th id="854">854</th><td>  <b>if</b> (<a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>))</td></tr>
<tr><th id="855">855</th><td>    AndOpc = X86::<span class='error' title="no member named &apos;AND8ri&apos; in namespace &apos;llvm::X86&apos;">AND8ri</span>;</td></tr>
<tr><th id="856">856</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>))</td></tr>
<tr><th id="857">857</th><td>    AndOpc = X86::<span class='error' title="no member named &apos;AND16ri8&apos; in namespace &apos;llvm::X86&apos;">AND16ri8</span>;</td></tr>
<tr><th id="858">858</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>))</td></tr>
<tr><th id="859">859</th><td>    AndOpc = X86::<span class='error' title="no member named &apos;AND32ri8&apos; in namespace &apos;llvm::X86&apos;">AND32ri8</span>;</td></tr>
<tr><th id="860">860</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>))</td></tr>
<tr><th id="861">861</th><td>    AndOpc = X86::<span class='error' title="no member named &apos;AND64ri8&apos; in namespace &apos;llvm::X86&apos;">AND64ri8</span>;</td></tr>
<tr><th id="862">862</th><td>  <b>else</b></td></tr>
<tr><th id="863">863</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="238DefReg" title='DefReg' data-type='unsigned int' data-ref="238DefReg">DefReg</dfn> = <a class="local col1 ref" href="#221SrcReg" title='SrcReg' data-ref="221SrcReg">SrcReg</a>;</td></tr>
<tr><th id="866">866</th><td>  <b>if</b> (<a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>)) {</td></tr>
<tr><th id="867">867</th><td>    <a class="local col8 ref" href="#238DefReg" title='DefReg' data-ref="238DefReg">DefReg</a> = <a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#222DstTy" title='DstTy' data-ref="222DstTy">DstTy</a>, <a class="local col0 ref" href="#220DstReg" title='DstReg' data-ref="220DstReg">DstReg</a>, <span class='refarg'><a class="local col8 ref" href="#218MRI" title='MRI' data-ref="218MRI">MRI</a></span>));</td></tr>
<tr><th id="868">868</th><td>    BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="869">869</th><td>            TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG), DefReg)</td></tr>
<tr><th id="870">870</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="871">871</th><td>        .addReg(SrcReg)</td></tr>
<tr><th id="872">872</th><td>        .addImm(X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="873">873</th><td>  }</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239AndInst" title='AndInst' data-type='llvm::MachineInstr &amp;' data-ref="239AndInst">AndInst</dfn> =</td></tr>
<tr><th id="876">876</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(AndOpc), DstReg)</td></tr>
<tr><th id="877">877</th><td>           .addReg(DefReg)</td></tr>
<tr><th id="878">878</th><td>           .addImm(<var>1</var>);</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(AndInst, TII, TRI, RBI);</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>  <a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="883">883</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectAnyext' data-type='bool (anonymous namespace)::X86InstructionSelector::selectAnyext(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectAnyext</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="240I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="240I">I</dfn>,</td></tr>
<tr><th id="887">887</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="241MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="241MRI">MRI</dfn>,</td></tr>
<tr><th id="888">888</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="242MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="242MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="889">889</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_ANYEXT) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_ANYEXT) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 889, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>) &amp;&amp; <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="243DstReg" title='DstReg' data-type='const unsigned int' data-ref="243DstReg">DstReg</dfn> = <a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="892">892</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="244SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="244SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="245DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="245DstTy">DstTy</dfn> = <a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#243DstReg" title='DstReg' data-ref="243DstReg">DstReg</a>);</td></tr>
<tr><th id="895">895</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="246SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="246SrcTy">SrcTy</dfn> = <a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#244SrcReg" title='SrcReg' data-ref="244SrcReg">SrcReg</a>);</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="247DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="247DstRB">DstRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="898">898</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="248SrcRB" title='SrcRB' data-type='const llvm::RegisterBank &amp;' data-ref="248SrcRB">SrcRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstRB.getID() == SrcRB.getID() &amp;&amp; &quot;G_ANYEXT input/output on different banks\n&quot;) ? void (0) : __assert_fail (&quot;DstRB.getID() == SrcRB.getID() &amp;&amp; \&quot;G_ANYEXT input/output on different banks\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 901, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#247DstRB" title='DstRB' data-ref="247DstRB">DstRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <a class="local col8 ref" href="#248SrcRB" title='SrcRB' data-ref="248SrcRB">SrcRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() &amp;&amp;</td></tr>
<tr><th id="901">901</th><td>         <q>"G_ANYEXT input/output on different banks\n"</q>);</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstTy.getSizeInBits() &gt; SrcTy.getSizeInBits() &amp;&amp; &quot;G_ANYEXT incorrect operand size&quot;) ? void (0) : __assert_fail (&quot;DstTy.getSizeInBits() &gt; SrcTy.getSizeInBits() &amp;&amp; \&quot;G_ANYEXT incorrect operand size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 904, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#245DstTy" title='DstTy' data-ref="245DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col6 ref" href="#246SrcTy" title='SrcTy' data-ref="246SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="904">904</th><td>         <q>"G_ANYEXT incorrect operand size"</q>);</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="249DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="249DstRC">DstRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#245DstTy" title='DstTy' data-ref="245DstTy">DstTy</a>, <a class="local col7 ref" href="#247DstRB" title='DstRB' data-ref="247DstRB">DstRB</a>);</td></tr>
<tr><th id="907">907</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="250SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="250SrcRC">SrcRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#246SrcTy" title='SrcTy' data-ref="246SrcTy">SrcTy</a>, <a class="local col8 ref" href="#248SrcRB" title='SrcRB' data-ref="248SrcRB">SrcRB</a>);</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <i>// If that's ANY_EXT of the value that lives on the floating class and goes</i></td></tr>
<tr><th id="910">910</th><td><i>  // into the vector class, just replace it with copy, as we are able to select</i></td></tr>
<tr><th id="911">911</th><td><i>  // it as a regular move.</i></td></tr>
<tr><th id="912">912</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_" title='canTurnIntoCOPY' data-use='c' data-ref="_ZL15canTurnIntoCOPYPKN4llvm19TargetRegisterClassES2_">canTurnIntoCOPY</a>(<a class="local col0 ref" href="#250SrcRC" title='SrcRC' data-ref="250SrcRC">SrcRC</a>, <a class="local col9 ref" href="#249DstRC" title='DstRC' data-ref="249DstRC">DstRC</a>))</td></tr>
<tr><th id="913">913</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_" title='(anonymous namespace)::X86InstructionSelector::selectTurnIntoCOPY' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector18selectTurnIntoCOPYERN4llvm12MachineInstrERNS1_19MachineRegisterInfoEjPKNS1_19TargetRegisterClassEjS8_">selectTurnIntoCOPY</a>(<span class='refarg'><a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a></span>, <span class='refarg'><a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a></span>, <a class="local col4 ref" href="#244SrcReg" title='SrcReg' data-ref="244SrcReg">SrcReg</a>, <a class="local col0 ref" href="#250SrcRC" title='SrcRC' data-ref="250SrcRC">SrcRC</a>, <a class="local col3 ref" href="#243DstReg" title='DstReg' data-ref="243DstReg">DstReg</a>, <a class="local col9 ref" href="#249DstRC" title='DstRC' data-ref="249DstRC">DstRC</a>);</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>  <b>if</b> (DstRB.getID() != X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>)</td></tr>
<tr><th id="916">916</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col4 ref" href="#244SrcReg" title='SrcReg' data-ref="244SrcReg">SrcReg</a>, *<a class="local col0 ref" href="#250SrcRC" title='SrcRC' data-ref="250SrcRC">SrcRC</a>, <span class='refarg'><a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a></span>) ||</td></tr>
<tr><th id="919">919</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col3 ref" href="#243DstReg" title='DstReg' data-ref="243DstReg">DstReg</a>, *<a class="local col9 ref" href="#249DstRC" title='DstRC' data-ref="249DstRC">DstRC</a>, <span class='refarg'><a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a></span>)) {</td></tr>
<tr><th id="920">920</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="921">921</th><td>                      &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="922">922</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <b>if</b> (<a class="local col0 ref" href="#250SrcRC" title='SrcRC' data-ref="250SrcRC">SrcRC</a> == <a class="local col9 ref" href="#249DstRC" title='DstRC' data-ref="249DstRC">DstRC</a>) {</td></tr>
<tr><th id="926">926</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>));</td></tr>
<tr><th id="927">927</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="928">928</th><td>  }</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="931">931</th><td>          TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG))</td></tr>
<tr><th id="932">932</th><td>      .addDef(DstReg)</td></tr>
<tr><th id="933">933</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="934">934</th><td>      .addReg(SrcReg)</td></tr>
<tr><th id="935">935</th><td>      .addImm(getSubRegIndex(SrcRC));</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <a class="local col0 ref" href="#240I" title='I' data-ref="240I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="938">938</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="939">939</th><td>}</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector9selectCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectCmp' data-type='bool (anonymous namespace)::X86InstructionSelector::selectCmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector9selectCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectCmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="251I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="251I">I</dfn>,</td></tr>
<tr><th id="942">942</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="252MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="252MRI">MRI</dfn>,</td></tr>
<tr><th id="943">943</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="253MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="253MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="944">944</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_ICMP) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_ICMP) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 944, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>) &amp;&amp; <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col4 decl" id="254CC" title='CC' data-type='X86::CondCode' data-ref="254CC">CC</dfn>;</td></tr>
<tr><th id="947">947</th><td>  <em>bool</em> <dfn class="local col5 decl" id="255SwapArgs" title='SwapArgs' data-type='bool' data-ref="255SwapArgs">SwapArgs</dfn>;</td></tr>
<tr><th id="948">948</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#254CC" title='CC' data-ref="254CC">CC</a></span>, <span class='refarg'><a class="local col5 ref" href="#255SwapArgs" title='SwapArgs' data-ref="255SwapArgs">SwapArgs</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</a>(</td></tr>
<tr><th id="949">949</th><td>      (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>)<a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="256LHS" title='LHS' data-type='unsigned int' data-ref="256LHS">LHS</dfn> = <a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="952">952</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="257RHS" title='RHS' data-type='unsigned int' data-ref="257RHS">RHS</dfn> = <a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <b>if</b> (<a class="local col5 ref" href="#255SwapArgs" title='SwapArgs' data-ref="255SwapArgs">SwapArgs</a>)</td></tr>
<tr><th id="955">955</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#256LHS" title='LHS' data-ref="256LHS">LHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#257RHS" title='RHS' data-ref="257RHS">RHS</a></span>);</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="258OpCmp" title='OpCmp' data-type='unsigned int' data-ref="258OpCmp">OpCmp</dfn>;</td></tr>
<tr><th id="958">958</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="259Ty" title='Ty' data-type='llvm::LLT' data-ref="259Ty">Ty</dfn> = <a class="local col2 ref" href="#252MRI" title='MRI' data-ref="252MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#256LHS" title='LHS' data-ref="256LHS">LHS</a>);</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td>  <b>switch</b> (<a class="local col9 ref" href="#259Ty" title='Ty' data-ref="259Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="961">961</th><td>  <b>default</b>:</td></tr>
<tr><th id="962">962</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="963">963</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="964">964</th><td>    OpCmp = X86::<span class='error' title="no member named &apos;CMP8rr&apos; in namespace &apos;llvm::X86&apos;">CMP8rr</span>;</td></tr>
<tr><th id="965">965</th><td>    <b>break</b>;</td></tr>
<tr><th id="966">966</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="967">967</th><td>    OpCmp = X86::<span class='error' title="no member named &apos;CMP16rr&apos; in namespace &apos;llvm::X86&apos;">CMP16rr</span>;</td></tr>
<tr><th id="968">968</th><td>    <b>break</b>;</td></tr>
<tr><th id="969">969</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="970">970</th><td>    OpCmp = X86::<span class='error' title="no member named &apos;CMP32rr&apos; in namespace &apos;llvm::X86&apos;">CMP32rr</span>;</td></tr>
<tr><th id="971">971</th><td>    <b>break</b>;</td></tr>
<tr><th id="972">972</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="973">973</th><td>    OpCmp = X86::<span class='error' title="no member named &apos;CMP64rr&apos; in namespace &apos;llvm::X86&apos;">CMP64rr</span>;</td></tr>
<tr><th id="974">974</th><td>    <b>break</b>;</td></tr>
<tr><th id="975">975</th><td>  }</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="260CmpInst" title='CmpInst' data-type='llvm::MachineInstr &amp;' data-ref="260CmpInst">CmpInst</dfn> =</td></tr>
<tr><th id="978">978</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OpCmp))</td></tr>
<tr><th id="979">979</th><td>           .addReg(LHS)</td></tr>
<tr><th id="980">980</th><td>           .addReg(RHS);</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="261SetInst" title='SetInst' data-type='llvm::MachineInstr &amp;' data-ref="261SetInst">SetInst</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="983">983</th><td>                                   TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>), I.getOperand(<var>0</var>).getReg()).addImm(CC);</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CmpInst, TII, TRI, RBI);</td></tr>
<tr><th id="986">986</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(SetInst, TII, TRI, RBI);</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <a class="local col1 ref" href="#251I" title='I' data-ref="251I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="989">989</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="990">990</th><td>}</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectFCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectFCmp' data-type='bool (anonymous namespace)::X86InstructionSelector::selectFCmp(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector10selectFCmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectFCmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="262I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="262I">I</dfn>,</td></tr>
<tr><th id="993">993</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="263MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="263MRI">MRI</dfn>,</td></tr>
<tr><th id="994">994</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="264MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="264MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="995">995</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_FCMP) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_FCMP) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 995, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>) &amp;&amp; <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="265LhsReg" title='LhsReg' data-type='unsigned int' data-ref="265LhsReg">LhsReg</dfn> = <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="998">998</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="266RhsReg" title='RhsReg' data-type='unsigned int' data-ref="266RhsReg">RhsReg</dfn> = <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="999">999</th><td>  <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col7 decl" id="267Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="267Predicate">Predicate</dfn> =</td></tr>
<tr><th id="1000">1000</th><td>      (<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>)<a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <i>// FCMP_OEQ and FCMP_UNE cannot be checked with a single instruction.</i></td></tr>
<tr><th id="1003">1003</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="268SETFOpcTable" title='SETFOpcTable' data-type='const uint16_t [2][3]' data-ref="268SETFOpcTable">SETFOpcTable</dfn>[<var>2</var>][<var>3</var>] = {</td></tr>
<tr><th id="1004">1004</th><td>      {X86::COND_E, X86::COND_NP, X86::<span class='error' title="no member named &apos;AND8rr&apos; in namespace &apos;llvm::X86&apos;">AND8rr</span>},</td></tr>
<tr><th id="1005">1005</th><td>      {X86::COND_NE, X86::COND_P, X86::<span class='error' title="no member named &apos;OR8rr&apos; in namespace &apos;llvm::X86&apos;">OR8rr</span>}};</td></tr>
<tr><th id="1006">1006</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col9 decl" id="269SETFOpc" title='SETFOpc' data-type='const uint16_t *' data-ref="269SETFOpc">SETFOpc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1007">1007</th><td>  <b>switch</b> (<a class="local col7 ref" href="#267Predicate" title='Predicate' data-ref="267Predicate">Predicate</a>) {</td></tr>
<tr><th id="1008">1008</th><td>  <b>default</b>:</td></tr>
<tr><th id="1009">1009</th><td>    <b>break</b>;</td></tr>
<tr><th id="1010">1010</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="1011">1011</th><td>    <a class="local col9 ref" href="#269SETFOpc" title='SETFOpc' data-ref="269SETFOpc">SETFOpc</a> = &amp;<a class="local col8 ref" href="#268SETFOpcTable" title='SETFOpcTable' data-ref="268SETFOpcTable">SETFOpcTable</a>[<var>0</var>][<var>0</var>];</td></tr>
<tr><th id="1012">1012</th><td>    <b>break</b>;</td></tr>
<tr><th id="1013">1013</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="1014">1014</th><td>    <a class="local col9 ref" href="#269SETFOpc" title='SETFOpc' data-ref="269SETFOpc">SETFOpc</a> = &amp;<a class="local col8 ref" href="#268SETFOpcTable" title='SETFOpcTable' data-ref="268SETFOpcTable">SETFOpcTable</a>[<var>1</var>][<var>0</var>];</td></tr>
<tr><th id="1015">1015</th><td>    <b>break</b>;</td></tr>
<tr><th id="1016">1016</th><td>  }</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i>// Compute the opcode for the CMP instruction.</i></td></tr>
<tr><th id="1019">1019</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="270OpCmp" title='OpCmp' data-type='unsigned int' data-ref="270OpCmp">OpCmp</dfn>;</td></tr>
<tr><th id="1020">1020</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="271Ty" title='Ty' data-type='llvm::LLT' data-ref="271Ty">Ty</dfn> = <a class="local col3 ref" href="#263MRI" title='MRI' data-ref="263MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#265LhsReg" title='LhsReg' data-ref="265LhsReg">LhsReg</a>);</td></tr>
<tr><th id="1021">1021</th><td>  <b>switch</b> (<a class="local col1 ref" href="#271Ty" title='Ty' data-ref="271Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="1022">1022</th><td>  <b>default</b>:</td></tr>
<tr><th id="1023">1023</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1025">1025</th><td>    OpCmp = X86::<span class='error' title="no member named &apos;UCOMISSrr&apos; in namespace &apos;llvm::X86&apos;">UCOMISSrr</span>;</td></tr>
<tr><th id="1026">1026</th><td>    <b>break</b>;</td></tr>
<tr><th id="1027">1027</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1028">1028</th><td>    OpCmp = X86::<span class='error' title="no member named &apos;UCOMISDrr&apos; in namespace &apos;llvm::X86&apos;">UCOMISDrr</span>;</td></tr>
<tr><th id="1029">1029</th><td>    <b>break</b>;</td></tr>
<tr><th id="1030">1030</th><td>  }</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="272ResultReg" title='ResultReg' data-type='unsigned int' data-ref="272ResultReg">ResultReg</dfn> = <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1033">1033</th><td>  RBI.constrainGenericRegister(</td></tr>
<tr><th id="1034">1034</th><td>      ResultReg,</td></tr>
<tr><th id="1035">1035</th><td>      *getRegClass(LLT::scalar(<var>8</var>), *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(ResultReg, MRI, TRI)), MRI);</td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (<a class="local col9 ref" href="#269SETFOpc" title='SETFOpc' data-ref="269SETFOpc">SETFOpc</a>) {</td></tr>
<tr><th id="1037">1037</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="273CmpInst" title='CmpInst' data-type='llvm::MachineInstr &amp;' data-ref="273CmpInst">CmpInst</dfn> =</td></tr>
<tr><th id="1038">1038</th><td>        *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OpCmp))</td></tr>
<tr><th id="1039">1039</th><td>             .addReg(LhsReg)</td></tr>
<tr><th id="1040">1040</th><td>             .addReg(RhsReg);</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="274FlagReg1" title='FlagReg1' data-type='unsigned int' data-ref="274FlagReg1">FlagReg1</dfn> = MRI.createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="1043">1043</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="275FlagReg2" title='FlagReg2' data-type='unsigned int' data-ref="275FlagReg2">FlagReg2</dfn> = MRI.createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>);</td></tr>
<tr><th id="1044">1044</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="276Set1" title='Set1' data-type='llvm::MachineInstr &amp;' data-ref="276Set1">Set1</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1045">1045</th><td>                                  TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>), FlagReg1).addImm(SETFOpc[<var>0</var>]);</td></tr>
<tr><th id="1046">1046</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="277Set2" title='Set2' data-type='llvm::MachineInstr &amp;' data-ref="277Set2">Set2</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1047">1047</th><td>                                  TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>), FlagReg2).addImm(SETFOpc[<var>1</var>]);</td></tr>
<tr><th id="1048">1048</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="278Set3" title='Set3' data-type='llvm::MachineInstr &amp;' data-ref="278Set3">Set3</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1049">1049</th><td>                                  TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(SETFOpc[<var>2</var>]), ResultReg)</td></tr>
<tr><th id="1050">1050</th><td>                              .addReg(FlagReg1)</td></tr>
<tr><th id="1051">1051</th><td>                              .addReg(FlagReg2);</td></tr>
<tr><th id="1052">1052</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CmpInst, TII, TRI, RBI);</td></tr>
<tr><th id="1053">1053</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(Set1, TII, TRI, RBI);</td></tr>
<tr><th id="1054">1054</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(Set2, TII, TRI, RBI);</td></tr>
<tr><th id="1055">1055</th><td>    <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(Set3, TII, TRI, RBI);</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>    <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1058">1058</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1059">1059</th><td>  }</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col9 decl" id="279CC" title='CC' data-type='X86::CondCode' data-ref="279CC">CC</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>  <em>bool</em> <dfn class="local col0 decl" id="280SwapArgs" title='SwapArgs' data-type='bool' data-ref="280SwapArgs">SwapArgs</dfn>;</td></tr>
<tr><th id="1063">1063</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col9 ref" href="#279CC" title='CC' data-ref="279CC">CC</a></span>, <span class='refarg'><a class="local col0 ref" href="#280SwapArgs" title='SwapArgs' data-ref="280SwapArgs">SwapArgs</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</a>(<a class="local col7 ref" href="#267Predicate" title='Predicate' data-ref="267Predicate">Predicate</a>);</td></tr>
<tr><th id="1064">1064</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CC &lt;= X86::LAST_VALID_COND &amp;&amp; &quot;Unexpected condition code.&quot;) ? void (0) : __assert_fail (&quot;CC &lt;= X86::LAST_VALID_COND &amp;&amp; \&quot;Unexpected condition code.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1064, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#279CC" title='CC' data-ref="279CC">CC</a> &lt;= X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::LAST_VALID_COND" title='llvm::X86::CondCode::LAST_VALID_COND' data-ref="llvm::X86::CondCode::LAST_VALID_COND">LAST_VALID_COND</a> &amp;&amp; <q>"Unexpected condition code."</q>);</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>  <b>if</b> (<a class="local col0 ref" href="#280SwapArgs" title='SwapArgs' data-ref="280SwapArgs">SwapArgs</a>)</td></tr>
<tr><th id="1067">1067</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#265LhsReg" title='LhsReg' data-ref="265LhsReg">LhsReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#266RhsReg" title='RhsReg' data-ref="266RhsReg">RhsReg</a></span>);</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>  <i>// Emit a compare of LHS/RHS.</i></td></tr>
<tr><th id="1070">1070</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281CmpInst" title='CmpInst' data-type='llvm::MachineInstr &amp;' data-ref="281CmpInst">CmpInst</dfn> =</td></tr>
<tr><th id="1071">1071</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OpCmp))</td></tr>
<tr><th id="1072">1072</th><td>           .addReg(LhsReg)</td></tr>
<tr><th id="1073">1073</th><td>           .addReg(RhsReg);</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="282Set" title='Set' data-type='llvm::MachineInstr &amp;' data-ref="282Set">Set</dfn> =</td></tr>
<tr><th id="1076">1076</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>), ResultReg).addImm(CC);</td></tr>
<tr><th id="1077">1077</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(CmpInst, TII, TRI, RBI);</td></tr>
<tr><th id="1078">1078</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(Set, TII, TRI, RBI);</td></tr>
<tr><th id="1079">1079</th><td>  <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1080">1080</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1081">1081</th><td>}</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectUadde' data-type='bool (anonymous namespace)::X86InstructionSelector::selectUadde(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectUaddeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectUadde</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="283I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="283I">I</dfn>,</td></tr>
<tr><th id="1084">1084</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="284MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="284MRI">MRI</dfn>,</td></tr>
<tr><th id="1085">1085</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="285MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="285MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1086">1086</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_UADDE) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_UADDE) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1086, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#382" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE">G_UADDE</a>) &amp;&amp; <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="286DstReg" title='DstReg' data-type='const unsigned int' data-ref="286DstReg">DstReg</dfn> = <a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1089">1089</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="287CarryOutReg" title='CarryOutReg' data-type='const unsigned int' data-ref="287CarryOutReg">CarryOutReg</dfn> = <a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1090">1090</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="288Op0Reg" title='Op0Reg' data-type='const unsigned int' data-ref="288Op0Reg">Op0Reg</dfn> = <a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1091">1091</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="289Op1Reg" title='Op1Reg' data-type='const unsigned int' data-ref="289Op1Reg">Op1Reg</dfn> = <a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1092">1092</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="290CarryInReg" title='CarryInReg' data-type='unsigned int' data-ref="290CarryInReg">CarryInReg</dfn> = <a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="291DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="291DstTy">DstTy</dfn> = <a class="local col4 ref" href="#284MRI" title='MRI' data-ref="284MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#286DstReg" title='DstReg' data-ref="286DstReg">DstReg</a>);</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <b>if</b> (<a class="local col1 ref" href="#291DstTy" title='DstTy' data-ref="291DstTy">DstTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>))</td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <i>// find CarryIn def instruction.</i></td></tr>
<tr><th id="1100">1100</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="292Def" title='Def' data-type='llvm::MachineInstr *' data-ref="292Def">Def</dfn> = <a class="local col4 ref" href="#284MRI" title='MRI' data-ref="284MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#290CarryInReg" title='CarryInReg' data-ref="290CarryInReg">CarryInReg</a>);</td></tr>
<tr><th id="1101">1101</th><td>  <b>while</b> (<a class="local col2 ref" href="#292Def" title='Def' data-ref="292Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>) {</td></tr>
<tr><th id="1102">1102</th><td>    <a class="local col0 ref" href="#290CarryInReg" title='CarryInReg' data-ref="290CarryInReg">CarryInReg</a> = <a class="local col2 ref" href="#292Def" title='Def' data-ref="292Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1103">1103</th><td>    <a class="local col2 ref" href="#292Def" title='Def' data-ref="292Def">Def</a> = <a class="local col4 ref" href="#284MRI" title='MRI' data-ref="284MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#290CarryInReg" title='CarryInReg' data-ref="290CarryInReg">CarryInReg</a>);</td></tr>
<tr><th id="1104">1104</th><td>  }</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="293Opcode" title='Opcode' data-type='unsigned int' data-ref="293Opcode">Opcode</dfn>;</td></tr>
<tr><th id="1107">1107</th><td>  <b>if</b> (<a class="local col2 ref" href="#292Def" title='Def' data-ref="292Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#382" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE">G_UADDE</a>) {</td></tr>
<tr><th id="1108">1108</th><td>    <i>// carry set by prev ADD.</i></td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>    BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>), X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)</td></tr>
<tr><th id="1111">1111</th><td>        .addReg(CarryInReg);</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>    <b>if</b> (!RBI.constrainGenericRegister(CarryInReg, X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>, MRI))</td></tr>
<tr><th id="1114">1114</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>    Opcode = X86::<span class='error' title="no member named &apos;ADC32rr&apos; in namespace &apos;llvm::X86&apos;">ADC32rr</span>;</td></tr>
<tr><th id="1117">1117</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col4 decl" id="294val" title='val' data-type='llvm::Optional&lt;long&gt;' data-ref="294val"><a class="local col4 ref" href="#294val" title='val' data-ref="294val">val</a></dfn> = <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</a>(<a class="local col0 ref" href="#290CarryInReg" title='CarryInReg' data-ref="290CarryInReg">CarryInReg</a>, <a class="local col4 ref" href="#284MRI" title='MRI' data-ref="284MRI">MRI</a>)) {</td></tr>
<tr><th id="1118">1118</th><td>    <i>// carry is constant, support only 0.</i></td></tr>
<tr><th id="1119">1119</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#294val" title='val' data-ref="294val">val</a> != <var>0</var>)</td></tr>
<tr><th id="1120">1120</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>    Opcode = X86::<span class='error' title="no member named &apos;ADD32rr&apos; in namespace &apos;llvm::X86&apos;">ADD32rr</span>;</td></tr>
<tr><th id="1123">1123</th><td>  } <b>else</b></td></tr>
<tr><th id="1124">1124</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="295AddInst" title='AddInst' data-type='llvm::MachineInstr &amp;' data-ref="295AddInst">AddInst</dfn> =</td></tr>
<tr><th id="1127">1127</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Opcode), DstReg)</td></tr>
<tr><th id="1128">1128</th><td>           .addReg(Op0Reg)</td></tr>
<tr><th id="1129">1129</th><td>           .addReg(Op1Reg);</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>), CarryOutReg)</td></tr>
<tr><th id="1132">1132</th><td>      .addReg(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(AddInst, TII, TRI, RBI) ||</td></tr>
<tr><th id="1135">1135</th><td>      !RBI.constrainGenericRegister(CarryOutReg, X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>, MRI))</td></tr>
<tr><th id="1136">1136</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <a class="local col3 ref" href="#283I" title='I' data-ref="283I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1139">1139</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1140">1140</th><td>}</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector13selectExtractERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectExtract' data-type='bool (anonymous namespace)::X86InstructionSelector::selectExtract(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector13selectExtractERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectExtract</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="296I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="296I">I</dfn>,</td></tr>
<tr><th id="1143">1143</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="297MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="297MRI">MRI</dfn>,</td></tr>
<tr><th id="1144">1144</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="298MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="298MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1145">1145</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_EXTRACT) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_EXTRACT) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1146, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#249" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT">G_EXTRACT</a>) &amp;&amp;</td></tr>
<tr><th id="1146">1146</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="299DstReg" title='DstReg' data-type='const unsigned int' data-ref="299DstReg">DstReg</dfn> = <a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1149">1149</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="300SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="300SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1150">1150</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="301Index" title='Index' data-type='int64_t' data-ref="301Index">Index</dfn> = <a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="302DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="302DstTy">DstTy</dfn> = <a class="local col7 ref" href="#297MRI" title='MRI' data-ref="297MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#299DstReg" title='DstReg' data-ref="299DstReg">DstReg</a>);</td></tr>
<tr><th id="1153">1153</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="303SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="303SrcTy">SrcTy</dfn> = <a class="local col7 ref" href="#297MRI" title='MRI' data-ref="297MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#300SrcReg" title='SrcReg' data-ref="300SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>  <i>// Meanwile handle vector type only.</i></td></tr>
<tr><th id="1156">1156</th><td>  <b>if</b> (!<a class="local col2 ref" href="#302DstTy" title='DstTy' data-ref="302DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1157">1157</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>  <b>if</b> (<a class="local col1 ref" href="#301Index" title='Index' data-ref="301Index">Index</a> % <a class="local col2 ref" href="#302DstTy" title='DstTy' data-ref="302DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>0</var>)</td></tr>
<tr><th id="1160">1160</th><td>    <b>return</b> <b>false</b>; <i>// Not extract subvector.</i></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>  <b>if</b> (<a class="local col1 ref" href="#301Index" title='Index' data-ref="301Index">Index</a> == <var>0</var>) {</td></tr>
<tr><th id="1163">1163</th><td>    <i>// Replace by extract subreg copy.</i></td></tr>
<tr><th id="1164">1164</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector17emitExtractSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::emitExtractSubreg' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17emitExtractSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">emitExtractSubreg</a>(<a class="local col9 ref" href="#299DstReg" title='DstReg' data-ref="299DstReg">DstReg</a>, <a class="local col0 ref" href="#300SrcReg" title='SrcReg' data-ref="300SrcReg">SrcReg</a>, <span class='refarg'><a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a></span>, <span class='refarg'><a class="local col7 ref" href="#297MRI" title='MRI' data-ref="297MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#298MF" title='MF' data-ref="298MF">MF</a></span>))</td></tr>
<tr><th id="1165">1165</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td>    <a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1168">1168</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1169">1169</th><td>  }</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <em>bool</em> <dfn class="local col4 decl" id="304HasAVX" title='HasAVX' data-type='bool' data-ref="304HasAVX">HasAVX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="1172">1172</th><td>  <em>bool</em> <dfn class="local col5 decl" id="305HasAVX512" title='HasAVX512' data-type='bool' data-ref="305HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="1173">1173</th><td>  <em>bool</em> <dfn class="local col6 decl" id="306HasVLX" title='HasVLX' data-type='bool' data-ref="306HasVLX">HasVLX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <b>if</b> (<a class="local col3 ref" href="#303SrcTy" title='SrcTy' data-ref="303SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>256</var> &amp;&amp; <a class="local col2 ref" href="#302DstTy" title='DstTy' data-ref="302DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>) {</td></tr>
<tr><th id="1176">1176</th><td>    <b>if</b> (<a class="local col6 ref" href="#306HasVLX" title='HasVLX' data-ref="306HasVLX">HasVLX</a>)</td></tr>
<tr><th id="1177">1177</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VEXTRACTF32x4Z256rr&apos; in namespace &apos;llvm::X86&apos;">VEXTRACTF32x4Z256rr</span>));</td></tr>
<tr><th id="1178">1178</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#304HasAVX" title='HasAVX' data-ref="304HasAVX">HasAVX</a>)</td></tr>
<tr><th id="1179">1179</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VEXTRACTF128rr&apos; in namespace &apos;llvm::X86&apos;">VEXTRACTF128rr</span>));</td></tr>
<tr><th id="1180">1180</th><td>    <b>else</b></td></tr>
<tr><th id="1181">1181</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1182">1182</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#303SrcTy" title='SrcTy' data-ref="303SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>512</var> &amp;&amp; <a class="local col5 ref" href="#305HasAVX512" title='HasAVX512' data-ref="305HasAVX512">HasAVX512</a>) {</td></tr>
<tr><th id="1183">1183</th><td>    <b>if</b> (<a class="local col2 ref" href="#302DstTy" title='DstTy' data-ref="302DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>)</td></tr>
<tr><th id="1184">1184</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VEXTRACTF32x4Zrr&apos; in namespace &apos;llvm::X86&apos;">VEXTRACTF32x4Zrr</span>));</td></tr>
<tr><th id="1185">1185</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#302DstTy" title='DstTy' data-ref="302DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>256</var>)</td></tr>
<tr><th id="1186">1186</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VEXTRACTF64x4Zrr&apos; in namespace &apos;llvm::X86&apos;">VEXTRACTF64x4Zrr</span>));</td></tr>
<tr><th id="1187">1187</th><td>    <b>else</b></td></tr>
<tr><th id="1188">1188</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1189">1189</th><td>  } <b>else</b></td></tr>
<tr><th id="1190">1190</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td>  <i>// Convert to X86 VEXTRACT immediate.</i></td></tr>
<tr><th id="1193">1193</th><td>  <a class="local col1 ref" href="#301Index" title='Index' data-ref="301Index">Index</a> = <a class="local col1 ref" href="#301Index" title='Index' data-ref="301Index">Index</a> / <a class="local col2 ref" href="#302DstTy" title='DstTy' data-ref="302DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1194">1194</th><td>  <a class="local col6 ref" href="#296I" title='I' data-ref="296I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#301Index" title='Index' data-ref="301Index">Index</a>);</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1197">1197</th><td>}</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector17emitExtractSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::emitExtractSubreg' data-type='bool (anonymous namespace)::X86InstructionSelector::emitExtractSubreg(unsigned int DstReg, unsigned int SrcReg, llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17emitExtractSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">emitExtractSubreg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="307DstReg" title='DstReg' data-type='unsigned int' data-ref="307DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="308SrcReg" title='SrcReg' data-type='unsigned int' data-ref="308SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1200">1200</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="309I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="309I">I</dfn>,</td></tr>
<tr><th id="1201">1201</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="310MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="310MRI">MRI</dfn>,</td></tr>
<tr><th id="1202">1202</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="311MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="311MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1203">1203</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="312DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="312DstTy">DstTy</dfn> = <a class="local col0 ref" href="#310MRI" title='MRI' data-ref="310MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#307DstReg" title='DstReg' data-ref="307DstReg">DstReg</a>);</td></tr>
<tr><th id="1204">1204</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="313SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="313SrcTy">SrcTy</dfn> = <a class="local col0 ref" href="#310MRI" title='MRI' data-ref="310MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#308SrcReg" title='SrcReg' data-ref="308SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1205">1205</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="314SubIdx" title='SubIdx' data-type='unsigned int' data-ref="314SubIdx">SubIdx</dfn> = X86::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::X86&apos;">NoSubRegister</span>;</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <b>if</b> (!<a class="local col2 ref" href="#312DstTy" title='DstTy' data-ref="312DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || !<a class="local col3 ref" href="#313SrcTy" title='SrcTy' data-ref="313SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1208">1208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcTy.getSizeInBits() &gt; DstTy.getSizeInBits() &amp;&amp; &quot;Incorrect Src/Dst register size&quot;) ? void (0) : __assert_fail (&quot;SrcTy.getSizeInBits() &gt; DstTy.getSizeInBits() &amp;&amp; \&quot;Incorrect Src/Dst register size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1211, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#313SrcTy" title='SrcTy' data-ref="313SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col2 ref" href="#312DstTy" title='DstTy' data-ref="312DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="1211">1211</th><td>         <q>"Incorrect Src/Dst register size"</q>);</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col2 ref" href="#312DstTy" title='DstTy' data-ref="312DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>)</td></tr>
<tr><th id="1214">1214</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_xmm&apos; in namespace &apos;llvm::X86&apos;">sub_xmm</span>;</td></tr>
<tr><th id="1215">1215</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#312DstTy" title='DstTy' data-ref="312DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>256</var>)</td></tr>
<tr><th id="1216">1216</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_ymm&apos; in namespace &apos;llvm::X86&apos;">sub_ymm</span>;</td></tr>
<tr><th id="1217">1217</th><td>  <b>else</b></td></tr>
<tr><th id="1218">1218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="315DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="315DstRC">DstRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#312DstTy" title='DstTy' data-ref="312DstTy">DstTy</a>, <a class="local col7 ref" href="#307DstReg" title='DstReg' data-ref="307DstReg">DstReg</a>, <span class='refarg'><a class="local col0 ref" href="#310MRI" title='MRI' data-ref="310MRI">MRI</a></span>);</td></tr>
<tr><th id="1221">1221</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="316SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="316SrcRC">SrcRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#313SrcTy" title='SrcTy' data-ref="313SrcTy">SrcTy</a>, <a class="local col8 ref" href="#308SrcReg" title='SrcReg' data-ref="308SrcReg">SrcReg</a>, <span class='refarg'><a class="local col0 ref" href="#310MRI" title='MRI' data-ref="310MRI">MRI</a></span>);</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>  <a class="local col6 ref" href="#316SrcRC" title='SrcRC' data-ref="316SrcRC">SrcRC</a> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::TRI" title='(anonymous namespace)::X86InstructionSelector::TRI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::TRI">TRI</a>.<a class="ref" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col6 ref" href="#316SrcRC" title='SrcRC' data-ref="316SrcRC">SrcRC</a>, <a class="local col4 ref" href="#314SubIdx" title='SubIdx' data-ref="314SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#308SrcReg" title='SrcReg' data-ref="308SrcReg">SrcReg</a>, *<a class="local col6 ref" href="#316SrcRC" title='SrcRC' data-ref="316SrcRC">SrcRC</a>, <span class='refarg'><a class="local col0 ref" href="#310MRI" title='MRI' data-ref="310MRI">MRI</a></span>) ||</td></tr>
<tr><th id="1226">1226</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col7 ref" href="#307DstReg" title='DstReg' data-ref="307DstReg">DstReg</a>, *<a class="local col5 ref" href="#315DstRC" title='DstRC' data-ref="315DstRC">DstRC</a>, <span class='refarg'><a class="local col0 ref" href="#310MRI" title='MRI' data-ref="310MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1227">1227</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain G_TRUNC\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Failed to constrain G_TRUNC\n"</q>);</td></tr>
<tr><th id="1228">1228</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1229">1229</th><td>  }</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>), DstReg)</td></tr>
<tr><th id="1232">1232</th><td>      .addReg(SrcReg, <var>0</var>, SubIdx);</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1235">1235</th><td>}</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::emitInsertSubreg' data-type='bool (anonymous namespace)::X86InstructionSelector::emitInsertSubreg(unsigned int DstReg, unsigned int SrcReg, llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">emitInsertSubreg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="317DstReg" title='DstReg' data-type='unsigned int' data-ref="317DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="318SrcReg" title='SrcReg' data-type='unsigned int' data-ref="318SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1238">1238</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="319I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="319I">I</dfn>,</td></tr>
<tr><th id="1239">1239</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="320MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="320MRI">MRI</dfn>,</td></tr>
<tr><th id="1240">1240</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="321MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="321MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1241">1241</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="322DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="322DstTy">DstTy</dfn> = <a class="local col0 ref" href="#320MRI" title='MRI' data-ref="320MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#317DstReg" title='DstReg' data-ref="317DstReg">DstReg</a>);</td></tr>
<tr><th id="1242">1242</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="323SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="323SrcTy">SrcTy</dfn> = <a class="local col0 ref" href="#320MRI" title='MRI' data-ref="320MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#318SrcReg" title='SrcReg' data-ref="318SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1243">1243</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="324SubIdx" title='SubIdx' data-type='unsigned int' data-ref="324SubIdx">SubIdx</dfn> = X86::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::X86&apos;">NoSubRegister</span>;</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <i>// TODO: support scalar types</i></td></tr>
<tr><th id="1246">1246</th><td>  <b>if</b> (!<a class="local col2 ref" href="#322DstTy" title='DstTy' data-ref="322DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || !<a class="local col3 ref" href="#323SrcTy" title='SrcTy' data-ref="323SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1247">1247</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcTy.getSizeInBits() &lt; DstTy.getSizeInBits() &amp;&amp; &quot;Incorrect Src/Dst register size&quot;) ? void (0) : __assert_fail (&quot;SrcTy.getSizeInBits() &lt; DstTy.getSizeInBits() &amp;&amp; \&quot;Incorrect Src/Dst register size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#323SrcTy" title='SrcTy' data-ref="323SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <a class="local col2 ref" href="#322DstTy" title='DstTy' data-ref="322DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="1250">1250</th><td>         <q>"Incorrect Src/Dst register size"</q>);</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>  <b>if</b> (<a class="local col3 ref" href="#323SrcTy" title='SrcTy' data-ref="323SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>)</td></tr>
<tr><th id="1253">1253</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_xmm&apos; in namespace &apos;llvm::X86&apos;">sub_xmm</span>;</td></tr>
<tr><th id="1254">1254</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#323SrcTy" title='SrcTy' data-ref="323SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>256</var>)</td></tr>
<tr><th id="1255">1255</th><td>    SubIdx = X86::<span class='error' title="no member named &apos;sub_ymm&apos; in namespace &apos;llvm::X86&apos;">sub_ymm</span>;</td></tr>
<tr><th id="1256">1256</th><td>  <b>else</b></td></tr>
<tr><th id="1257">1257</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="325SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="325SrcRC">SrcRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#323SrcTy" title='SrcTy' data-ref="323SrcTy">SrcTy</a>, <a class="local col8 ref" href="#318SrcReg" title='SrcReg' data-ref="318SrcReg">SrcReg</a>, <span class='refarg'><a class="local col0 ref" href="#320MRI" title='MRI' data-ref="320MRI">MRI</a></span>);</td></tr>
<tr><th id="1260">1260</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="326DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="326DstRC">DstRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#322DstTy" title='DstTy' data-ref="322DstTy">DstTy</a>, <a class="local col7 ref" href="#317DstReg" title='DstReg' data-ref="317DstReg">DstReg</a>, <span class='refarg'><a class="local col0 ref" href="#320MRI" title='MRI' data-ref="320MRI">MRI</a></span>);</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#318SrcReg" title='SrcReg' data-ref="318SrcReg">SrcReg</a>, *<a class="local col5 ref" href="#325SrcRC" title='SrcRC' data-ref="325SrcRC">SrcRC</a>, <span class='refarg'><a class="local col0 ref" href="#320MRI" title='MRI' data-ref="320MRI">MRI</a></span>) ||</td></tr>
<tr><th id="1263">1263</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col7 ref" href="#317DstReg" title='DstReg' data-ref="317DstReg">DstReg</a>, *<a class="local col6 ref" href="#326DstRC" title='DstRC' data-ref="326DstRC">DstRC</a>, <span class='refarg'><a class="local col0 ref" href="#320MRI" title='MRI' data-ref="320MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1264">1264</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain INSERT_SUBREG\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Failed to constrain INSERT_SUBREG\n"</q>);</td></tr>
<tr><th id="1265">1265</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1266">1266</th><td>  }</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::X86&apos;">COPY</span>))</td></tr>
<tr><th id="1269">1269</th><td>      .addReg(DstReg, RegState::DefineNoRead, SubIdx)</td></tr>
<tr><th id="1270">1270</th><td>      .addReg(SrcReg);</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1273">1273</th><td>}</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectInsertERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectInsert' data-type='bool (anonymous namespace)::X86InstructionSelector::selectInsert(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectInsertERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectInsert</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="327I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="327I">I</dfn>,</td></tr>
<tr><th id="1276">1276</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="328MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="328MRI">MRI</dfn>,</td></tr>
<tr><th id="1277">1277</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="329MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="329MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1278">1278</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_INSERT) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_INSERT) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT">G_INSERT</a>) &amp;&amp; <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="330DstReg" title='DstReg' data-type='const unsigned int' data-ref="330DstReg">DstReg</dfn> = <a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1281">1281</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="331SrcReg" title='SrcReg' data-type='const unsigned int' data-ref="331SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1282">1282</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="332InsertReg" title='InsertReg' data-type='const unsigned int' data-ref="332InsertReg">InsertReg</dfn> = <a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1283">1283</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="333Index" title='Index' data-type='int64_t' data-ref="333Index">Index</dfn> = <a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="334DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="334DstTy">DstTy</dfn> = <a class="local col8 ref" href="#328MRI" title='MRI' data-ref="328MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#330DstReg" title='DstReg' data-ref="330DstReg">DstReg</a>);</td></tr>
<tr><th id="1286">1286</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="335InsertRegTy" title='InsertRegTy' data-type='const llvm::LLT' data-ref="335InsertRegTy">InsertRegTy</dfn> = <a class="local col8 ref" href="#328MRI" title='MRI' data-ref="328MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#332InsertReg" title='InsertReg' data-ref="332InsertReg">InsertReg</a>);</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>  <i>// Meanwile handle vector type only.</i></td></tr>
<tr><th id="1289">1289</th><td>  <b>if</b> (!<a class="local col4 ref" href="#334DstTy" title='DstTy' data-ref="334DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1290">1290</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>  <b>if</b> (<a class="local col3 ref" href="#333Index" title='Index' data-ref="333Index">Index</a> % <a class="local col5 ref" href="#335InsertRegTy" title='InsertRegTy' data-ref="335InsertRegTy">InsertRegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>0</var>)</td></tr>
<tr><th id="1293">1293</th><td>    <b>return</b> <b>false</b>; <i>// Not insert subvector.</i></td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td>  <b>if</b> (<a class="local col3 ref" href="#333Index" title='Index' data-ref="333Index">Index</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#328MRI" title='MRI' data-ref="328MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#331SrcReg" title='SrcReg' data-ref="331SrcReg">SrcReg</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="1296">1296</th><td>    <i>// Replace by subreg copy.</i></td></tr>
<tr><th id="1297">1297</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::emitInsertSubreg' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">emitInsertSubreg</a>(<a class="local col0 ref" href="#330DstReg" title='DstReg' data-ref="330DstReg">DstReg</a>, <a class="local col2 ref" href="#332InsertReg" title='InsertReg' data-ref="332InsertReg">InsertReg</a>, <span class='refarg'><a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a></span>, <span class='refarg'><a class="local col8 ref" href="#328MRI" title='MRI' data-ref="328MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#329MF" title='MF' data-ref="329MF">MF</a></span>))</td></tr>
<tr><th id="1298">1298</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>    <a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1301">1301</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1302">1302</th><td>  }</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>  <em>bool</em> <dfn class="local col6 decl" id="336HasAVX" title='HasAVX' data-type='bool' data-ref="336HasAVX">HasAVX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="1305">1305</th><td>  <em>bool</em> <dfn class="local col7 decl" id="337HasAVX512" title='HasAVX512' data-type='bool' data-ref="337HasAVX512">HasAVX512</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="1306">1306</th><td>  <em>bool</em> <dfn class="local col8 decl" id="338HasVLX" title='HasVLX' data-type='bool' data-ref="338HasVLX">HasVLX</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <b>if</b> (<a class="local col4 ref" href="#334DstTy" title='DstTy' data-ref="334DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>256</var> &amp;&amp; <a class="local col5 ref" href="#335InsertRegTy" title='InsertRegTy' data-ref="335InsertRegTy">InsertRegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>) {</td></tr>
<tr><th id="1309">1309</th><td>    <b>if</b> (<a class="local col8 ref" href="#338HasVLX" title='HasVLX' data-ref="338HasVLX">HasVLX</a>)</td></tr>
<tr><th id="1310">1310</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VINSERTF32x4Z256rr&apos; in namespace &apos;llvm::X86&apos;">VINSERTF32x4Z256rr</span>));</td></tr>
<tr><th id="1311">1311</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#336HasAVX" title='HasAVX' data-ref="336HasAVX">HasAVX</a>)</td></tr>
<tr><th id="1312">1312</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VINSERTF128rr&apos; in namespace &apos;llvm::X86&apos;">VINSERTF128rr</span>));</td></tr>
<tr><th id="1313">1313</th><td>    <b>else</b></td></tr>
<tr><th id="1314">1314</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1315">1315</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#334DstTy" title='DstTy' data-ref="334DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>512</var> &amp;&amp; <a class="local col7 ref" href="#337HasAVX512" title='HasAVX512' data-ref="337HasAVX512">HasAVX512</a>) {</td></tr>
<tr><th id="1316">1316</th><td>    <b>if</b> (<a class="local col5 ref" href="#335InsertRegTy" title='InsertRegTy' data-ref="335InsertRegTy">InsertRegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var>)</td></tr>
<tr><th id="1317">1317</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VINSERTF32x4Zrr&apos; in namespace &apos;llvm::X86&apos;">VINSERTF32x4Zrr</span>));</td></tr>
<tr><th id="1318">1318</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#335InsertRegTy" title='InsertRegTy' data-ref="335InsertRegTy">InsertRegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>256</var>)</td></tr>
<tr><th id="1319">1319</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;VINSERTF64x4Zrr&apos; in namespace &apos;llvm::X86&apos;">VINSERTF64x4Zrr</span>));</td></tr>
<tr><th id="1320">1320</th><td>    <b>else</b></td></tr>
<tr><th id="1321">1321</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1322">1322</th><td>  } <b>else</b></td></tr>
<tr><th id="1323">1323</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td>  <i>// Convert to X86 VINSERT immediate.</i></td></tr>
<tr><th id="1326">1326</th><td>  <a class="local col3 ref" href="#333Index" title='Index' data-ref="333Index">Index</a> = <a class="local col3 ref" href="#333Index" title='Index' data-ref="333Index">Index</a> / <a class="local col5 ref" href="#335InsertRegTy" title='InsertRegTy' data-ref="335InsertRegTy">InsertRegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>  <a class="local col7 ref" href="#327I" title='I' data-ref="327I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#333Index" title='Index' data-ref="333Index">Index</a>);</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1331">1331</th><td>}</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectUnmergeValues' data-type='bool (anonymous namespace)::X86InstructionSelector::selectUnmergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE">selectUnmergeValues</dfn>(</td></tr>
<tr><th id="1334">1334</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="339I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="339I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="340MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="340MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="341MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="341MF">MF</dfn>,</td></tr>
<tr><th id="1335">1335</th><td>    <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col2 decl" id="342CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="342CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="1336">1336</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_UNMERGE_VALUES) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_UNMERGE_VALUES) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1337, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>) &amp;&amp;</td></tr>
<tr><th id="1337">1337</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>  <i>// Split to extracts.</i></td></tr>
<tr><th id="1340">1340</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="343NumDefs" title='NumDefs' data-type='unsigned int' data-ref="343NumDefs">NumDefs</dfn> = <a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="1341">1341</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="344SrcReg" title='SrcReg' data-type='unsigned int' data-ref="344SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#343NumDefs" title='NumDefs' data-ref="343NumDefs">NumDefs</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1342">1342</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="345DefSize" title='DefSize' data-type='unsigned int' data-ref="345DefSize">DefSize</dfn> = <a class="local col0 ref" href="#340MRI" title='MRI' data-ref="340MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="346Idx" title='Idx' data-type='unsigned int' data-ref="346Idx">Idx</dfn> = <var>0</var>; <a class="local col6 ref" href="#346Idx" title='Idx' data-ref="346Idx">Idx</a> &lt; <a class="local col3 ref" href="#343NumDefs" title='NumDefs' data-ref="343NumDefs">NumDefs</a>; ++<a class="local col6 ref" href="#346Idx" title='Idx' data-ref="346Idx">Idx</a>) {</td></tr>
<tr><th id="1345">1345</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="347ExtrInst" title='ExtrInst' data-type='llvm::MachineInstr &amp;' data-ref="347ExtrInst">ExtrInst</dfn> =</td></tr>
<tr><th id="1346">1346</th><td>        *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1347">1347</th><td>                 TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::G_EXTRACT), I.getOperand(Idx).getReg())</td></tr>
<tr><th id="1348">1348</th><td>             .addReg(SrcReg)</td></tr>
<tr><th id="1349">1349</th><td>             .addImm(Idx * DefSize);</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>    <b>if</b> (!<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::select' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</a>(<span class='refarg'><a class="local col7 ref" href="#347ExtrInst" title='ExtrInst' data-ref="347ExtrInst">ExtrInst</a></span>, <span class='refarg'><a class="local col2 ref" href="#342CoverageInfo" title='CoverageInfo' data-ref="342CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="1352">1352</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1353">1353</th><td>  }</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>  <a class="local col9 ref" href="#339I" title='I' data-ref="339I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1356">1356</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1357">1357</th><td>}</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::selectMergeValues' data-type='bool (anonymous namespace)::X86InstructionSelector::selectMergeValues(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE">selectMergeValues</dfn>(</td></tr>
<tr><th id="1360">1360</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="348I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="348I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="349MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="349MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="350MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="350MF">MF</dfn>,</td></tr>
<tr><th id="1361">1361</th><td>    <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col1 decl" id="351CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="351CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="1362">1362</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_MERGE_VALUES || I.getOpcode() == TargetOpcode::G_CONCAT_VECTORS) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_MERGE_VALUES || I.getOpcode() == TargetOpcode::G_CONCAT_VECTORS) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1364, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a> ||</td></tr>
<tr><th id="1363">1363</th><td>          <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>) &amp;&amp;</td></tr>
<tr><th id="1364">1364</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <i>// Split to inserts.</i></td></tr>
<tr><th id="1367">1367</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="352DstReg" title='DstReg' data-type='unsigned int' data-ref="352DstReg">DstReg</dfn> = <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1368">1368</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="353SrcReg0" title='SrcReg0' data-type='unsigned int' data-ref="353SrcReg0">SrcReg0</dfn> = <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="354DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="354DstTy">DstTy</dfn> = <a class="local col9 ref" href="#349MRI" title='MRI' data-ref="349MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#352DstReg" title='DstReg' data-ref="352DstReg">DstReg</a>);</td></tr>
<tr><th id="1371">1371</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="355SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="355SrcTy">SrcTy</dfn> = <a class="local col9 ref" href="#349MRI" title='MRI' data-ref="349MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#353SrcReg0" title='SrcReg0' data-ref="353SrcReg0">SrcReg0</a>);</td></tr>
<tr><th id="1372">1372</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="356SrcSize" title='SrcSize' data-type='unsigned int' data-ref="356SrcSize">SrcSize</dfn> = <a class="local col5 ref" href="#355SrcTy" title='SrcTy' data-ref="355SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="357RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="357RegBank">RegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <i>// For the first src use insertSubReg.</i></td></tr>
<tr><th id="1377">1377</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="358DefReg" title='DefReg' data-type='unsigned int' data-ref="358DefReg">DefReg</dfn> = <a class="local col9 ref" href="#349MRI" title='MRI' data-ref="349MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#354DstTy" title='DstTy' data-ref="354DstTy">DstTy</a>);</td></tr>
<tr><th id="1378">1378</th><td>  <a class="local col9 ref" href="#349MRI" title='MRI' data-ref="349MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#358DefReg" title='DefReg' data-ref="358DefReg">DefReg</a>, <a class="local col7 ref" href="#357RegBank" title='RegBank' data-ref="357RegBank">RegBank</a>);</td></tr>
<tr><th id="1379">1379</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::emitInsertSubreg' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector16emitInsertSubregEjjRN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">emitInsertSubreg</a>(<a class="local col8 ref" href="#358DefReg" title='DefReg' data-ref="358DefReg">DefReg</a>, <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a></span>, <span class='refarg'><a class="local col9 ref" href="#349MRI" title='MRI' data-ref="349MRI">MRI</a></span>, <span class='refarg'><a class="local col0 ref" href="#350MF" title='MF' data-ref="350MF">MF</a></span>))</td></tr>
<tr><th id="1380">1380</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="359Idx" title='Idx' data-type='unsigned int' data-ref="359Idx">Idx</dfn> = <var>2</var>; <a class="local col9 ref" href="#359Idx" title='Idx' data-ref="359Idx">Idx</a> &lt; <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col9 ref" href="#359Idx" title='Idx' data-ref="359Idx">Idx</a>) {</td></tr>
<tr><th id="1383">1383</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="360Tmp" title='Tmp' data-type='unsigned int' data-ref="360Tmp">Tmp</dfn> = <a class="local col9 ref" href="#349MRI" title='MRI' data-ref="349MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#354DstTy" title='DstTy' data-ref="354DstTy">DstTy</a>);</td></tr>
<tr><th id="1384">1384</th><td>    <a class="local col9 ref" href="#349MRI" title='MRI' data-ref="349MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</a>(<a class="local col0 ref" href="#360Tmp" title='Tmp' data-ref="360Tmp">Tmp</a>, <a class="local col7 ref" href="#357RegBank" title='RegBank' data-ref="357RegBank">RegBank</a>);</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="361InsertInst" title='InsertInst' data-type='llvm::MachineInstr &amp;' data-ref="361InsertInst">InsertInst</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1387">1387</th><td>                                        TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::G_INSERT), Tmp)</td></tr>
<tr><th id="1388">1388</th><td>                                    .addReg(DefReg)</td></tr>
<tr><th id="1389">1389</th><td>                                    .addReg(I.getOperand(Idx).getReg())</td></tr>
<tr><th id="1390">1390</th><td>                                    .addImm((Idx - <var>1</var>) * SrcSize);</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>    <a class="local col8 ref" href="#358DefReg" title='DefReg' data-ref="358DefReg">DefReg</a> = <a class="local col0 ref" href="#360Tmp" title='Tmp' data-ref="360Tmp">Tmp</a>;</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>    <b>if</b> (!<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::select' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</a>(<span class='refarg'><a class="local col1 ref" href="#361InsertInst" title='InsertInst' data-ref="361InsertInst">InsertInst</a></span>, <span class='refarg'><a class="local col1 ref" href="#351CoverageInfo" title='CoverageInfo' data-ref="351CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="1395">1395</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1396">1396</th><td>  }</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="362CopyInst" title='CopyInst' data-type='llvm::MachineInstr &amp;' data-ref="362CopyInst">CopyInst</dfn> = *BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1399">1399</th><td>                                    TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::COPY), DstReg)</td></tr>
<tr><th id="1400">1400</th><td>                                .addReg(DefReg);</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>  <b>if</b> (!<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::X86InstructionSelector::select' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</a>(<span class='refarg'><a class="local col2 ref" href="#362CopyInst" title='CopyInst' data-ref="362CopyInst">CopyInst</a></span>, <span class='refarg'><a class="local col1 ref" href="#351CoverageInfo" title='CoverageInfo' data-ref="351CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="1403">1403</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <a class="local col8 ref" href="#348I" title='I' data-ref="348I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1406">1406</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1407">1407</th><td>}</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector16selectCondBranchERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectCondBranch' data-type='bool (anonymous namespace)::X86InstructionSelector::selectCondBranch(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector16selectCondBranchERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="363I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="363I">I</dfn>,</td></tr>
<tr><th id="1410">1410</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="364MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="364MRI">MRI</dfn>,</td></tr>
<tr><th id="1411">1411</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="365MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="365MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1412">1412</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_BRCOND) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_BRCOND) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1412, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</a>) &amp;&amp; <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="366CondReg" title='CondReg' data-type='const unsigned int' data-ref="366CondReg">CondReg</dfn> = <a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1415">1415</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="367DestMBB" title='DestMBB' data-type='llvm::MachineBasicBlock *' data-ref="367DestMBB">DestMBB</dfn> = <a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="368TestInst" title='TestInst' data-type='llvm::MachineInstr &amp;' data-ref="368TestInst">TestInst</dfn> =</td></tr>
<tr><th id="1418">1418</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;TEST8ri&apos; in namespace &apos;llvm::X86&apos;">TEST8ri</span>))</td></tr>
<tr><th id="1419">1419</th><td>           .addReg(CondReg)</td></tr>
<tr><th id="1420">1420</th><td>           .addImm(<var>1</var>);</td></tr>
<tr><th id="1421">1421</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;JCC_1&apos; in namespace &apos;llvm::X86&apos;">JCC_1</span>))</td></tr>
<tr><th id="1422">1422</th><td>      .addMBB(DestMBB).addImm(X86::COND_NE);</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(TestInst, TII, TRI, RBI);</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td>  <a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1427">1427</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1428">1428</th><td>}</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector13materializeFPERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::materializeFP' data-type='bool (anonymous namespace)::X86InstructionSelector::materializeFP(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector13materializeFPERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">materializeFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="369I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="369I">I</dfn>,</td></tr>
<tr><th id="1431">1431</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="370MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="370MRI">MRI</dfn>,</td></tr>
<tr><th id="1432">1432</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="371MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="371MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1433">1433</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_FCONSTANT) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_FCONSTANT) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1434, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>) &amp;&amp;</td></tr>
<tr><th id="1434">1434</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>  <i>// Can't handle alternate code models yet.</i></td></tr>
<tr><th id="1437">1437</th><td>  <span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a> <dfn class="local col2 decl" id="372CM" title='CM' data-type='CodeModel::Model' data-ref="372CM">CM</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::TM" title='(anonymous namespace)::X86InstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>();</td></tr>
<tr><th id="1438">1438</th><td>  <b>if</b> (<a class="local col2 ref" href="#372CM" title='CM' data-ref="372CM">CM</a> != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a> &amp;&amp; <a class="local col2 ref" href="#372CM" title='CM' data-ref="372CM">CM</a> != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a>)</td></tr>
<tr><th id="1439">1439</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="373DstReg" title='DstReg' data-type='const unsigned int' data-ref="373DstReg">DstReg</dfn> = <a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1442">1442</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="374DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="374DstTy">DstTy</dfn> = <a class="local col0 ref" href="#370MRI" title='MRI' data-ref="370MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#373DstReg" title='DstReg' data-ref="373DstReg">DstReg</a>);</td></tr>
<tr><th id="1443">1443</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="375RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="375RegBank">RegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1444">1444</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="376Align" title='Align' data-type='unsigned int' data-ref="376Align">Align</dfn> = <a class="local col4 ref" href="#374DstTy" title='DstTy' data-ref="374DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1445">1445</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="377DbgLoc" title='DbgLoc' data-type='const llvm::DebugLoc &amp;' data-ref="377DbgLoc">DbgLoc</dfn> = <a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="378Opc" title='Opc' data-type='unsigned int' data-ref="378Opc">Opc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm" title='(anonymous namespace)::X86InstructionSelector::getLoadStoreOp' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjm">getLoadStoreOp</a>(<a class="local col4 ref" href="#374DstTy" title='DstTy' data-ref="374DstTy">DstTy</a>, <a class="local col5 ref" href="#375RegBank" title='RegBank' data-ref="375RegBank">RegBank</a>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>, <a class="local col6 ref" href="#376Align" title='Align' data-ref="376Align">Align</a>);</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <i>// Create the load from the constant pool.</i></td></tr>
<tr><th id="1450">1450</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col9 decl" id="379CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="379CFP">CFP</dfn> = <a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>();</td></tr>
<tr><th id="1451">1451</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="380CPI" title='CPI' data-type='unsigned int' data-ref="380CPI">CPI</dfn> = <a class="local col1 ref" href="#371MF" title='MF' data-ref="371MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col9 ref" href="#379CFP" title='CFP' data-ref="379CFP">CFP</a>, <a class="local col6 ref" href="#376Align" title='Align' data-ref="376Align">Align</a>);</td></tr>
<tr><th id="1452">1452</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="381LoadInst" title='LoadInst' data-type='llvm::MachineInstr *' data-ref="381LoadInst">LoadInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1453">1453</th><td>  <em>unsigned</em> <em>char</em> <dfn class="local col2 decl" id="382OpFlag" title='OpFlag' data-type='unsigned char' data-ref="382OpFlag">OpFlag</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyLocalReference' data-ref="_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE">classifyLocalReference</a>(<b>nullptr</b>);</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <b>if</b> (<a class="local col2 ref" href="#372CM" title='CM' data-ref="372CM">CM</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Large" title='llvm::CodeModel::Model::Large' data-ref="llvm::CodeModel::Model::Large">Large</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="1456">1456</th><td>    <i>// Under X86-64 non-small code model, GV (and friends) are 64-bits, so</i></td></tr>
<tr><th id="1457">1457</th><td><i>    // they cannot be folded into immediate fields.</i></td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="383AddrReg" title='AddrReg' data-type='unsigned int' data-ref="383AddrReg">AddrReg</dfn> = MRI.createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>);</td></tr>
<tr><th id="1460">1460</th><td>    BuildMI(*I.getParent(), I, DbgLoc, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV64ri&apos; in namespace &apos;llvm::X86&apos;">MOV64ri</span>), AddrReg)</td></tr>
<tr><th id="1461">1461</th><td>        .addConstantPoolIndex(CPI, <var>0</var>, OpFlag);</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="384MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="384MMO">MMO</dfn> = <a class="local col1 ref" href="#371MF" title='MF' data-ref="371MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1464">1464</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getConstantPool' data-ref="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE">getConstantPool</a>(<span class='refarg'><a class="local col1 ref" href="#371MF" title='MF' data-ref="371MF">MF</a></span>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="1465">1465</th><td>        <a class="local col1 ref" href="#371MF" title='MF' data-ref="371MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout14getPointerSizeEj" title='llvm::DataLayout::getPointerSize' data-ref="_ZNK4llvm10DataLayout14getPointerSizeEj">getPointerSize</a>(), <a class="local col6 ref" href="#376Align" title='Align' data-ref="376Align">Align</a>);</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>    LoadInst =</td></tr>
<tr><th id="1468">1468</th><td>        addDirectMem(BuildMI(*I.getParent(), I, DbgLoc, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Opc), DstReg),</td></tr>
<tr><th id="1469">1469</th><td>                     AddrReg)</td></tr>
<tr><th id="1470">1470</th><td>            .addMemOperand(MMO);</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#372CM" title='CM' data-ref="372CM">CM</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a> || !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::STI" title='(anonymous namespace)::X86InstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="1473">1473</th><td>    <i>// Handle the case when globals fit in our immediate field.</i></td></tr>
<tr><th id="1474">1474</th><td><i>    // This is true for X86-32 always and X86-64 when in -mcmodel=small mode.</i></td></tr>
<tr><th id="1475">1475</th><td><i></i></td></tr>
<tr><th id="1476">1476</th><td><i>    // x86-32 PIC requires a PIC base register for constant pools.</i></td></tr>
<tr><th id="1477">1477</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="385PICBase" title='PICBase' data-type='unsigned int' data-ref="385PICBase">PICBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="1478">1478</th><td>    <b>if</b> (<a class="local col2 ref" href="#382OpFlag" title='OpFlag' data-ref="382OpFlag">OpFlag</a> == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_PIC_BASE_OFFSET" title='llvm::X86II::TOF::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::TOF::MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a> || <a class="local col2 ref" href="#382OpFlag" title='OpFlag' data-ref="382OpFlag">OpFlag</a> == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTOFF" title='llvm::X86II::TOF::MO_GOTOFF' data-ref="llvm::X86II::TOF::MO_GOTOFF">MO_GOTOFF</a>) {</td></tr>
<tr><th id="1479">1479</th><td>      <i>// PICBase can be allocated by TII.getGlobalBaseReg(&amp;MF).</i></td></tr>
<tr><th id="1480">1480</th><td><i>      // In DAGISEL the code that initialize it generated by the CGBR pass.</i></td></tr>
<tr><th id="1481">1481</th><td>      <b>return</b> <b>false</b>; <i>// TODO support the mode.</i></td></tr>
<tr><th id="1482">1482</th><td>    } <b>else</b> <b>if</b> (STI.is64Bit() &amp;&amp; TM.getCodeModel() == CodeModel::Small)</td></tr>
<tr><th id="1483">1483</th><td>      PICBase = X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>;</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>    LoadInst = addConstantPoolReference(</td></tr>
<tr><th id="1486">1486</th><td>        BuildMI(*I.getParent(), I, DbgLoc, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Opc), DstReg), CPI, PICBase,</td></tr>
<tr><th id="1487">1487</th><td>        OpFlag);</td></tr>
<tr><th id="1488">1488</th><td>  } <b>else</b></td></tr>
<tr><th id="1489">1489</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*LoadInst, TII, TRI, RBI);</td></tr>
<tr><th id="1492">1492</th><td>  <a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1493">1493</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1494">1494</th><td>}</td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::selectImplicitDefOrPHI' data-type='bool (anonymous namespace)::X86InstructionSelector::selectImplicitDefOrPHI(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE">selectImplicitDefOrPHI</dfn>(</td></tr>
<tr><th id="1497">1497</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="386I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="386I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="387MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="387MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1498">1498</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_IMPLICIT_DEF || I.getOpcode() == TargetOpcode::G_PHI) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_IMPLICIT_DEF || I.getOpcode() == TargetOpcode::G_PHI) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1500, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#386I" title='I' data-ref="386I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a> ||</td></tr>
<tr><th id="1499">1499</th><td>          <a class="local col6 ref" href="#386I" title='I' data-ref="386I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>) &amp;&amp;</td></tr>
<tr><th id="1500">1500</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="388DstReg" title='DstReg' data-type='unsigned int' data-ref="388DstReg">DstReg</dfn> = <a class="local col6 ref" href="#386I" title='I' data-ref="386I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td>  <b>if</b> (!<a class="local col7 ref" href="#387MRI" title='MRI' data-ref="387MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</a>(<a class="local col8 ref" href="#388DstReg" title='DstReg' data-ref="388DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1505">1505</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="389DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="389DstTy">DstTy</dfn> = <a class="local col7 ref" href="#387MRI" title='MRI' data-ref="387MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#388DstReg" title='DstReg' data-ref="388DstReg">DstReg</a>);</td></tr>
<tr><th id="1506">1506</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="390RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="390RC">RC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTEjRNS1_19MachineRegisterInfoE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#389DstTy" title='DstTy' data-ref="389DstTy">DstTy</a>, <a class="local col8 ref" href="#388DstReg" title='DstReg' data-ref="388DstReg">DstReg</a>, <span class='refarg'><a class="local col7 ref" href="#387MRI" title='MRI' data-ref="387MRI">MRI</a></span>);</td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#388DstReg" title='DstReg' data-ref="388DstReg">DstReg</a>, *<a class="local col0 ref" href="#390RC" title='RC' data-ref="390RC">RC</a>, <span class='refarg'><a class="local col7 ref" href="#387MRI" title='MRI' data-ref="387MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1509">1509</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="1510">1510</th><td>                        &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="1511">1511</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1512">1512</th><td>    }</td></tr>
<tr><th id="1513">1513</th><td>  }</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td>  <b>if</b> (I.getOpcode() == TargetOpcode::G_IMPLICIT_DEF)</td></tr>
<tr><th id="1516">1516</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::X86&apos;">IMPLICIT_DEF</span>));</td></tr>
<tr><th id="1517">1517</th><td>  <b>else</b></td></tr>
<tr><th id="1518">1518</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::X86&apos;">PHI</span>));</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1521">1521</th><td>}</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">// Currently GlobalIsel TableGen generates patterns for shift imm and shift 1,</i></td></tr>
<tr><th id="1524">1524</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">// but with shiftCount i8. In G_LSHR/G_ASHR/G_SHL like LLVM-IR both arguments</i></td></tr>
<tr><th id="1525">1525</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">// has the same type, so for now only shift i8 can use auto generated</i></td></tr>
<tr><th id="1526">1526</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">// TableGen patterns.</i></td></tr>
<tr><th id="1527">1527</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectShift' data-type='bool (anonymous namespace)::X86InstructionSelector::selectShift(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11selectShiftERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="391I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="391I">I</dfn>,</td></tr>
<tr><th id="1528">1528</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="392MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="392MRI">MRI</dfn>,</td></tr>
<tr><th id="1529">1529</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="393MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="393MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_SHL || I.getOpcode() == TargetOpcode::G_ASHR || I.getOpcode() == TargetOpcode::G_LSHR) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_SHL || I.getOpcode() == TargetOpcode::G_ASHR || I.getOpcode() == TargetOpcode::G_LSHR) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1534, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a> ||</td></tr>
<tr><th id="1532">1532</th><td>          <a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a> ||</td></tr>
<tr><th id="1533">1533</th><td>          <a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>) &amp;&amp;</td></tr>
<tr><th id="1534">1534</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="394DstReg" title='DstReg' data-type='unsigned int' data-ref="394DstReg">DstReg</dfn> = <a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1537">1537</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="395DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="395DstTy">DstTy</dfn> = <a class="local col2 ref" href="#392MRI" title='MRI' data-ref="392MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#394DstReg" title='DstReg' data-ref="394DstReg">DstReg</a>);</td></tr>
<tr><th id="1538">1538</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="396DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="396DstRB">DstRB</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <em>const</em> <em>static</em> <b>struct</b> <dfn class="local col7 type" id="397ShiftEntry" title='ShiftEntry' data-ref="397ShiftEntry"><a class="local col7 type" href="#397ShiftEntry" title='ShiftEntry' data-ref="397ShiftEntry">ShiftEntry</a></dfn> {</td></tr>
<tr><th id="1541">1541</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="398SizeInBits" title='SizeInBits' data-type='unsigned int' data-ref="398SizeInBits">SizeInBits</dfn>;</td></tr>
<tr><th id="1542">1542</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="399OpLSHR" title='OpLSHR' data-type='unsigned int' data-ref="399OpLSHR">OpLSHR</dfn>;</td></tr>
<tr><th id="1543">1543</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="400OpASHR" title='OpASHR' data-type='unsigned int' data-ref="400OpASHR">OpASHR</dfn>;</td></tr>
<tr><th id="1544">1544</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="401OpSHL" title='OpSHL' data-type='unsigned int' data-ref="401OpSHL">OpSHL</dfn>;</td></tr>
<tr><th id="1545">1545</th><td>  } <dfn class="local col2 decl" id="402OpTable" title='OpTable' data-type='const struct ShiftEntry []' data-ref="402OpTable">OpTable</dfn>[] = {</td></tr>
<tr><th id="1546">1546</th><td>      {<var>8</var>, X86::<span class='error' title="no member named &apos;SHR8rCL&apos; in namespace &apos;llvm::X86&apos;">SHR8rCL</span>, X86::<span class='error' title="no member named &apos;SAR8rCL&apos; in namespace &apos;llvm::X86&apos;">SAR8rCL</span>, X86::<span class='error' title="no member named &apos;SHL8rCL&apos; in namespace &apos;llvm::X86&apos;">SHL8rCL</span>},     <i>// i8</i></td></tr>
<tr><th id="1547">1547</th><td>      {<var>16</var>, X86::<span class='error' title="no member named &apos;SHR16rCL&apos; in namespace &apos;llvm::X86&apos;">SHR16rCL</span>, X86::<span class='error' title="no member named &apos;SAR16rCL&apos; in namespace &apos;llvm::X86&apos;">SAR16rCL</span>, X86::<span class='error' title="no member named &apos;SHL16rCL&apos; in namespace &apos;llvm::X86&apos;">SHL16rCL</span>}, <i>// i16</i></td></tr>
<tr><th id="1548">1548</th><td>      {<var>32</var>, X86::<span class='error' title="no member named &apos;SHR32rCL&apos; in namespace &apos;llvm::X86&apos;">SHR32rCL</span>, X86::<span class='error' title="no member named &apos;SAR32rCL&apos; in namespace &apos;llvm::X86&apos;">SAR32rCL</span>, X86::<span class='error' title="no member named &apos;SHL32rCL&apos; in namespace &apos;llvm::X86&apos;">SHL32rCL</span>}, <i>// i32</i></td></tr>
<tr><th id="1549">1549</th><td>      {<var>64</var>, X86::<span class='error' title="no member named &apos;SHR64rCL&apos; in namespace &apos;llvm::X86&apos;">SHR64rCL</span>, X86::<span class='error' title="no member named &apos;SAR64rCL&apos; in namespace &apos;llvm::X86&apos;">SAR64rCL</span>, X86::<span class='error' title="no member named &apos;SHL64rCL&apos; in namespace &apos;llvm::X86&apos;">SHL64rCL</span>}  <i>// i64</i></td></tr>
<tr><th id="1550">1550</th><td>  };</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>  <b>if</b> (DstRB.getID() != X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>)</td></tr>
<tr><th id="1553">1553</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td>  <em>auto</em> <dfn class="local col3 decl" id="403ShiftEntryIt" title='ShiftEntryIt' data-type='auto' data-ref="403ShiftEntryIt">ShiftEntryIt</dfn> = std::find_if(</td></tr>
<tr><th id="1556">1556</th><td>      <span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(OpTable), <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(OpTable), [DstTy](<em>const</em> ShiftEntry &amp;El) {</td></tr>
<tr><th id="1557">1557</th><td>        <b>return</b> El.SizeInBits == DstTy.getSizeInBits();</td></tr>
<tr><th id="1558">1558</th><td>      });</td></tr>
<tr><th id="1559">1559</th><td>  <b>if</b> (ShiftEntryIt == <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(OpTable))</td></tr>
<tr><th id="1560">1560</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="404Opcode" title='Opcode' data-type='unsigned int' data-ref="404Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="1563">1563</th><td>  <b>switch</b> (<a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1564">1564</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="1565">1565</th><td>    Opcode = ShiftEntryIt-&gt;OpSHL;</td></tr>
<tr><th id="1566">1566</th><td>    <b>break</b>;</td></tr>
<tr><th id="1567">1567</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="1568">1568</th><td>    Opcode = ShiftEntryIt-&gt;OpASHR;</td></tr>
<tr><th id="1569">1569</th><td>    <b>break</b>;</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="1571">1571</th><td>    Opcode = ShiftEntryIt-&gt;OpLSHR;</td></tr>
<tr><th id="1572">1572</th><td>    <b>break</b>;</td></tr>
<tr><th id="1573">1573</th><td>  <b>default</b>:</td></tr>
<tr><th id="1574">1574</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1575">1575</th><td>  }</td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="405Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="405Op0Reg">Op0Reg</dfn> = <a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1578">1578</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="406Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="406Op1Reg">Op1Reg</dfn> = <a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(Op1Reg).getSizeInBits() == 8) ? void (0) : __assert_fail (&quot;MRI.getType(Op1Reg).getSizeInBits() == 8&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1580, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#392MRI" title='MRI' data-ref="392MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#406Op1Reg" title='Op1Reg' data-ref="406Op1Reg">Op1Reg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>8</var>);</td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::COPY),</td></tr>
<tr><th id="1583">1583</th><td>          X86::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::X86&apos;">CL</span>)</td></tr>
<tr><th id="1584">1584</th><td>    .addReg(Op1Reg);</td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="407ShiftInst" title='ShiftInst' data-type='llvm::MachineInstr &amp;' data-ref="407ShiftInst">ShiftInst</dfn> =</td></tr>
<tr><th id="1587">1587</th><td>      *BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Opcode), DstReg)</td></tr>
<tr><th id="1588">1588</th><td>           .addReg(Op0Reg);</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>  <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(ShiftInst, TII, TRI, RBI);</td></tr>
<tr><th id="1591">1591</th><td>  <a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1592">1592</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1593">1593</th><td>}</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectDivRem' data-type='bool (anonymous namespace)::X86InstructionSelector::selectDivRem(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectDivRem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="408I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="408I">I</dfn>,</td></tr>
<tr><th id="1596">1596</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="409MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="409MRI">MRI</dfn>,</td></tr>
<tr><th id="1597">1597</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="410MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="410MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1598">1598</th><td>  <i>// The implementation of this function is taken from X86FastISel.</i></td></tr>
<tr><th id="1599">1599</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.getOpcode() == TargetOpcode::G_SDIV || I.getOpcode() == TargetOpcode::G_SREM || I.getOpcode() == TargetOpcode::G_UDIV || I.getOpcode() == TargetOpcode::G_UREM) &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;(I.getOpcode() == TargetOpcode::G_SDIV || I.getOpcode() == TargetOpcode::G_SREM || I.getOpcode() == TargetOpcode::G_UDIV || I.getOpcode() == TargetOpcode::G_UREM) &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1603, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a> ||</td></tr>
<tr><th id="1600">1600</th><td>          <a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#220" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</a> ||</td></tr>
<tr><th id="1601">1601</th><td>          <a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a> ||</td></tr>
<tr><th id="1602">1602</th><td>          <a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#223" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM">G_UREM</a>) &amp;&amp;</td></tr>
<tr><th id="1603">1603</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="411DstReg" title='DstReg' data-type='const unsigned int' data-ref="411DstReg">DstReg</dfn> = <a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1606">1606</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="412Op1Reg" title='Op1Reg' data-type='const unsigned int' data-ref="412Op1Reg">Op1Reg</dfn> = <a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1607">1607</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="413Op2Reg" title='Op2Reg' data-type='const unsigned int' data-ref="413Op2Reg">Op2Reg</dfn> = <a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="414RegTy" title='RegTy' data-type='const llvm::LLT' data-ref="414RegTy">RegTy</dfn> = <a class="local col9 ref" href="#409MRI" title='MRI' data-ref="409MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg">DstReg</a>);</td></tr>
<tr><th id="1610">1610</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegTy == MRI.getType(Op1Reg) &amp;&amp; RegTy == MRI.getType(Op2Reg) &amp;&amp; &quot;Arguments and return value types must match&quot;) ? void (0) : __assert_fail (&quot;RegTy == MRI.getType(Op1Reg) &amp;&amp; RegTy == MRI.getType(Op2Reg) &amp;&amp; \&quot;Arguments and return value types must match\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1611, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#414RegTy" title='RegTy' data-ref="414RegTy">RegTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#409MRI" title='MRI' data-ref="409MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#412Op1Reg" title='Op1Reg' data-ref="412Op1Reg">Op1Reg</a>) &amp;&amp; <a class="local col4 ref" href="#414RegTy" title='RegTy' data-ref="414RegTy">RegTy</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#409MRI" title='MRI' data-ref="409MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#413Op2Reg" title='Op2Reg' data-ref="413Op2Reg">Op2Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1611">1611</th><td>         <q>"Arguments and return value types must match"</q>);</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="415RegRB" title='RegRB' data-type='const llvm::RegisterBank *' data-ref="415RegRB">RegRB</dfn> = RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1614">1614</th><td>  <b>if</b> (!RegRB || RegRB-&gt;getID() != X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>)</td></tr>
<tr><th id="1615">1615</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <em>const</em> <em>static</em> <em>unsigned</em> <dfn class="local col6 decl" id="416NumTypes" title='NumTypes' data-type='const unsigned int' data-ref="416NumTypes">NumTypes</dfn> = <var>4</var>; <i>// i8, i16, i32, i64</i></td></tr>
<tr><th id="1618">1618</th><td>  <em>const</em> <em>static</em> <em>unsigned</em> <dfn class="local col7 decl" id="417NumOps" title='NumOps' data-type='const unsigned int' data-ref="417NumOps">NumOps</dfn> = <var>4</var>;   <i>// SDiv, SRem, UDiv, URem</i></td></tr>
<tr><th id="1619">1619</th><td>  <em>const</em> <em>static</em> <em>bool</em> <dfn class="local col8 decl" id="418S" title='S' data-type='const bool' data-ref="418S">S</dfn> = <b>true</b>;         <i>// IsSigned</i></td></tr>
<tr><th id="1620">1620</th><td>  <em>const</em> <em>static</em> <em>bool</em> <dfn class="local col9 decl" id="419U" title='U' data-type='const bool' data-ref="419U">U</dfn> = <b>false</b>;        <i>// !IsSigned</i></td></tr>
<tr><th id="1621">1621</th><td>  <em>const</em> <em>static</em> <em>unsigned</em> <dfn class="local col0 decl" id="420Copy" title='Copy' data-type='const unsigned int' data-ref="420Copy">Copy</dfn> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>;</td></tr>
<tr><th id="1622">1622</th><td>  <i>// For the X86 IDIV instruction, in most cases the dividend</i></td></tr>
<tr><th id="1623">1623</th><td><i>  // (numerator) must be in a specific register pair highreg:lowreg,</i></td></tr>
<tr><th id="1624">1624</th><td><i>  // producing the quotient in lowreg and the remainder in highreg.</i></td></tr>
<tr><th id="1625">1625</th><td><i>  // For most data types, to set up the instruction, the dividend is</i></td></tr>
<tr><th id="1626">1626</th><td><i>  // copied into lowreg, and lowreg is sign-extended into highreg.  The</i></td></tr>
<tr><th id="1627">1627</th><td><i>  // exception is i8, where the dividend is defined as a single register rather</i></td></tr>
<tr><th id="1628">1628</th><td><i>  // than a register pair, and we therefore directly sign-extend the dividend</i></td></tr>
<tr><th id="1629">1629</th><td><i>  // into lowreg, instead of copying, and ignore the highreg.</i></td></tr>
<tr><th id="1630">1630</th><td>  <em>const</em> <em>static</em> <b>struct</b> <dfn class="local col1 type" id="421DivRemEntry" title='DivRemEntry' data-ref="421DivRemEntry"><a class="local col1 type" href="#421DivRemEntry" title='DivRemEntry' data-ref="421DivRemEntry">DivRemEntry</a></dfn> {</td></tr>
<tr><th id="1631">1631</th><td>    <i>// The following portion depends only on the data type.</i></td></tr>
<tr><th id="1632">1632</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="422SizeInBits" title='SizeInBits' data-type='unsigned int' data-ref="422SizeInBits">SizeInBits</dfn>;</td></tr>
<tr><th id="1633">1633</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="423LowInReg" title='LowInReg' data-type='unsigned int' data-ref="423LowInReg">LowInReg</dfn>;  <i>// low part of the register pair</i></td></tr>
<tr><th id="1634">1634</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="424HighInReg" title='HighInReg' data-type='unsigned int' data-ref="424HighInReg">HighInReg</dfn>; <i>// high part of the register pair</i></td></tr>
<tr><th id="1635">1635</th><td>    <i>// The following portion depends on both the data type and the operation.</i></td></tr>
<tr><th id="1636">1636</th><td>    <b>struct</b> <dfn class="local col5 type" id="425DivRemResult" title='DivRemResult' data-ref="425DivRemResult"><a class="local col5 type" href="#425DivRemResult" title='DivRemResult' data-ref="425DivRemResult">DivRemResult</a></dfn> {</td></tr>
<tr><th id="1637">1637</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="426OpDivRem" title='OpDivRem' data-type='unsigned int' data-ref="426OpDivRem">OpDivRem</dfn>;        <i>// The specific DIV/IDIV opcode to use.</i></td></tr>
<tr><th id="1638">1638</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="427OpSignExtend" title='OpSignExtend' data-type='unsigned int' data-ref="427OpSignExtend">OpSignExtend</dfn>;    <i>// Opcode for sign-extending lowreg into</i></td></tr>
<tr><th id="1639">1639</th><td>                                <i>// highreg, or copying a zero into highreg.</i></td></tr>
<tr><th id="1640">1640</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="428OpCopy" title='OpCopy' data-type='unsigned int' data-ref="428OpCopy">OpCopy</dfn>;          <i>// Opcode for copying dividend into lowreg, or</i></td></tr>
<tr><th id="1641">1641</th><td>                                <i>// zero/sign-extending into lowreg for i8.</i></td></tr>
<tr><th id="1642">1642</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="429DivRemResultReg" title='DivRemResultReg' data-type='unsigned int' data-ref="429DivRemResultReg">DivRemResultReg</dfn>; <i>// Register containing the desired result.</i></td></tr>
<tr><th id="1643">1643</th><td>      <em>bool</em> <dfn class="local col0 decl" id="430IsOpSigned" title='IsOpSigned' data-type='bool' data-ref="430IsOpSigned">IsOpSigned</dfn>;          <i>// Whether to use signed or unsigned form.</i></td></tr>
<tr><th id="1644">1644</th><td>    } <dfn class="local col1 decl" id="431ResultTable" title='ResultTable' data-type='struct DivRemResult [4]' data-ref="431ResultTable">ResultTable</dfn>[<a class="local col7 ref" href="#417NumOps" title='NumOps' data-ref="417NumOps">NumOps</a>];</td></tr>
<tr><th id="1645">1645</th><td>  } <dfn class="local col2 decl" id="432OpTable" title='OpTable' data-type='const struct DivRemEntry [4]' data-ref="432OpTable">OpTable</dfn>[<a class="local col6 ref" href="#416NumTypes" title='NumTypes' data-ref="416NumTypes">NumTypes</a>] = {</td></tr>
<tr><th id="1646">1646</th><td>      {<var>8</var>,</td></tr>
<tr><th id="1647">1647</th><td>       X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>,</td></tr>
<tr><th id="1648">1648</th><td>       <var>0</var>,</td></tr>
<tr><th id="1649">1649</th><td>       {</td></tr>
<tr><th id="1650">1650</th><td>           {X86::<span class='error' title="no member named &apos;IDIV8r&apos; in namespace &apos;llvm::X86&apos;">IDIV8r</span>, <var>0</var>, X86::<span class='error' title="no member named &apos;MOVSX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rr8</span>, X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>, S}, <i>// SDiv</i></td></tr>
<tr><th id="1651">1651</th><td>           {X86::<span class='error' title="no member named &apos;IDIV8r&apos; in namespace &apos;llvm::X86&apos;">IDIV8r</span>, <var>0</var>, X86::<span class='error' title="no member named &apos;MOVSX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVSX16rr8</span>, X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>, S}, <i>// SRem</i></td></tr>
<tr><th id="1652">1652</th><td>           {X86::<span class='error' title="no member named &apos;DIV8r&apos; in namespace &apos;llvm::X86&apos;">DIV8r</span>, <var>0</var>, X86::<span class='error' title="no member named &apos;MOVZX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rr8</span>, X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>, U},  <i>// UDiv</i></td></tr>
<tr><th id="1653">1653</th><td>           {X86::<span class='error' title="no member named &apos;DIV8r&apos; in namespace &apos;llvm::X86&apos;">DIV8r</span>, <var>0</var>, X86::<span class='error' title="no member named &apos;MOVZX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rr8</span>, X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span>, U},  <i>// URem</i></td></tr>
<tr><th id="1654">1654</th><td>       }},                                                <i>// i8</i></td></tr>
<tr><th id="1655">1655</th><td>      {<var>16</var>,</td></tr>
<tr><th id="1656">1656</th><td>       X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>,</td></tr>
<tr><th id="1657">1657</th><td>       X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>,</td></tr>
<tr><th id="1658">1658</th><td>       {</td></tr>
<tr><th id="1659">1659</th><td>           {X86::<span class='error' title="no member named &apos;IDIV16r&apos; in namespace &apos;llvm::X86&apos;">IDIV16r</span>, X86::<span class='error' title="no member named &apos;CWD&apos; in namespace &apos;llvm::X86&apos;">CWD</span>, Copy, X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>, S},    <i>// SDiv</i></td></tr>
<tr><th id="1660">1660</th><td>           {X86::<span class='error' title="no member named &apos;IDIV16r&apos; in namespace &apos;llvm::X86&apos;">IDIV16r</span>, X86::<span class='error' title="no member named &apos;CWD&apos; in namespace &apos;llvm::X86&apos;">CWD</span>, Copy, X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>, S},    <i>// SRem</i></td></tr>
<tr><th id="1661">1661</th><td>           {X86::<span class='error' title="no member named &apos;DIV16r&apos; in namespace &apos;llvm::X86&apos;">DIV16r</span>, X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy, X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>, U}, <i>// UDiv</i></td></tr>
<tr><th id="1662">1662</th><td>           {X86::<span class='error' title="no member named &apos;DIV16r&apos; in namespace &apos;llvm::X86&apos;">DIV16r</span>, X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy, X86::<span class='error' title="no member named &apos;DX&apos; in namespace &apos;llvm::X86&apos;">DX</span>, U}, <i>// URem</i></td></tr>
<tr><th id="1663">1663</th><td>       }},                                                <i>// i16</i></td></tr>
<tr><th id="1664">1664</th><td>      {<var>32</var>,</td></tr>
<tr><th id="1665">1665</th><td>       X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>,</td></tr>
<tr><th id="1666">1666</th><td>       X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>,</td></tr>
<tr><th id="1667">1667</th><td>       {</td></tr>
<tr><th id="1668">1668</th><td>           {X86::<span class='error' title="no member named &apos;IDIV32r&apos; in namespace &apos;llvm::X86&apos;">IDIV32r</span>, X86::<span class='error' title="no member named &apos;CDQ&apos; in namespace &apos;llvm::X86&apos;">CDQ</span>, Copy, X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>, S},    <i>// SDiv</i></td></tr>
<tr><th id="1669">1669</th><td>           {X86::<span class='error' title="no member named &apos;IDIV32r&apos; in namespace &apos;llvm::X86&apos;">IDIV32r</span>, X86::<span class='error' title="no member named &apos;CDQ&apos; in namespace &apos;llvm::X86&apos;">CDQ</span>, Copy, X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>, S},    <i>// SRem</i></td></tr>
<tr><th id="1670">1670</th><td>           {X86::<span class='error' title="no member named &apos;DIV32r&apos; in namespace &apos;llvm::X86&apos;">DIV32r</span>, X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy, X86::<span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;">EAX</span>, U}, <i>// UDiv</i></td></tr>
<tr><th id="1671">1671</th><td>           {X86::<span class='error' title="no member named &apos;DIV32r&apos; in namespace &apos;llvm::X86&apos;">DIV32r</span>, X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy, X86::<span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;">EDX</span>, U}, <i>// URem</i></td></tr>
<tr><th id="1672">1672</th><td>       }},                                                 <i>// i32</i></td></tr>
<tr><th id="1673">1673</th><td>      {<var>64</var>,</td></tr>
<tr><th id="1674">1674</th><td>       X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>,</td></tr>
<tr><th id="1675">1675</th><td>       X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>,</td></tr>
<tr><th id="1676">1676</th><td>       {</td></tr>
<tr><th id="1677">1677</th><td>           {X86::<span class='error' title="no member named &apos;IDIV64r&apos; in namespace &apos;llvm::X86&apos;">IDIV64r</span>, X86::<span class='error' title="no member named &apos;CQO&apos; in namespace &apos;llvm::X86&apos;">CQO</span>, Copy, X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>, S},    <i>// SDiv</i></td></tr>
<tr><th id="1678">1678</th><td>           {X86::<span class='error' title="no member named &apos;IDIV64r&apos; in namespace &apos;llvm::X86&apos;">IDIV64r</span>, X86::<span class='error' title="no member named &apos;CQO&apos; in namespace &apos;llvm::X86&apos;">CQO</span>, Copy, X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>, S},    <i>// SRem</i></td></tr>
<tr><th id="1679">1679</th><td>           {X86::<span class='error' title="no member named &apos;DIV64r&apos; in namespace &apos;llvm::X86&apos;">DIV64r</span>, X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy, X86::<span class='error' title="no member named &apos;RAX&apos; in namespace &apos;llvm::X86&apos;">RAX</span>, U}, <i>// UDiv</i></td></tr>
<tr><th id="1680">1680</th><td>           {X86::<span class='error' title="no member named &apos;DIV64r&apos; in namespace &apos;llvm::X86&apos;">DIV64r</span>, X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>, Copy, X86::<span class='error' title="no member named &apos;RDX&apos; in namespace &apos;llvm::X86&apos;">RDX</span>, U}, <i>// URem</i></td></tr>
<tr><th id="1681">1681</th><td>       }},                                                 <i>// i64</i></td></tr>
<tr><th id="1682">1682</th><td>  };</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>  <em>auto</em> <dfn class="local col3 decl" id="433OpEntryIt" title='OpEntryIt' data-type='const DivRemEntry *' data-ref="433OpEntryIt">OpEntryIt</dfn> = <span class="namespace">std::</span><a class="local col4 ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#434find_if" title='find_if' data-ref="434find_if">find_if</a>(<span class="namespace">std::</span><a class="local col5 ref" href="../../../../../include/c++/7/bits/range_access.h.html#435begin" title='begin' data-ref="435begin">begin</a>(<a class="local col2 ref" href="#432OpTable" title='OpTable' data-ref="432OpTable">OpTable</a>), <span class="namespace">std::</span><a class="local col6 ref" href="../../../../../include/c++/7/bits/range_access.h.html#436end" title='end' data-ref="436end">end</a>(<a class="local col2 ref" href="#432OpTable" title='OpTable' data-ref="432OpTable">OpTable</a>),</td></tr>
<tr><th id="1685">1685</th><td>                                [RegTy](<em>const</em> <a class="local col1 type" href="#421DivRemEntry" title='DivRemEntry' data-ref="421DivRemEntry">DivRemEntry</a> &amp;<dfn class="local col7 decl" id="437El" title='El' data-type='const DivRemEntry &amp;' data-ref="437El">El</dfn>) {</td></tr>
<tr><th id="1686">1686</th><td>                                  <b>return</b> <a class="local col7 ref" href="#437El" title='El' data-ref="437El">El</a>.<a class="local col2 ref" href="#422SizeInBits" title='SizeInBits' data-ref="422SizeInBits">SizeInBits</a> == <a class="local col4 ref" href="#414RegTy" title='RegTy' data-ref="414RegTy">RegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1687">1687</th><td>                                });</td></tr>
<tr><th id="1688">1688</th><td>  <b>if</b> (<a class="local col3 ref" href="#433OpEntryIt" title='OpEntryIt' data-ref="433OpEntryIt">OpEntryIt</a> == <span class="namespace">std::</span><a class="local col6 ref" href="../../../../../include/c++/7/bits/range_access.h.html#436end" title='end' data-ref="436end">end</a>(<a class="local col2 ref" href="#432OpTable" title='OpTable' data-ref="432OpTable">OpTable</a>))</td></tr>
<tr><th id="1689">1689</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="438OpIndex" title='OpIndex' data-type='unsigned int' data-ref="438OpIndex">OpIndex</dfn>;</td></tr>
<tr><th id="1692">1692</th><td>  <b>switch</b> (<a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1693">1693</th><td>  <b>default</b>:</td></tr>
<tr><th id="1694">1694</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected div/rem opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1694)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected div/rem opcode"</q>);</td></tr>
<tr><th id="1695">1695</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="1696">1696</th><td>    <a class="local col8 ref" href="#438OpIndex" title='OpIndex' data-ref="438OpIndex">OpIndex</a> = <var>0</var>;</td></tr>
<tr><th id="1697">1697</th><td>    <b>break</b>;</td></tr>
<tr><th id="1698">1698</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#220" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM">G_SREM</a>:</td></tr>
<tr><th id="1699">1699</th><td>    <a class="local col8 ref" href="#438OpIndex" title='OpIndex' data-ref="438OpIndex">OpIndex</a> = <var>1</var>;</td></tr>
<tr><th id="1700">1700</th><td>    <b>break</b>;</td></tr>
<tr><th id="1701">1701</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="1702">1702</th><td>    <a class="local col8 ref" href="#438OpIndex" title='OpIndex' data-ref="438OpIndex">OpIndex</a> = <var>2</var>;</td></tr>
<tr><th id="1703">1703</th><td>    <b>break</b>;</td></tr>
<tr><th id="1704">1704</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#223" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM">G_UREM</a>:</td></tr>
<tr><th id="1705">1705</th><td>    <a class="local col8 ref" href="#438OpIndex" title='OpIndex' data-ref="438OpIndex">OpIndex</a> = <var>3</var>;</td></tr>
<tr><th id="1706">1706</th><td>    <b>break</b>;</td></tr>
<tr><th id="1707">1707</th><td>  }</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td>  <em>const</em> <a class="local col1 type" href="#421DivRemEntry" title='DivRemEntry' data-ref="421DivRemEntry">DivRemEntry</a> &amp;<dfn class="local col9 decl" id="439TypeEntry" title='TypeEntry' data-type='const DivRemEntry &amp;' data-ref="439TypeEntry">TypeEntry</dfn> = *<a class="local col3 ref" href="#433OpEntryIt" title='OpEntryIt' data-ref="433OpEntryIt">OpEntryIt</a>;</td></tr>
<tr><th id="1710">1710</th><td>  <em>const</em> <a class="local col1 type" href="#421DivRemEntry" title='DivRemEntry' data-ref="421DivRemEntry">DivRemEntry</a>::<a class="local col5 type" href="#425DivRemResult" title='DivRemResult' data-ref="425DivRemResult">DivRemResult</a> &amp;<dfn class="local col0 decl" id="440OpEntry" title='OpEntry' data-type='const DivRemEntry::DivRemResult &amp;' data-ref="440OpEntry">OpEntry</dfn> = <a class="local col9 ref" href="#439TypeEntry" title='TypeEntry' data-ref="439TypeEntry">TypeEntry</a>.<a class="local col1 ref" href="#431ResultTable" title='ResultTable' data-ref="431ResultTable">ResultTable</a>[<a class="local col8 ref" href="#438OpIndex" title='OpIndex' data-ref="438OpIndex">OpIndex</a>];</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="441RegRC" title='RegRC' data-type='const llvm::TargetRegisterClass *' data-ref="441RegRC">RegRC</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE" title='(anonymous namespace)::X86InstructionSelector::getRegClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE">getRegClass</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#414RegTy" title='RegTy' data-ref="414RegTy">RegTy</a>, *<a class="local col5 ref" href="#415RegRB" title='RegRB' data-ref="415RegRB">RegRB</a>);</td></tr>
<tr><th id="1713">1713</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col2 ref" href="#412Op1Reg" title='Op1Reg' data-ref="412Op1Reg">Op1Reg</a>, *<a class="local col1 ref" href="#441RegRC" title='RegRC' data-ref="441RegRC">RegRC</a>, <span class='refarg'><a class="local col9 ref" href="#409MRI" title='MRI' data-ref="409MRI">MRI</a></span>) ||</td></tr>
<tr><th id="1714">1714</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col3 ref" href="#413Op2Reg" title='Op2Reg' data-ref="413Op2Reg">Op2Reg</a>, *<a class="local col1 ref" href="#441RegRC" title='RegRC' data-ref="441RegRC">RegRC</a>, <span class='refarg'><a class="local col9 ref" href="#409MRI" title='MRI' data-ref="409MRI">MRI</a></span>) ||</td></tr>
<tr><th id="1715">1715</th><td>      !<a class="tu member" href="#(anonymousnamespace)::X86InstructionSelector::RBI" title='(anonymous namespace)::X86InstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::X86InstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#411DstReg" title='DstReg' data-ref="411DstReg">DstReg</a>, *<a class="local col1 ref" href="#441RegRC" title='RegRC' data-ref="441RegRC">RegRC</a>, <span class='refarg'><a class="local col9 ref" href="#409MRI" title='MRI' data-ref="409MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1716">1716</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;X86-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Failed to constrain "</q> &lt;&lt; TII.<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::X86InstrInfo&apos;">getName</span>(I.getOpcode())</td></tr>
<tr><th id="1717">1717</th><td>                      &lt;&lt; <q>" operand\n"</q>);</td></tr>
<tr><th id="1718">1718</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1719">1719</th><td>  }</td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td>  <i>// Move op1 into low-order input register.</i></td></tr>
<tr><th id="1722">1722</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OpEntry.OpCopy),</td></tr>
<tr><th id="1723">1723</th><td>          TypeEntry.LowInReg)</td></tr>
<tr><th id="1724">1724</th><td>      .addReg(Op1Reg);</td></tr>
<tr><th id="1725">1725</th><td>  <i>// Zero-extend or sign-extend into high-order input register.</i></td></tr>
<tr><th id="1726">1726</th><td>  <b>if</b> (<a class="local col0 ref" href="#440OpEntry" title='OpEntry' data-ref="440OpEntry">OpEntry</a>.<a class="local col7 ref" href="#427OpSignExtend" title='OpSignExtend' data-ref="427OpSignExtend">OpSignExtend</a>) {</td></tr>
<tr><th id="1727">1727</th><td>    <b>if</b> (<a class="local col0 ref" href="#440OpEntry" title='OpEntry' data-ref="440OpEntry">OpEntry</a>.<a class="local col0 ref" href="#430IsOpSigned" title='IsOpSigned' data-ref="430IsOpSigned">IsOpSigned</a>)</td></tr>
<tr><th id="1728">1728</th><td>      BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1729">1729</th><td>              TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OpEntry.OpSignExtend));</td></tr>
<tr><th id="1730">1730</th><td>    <b>else</b> {</td></tr>
<tr><th id="1731">1731</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="442Zero32" title='Zero32' data-type='unsigned int' data-ref="442Zero32">Zero32</dfn> = MRI.createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="1732">1732</th><td>      BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>),</td></tr>
<tr><th id="1733">1733</th><td>              Zero32);</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>      <i>// Copy the zero into the appropriate sub/super/identical physical</i></td></tr>
<tr><th id="1736">1736</th><td><i>      // register. Unfortunately the operations needed are not uniform enough</i></td></tr>
<tr><th id="1737">1737</th><td><i>      // to fit neatly into the table above.</i></td></tr>
<tr><th id="1738">1738</th><td>      <b>if</b> (<a class="local col4 ref" href="#414RegTy" title='RegTy' data-ref="414RegTy">RegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var>) {</td></tr>
<tr><th id="1739">1739</th><td>        BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Copy),</td></tr>
<tr><th id="1740">1740</th><td>                TypeEntry.HighInReg)</td></tr>
<tr><th id="1741">1741</th><td>            .addReg(Zero32, <var>0</var>, X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>);</td></tr>
<tr><th id="1742">1742</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#414RegTy" title='RegTy' data-ref="414RegTy">RegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>) {</td></tr>
<tr><th id="1743">1743</th><td>        BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Copy),</td></tr>
<tr><th id="1744">1744</th><td>                TypeEntry.HighInReg)</td></tr>
<tr><th id="1745">1745</th><td>            .addReg(Zero32);</td></tr>
<tr><th id="1746">1746</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#414RegTy" title='RegTy' data-ref="414RegTy">RegTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>) {</td></tr>
<tr><th id="1747">1747</th><td>        BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1748">1748</th><td>                TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG), TypeEntry.HighInReg)</td></tr>
<tr><th id="1749">1749</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1750">1750</th><td>            .addReg(Zero32)</td></tr>
<tr><th id="1751">1751</th><td>            .addImm(X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>);</td></tr>
<tr><th id="1752">1752</th><td>      }</td></tr>
<tr><th id="1753">1753</th><td>    }</td></tr>
<tr><th id="1754">1754</th><td>  }</td></tr>
<tr><th id="1755">1755</th><td>  <i>// Generate the DIV/IDIV instruction.</i></td></tr>
<tr><th id="1756">1756</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(OpEntry.OpDivRem))</td></tr>
<tr><th id="1757">1757</th><td>      .addReg(Op2Reg);</td></tr>
<tr><th id="1758">1758</th><td>  <i>// For i8 remainder, we can't reference ah directly, as we'll end</i></td></tr>
<tr><th id="1759">1759</th><td><i>  // up with bogus copies like %r9b = COPY %ah. Reference ax</i></td></tr>
<tr><th id="1760">1760</th><td><i>  // instead to prevent ah references in a rex instruction.</i></td></tr>
<tr><th id="1761">1761</th><td><i>  //</i></td></tr>
<tr><th id="1762">1762</th><td><i>  // The current assumption of the fast register allocator is that isel</i></td></tr>
<tr><th id="1763">1763</th><td><i>  // won't generate explicit references to the GR8_NOREX registers. If</i></td></tr>
<tr><th id="1764">1764</th><td><i>  // the allocator and/or the backend get enhanced to be more robust in</i></td></tr>
<tr><th id="1765">1765</th><td><i>  // that regard, this can be, and should be, removed.</i></td></tr>
<tr><th id="1766">1766</th><td>  <b>if</b> ((I.getOpcode() == Instruction::SRem ||</td></tr>
<tr><th id="1767">1767</th><td>       I.getOpcode() == Instruction::URem) &amp;&amp;</td></tr>
<tr><th id="1768">1768</th><td>      OpEntry.DivRemResultReg == X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span> &amp;&amp; STI.is64Bit()) {</td></tr>
<tr><th id="1769">1769</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="443SourceSuperReg" title='SourceSuperReg' data-type='unsigned int' data-ref="443SourceSuperReg">SourceSuperReg</dfn> = MRI.createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>);</td></tr>
<tr><th id="1770">1770</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="444ResultSuperReg" title='ResultSuperReg' data-type='unsigned int' data-ref="444ResultSuperReg">ResultSuperReg</dfn> = MRI.createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>);</td></tr>
<tr><th id="1771">1771</th><td>    BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Copy), SourceSuperReg)</td></tr>
<tr><th id="1772">1772</th><td>        .addReg(X86::<span class='error' title="no member named &apos;AX&apos; in namespace &apos;llvm::X86&apos;">AX</span>);</td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td>    <i>// Shift AX right by 8 bits instead of using AH.</i></td></tr>
<tr><th id="1775">1775</th><td>    BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SHR16ri&apos; in namespace &apos;llvm::X86&apos;">SHR16ri</span>),</td></tr>
<tr><th id="1776">1776</th><td>            ResultSuperReg)</td></tr>
<tr><th id="1777">1777</th><td>        .addReg(SourceSuperReg)</td></tr>
<tr><th id="1778">1778</th><td>        .addImm(<var>8</var>);</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>    <i>// Now reference the 8-bit subreg of the result.</i></td></tr>
<tr><th id="1781">1781</th><td>    BuildMI(*I.getParent(), I, I.getDebugLoc(),</td></tr>
<tr><th id="1782">1782</th><td>            TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG))</td></tr>
<tr><th id="1783">1783</th><td>        .addDef(DstReg)</td></tr>
<tr><th id="1784">1784</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="1785">1785</th><td>        .addReg(ResultSuperReg)</td></tr>
<tr><th id="1786">1786</th><td>        .addImm(X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>);</td></tr>
<tr><th id="1787">1787</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1788">1788</th><td>    BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::COPY),</td></tr>
<tr><th id="1789">1789</th><td>            DstReg)</td></tr>
<tr><th id="1790">1790</th><td>        .addReg(OpEntry.DivRemResultReg);</td></tr>
<tr><th id="1791">1791</th><td>  }</td></tr>
<tr><th id="1792">1792</th><td>  <a class="local col8 ref" href="#408I" title='I' data-ref="408I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1793">1793</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1794">1794</th><td>}</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122X86InstructionSelector27selectIntrinsicWSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE" title='(anonymous namespace)::X86InstructionSelector::selectIntrinsicWSideEffects' data-type='bool (anonymous namespace)::X86InstructionSelector::selectIntrinsicWSideEffects(llvm::MachineInstr &amp; I, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_122X86InstructionSelector27selectIntrinsicWSideEffectsERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE">selectIntrinsicWSideEffects</dfn>(</td></tr>
<tr><th id="1797">1797</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="445I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="445I">I</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="446MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="446MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="447MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="447MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS &amp;&amp; &quot;unexpected instruction&quot;) ? void (0) : __assert_fail (&quot;I.getOpcode() == TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS &amp;&amp; \&quot;unexpected instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstructionSelector.cpp&quot;, 1800, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#329" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a> &amp;&amp;</td></tr>
<tr><th id="1800">1800</th><td>         <q>"unexpected instruction"</q>);</td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td>  <b>if</b> (I.getOperand(<var>0</var>).getIntrinsicID() != Intrinsic::<span class='error' title="no member named &apos;trap&apos; in namespace &apos;llvm::Intrinsic&apos;">trap</span>)</td></tr>
<tr><th id="1803">1803</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td>  BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;TRAP&apos; in namespace &apos;llvm::X86&apos;">TRAP</span>));</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>  <a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1808">1808</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1809">1809</th><td>}</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *</td></tr>
<tr><th id="1812">1812</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28createX86InstructionSelectorERKNS_16X86TargetMachineERNS_12X86SubtargetERNS_19X86RegisterBankInfoE" title='llvm::createX86InstructionSelector' data-ref="_ZN4llvm28createX86InstructionSelectorERKNS_16X86TargetMachineERNS_12X86SubtargetERNS_19X86RegisterBankInfoE">createX86InstructionSelector</dfn>(<em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="local col8 decl" id="448TM" title='TM' data-type='const llvm::X86TargetMachine &amp;' data-ref="448TM">TM</dfn>,</td></tr>
<tr><th id="1813">1813</th><td>                                   <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col9 decl" id="449Subtarget" title='Subtarget' data-type='llvm::X86Subtarget &amp;' data-ref="449Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="1814">1814</th><td>                                   <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="450RBI" title='RBI' data-type='llvm::X86RegisterBankInfo &amp;' data-ref="450RBI">RBI</dfn>) {</td></tr>
<tr><th id="1815">1815</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86InstructionSelector" title='(anonymous namespace)::X86InstructionSelector' data-ref="(anonymousnamespace)::X86InstructionSelector">X86InstructionSelector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE" title='(anonymous namespace)::X86InstructionSelector::X86InstructionSelector' data-use='c' data-ref="_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE">(</a><a class="local col8 ref" href="#448TM" title='TM' data-ref="448TM">TM</a>, <a class="local col9 ref" href="#449Subtarget" title='Subtarget' data-ref="449Subtarget">Subtarget</a>, <a class="local col0 ref" href="#450RBI" title='RBI' data-ref="450RBI">RBI</a>);</td></tr>
<tr><th id="1816">1816</th><td>}</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
