--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_memory_test.twx cpu_memory_test.ncd -o
cpu_memory_test.twr cpu_memory_test.pcf -ucf nexys3.ucf

Design file:              cpu_memory_test.ncd
Physical constraint file: cpu_memory_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 84 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.861ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X15Y33.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_11 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.816ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.155 - 0.165)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_11 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.DQ      Tcko                  0.447   clock_divider.counter<11>
                                                       clock_divider.counter_11
    SLICE_X15Y32.D1      net (fanout=2)        0.630   clock_divider.counter<11>
    SLICE_X15Y32.D       Tilo                  0.259   GND_6_o_clock_divider.counter[24]_equal_191_o<24>1
                                                       GND_6_o_clock_divider.counter[24]_equal_191_o<24>2
    SLICE_X15Y33.A1      net (fanout=1)        0.596   GND_6_o_clock_divider.counter[24]_equal_191_o<24>1
    SLICE_X15Y33.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[24]_equal_191_o<24>5
    SLICE_X15Y33.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[24]_equal_191_o
    SLICE_X15Y33.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (1.305ns logic, 1.511ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.428 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X15Y33.D1      net (fanout=2)        0.844   clock_divider.counter<4>
    SLICE_X15Y33.D       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[24]_equal_191_o<24>1
    SLICE_X15Y33.A3      net (fanout=1)        0.291   GND_6_o_clock_divider.counter[24]_equal_191_o<24>
    SLICE_X15Y33.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[24]_equal_191_o<24>5
    SLICE_X15Y33.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[24]_equal_191_o
    SLICE_X15Y33.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.305ns logic, 1.420ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_22 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_22 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.CQ      Tcko                  0.447   clock_divider.counter<23>
                                                       clock_divider.counter_22
    SLICE_X15Y33.B2      net (fanout=2)        0.634   clock_divider.counter<22>
    SLICE_X15Y33.B       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[24]_equal_191_o<24>4
    SLICE_X15Y33.A4      net (fanout=1)        0.440   GND_6_o_clock_divider.counter[24]_equal_191_o<24>3
    SLICE_X15Y33.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[24]_equal_191_o<24>5
    SLICE_X15Y33.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[24]_equal_191_o
    SLICE_X15Y33.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.305ns logic, 1.359ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_23 (SLICE_X14Y35.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to clock_divider.counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X14Y33.A3      net (fanout=2)        0.843   clock_divider.counter<12>
    SLICE_X14Y33.COUT    Topcya                0.379   clock_divider.counter<15>
                                                       clock_divider.counter<12>_rt
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CLK     Tcinck                0.314   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_23
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (1.216ns logic, 0.849ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X14Y30.A5      net (fanout=2)        0.399   clock_divider.counter<0>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y31.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CLK     Tcinck                0.314   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.444ns logic, 0.519ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.426 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X14Y31.A5      net (fanout=2)        0.399   clock_divider.counter<4>
    SLICE_X14Y31.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CLK     Tcinck                0.314   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (1.368ns logic, 0.516ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_21 (SLICE_X14Y35.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to clock_divider.counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X14Y33.A3      net (fanout=2)        0.843   clock_divider.counter<12>
    SLICE_X14Y33.COUT    Topcya                0.379   clock_divider.counter<15>
                                                       clock_divider.counter<12>_rt
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CLK     Tcinck                0.304   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.206ns logic, 0.849ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X14Y30.A5      net (fanout=2)        0.399   clock_divider.counter<0>
    SLICE_X14Y30.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y31.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CLK     Tcinck                0.304   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.434ns logic, 0.519ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.874ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.426 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X14Y31.A5      net (fanout=2)        0.399   clock_divider.counter<4>
    SLICE_X14Y31.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y33.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y34.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y35.CLK     Tcinck                0.304   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (1.358ns logic, 0.516ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X15Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X15Y33.C5      net (fanout=3)        0.059   cpu_clock
    SLICE_X15Y33.CLK     Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_39_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_24 (SLICE_X14Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_24 (FF)
  Destination:          clock_divider.counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_24 to clock_divider.counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.AQ      Tcko                  0.234   clock_divider.counter<24>
                                                       clock_divider.counter_24
    SLICE_X14Y36.A6      net (fanout=2)        0.026   clock_divider.counter<24>
    SLICE_X14Y36.CLK     Tah         (-Th)    -0.243   clock_divider.counter<24>
                                                       clock_divider.counter<24>_rt
                                                       Mcount_clock_divider.counter_xor<24>
                                                       clock_divider.counter_24
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_9 (SLICE_X14Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_9 (FF)
  Destination:          clock_divider.counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_9 to clock_divider.counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.234   clock_divider.counter<11>
                                                       clock_divider.counter_9
    SLICE_X14Y32.B5      net (fanout=2)        0.064   clock_divider.counter<9>
    SLICE_X14Y32.CLK     Tah         (-Th)    -0.237   clock_divider.counter<11>
                                                       clock_divider.counter<9>_rt
                                                       Mcount_clock_divider.counter_cy<11>
                                                       clock_divider.counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.471ns logic, 0.064ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X14Y30.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_1/SR
  Location pin: SLICE_X14Y30.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.861|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 71 connections

Design statistics:
   Minimum period:   2.861ns{1}   (Maximum frequency: 349.528MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 11 11:38:38 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



