Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Dec 08 16:41:55 2019

drc -z mojo_top_0_routed.ncd mojo_top_0.pcf

WARNING:PhysDesignRules:367 - The signal
   <hdmi/dvi/fifo/fifo/ram/Mram_mem4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi/dvi/fifo/fifo/ram/Mram_mem1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi/dvi/fifo/fifo/ram/Mram_mem2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi/dvi/fifo/fifo/ram/Mram_mem3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi/dvi/fifo/fifo/ram/Mram_mem5_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp clk_wiz/dcm_sp_inst,
   consult the device Data Sheet.
DRC detected 0 errors and 5 warnings.  Please see the previously displayed
individual error or warning messages for more details.
