// Seed: 2181942228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_11 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    input uwire id_7
);
  assign id_6 = -1;
  wire id_9;
  assign id_6 = -1'o0;
  logic [1 : 1] id_10;
  logic id_11 = id_9;
  `define pp_12 0
  logic id_13;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11,
      id_13,
      id_11,
      id_11,
      id_9,
      id_11,
      id_11
  );
endmodule
