`timescale 1ns / 1ps
//   Daddrï¼Œæ•°æ®å­˜å‚¨å™¨åœ°å€è¾“å…¥ç«¯å£
//   DataInï¼Œæ•°æ®å­˜å‚¨å™¨æ•°æ®è¾“å…¥ç«¯å£
//   DataOutï¼Œæ•°æ®å­˜å‚¨å™¨æ•°æ®è¾“å‡ºç«¯å£
//   RDï¼Œæ•°æ®å­˜å‚¨å™¨è¯»æ§åˆ¶ä¿¡å·ï¼Œä¸?0è¯?
//   WRï¼Œæ•°æ®å­˜å‚¨å™¨å†™æ§åˆ¶ä¿¡å·ï¼Œä¸?0å†?



module Data_Memory(
    input CLK,
    input [31:0] DAddr,
    input [31:0] DataIn,// [31:24], [23:16], [15:8], [7:0]
    output [31:0] Dataout,
    input nRD, // ä½ç”µå¹³æœ‰æ•ˆï¼Œè¯»æ§åˆ¶ä¿¡å?  
    input nWR // è¥¿ç”µå¹³æœ‰æ•ˆï¼Œå†™æ§åˆ¶ä¿¡å?
);
    reg [7:0] ram [0:120]; 

    assign Dataout[7:0] = (nRD==0)?ram[DAddr + 3]:8'bz;
    assign Dataout[15:8] = (nRD==0)?ram[DAddr + 2]:8'bz;
    assign Dataout[23:16] = (nRD==0)?ram[DAddr + 1]:8'bz;
    assign Dataout[31:24] = (nRD==0)?ram[DAddr]:8'bz;

    always@( negedge clk ) begin
        if( nWR==0 ) begin
            ram[DAddr] <= writeData[31:24];
            ram[DAddr+1] <= writeData[23:16];
            ram[DAddr+2] <= writeData[15:8];
            ram[DAddr+3] <= writeData[7:0];
        end
    end
endmodule
