// Mem file initialization records.
//
// SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
// Vivado v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Saturday May 24, 2025 - 04:40:07 pm, from:
//
//     Map file     - c:\harman\May_team_project_I2C_SPI\project_i2C_microblaze\project_i2C_microblaze.gen\sources_1\bd\I2C_Master_Controler\I2C_Master_Controler.bmm
//     Data file(s) - c:/harman/May_team_project_I2C_SPI/project_i2C_microblaze/project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ip/I2C_Master_Controler_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'I2C_Master_Controler_i_microblaze_0.I2C_Master_Controler_i_microblaze_0_local_memory_lmb_bram_128K_2_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
