# ðŸ”§ RISC-V Single-Cycle Processor â€“ Verilog Implementation  
**Drexel University â€“ Digital System Design (Project 6B)**  
**Author:** Akash Adrashannavar  

This project implements a **single-cycle RISC-V processor datapath** in **Verilog**, supporting Fetch, Decode, Execute, Memory, and Writeback stages.  
It includes the **full datapath**, **control logic**, **ALU**, **register file**, **instruction memory**, and a complete **testbench** for simulation.

This is the **final, complete version** of Project 6 (Part B), representing a functional RISC-V CPU.

---

## ðŸš€ Features

- âœ” **Fully functional RISC-V single-cycle datapath**  
- âœ” Implements core RV32I instructions (ADD, SUB, AND, OR, SLT, etc.)  
- âœ” **Fetch â†’ Decode â†’ Execute â†’ Writeback** pipeline  
- âœ” **ALU** with arithmetic + logical operations  
- âœ” **Control unit** for instruction decoding  
- âœ” **Register file** with two read ports and one write port  
- âœ” **Instruction memory + register memory initialization**  
- âœ” **Testbench included** to simulate the entire datapath  
- âœ” Clean, modular Verilog design  
- âœ” Includes PDF **project report**


