
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203426 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5712251 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 1 min 15 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963680 (Simulation time: 0 hr 1 min 31 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 44438872 heartbeat IPC: 0.25822 cumulative IPC: 0.133422 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 121991286 heartbeat IPC: 0.128945 cumulative IPC: 0.130403 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 199576921 heartbeat IPC: 0.12889 cumulative IPC: 0.129794 (Simulation time: 0 hr 6 min 2 sec) 
Finished CPU 0 instructions: 25000001 cycles: 192613241 cumulative IPC: 0.129794 (Simulation time: 0 hr 6 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.129794 instructions: 25000001 cycles: 192613241
cpu0_DTLB TOTAL     ACCESS:    5782202  HIT:    5048420  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4554733  HIT:    4076747  MISS:     477986
cpu0_DTLB RFO       ACCESS:    1227469  HIT:     971673  MISS:     255796
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8684 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477986  HIT:     310200  MISS:     167786
cpu0_STLB RFO       ACCESS:     255796  HIT:      86924  MISS:     168872
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4262 cycles
cpu0_L1D TOTAL     ACCESS:    6849824  HIT:    4763128  MISS:    2086696
cpu0_L1D LOAD      ACCESS:    5223409  HIT:    3149139  MISS:    2074270
cpu0_L1D RFO       ACCESS:    1299326  HIT:    1288294  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327089  HIT:     325695  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.25 cycles
cpu0_L2C TOTAL     ACCESS:    3461145  HIT:    1378108  MISS:    2083037
cpu0_L2C LOAD      ACCESS:    2074270  HIT:     214079  MISS:    1860191
cpu0_L2C RFO       ACCESS:      11032  HIT:        122  MISS:      10910
cpu0_L2C PREFETCH  ACCESS:     725627  HIT:     513751  MISS:     211876
cpu0_L2C WRITEBACK ACCESS:     648822  HIT:     648809  MISS:         13
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1347  MISS:         47
cpu0_L2C PREFETCH  REQUESTED:     758818  ISSUED:     740172  USEFUL:      52744  USELESS:     159747
cpu0_L2C AVERAGE MISS LATENCY: 198.029 cycles
LLC TOTAL     ACCESS:    2718179  HIT:    1239745  MISS:    1478434
LLC LOAD      ACCESS:    1860191  HIT:     582013  MISS:    1278178
LLC RFO       ACCESS:      10910  HIT:        475  MISS:      10435
LLC PREFETCH  ACCESS:     212105  HIT:      22389  MISS:     189716
LLC WRITEBACK ACCESS:     634926  HIT:     634857  MISS:         69
LLC TRANSLATION ACCESS:         47  HIT:         11  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 249.586 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      79476  ROW_BUFFER_MISS:    1398212
 DBUS AVG_CONGESTED_CYCLE:    3.95876
 WQ ROW_BUFFER_HIT:       1081  ROW_BUFFER_MISS:     549748  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.9838
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

