// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/03/2018 01:43:43"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	rst,
	start,
	clk,
	\output ,
	hex0,
	hex1,
	hex2,
	hex3,
	hex4,
	hex5,
	hex6,
	hex7);
input 	rst;
input 	start;
input 	clk;
output 	[3:0] \output ;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;
output 	[6:0] hex5;
output 	[6:0] hex6;
output 	[6:0] hex7;

// Design Ports Information
// output[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \controller|Add0~2_combout ;
wire \controller|Add0~4_combout ;
wire \controller|Add0~6_combout ;
wire \controller|Add0~10_combout ;
wire \controller|Add0~12_combout ;
wire \controller|Add0~14_combout ;
wire \controller|Add0~16_combout ;
wire \controller|Add0~20_combout ;
wire \controller|Add0~22_combout ;
wire \controller|Add0~30_combout ;
wire \controller|Add0~44_combout ;
wire \controller|Add0~48_combout ;
wire \controller|Add0~52_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|Equal0~6_combout ;
wire \controller|Selector23~0_combout ;
wire \datapath|alu1|Add0~0_combout ;
wire \datapath|alu1|Mux3~1_combout ;
wire \datapath|enable_alu~1_combout ;
wire \datapath|enable_reg~0_combout ;
wire \controller|Selector5~2_combout ;
wire \controller|Selector7~2_combout ;
wire \controller|Selector9~2_combout ;
wire \datapath|imm_sig[0]~0_combout ;
wire \datapath|registrador|out3[1]~feeder_combout ;
wire \clk~combout ;
wire \datapath|dado[0]~feeder_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \controller|Mux7~0_combout ;
wire \controller|OPCODE[3]~0_combout ;
wire \controller|Add0~0_combout ;
wire \controller|Mux0~0_combout ;
wire \controller|Mux38~0_combout ;
wire \start~combout ;
wire \controller|state.s0~0_combout ;
wire \controller|state.s0~regout ;
wire \controller|Selector31~0_combout ;
wire \controller|Selector31~1_combout ;
wire \controller|Selector31~2_combout ;
wire \controller|Mux3~0_combout ;
wire \controller|Mux2~0_combout ;
wire \controller|Selector41~0_combout ;
wire \controller|Selector40~0_combout ;
wire \controller|state.s1~regout ;
wire \controller|state.s2~regout ;
wire \controller|state.s3~feeder_combout ;
wire \controller|state.s3~regout ;
wire \controller|state.s4~feeder_combout ;
wire \controller|state.s4~regout ;
wire \controller|state.s5~feeder_combout ;
wire \controller|state.s5~regout ;
wire \controller|state.s6~regout ;
wire \controller|Mux5~0_combout ;
wire \controller|Selector20~0_combout ;
wire \controller|Selector21~0_combout ;
wire \controller|Selector24~0_combout ;
wire \controller|Selector25~0_combout ;
wire \controller|Mux6~0_combout ;
wire \controller|Selector30~0_combout ;
wire \controller|Add0~1 ;
wire \controller|Add0~3 ;
wire \controller|Add0~5 ;
wire \controller|Add0~7 ;
wire \controller|Add0~8_combout ;
wire \controller|Selector27~0_combout ;
wire \controller|Add0~9 ;
wire \controller|Add0~11 ;
wire \controller|Add0~13 ;
wire \controller|Add0~15 ;
wire \controller|Add0~17 ;
wire \controller|Add0~18_combout ;
wire \controller|Selector22~0_combout ;
wire \controller|Add0~19 ;
wire \controller|Add0~21 ;
wire \controller|Add0~23 ;
wire \controller|Add0~25 ;
wire \controller|Add0~26_combout ;
wire \controller|Selector18~0_combout ;
wire \controller|Add0~27 ;
wire \controller|Add0~28_combout ;
wire \controller|Selector17~0_combout ;
wire \controller|Add0~29 ;
wire \controller|Add0~31 ;
wire \controller|Add0~32_combout ;
wire \controller|Selector15~0_combout ;
wire \controller|Add0~33 ;
wire \controller|Add0~34_combout ;
wire \controller|Selector14~0_combout ;
wire \controller|Add0~35 ;
wire \controller|Add0~36_combout ;
wire \controller|Selector13~0_combout ;
wire \controller|Add0~37 ;
wire \controller|Add0~38_combout ;
wire \controller|Selector12~0_combout ;
wire \controller|Add0~39 ;
wire \controller|Add0~41 ;
wire \controller|Add0~42_combout ;
wire \controller|Selector10~2_combout ;
wire \controller|Add0~43 ;
wire \controller|Add0~45 ;
wire \controller|Add0~46_combout ;
wire \controller|Selector8~2_combout ;
wire \controller|Add0~40_combout ;
wire \controller|Selector11~2_combout ;
wire \controller|Equal0~2_combout ;
wire \controller|Add0~47 ;
wire \controller|Add0~49 ;
wire \controller|Add0~50_combout ;
wire \controller|Selector6~2_combout ;
wire \controller|Add0~51 ;
wire \controller|Add0~53 ;
wire \controller|Add0~54_combout ;
wire \controller|Selector4~2_combout ;
wire \controller|Add0~55 ;
wire \controller|Add0~57 ;
wire \controller|Add0~58_combout ;
wire \controller|Selector2~2_combout ;
wire \controller|Add0~59 ;
wire \controller|Add0~61 ;
wire \controller|Add0~62_combout ;
wire \controller|Selector0~0_combout ;
wire \controller|Add0~56_combout ;
wire \controller|Selector3~2_combout ;
wire \controller|Add0~60_combout ;
wire \controller|Selector1~2_combout ;
wire \controller|Equal0~0_combout ;
wire \controller|Equal0~3_combout ;
wire \controller|Equal0~4_combout ;
wire \controller|Selector26~0_combout ;
wire \controller|Equal0~7_combout ;
wire \controller|Equal0~8_combout ;
wire \controller|Selector16~0_combout ;
wire \controller|Add0~24_combout ;
wire \controller|Selector19~0_combout ;
wire \controller|Equal0~5_combout ;
wire \controller|Equal0~9_combout ;
wire \controller|PC[1]~0_combout ;
wire \controller|Selector29~0_combout ;
wire \controller|Mux4~0_combout ;
wire \controller|Selector28~0_combout ;
wire \controller|Mux1~0_combout ;
wire \controller|state.done~0_combout ;
wire \controller|state.done~regout ;
wire \controller|Selector37~0_combout ;
wire \controller|estado_atual[2]~0_combout ;
wire \controller|Selector39~0_combout ;
wire \controller|Selector36~0_combout ;
wire \controller|Selector36~1_combout ;
wire \datapath|Mux14~1_combout ;
wire \controller|Selector32~0_combout ;
wire \controller|imm[2]~0_combout ;
wire \datapath|dd[1]~feeder_combout ;
wire \controller|Selector38~0_combout ;
wire \datapath|dd[0]~0_combout ;
wire \datapath|dd[0]~1_combout ;
wire \controller|Selector33~0_combout ;
wire \datapath|dd[0]~feeder_combout ;
wire \datapath|registrador|Mux7~2_combout ;
wire \datapath|enable_reg~1_combout ;
wire \datapath|enable_reg~feeder_combout ;
wire \datapath|enable_reg~regout ;
wire \datapath|registrador|out0[0]~0_combout ;
wire \datapath|registrador|Mux19~0_combout ;
wire \datapath|registrador|Mux19~1_combout ;
wire \controller|Selector35~0_combout ;
wire \datapath|Mux3~0_combout ;
wire \datapath|alu_in1[0]~1_combout ;
wire \datapath|opcode_sig[3]~3_combout ;
wire \datapath|Mux19~0_combout ;
wire \datapath|alu_in2[0]~0_combout ;
wire \datapath|opcode_sig[0]~0_combout ;
wire \datapath|alu1|Add0~2_cout ;
wire \datapath|alu1|Add0~3_combout ;
wire \datapath|opcode_sig[1]~1_combout ;
wire \datapath|opcode_sig[2]~2_combout ;
wire \datapath|alu1|output[3]~0_combout ;
wire \datapath|alu1|Mux3~0_combout ;
wire \datapath|alu1|Mux3~2_combout ;
wire \datapath|enable_alu~0_combout ;
wire \controller|Selector34~0_combout ;
wire \datapath|imm_sig[1]~1_combout ;
wire \datapath|enable_alu~2_combout ;
wire \datapath|imm_sig[2]~2_combout ;
wire \datapath|imm_sig[3]~3_combout ;
wire \datapath|enable_alu~3_combout ;
wire \datapath|enable_alu~4_combout ;
wire \datapath|teste[1]~1_combout ;
wire \datapath|teste[0]~0_combout ;
wire \datapath|enable_alu~5_combout ;
wire \datapath|enable_alu~regout ;
wire \datapath|alu1|output[0]~2_combout ;
wire \datapath|alu1|output[0]~3_combout ;
wire \datapath|Mux14~0_combout ;
wire \datapath|Mux8~0_combout ;
wire \datapath|acu_in[0]~0_combout ;
wire \datapath|acumulador_atual|output[0]~feeder_combout ;
wire \datapath|enable_acu~0_combout ;
wire \datapath|enable_acu~1_combout ;
wire \datapath|enable_acu~regout ;
wire \datapath|output_4[0]~feeder_combout ;
wire \output[0]~reg0feeder_combout ;
wire \output[0]~reg0_regout ;
wire \datapath|alu_in1[0]~0_combout ;
wire \datapath|Mux2~0_combout ;
wire \datapath|dado[1]~feeder_combout ;
wire \datapath|registrador|Mux7~0_combout ;
wire \datapath|registrador|Mux18~0_combout ;
wire \datapath|registrador|out1[1]~feeder_combout ;
wire \datapath|registrador|Mux7~1_combout ;
wire \datapath|registrador|Mux18~1_combout ;
wire \datapath|Mux18~0_combout ;
wire \datapath|alu1|Add0~5_combout ;
wire \datapath|alu1|Add0~4 ;
wire \datapath|alu1|Add0~6_combout ;
wire \datapath|alu1|Mux2~0_combout ;
wire \datapath|alu1|Mux2~1_combout ;
wire \datapath|alu1|Mux2~2_combout ;
wire \datapath|Mux7~0_combout ;
wire \output[1]~reg0feeder_combout ;
wire \output[1]~reg0_regout ;
wire \datapath|dado[2]~feeder_combout ;
wire \datapath|registrador|Mux17~0_combout ;
wire \datapath|registrador|Mux17~1_combout ;
wire \datapath|alu1|output[3]~1_combout ;
wire \datapath|Mux1~0_combout ;
wire \datapath|alu1|Mux1~1_combout ;
wire \datapath|Mux17~0_combout ;
wire \datapath|alu1|Add0~8_combout ;
wire \datapath|alu1|Add0~7 ;
wire \datapath|alu1|Add0~9_combout ;
wire \datapath|alu1|Mux1~0_combout ;
wire \datapath|alu1|Mux1~2_combout ;
wire \datapath|Mux6~0_combout ;
wire \datapath|acumulador_atual|output[2]~feeder_combout ;
wire \datapath|output_4[2]~feeder_combout ;
wire \output[2]~reg0_regout ;
wire \datapath|dado[3]~feeder_combout ;
wire \datapath|registrador|out3[3]~feeder_combout ;
wire \datapath|registrador|out1[3]~feeder_combout ;
wire \datapath|registrador|Mux16~0_combout ;
wire \datapath|registrador|Mux16~1_combout ;
wire \datapath|Mux16~0_combout ;
wire \datapath|alu1|Add0~11_combout ;
wire \datapath|Mux0~0_combout ;
wire \datapath|alu1|Add0~10 ;
wire \datapath|alu1|Add0~12_combout ;
wire \datapath|alu1|Mux0~0_combout ;
wire \datapath|alu1|Mux0~1_combout ;
wire \datapath|alu1|Mux0~2_combout ;
wire \datapath|Mux5~0_combout ;
wire \datapath|acumulador_atual|output[3]~feeder_combout ;
wire \output[3]~reg0feeder_combout ;
wire \output[3]~reg0_regout ;
wire \Mux35~0_combout ;
wire \hex0[0]~0_combout ;
wire \hex0[0]~1_combout ;
wire \hex0[0]~reg0_regout ;
wire \Mux28~0_combout ;
wire \hex1[0]~reg0_regout ;
wire \Mux21~0_combout ;
wire \hex2[0]~reg0_regout ;
wire \hex3[0]~0_combout ;
wire \hex3[0]~reg0_regout ;
wire \Mux6~0_combout ;
wire \hex4[0]~reg0_regout ;
wire \Mux5~0_combout ;
wire \hex4[1]~reg0_regout ;
wire \Mux4~0_combout ;
wire \hex4[2]~reg0_regout ;
wire \Mux3~0_combout ;
wire \hex4[3]~reg0_regout ;
wire \Mux2~0_combout ;
wire \hex4[4]~reg0_regout ;
wire \Mux1~0_combout ;
wire \hex4[5]~reg0_regout ;
wire \Mux0~0_combout ;
wire \hex4[6]~reg0_regout ;
wire \Mux7~0_combout ;
wire \hex5[0]~reg0_regout ;
wire \hex5[3]~reg0_regout ;
wire \hex5[4]~reg0_regout ;
wire \hex5[5]~reg0_regout ;
wire \Mux43~0_combout ;
wire \hex6[0]~reg0_regout ;
wire \Mux42~0_combout ;
wire \hex6[1]~reg0_regout ;
wire \Mux41~0_combout ;
wire \hex6[2]~reg0_regout ;
wire \Mux40~0_combout ;
wire \hex6[3]~reg0_regout ;
wire \Mux39~0_combout ;
wire \hex6[4]~reg0_regout ;
wire \Mux38~0_combout ;
wire \hex6[5]~reg0_regout ;
wire \Mux37~0_combout ;
wire \hex6[6]~reg0_regout ;
wire \Mux36~0_combout ;
wire \hex7[0]~reg0feeder_combout ;
wire \hex7[0]~reg0_regout ;
wire \hex7[3]~reg0feeder_combout ;
wire \hex7[3]~reg0_regout ;
wire \hex7[4]~reg0feeder_combout ;
wire \hex7[4]~reg0_regout ;
wire \hex7[5]~reg0feeder_combout ;
wire \hex7[5]~reg0_regout ;
wire [3:0] \controller|linha_ctrl ;
wire [3:0] \controller|imm ;
wire [3:0] \controller|estado_atual ;
wire [31:0] \controller|PC ;
wire [3:0] \controller|OPCODE ;
wire [3:0] \controller|ADDRESS ;
wire [3:0] \datapath|alu1|output ;
wire [3:0] \datapath|opcode_sig ;
wire [3:0] \datapath|output_4 ;
wire [1:0] \datapath|teste ;
wire [3:0] \datapath|registrador|out1 ;
wire [3:0] \datapath|acu_in ;
wire [3:0] \datapath|dado ;
wire [1:0] \datapath|dd ;
wire [3:0] \datapath|alu_in2 ;
wire [3:0] \datapath|alu_in1 ;
wire [3:0] \datapath|imm_sig ;
wire [3:0] \datapath|acumulador_atual|output ;
wire [3:0] \datapath|registrador|out3 ;
wire [3:0] \datapath|registrador|out2 ;
wire [3:0] \datapath|registrador|out0 ;
wire [3:0] \datapath|registrador|output ;


// Location: LCCOMB_X63_Y26_N2
cycloneii_lcell_comb \controller|Add0~2 (
// Equation(s):
// \controller|Add0~2_combout  = (\controller|PC [1] & (!\controller|Add0~1 )) # (!\controller|PC [1] & ((\controller|Add0~1 ) # (GND)))
// \controller|Add0~3  = CARRY((!\controller|Add0~1 ) # (!\controller|PC [1]))

	.dataa(vcc),
	.datab(\controller|PC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~1 ),
	.combout(\controller|Add0~2_combout ),
	.cout(\controller|Add0~3 ));
// synopsys translate_off
defparam \controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneii_lcell_comb \controller|Add0~4 (
// Equation(s):
// \controller|Add0~4_combout  = (\controller|PC [2] & (\controller|Add0~3  $ (GND))) # (!\controller|PC [2] & (!\controller|Add0~3  & VCC))
// \controller|Add0~5  = CARRY((\controller|PC [2] & !\controller|Add0~3 ))

	.dataa(vcc),
	.datab(\controller|PC [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~3 ),
	.combout(\controller|Add0~4_combout ),
	.cout(\controller|Add0~5 ));
// synopsys translate_off
defparam \controller|Add0~4 .lut_mask = 16'hC30C;
defparam \controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneii_lcell_comb \controller|Add0~6 (
// Equation(s):
// \controller|Add0~6_combout  = (\controller|PC [3] & (!\controller|Add0~5 )) # (!\controller|PC [3] & ((\controller|Add0~5 ) # (GND)))
// \controller|Add0~7  = CARRY((!\controller|Add0~5 ) # (!\controller|PC [3]))

	.dataa(\controller|PC [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~5 ),
	.combout(\controller|Add0~6_combout ),
	.cout(\controller|Add0~7 ));
// synopsys translate_off
defparam \controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneii_lcell_comb \controller|Add0~10 (
// Equation(s):
// \controller|Add0~10_combout  = (\controller|PC [5] & (!\controller|Add0~9 )) # (!\controller|PC [5] & ((\controller|Add0~9 ) # (GND)))
// \controller|Add0~11  = CARRY((!\controller|Add0~9 ) # (!\controller|PC [5]))

	.dataa(vcc),
	.datab(\controller|PC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~9 ),
	.combout(\controller|Add0~10_combout ),
	.cout(\controller|Add0~11 ));
// synopsys translate_off
defparam \controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneii_lcell_comb \controller|Add0~12 (
// Equation(s):
// \controller|Add0~12_combout  = (\controller|PC [6] & (\controller|Add0~11  $ (GND))) # (!\controller|PC [6] & (!\controller|Add0~11  & VCC))
// \controller|Add0~13  = CARRY((\controller|PC [6] & !\controller|Add0~11 ))

	.dataa(vcc),
	.datab(\controller|PC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~11 ),
	.combout(\controller|Add0~12_combout ),
	.cout(\controller|Add0~13 ));
// synopsys translate_off
defparam \controller|Add0~12 .lut_mask = 16'hC30C;
defparam \controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneii_lcell_comb \controller|Add0~14 (
// Equation(s):
// \controller|Add0~14_combout  = (\controller|PC [7] & (!\controller|Add0~13 )) # (!\controller|PC [7] & ((\controller|Add0~13 ) # (GND)))
// \controller|Add0~15  = CARRY((!\controller|Add0~13 ) # (!\controller|PC [7]))

	.dataa(vcc),
	.datab(\controller|PC [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~13 ),
	.combout(\controller|Add0~14_combout ),
	.cout(\controller|Add0~15 ));
// synopsys translate_off
defparam \controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneii_lcell_comb \controller|Add0~16 (
// Equation(s):
// \controller|Add0~16_combout  = (\controller|PC [8] & (\controller|Add0~15  $ (GND))) # (!\controller|PC [8] & (!\controller|Add0~15  & VCC))
// \controller|Add0~17  = CARRY((\controller|PC [8] & !\controller|Add0~15 ))

	.dataa(\controller|PC [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~15 ),
	.combout(\controller|Add0~16_combout ),
	.cout(\controller|Add0~17 ));
// synopsys translate_off
defparam \controller|Add0~16 .lut_mask = 16'hA50A;
defparam \controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneii_lcell_comb \controller|Add0~20 (
// Equation(s):
// \controller|Add0~20_combout  = (\controller|PC [10] & (\controller|Add0~19  $ (GND))) # (!\controller|PC [10] & (!\controller|Add0~19  & VCC))
// \controller|Add0~21  = CARRY((\controller|PC [10] & !\controller|Add0~19 ))

	.dataa(vcc),
	.datab(\controller|PC [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~19 ),
	.combout(\controller|Add0~20_combout ),
	.cout(\controller|Add0~21 ));
// synopsys translate_off
defparam \controller|Add0~20 .lut_mask = 16'hC30C;
defparam \controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneii_lcell_comb \controller|Add0~22 (
// Equation(s):
// \controller|Add0~22_combout  = (\controller|PC [11] & (!\controller|Add0~21 )) # (!\controller|PC [11] & ((\controller|Add0~21 ) # (GND)))
// \controller|Add0~23  = CARRY((!\controller|Add0~21 ) # (!\controller|PC [11]))

	.dataa(vcc),
	.datab(\controller|PC [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~21 ),
	.combout(\controller|Add0~22_combout ),
	.cout(\controller|Add0~23 ));
// synopsys translate_off
defparam \controller|Add0~22 .lut_mask = 16'h3C3F;
defparam \controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneii_lcell_comb \controller|Add0~30 (
// Equation(s):
// \controller|Add0~30_combout  = (\controller|PC [15] & (!\controller|Add0~29 )) # (!\controller|PC [15] & ((\controller|Add0~29 ) # (GND)))
// \controller|Add0~31  = CARRY((!\controller|Add0~29 ) # (!\controller|PC [15]))

	.dataa(\controller|PC [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~29 ),
	.combout(\controller|Add0~30_combout ),
	.cout(\controller|Add0~31 ));
// synopsys translate_off
defparam \controller|Add0~30 .lut_mask = 16'h5A5F;
defparam \controller|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneii_lcell_comb \controller|Add0~44 (
// Equation(s):
// \controller|Add0~44_combout  = (\controller|PC [22] & (\controller|Add0~43  $ (GND))) # (!\controller|PC [22] & (!\controller|Add0~43  & VCC))
// \controller|Add0~45  = CARRY((\controller|PC [22] & !\controller|Add0~43 ))

	.dataa(\controller|PC [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~43 ),
	.combout(\controller|Add0~44_combout ),
	.cout(\controller|Add0~45 ));
// synopsys translate_off
defparam \controller|Add0~44 .lut_mask = 16'hA50A;
defparam \controller|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneii_lcell_comb \controller|Add0~48 (
// Equation(s):
// \controller|Add0~48_combout  = (\controller|PC [24] & (\controller|Add0~47  $ (GND))) # (!\controller|PC [24] & (!\controller|Add0~47  & VCC))
// \controller|Add0~49  = CARRY((\controller|PC [24] & !\controller|Add0~47 ))

	.dataa(\controller|PC [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~47 ),
	.combout(\controller|Add0~48_combout ),
	.cout(\controller|Add0~49 ));
// synopsys translate_off
defparam \controller|Add0~48 .lut_mask = 16'hA50A;
defparam \controller|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneii_lcell_comb \controller|Add0~52 (
// Equation(s):
// \controller|Add0~52_combout  = (\controller|PC [26] & (\controller|Add0~51  $ (GND))) # (!\controller|PC [26] & (!\controller|Add0~51  & VCC))
// \controller|Add0~53  = CARRY((\controller|PC [26] & !\controller|Add0~51 ))

	.dataa(\controller|PC [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~51 ),
	.combout(\controller|Add0~52_combout ),
	.cout(\controller|Add0~53 ));
// synopsys translate_off
defparam \controller|Add0~52 .lut_mask = 16'hA50A;
defparam \controller|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y26_N3
cycloneii_lcell_ff \controller|linha_ctrl[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|PC [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.s3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|linha_ctrl [2]));

// Location: LCFF_X64_Y25_N27
cycloneii_lcell_ff \controller|PC[26] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector5~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [26]));

// Location: LCFF_X64_Y25_N7
cycloneii_lcell_ff \controller|PC[24] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector7~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [24]));

// Location: LCCOMB_X64_Y25_N12
cycloneii_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = (\controller|PC [27]) # ((\controller|PC [26]) # ((\controller|PC [25]) # (\controller|PC [24])))

	.dataa(\controller|PC [27]),
	.datab(\controller|PC [26]),
	.datac(\controller|PC [25]),
	.datad(\controller|PC [24]),
	.cin(gnd),
	.combout(\controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~1 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N17
cycloneii_lcell_ff \controller|PC[22] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector9~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [22]));

// Location: LCFF_X64_Y26_N7
cycloneii_lcell_ff \controller|PC[8] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [8]));

// Location: LCCOMB_X64_Y26_N12
cycloneii_lcell_comb \controller|Equal0~6 (
// Equation(s):
// \controller|Equal0~6_combout  = (\controller|PC [8]) # ((\controller|PC [11]) # ((\controller|PC [10]) # (\controller|PC [9])))

	.dataa(\controller|PC [8]),
	.datab(\controller|PC [11]),
	.datac(\controller|PC [10]),
	.datad(\controller|PC [9]),
	.cin(gnd),
	.combout(\controller|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~6 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N6
cycloneii_lcell_comb \controller|Selector23~0 (
// Equation(s):
// \controller|Selector23~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~16_combout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Add0~16_combout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector23~0 .lut_mask = 16'h8880;
defparam \controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneii_lcell_comb \datapath|alu1|Add0~0 (
// Equation(s):
// \datapath|alu1|Add0~0_combout  = \datapath|alu_in2 [0] $ (!\datapath|opcode_sig [2])

	.dataa(vcc),
	.datab(\datapath|alu_in2 [0]),
	.datac(vcc),
	.datad(\datapath|opcode_sig [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~0 .lut_mask = 16'hCC33;
defparam \datapath|alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneii_lcell_comb \datapath|alu1|Mux3~1 (
// Equation(s):
// \datapath|alu1|Mux3~1_combout  = \datapath|alu1|output[3]~1_combout  $ (((\datapath|alu_in1 [0] & \datapath|alu1|output[3]~0_combout )))

	.dataa(\datapath|alu1|output[3]~1_combout ),
	.datab(\datapath|alu_in1 [0]),
	.datac(vcc),
	.datad(\datapath|alu1|output[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~1 .lut_mask = 16'h66AA;
defparam \datapath|alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N13
cycloneii_lcell_ff \datapath|registrador|out2[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out2 [0]));

// Location: LCFF_X64_Y27_N17
cycloneii_lcell_ff \datapath|registrador|out1[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [0]));

// Location: LCFF_X64_Y27_N25
cycloneii_lcell_ff \datapath|registrador|out3[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out3[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out3 [1]));

// Location: LCFF_X64_Y24_N5
cycloneii_lcell_ff \datapath|registrador|out2[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out2 [2]));

// Location: LCCOMB_X61_Y27_N26
cycloneii_lcell_comb \datapath|enable_alu~1 (
// Equation(s):
// \datapath|enable_alu~1_combout  = (\datapath|opcode_sig [2] & (!\controller|estado_atual [2] & (\datapath|opcode_sig [3] $ (\controller|estado_atual [3])))) # (!\datapath|opcode_sig [2] & (\controller|estado_atual [2] & (\datapath|opcode_sig [3] $ 
// (\controller|estado_atual [3]))))

	.dataa(\datapath|opcode_sig [2]),
	.datab(\datapath|opcode_sig [3]),
	.datac(\controller|estado_atual [3]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|enable_alu~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_alu~1 .lut_mask = 16'h1428;
defparam \datapath|enable_alu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N17
cycloneii_lcell_ff \datapath|imm_sig[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|imm_sig[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|imm_sig [0]));

// Location: LCCOMB_X61_Y25_N20
cycloneii_lcell_comb \datapath|enable_reg~0 (
// Equation(s):
// \datapath|enable_reg~0_combout  = (\controller|estado_atual [1] & (!\datapath|enable_reg~regout  & (\controller|estado_atual [0] $ (!\controller|estado_atual [2])))) # (!\controller|estado_atual [1] & (\controller|estado_atual [0] & 
// (!\controller|estado_atual [2])))

	.dataa(\controller|estado_atual [1]),
	.datab(\controller|estado_atual [0]),
	.datac(\controller|estado_atual [2]),
	.datad(\datapath|enable_reg~regout ),
	.cin(gnd),
	.combout(\datapath|enable_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_reg~0 .lut_mask = 16'h0486;
defparam \datapath|enable_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N26
cycloneii_lcell_comb \controller|Selector5~2 (
// Equation(s):
// \controller|Selector5~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~52_combout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|Add0~52_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector5~2 .lut_mask = 16'hA080;
defparam \controller|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N6
cycloneii_lcell_comb \controller|Selector7~2 (
// Equation(s):
// \controller|Selector7~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~48_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~48_combout ),
	.cin(gnd),
	.combout(\controller|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector7~2 .lut_mask = 16'hE000;
defparam \controller|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N16
cycloneii_lcell_comb \controller|Selector9~2 (
// Equation(s):
// \controller|Selector9~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~44_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~44_combout ),
	.cin(gnd),
	.combout(\controller|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector9~2 .lut_mask = 16'hE000;
defparam \controller|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \datapath|imm_sig[0]~0 (
// Equation(s):
// \datapath|imm_sig[0]~0_combout  = !\controller|imm [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|imm [0]),
	.cin(gnd),
	.combout(\datapath|imm_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|imm_sig[0]~0 .lut_mask = 16'h00FF;
defparam \datapath|imm_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N24
cycloneii_lcell_comb \datapath|registrador|out3[1]~feeder (
// Equation(s):
// \datapath|registrador|out3[1]~feeder_combout  = \datapath|dado [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|dado [1]),
	.cin(gnd),
	.combout(\datapath|registrador|out3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out3[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|registrador|out3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneii_lcell_comb \datapath|dado[0]~feeder (
// Equation(s):
// \datapath|dado[0]~feeder_combout  = \datapath|acumulador_atual|output [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\datapath|dado[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dado[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dado[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneii_lcell_comb \controller|Mux7~0 (
// Equation(s):
// \controller|Mux7~0_combout  = (\controller|PC [2] & ((\controller|PC [0] & (\controller|PC [1])) # (!\controller|PC [0] & ((\controller|PC [3]))))) # (!\controller|PC [2] & (\controller|PC [0] $ (((\controller|PC [3]) # (!\controller|PC [1])))))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux7~0 .lut_mask = 16'hA2CD;
defparam \controller|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneii_lcell_comb \controller|OPCODE[3]~0 (
// Equation(s):
// \controller|OPCODE[3]~0_combout  = (\controller|state.s1~regout  & !\rst~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s1~regout ),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\controller|OPCODE[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|OPCODE[3]~0 .lut_mask = 16'h00F0;
defparam \controller|OPCODE[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N5
cycloneii_lcell_ff \controller|ADDRESS[0] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [0]));

// Location: LCCOMB_X63_Y26_N0
cycloneii_lcell_comb \controller|Add0~0 (
// Equation(s):
// \controller|Add0~0_combout  = \controller|PC [0] $ (VCC)
// \controller|Add0~1  = CARRY(\controller|PC [0])

	.dataa(\controller|PC [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add0~0_combout ),
	.cout(\controller|Add0~1 ));
// synopsys translate_off
defparam \controller|Add0~0 .lut_mask = 16'h55AA;
defparam \controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneii_lcell_comb \controller|Mux0~0 (
// Equation(s):
// \controller|Mux0~0_combout  = ((\controller|PC [1] $ (\controller|PC [3])) # (!\controller|PC [0])) # (!\controller|PC [2])

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux0~0 .lut_mask = 16'h6FFF;
defparam \controller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N29
cycloneii_lcell_ff \controller|OPCODE[3] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [3]));

// Location: LCCOMB_X62_Y26_N14
cycloneii_lcell_comb \controller|Mux38~0 (
// Equation(s):
// \controller|Mux38~0_combout  = (!\controller|OPCODE [1] & (!\controller|OPCODE [0] & (!\controller|OPCODE [2] & \controller|OPCODE [3])))

	.dataa(\controller|OPCODE [1]),
	.datab(\controller|OPCODE [0]),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux38~0 .lut_mask = 16'h0100;
defparam \controller|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneii_lcell_comb \controller|state.s0~0 (
// Equation(s):
// \controller|state.s0~0_combout  = (\controller|state.s0~regout ) # (\start~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|state.s0~regout ),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\controller|state.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s0~0 .lut_mask = 16'hFFF0;
defparam \controller|state.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N17
cycloneii_lcell_ff \controller|state.s0 (
	.clk(!\clk~combout ),
	.datain(\controller|state.s0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s0~regout ));

// Location: LCCOMB_X61_Y26_N18
cycloneii_lcell_comb \controller|Selector31~0 (
// Equation(s):
// \controller|Selector31~0_combout  = (\controller|state.s6~regout  & (((\controller|Mux38~0_combout )))) # (!\controller|state.s6~regout  & ((\controller|state.s2~regout ) # ((!\controller|state.s0~regout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Mux38~0_combout ),
	.datac(\controller|state.s0~regout ),
	.datad(\controller|state.s6~regout ),
	.cin(gnd),
	.combout(\controller|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector31~0 .lut_mask = 16'hCCAF;
defparam \controller|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneii_lcell_comb \controller|Selector31~1 (
// Equation(s):
// \controller|Selector31~1_combout  = (\controller|state.s2~regout  & ((\controller|Add0~0_combout ) # ((\controller|PC [0] & !\controller|Selector31~0_combout )))) # (!\controller|state.s2~regout  & (((\controller|PC [0] & !\controller|Selector31~0_combout 
// ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Add0~0_combout ),
	.datac(\controller|PC [0]),
	.datad(\controller|Selector31~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector31~1 .lut_mask = 16'h88F8;
defparam \controller|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N16
cycloneii_lcell_comb \controller|Selector31~2 (
// Equation(s):
// \controller|Selector31~2_combout  = (\controller|Selector31~1_combout ) # ((\controller|Mux38~0_combout  & (\controller|ADDRESS [0] & \controller|state.s6~regout )))

	.dataa(\controller|Mux38~0_combout ),
	.datab(\controller|ADDRESS [0]),
	.datac(\controller|state.s6~regout ),
	.datad(\controller|Selector31~1_combout ),
	.cin(gnd),
	.combout(\controller|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector31~2 .lut_mask = 16'hFF80;
defparam \controller|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N17
cycloneii_lcell_ff \controller|PC[0] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector31~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [0]));

// Location: LCCOMB_X62_Y26_N26
cycloneii_lcell_comb \controller|Mux3~0 (
// Equation(s):
// \controller|Mux3~0_combout  = (\controller|PC [3] $ (((\controller|PC [1]) # (\controller|PC [2])))) # (!\controller|PC [0])

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux3~0 .lut_mask = 16'h36FF;
defparam \controller|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N27
cycloneii_lcell_ff \controller|OPCODE[0] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [0]));

// Location: LCCOMB_X62_Y26_N20
cycloneii_lcell_comb \controller|Mux2~0 (
// Equation(s):
// \controller|Mux2~0_combout  = (\controller|PC [0] & ((\controller|PC [1] & (\controller|PC [3])) # (!\controller|PC [1] & ((\controller|PC [2]) # (!\controller|PC [3])))))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux2~0 .lut_mask = 16'hD900;
defparam \controller|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N21
cycloneii_lcell_ff \controller|OPCODE[1] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [1]));

// Location: LCCOMB_X62_Y26_N8
cycloneii_lcell_comb \controller|Selector41~0 (
// Equation(s):
// \controller|Selector41~0_combout  = (\controller|OPCODE [2] & (!\controller|OPCODE [0] & (\controller|OPCODE [1] & !\controller|OPCODE [3])))

	.dataa(\controller|OPCODE [2]),
	.datab(\controller|OPCODE [0]),
	.datac(\controller|OPCODE [1]),
	.datad(\controller|OPCODE [3]),
	.cin(gnd),
	.combout(\controller|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector41~0 .lut_mask = 16'h0020;
defparam \controller|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneii_lcell_comb \controller|Selector40~0 (
// Equation(s):
// \controller|Selector40~0_combout  = (\start~combout  & (((!\controller|Selector41~0_combout  & \controller|state.s6~regout )) # (!\controller|state.s0~regout ))) # (!\start~combout  & (!\controller|Selector41~0_combout  & ((\controller|state.s6~regout 
// ))))

	.dataa(\start~combout ),
	.datab(\controller|Selector41~0_combout ),
	.datac(\controller|state.s0~regout ),
	.datad(\controller|state.s6~regout ),
	.cin(gnd),
	.combout(\controller|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector40~0 .lut_mask = 16'h3B0A;
defparam \controller|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N11
cycloneii_lcell_ff \controller|state.s1 (
	.clk(!\clk~combout ),
	.datain(\controller|Selector40~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s1~regout ));

// Location: LCFF_X61_Y26_N25
cycloneii_lcell_ff \controller|state.s2 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|state.s1~regout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s2~regout ));

// Location: LCCOMB_X62_Y25_N2
cycloneii_lcell_comb \controller|state.s3~feeder (
// Equation(s):
// \controller|state.s3~feeder_combout  = \controller|state.s2~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.s2~regout ),
	.cin(gnd),
	.combout(\controller|state.s3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s3~feeder .lut_mask = 16'hFF00;
defparam \controller|state.s3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N3
cycloneii_lcell_ff \controller|state.s3 (
	.clk(!\clk~combout ),
	.datain(\controller|state.s3~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s3~regout ));

// Location: LCCOMB_X63_Y23_N16
cycloneii_lcell_comb \controller|state.s4~feeder (
// Equation(s):
// \controller|state.s4~feeder_combout  = \controller|state.s3~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.s3~regout ),
	.cin(gnd),
	.combout(\controller|state.s4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s4~feeder .lut_mask = 16'hFF00;
defparam \controller|state.s4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N17
cycloneii_lcell_ff \controller|state.s4 (
	.clk(!\clk~combout ),
	.datain(\controller|state.s4~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s4~regout ));

// Location: LCCOMB_X64_Y23_N24
cycloneii_lcell_comb \controller|state.s5~feeder (
// Equation(s):
// \controller|state.s5~feeder_combout  = \controller|state.s4~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|state.s4~regout ),
	.cin(gnd),
	.combout(\controller|state.s5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.s5~feeder .lut_mask = 16'hFF00;
defparam \controller|state.s5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N25
cycloneii_lcell_ff \controller|state.s5 (
	.clk(!\clk~combout ),
	.datain(\controller|state.s5~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s5~regout ));

// Location: LCFF_X64_Y23_N15
cycloneii_lcell_ff \controller|state.s6 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|state.s5~regout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.s6~regout ));

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \controller|Mux5~0 (
// Equation(s):
// \controller|Mux5~0_combout  = (\controller|PC [1] & ((\controller|PC [3]) # ((!\controller|PC [0])))) # (!\controller|PC [1] & (\controller|PC [3] $ (((!\controller|PC [0]) # (!\controller|PC [2])))))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux5~0 .lut_mask = 16'hC9BB;
defparam \controller|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N17
cycloneii_lcell_ff \controller|ADDRESS[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [2]));

// Location: LCCOMB_X64_Y26_N0
cycloneii_lcell_comb \controller|Selector20~0 (
// Equation(s):
// \controller|Selector20~0_combout  = (\controller|Add0~22_combout  & (\controller|state.s2~regout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Add0~22_combout ),
	.datab(\controller|Equal0~9_combout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|state.s2~regout ),
	.cin(gnd),
	.combout(\controller|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector20~0 .lut_mask = 16'hA800;
defparam \controller|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N1
cycloneii_lcell_ff \controller|PC[11] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [11]));

// Location: LCCOMB_X64_Y26_N30
cycloneii_lcell_comb \controller|Selector21~0 (
// Equation(s):
// \controller|Selector21~0_combout  = (\controller|Add0~20_combout  & (\controller|state.s2~regout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|Add0~20_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector21~0 .lut_mask = 16'h8880;
defparam \controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N31
cycloneii_lcell_ff \controller|PC[10] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [10]));

// Location: LCCOMB_X64_Y26_N10
cycloneii_lcell_comb \controller|Selector24~0 (
// Equation(s):
// \controller|Selector24~0_combout  = (\controller|Add0~14_combout  & (\controller|state.s2~regout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|Add0~14_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector24~0 .lut_mask = 16'h8880;
defparam \controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N11
cycloneii_lcell_ff \controller|PC[7] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [7]));

// Location: LCCOMB_X64_Y26_N24
cycloneii_lcell_comb \controller|Selector25~0 (
// Equation(s):
// \controller|Selector25~0_combout  = (\controller|Add0~12_combout  & (\controller|state.s2~regout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|Add0~12_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector25~0 .lut_mask = 16'h8880;
defparam \controller|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N25
cycloneii_lcell_ff \controller|PC[6] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [6]));

// Location: LCCOMB_X62_Y26_N18
cycloneii_lcell_comb \controller|Mux6~0 (
// Equation(s):
// \controller|Mux6~0_combout  = (\controller|PC [2] & (\controller|PC [1] & ((\controller|PC [0])))) # (!\controller|PC [2] & (\controller|PC [1] $ (((\controller|PC [3] & \controller|PC [0])))))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux6~0 .lut_mask = 16'hA60A;
defparam \controller|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N19
cycloneii_lcell_ff \controller|ADDRESS[1] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [1]));

// Location: LCCOMB_X62_Y26_N24
cycloneii_lcell_comb \controller|Selector30~0 (
// Equation(s):
// \controller|Selector30~0_combout  = (\controller|state.s6~regout  & (((\controller|ADDRESS [1])))) # (!\controller|state.s6~regout  & (\controller|Add0~2_combout  & ((\controller|PC[1]~0_combout ))))

	.dataa(\controller|Add0~2_combout ),
	.datab(\controller|ADDRESS [1]),
	.datac(\controller|state.s6~regout ),
	.datad(\controller|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector30~0 .lut_mask = 16'hCAC0;
defparam \controller|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N25
cycloneii_lcell_ff \controller|PC[1] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [1]));

// Location: LCCOMB_X63_Y26_N8
cycloneii_lcell_comb \controller|Add0~8 (
// Equation(s):
// \controller|Add0~8_combout  = (\controller|PC [4] & (\controller|Add0~7  $ (GND))) # (!\controller|PC [4] & (!\controller|Add0~7  & VCC))
// \controller|Add0~9  = CARRY((\controller|PC [4] & !\controller|Add0~7 ))

	.dataa(vcc),
	.datab(\controller|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~7 ),
	.combout(\controller|Add0~8_combout ),
	.cout(\controller|Add0~9 ));
// synopsys translate_off
defparam \controller|Add0~8 .lut_mask = 16'hC30C;
defparam \controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneii_lcell_comb \controller|Selector27~0 (
// Equation(s):
// \controller|Selector27~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~8_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Add0~8_combout ),
	.datac(\controller|Equal0~9_combout ),
	.datad(\controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\controller|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector27~0 .lut_mask = 16'h8880;
defparam \controller|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N29
cycloneii_lcell_ff \controller|PC[4] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|Selector27~0_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [4]));

// Location: LCCOMB_X63_Y26_N18
cycloneii_lcell_comb \controller|Add0~18 (
// Equation(s):
// \controller|Add0~18_combout  = (\controller|PC [9] & (!\controller|Add0~17 )) # (!\controller|PC [9] & ((\controller|Add0~17 ) # (GND)))
// \controller|Add0~19  = CARRY((!\controller|Add0~17 ) # (!\controller|PC [9]))

	.dataa(vcc),
	.datab(\controller|PC [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~17 ),
	.combout(\controller|Add0~18_combout ),
	.cout(\controller|Add0~19 ));
// synopsys translate_off
defparam \controller|Add0~18 .lut_mask = 16'h3C3F;
defparam \controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N28
cycloneii_lcell_comb \controller|Selector22~0 (
// Equation(s):
// \controller|Selector22~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~18_combout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Add0~18_combout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector22~0 .lut_mask = 16'h8880;
defparam \controller|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N29
cycloneii_lcell_ff \controller|PC[9] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [9]));

// Location: LCCOMB_X63_Y26_N24
cycloneii_lcell_comb \controller|Add0~24 (
// Equation(s):
// \controller|Add0~24_combout  = (\controller|PC [12] & (\controller|Add0~23  $ (GND))) # (!\controller|PC [12] & (!\controller|Add0~23  & VCC))
// \controller|Add0~25  = CARRY((\controller|PC [12] & !\controller|Add0~23 ))

	.dataa(\controller|PC [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~23 ),
	.combout(\controller|Add0~24_combout ),
	.cout(\controller|Add0~25 ));
// synopsys translate_off
defparam \controller|Add0~24 .lut_mask = 16'hA50A;
defparam \controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneii_lcell_comb \controller|Add0~26 (
// Equation(s):
// \controller|Add0~26_combout  = (\controller|PC [13] & (!\controller|Add0~25 )) # (!\controller|PC [13] & ((\controller|Add0~25 ) # (GND)))
// \controller|Add0~27  = CARRY((!\controller|Add0~25 ) # (!\controller|PC [13]))

	.dataa(vcc),
	.datab(\controller|PC [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~25 ),
	.combout(\controller|Add0~26_combout ),
	.cout(\controller|Add0~27 ));
// synopsys translate_off
defparam \controller|Add0~26 .lut_mask = 16'h3C3F;
defparam \controller|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N14
cycloneii_lcell_comb \controller|Selector18~0 (
// Equation(s):
// \controller|Selector18~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~26_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Equal0~9_combout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Add0~26_combout ),
	.cin(gnd),
	.combout(\controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector18~0 .lut_mask = 16'hA800;
defparam \controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N15
cycloneii_lcell_ff \controller|PC[13] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [13]));

// Location: LCCOMB_X63_Y26_N28
cycloneii_lcell_comb \controller|Add0~28 (
// Equation(s):
// \controller|Add0~28_combout  = (\controller|PC [14] & (\controller|Add0~27  $ (GND))) # (!\controller|PC [14] & (!\controller|Add0~27  & VCC))
// \controller|Add0~29  = CARRY((\controller|PC [14] & !\controller|Add0~27 ))

	.dataa(vcc),
	.datab(\controller|PC [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~27 ),
	.combout(\controller|Add0~28_combout ),
	.cout(\controller|Add0~29 ));
// synopsys translate_off
defparam \controller|Add0~28 .lut_mask = 16'hC30C;
defparam \controller|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N20
cycloneii_lcell_comb \controller|Selector17~0 (
// Equation(s):
// \controller|Selector17~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~28_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Equal0~9_combout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Add0~28_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~0 .lut_mask = 16'hA800;
defparam \controller|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N21
cycloneii_lcell_ff \controller|PC[14] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [14]));

// Location: LCCOMB_X63_Y25_N0
cycloneii_lcell_comb \controller|Add0~32 (
// Equation(s):
// \controller|Add0~32_combout  = (\controller|PC [16] & (\controller|Add0~31  $ (GND))) # (!\controller|PC [16] & (!\controller|Add0~31  & VCC))
// \controller|Add0~33  = CARRY((\controller|PC [16] & !\controller|Add0~31 ))

	.dataa(vcc),
	.datab(\controller|PC [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~31 ),
	.combout(\controller|Add0~32_combout ),
	.cout(\controller|Add0~33 ));
// synopsys translate_off
defparam \controller|Add0~32 .lut_mask = 16'hC30C;
defparam \controller|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N14
cycloneii_lcell_comb \controller|Selector15~0 (
// Equation(s):
// \controller|Selector15~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~32_combout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|Add0~32_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector15~0 .lut_mask = 16'hA080;
defparam \controller|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N15
cycloneii_lcell_ff \controller|PC[16] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [16]));

// Location: LCCOMB_X63_Y25_N2
cycloneii_lcell_comb \controller|Add0~34 (
// Equation(s):
// \controller|Add0~34_combout  = (\controller|PC [17] & (!\controller|Add0~33 )) # (!\controller|PC [17] & ((\controller|Add0~33 ) # (GND)))
// \controller|Add0~35  = CARRY((!\controller|Add0~33 ) # (!\controller|PC [17]))

	.dataa(vcc),
	.datab(\controller|PC [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~33 ),
	.combout(\controller|Add0~34_combout ),
	.cout(\controller|Add0~35 ));
// synopsys translate_off
defparam \controller|Add0~34 .lut_mask = 16'h3C3F;
defparam \controller|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N0
cycloneii_lcell_comb \controller|Selector14~0 (
// Equation(s):
// \controller|Selector14~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~34_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~34_combout ),
	.cin(gnd),
	.combout(\controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector14~0 .lut_mask = 16'hE000;
defparam \controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N1
cycloneii_lcell_ff \controller|PC[17] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [17]));

// Location: LCCOMB_X63_Y25_N4
cycloneii_lcell_comb \controller|Add0~36 (
// Equation(s):
// \controller|Add0~36_combout  = (\controller|PC [18] & (\controller|Add0~35  $ (GND))) # (!\controller|PC [18] & (!\controller|Add0~35  & VCC))
// \controller|Add0~37  = CARRY((\controller|PC [18] & !\controller|Add0~35 ))

	.dataa(vcc),
	.datab(\controller|PC [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~35 ),
	.combout(\controller|Add0~36_combout ),
	.cout(\controller|Add0~37 ));
// synopsys translate_off
defparam \controller|Add0~36 .lut_mask = 16'hC30C;
defparam \controller|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N30
cycloneii_lcell_comb \controller|Selector13~0 (
// Equation(s):
// \controller|Selector13~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~36_combout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|Add0~36_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector13~0 .lut_mask = 16'hA080;
defparam \controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N31
cycloneii_lcell_ff \controller|PC[18] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [18]));

// Location: LCCOMB_X63_Y25_N6
cycloneii_lcell_comb \controller|Add0~38 (
// Equation(s):
// \controller|Add0~38_combout  = (\controller|PC [19] & (!\controller|Add0~37 )) # (!\controller|PC [19] & ((\controller|Add0~37 ) # (GND)))
// \controller|Add0~39  = CARRY((!\controller|Add0~37 ) # (!\controller|PC [19]))

	.dataa(vcc),
	.datab(\controller|PC [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~37 ),
	.combout(\controller|Add0~38_combout ),
	.cout(\controller|Add0~39 ));
// synopsys translate_off
defparam \controller|Add0~38 .lut_mask = 16'h3C3F;
defparam \controller|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N24
cycloneii_lcell_comb \controller|Selector12~0 (
// Equation(s):
// \controller|Selector12~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~38_combout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|Add0~38_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector12~0 .lut_mask = 16'hA080;
defparam \controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N25
cycloneii_lcell_ff \controller|PC[19] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [19]));

// Location: LCCOMB_X63_Y25_N8
cycloneii_lcell_comb \controller|Add0~40 (
// Equation(s):
// \controller|Add0~40_combout  = (\controller|PC [20] & (\controller|Add0~39  $ (GND))) # (!\controller|PC [20] & (!\controller|Add0~39  & VCC))
// \controller|Add0~41  = CARRY((\controller|PC [20] & !\controller|Add0~39 ))

	.dataa(\controller|PC [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~39 ),
	.combout(\controller|Add0~40_combout ),
	.cout(\controller|Add0~41 ));
// synopsys translate_off
defparam \controller|Add0~40 .lut_mask = 16'hA50A;
defparam \controller|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneii_lcell_comb \controller|Add0~42 (
// Equation(s):
// \controller|Add0~42_combout  = (\controller|PC [21] & (!\controller|Add0~41 )) # (!\controller|PC [21] & ((\controller|Add0~41 ) # (GND)))
// \controller|Add0~43  = CARRY((!\controller|Add0~41 ) # (!\controller|PC [21]))

	.dataa(vcc),
	.datab(\controller|PC [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~41 ),
	.combout(\controller|Add0~42_combout ),
	.cout(\controller|Add0~43 ));
// synopsys translate_off
defparam \controller|Add0~42 .lut_mask = 16'h3C3F;
defparam \controller|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N10
cycloneii_lcell_comb \controller|Selector10~2 (
// Equation(s):
// \controller|Selector10~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~42_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~42_combout ),
	.cin(gnd),
	.combout(\controller|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector10~2 .lut_mask = 16'hE000;
defparam \controller|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N11
cycloneii_lcell_ff \controller|PC[21] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector10~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [21]));

// Location: LCCOMB_X63_Y25_N14
cycloneii_lcell_comb \controller|Add0~46 (
// Equation(s):
// \controller|Add0~46_combout  = (\controller|PC [23] & (!\controller|Add0~45 )) # (!\controller|PC [23] & ((\controller|Add0~45 ) # (GND)))
// \controller|Add0~47  = CARRY((!\controller|Add0~45 ) # (!\controller|PC [23]))

	.dataa(vcc),
	.datab(\controller|PC [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~45 ),
	.combout(\controller|Add0~46_combout ),
	.cout(\controller|Add0~47 ));
// synopsys translate_off
defparam \controller|Add0~46 .lut_mask = 16'h3C3F;
defparam \controller|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N18
cycloneii_lcell_comb \controller|Selector8~2 (
// Equation(s):
// \controller|Selector8~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~46_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~46_combout ),
	.cin(gnd),
	.combout(\controller|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector8~2 .lut_mask = 16'hE000;
defparam \controller|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N19
cycloneii_lcell_ff \controller|PC[23] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector8~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [23]));

// Location: LCCOMB_X64_Y25_N4
cycloneii_lcell_comb \controller|Selector11~2 (
// Equation(s):
// \controller|Selector11~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~40_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~40_combout ),
	.cin(gnd),
	.combout(\controller|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector11~2 .lut_mask = 16'hE000;
defparam \controller|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N5
cycloneii_lcell_ff \controller|PC[20] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector11~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [20]));

// Location: LCCOMB_X64_Y25_N2
cycloneii_lcell_comb \controller|Equal0~2 (
// Equation(s):
// \controller|Equal0~2_combout  = (\controller|PC [22]) # ((\controller|PC [23]) # ((\controller|PC [20]) # (\controller|PC [21])))

	.dataa(\controller|PC [22]),
	.datab(\controller|PC [23]),
	.datac(\controller|PC [20]),
	.datad(\controller|PC [21]),
	.cin(gnd),
	.combout(\controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~2 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneii_lcell_comb \controller|Add0~50 (
// Equation(s):
// \controller|Add0~50_combout  = (\controller|PC [25] & (!\controller|Add0~49 )) # (!\controller|PC [25] & ((\controller|Add0~49 ) # (GND)))
// \controller|Add0~51  = CARRY((!\controller|Add0~49 ) # (!\controller|PC [25]))

	.dataa(vcc),
	.datab(\controller|PC [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~49 ),
	.combout(\controller|Add0~50_combout ),
	.cout(\controller|Add0~51 ));
// synopsys translate_off
defparam \controller|Add0~50 .lut_mask = 16'h3C3F;
defparam \controller|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N8
cycloneii_lcell_comb \controller|Selector6~2 (
// Equation(s):
// \controller|Selector6~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~50_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~50_combout ),
	.cin(gnd),
	.combout(\controller|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector6~2 .lut_mask = 16'hE000;
defparam \controller|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N9
cycloneii_lcell_ff \controller|PC[25] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector6~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [25]));

// Location: LCCOMB_X63_Y25_N22
cycloneii_lcell_comb \controller|Add0~54 (
// Equation(s):
// \controller|Add0~54_combout  = (\controller|PC [27] & (!\controller|Add0~53 )) # (!\controller|PC [27] & ((\controller|Add0~53 ) # (GND)))
// \controller|Add0~55  = CARRY((!\controller|Add0~53 ) # (!\controller|PC [27]))

	.dataa(vcc),
	.datab(\controller|PC [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~53 ),
	.combout(\controller|Add0~54_combout ),
	.cout(\controller|Add0~55 ));
// synopsys translate_off
defparam \controller|Add0~54 .lut_mask = 16'h3C3F;
defparam \controller|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N20
cycloneii_lcell_comb \controller|Selector4~2 (
// Equation(s):
// \controller|Selector4~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~54_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Add0~54_combout ),
	.cin(gnd),
	.combout(\controller|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector4~2 .lut_mask = 16'hE000;
defparam \controller|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N21
cycloneii_lcell_ff \controller|PC[27] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [27]));

// Location: LCCOMB_X63_Y25_N24
cycloneii_lcell_comb \controller|Add0~56 (
// Equation(s):
// \controller|Add0~56_combout  = (\controller|PC [28] & (\controller|Add0~55  $ (GND))) # (!\controller|PC [28] & (!\controller|Add0~55  & VCC))
// \controller|Add0~57  = CARRY((\controller|PC [28] & !\controller|Add0~55 ))

	.dataa(\controller|PC [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~55 ),
	.combout(\controller|Add0~56_combout ),
	.cout(\controller|Add0~57 ));
// synopsys translate_off
defparam \controller|Add0~56 .lut_mask = 16'hA50A;
defparam \controller|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneii_lcell_comb \controller|Add0~58 (
// Equation(s):
// \controller|Add0~58_combout  = (\controller|PC [29] & (!\controller|Add0~57 )) # (!\controller|PC [29] & ((\controller|Add0~57 ) # (GND)))
// \controller|Add0~59  = CARRY((!\controller|Add0~57 ) # (!\controller|PC [29]))

	.dataa(vcc),
	.datab(\controller|PC [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~57 ),
	.combout(\controller|Add0~58_combout ),
	.cout(\controller|Add0~59 ));
// synopsys translate_off
defparam \controller|Add0~58 .lut_mask = 16'h3C3F;
defparam \controller|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneii_lcell_comb \controller|Selector2~2 (
// Equation(s):
// \controller|Selector2~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~58_combout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|Equal0~4_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Add0~58_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector2~2 .lut_mask = 16'hC080;
defparam \controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N7
cycloneii_lcell_ff \controller|PC[29] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector2~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [29]));

// Location: LCCOMB_X63_Y25_N28
cycloneii_lcell_comb \controller|Add0~60 (
// Equation(s):
// \controller|Add0~60_combout  = (\controller|PC [30] & (\controller|Add0~59  $ (GND))) # (!\controller|PC [30] & (!\controller|Add0~59  & VCC))
// \controller|Add0~61  = CARRY((\controller|PC [30] & !\controller|Add0~59 ))

	.dataa(\controller|PC [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controller|Add0~59 ),
	.combout(\controller|Add0~60_combout ),
	.cout(\controller|Add0~61 ));
// synopsys translate_off
defparam \controller|Add0~60 .lut_mask = 16'hA50A;
defparam \controller|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneii_lcell_comb \controller|Add0~62 (
// Equation(s):
// \controller|Add0~62_combout  = \controller|Add0~61  $ (\controller|PC [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|PC [31]),
	.cin(\controller|Add0~61 ),
	.combout(\controller|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~62 .lut_mask = 16'h0FF0;
defparam \controller|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneii_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = (\controller|Selector31~0_combout  & (\controller|state.s2~regout  & ((\controller|Add0~62_combout )))) # (!\controller|Selector31~0_combout  & ((\controller|PC [31]) # ((\controller|state.s2~regout  & 
// \controller|Add0~62_combout ))))

	.dataa(\controller|Selector31~0_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|PC [31]),
	.datad(\controller|Add0~62_combout ),
	.cin(gnd),
	.combout(\controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector0~0 .lut_mask = 16'hDC50;
defparam \controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N15
cycloneii_lcell_ff \controller|PC[31] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [31]));

// Location: LCCOMB_X62_Y25_N20
cycloneii_lcell_comb \controller|Selector3~2 (
// Equation(s):
// \controller|Selector3~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~56_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Add0~56_combout ),
	.cin(gnd),
	.combout(\controller|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector3~2 .lut_mask = 16'hC800;
defparam \controller|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N21
cycloneii_lcell_ff \controller|PC[28] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector3~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [28]));

// Location: LCCOMB_X62_Y25_N12
cycloneii_lcell_comb \controller|Selector1~2 (
// Equation(s):
// \controller|Selector1~2_combout  = (\controller|state.s2~regout  & (\controller|Add0~60_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|Equal0~9_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Add0~60_combout ),
	.cin(gnd),
	.combout(\controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~2 .lut_mask = 16'hC800;
defparam \controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N13
cycloneii_lcell_ff \controller|PC[30] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [30]));

// Location: LCCOMB_X62_Y25_N30
cycloneii_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = (\controller|PC [29]) # ((\controller|PC [31]) # ((\controller|PC [28]) # (\controller|PC [30])))

	.dataa(\controller|PC [29]),
	.datab(\controller|PC [31]),
	.datac(\controller|PC [28]),
	.datad(\controller|PC [30]),
	.cin(gnd),
	.combout(\controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~0 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N28
cycloneii_lcell_comb \controller|Equal0~3 (
// Equation(s):
// \controller|Equal0~3_combout  = (\controller|PC [19]) # ((\controller|PC [17]) # ((\controller|PC [16]) # (\controller|PC [18])))

	.dataa(\controller|PC [19]),
	.datab(\controller|PC [17]),
	.datac(\controller|PC [16]),
	.datad(\controller|PC [18]),
	.cin(gnd),
	.combout(\controller|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~3 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N22
cycloneii_lcell_comb \controller|Equal0~4 (
// Equation(s):
// \controller|Equal0~4_combout  = (\controller|Equal0~1_combout ) # ((\controller|Equal0~2_combout ) # ((\controller|Equal0~0_combout ) # (\controller|Equal0~3_combout )))

	.dataa(\controller|Equal0~1_combout ),
	.datab(\controller|Equal0~2_combout ),
	.datac(\controller|Equal0~0_combout ),
	.datad(\controller|Equal0~3_combout ),
	.cin(gnd),
	.combout(\controller|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~4 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N18
cycloneii_lcell_comb \controller|Selector26~0 (
// Equation(s):
// \controller|Selector26~0_combout  = (\controller|Add0~10_combout  & (\controller|state.s2~regout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|Add0~10_combout ),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector26~0 .lut_mask = 16'h8880;
defparam \controller|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N19
cycloneii_lcell_ff \controller|PC[5] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [5]));

// Location: LCCOMB_X64_Y26_N8
cycloneii_lcell_comb \controller|Equal0~7 (
// Equation(s):
// \controller|Equal0~7_combout  = (\controller|PC [7]) # ((\controller|PC [5]) # ((\controller|PC [6]) # (\controller|PC [4])))

	.dataa(\controller|PC [7]),
	.datab(\controller|PC [5]),
	.datac(\controller|PC [6]),
	.datad(\controller|PC [4]),
	.cin(gnd),
	.combout(\controller|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~7 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneii_lcell_comb \controller|Equal0~8 (
// Equation(s):
// \controller|Equal0~8_combout  = (((!\controller|PC [0]) # (!\controller|PC [1])) # (!\controller|PC [3])) # (!\controller|PC [2])

	.dataa(\controller|PC [2]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [1]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~8 .lut_mask = 16'h7FFF;
defparam \controller|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N26
cycloneii_lcell_comb \controller|Selector16~0 (
// Equation(s):
// \controller|Selector16~0_combout  = (\controller|Add0~30_combout  & (\controller|state.s2~regout  & ((\controller|Equal0~4_combout ) # (\controller|Equal0~9_combout ))))

	.dataa(\controller|Add0~30_combout ),
	.datab(\controller|Equal0~4_combout ),
	.datac(\controller|state.s2~regout ),
	.datad(\controller|Equal0~9_combout ),
	.cin(gnd),
	.combout(\controller|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector16~0 .lut_mask = 16'hA080;
defparam \controller|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N27
cycloneii_lcell_ff \controller|PC[15] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [15]));

// Location: LCCOMB_X64_Y26_N4
cycloneii_lcell_comb \controller|Selector19~0 (
// Equation(s):
// \controller|Selector19~0_combout  = (\controller|state.s2~regout  & (\controller|Add0~24_combout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout ))))

	.dataa(\controller|state.s2~regout ),
	.datab(\controller|Equal0~9_combout ),
	.datac(\controller|Equal0~4_combout ),
	.datad(\controller|Add0~24_combout ),
	.cin(gnd),
	.combout(\controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector19~0 .lut_mask = 16'hA800;
defparam \controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N5
cycloneii_lcell_ff \controller|PC[12] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [12]));

// Location: LCCOMB_X64_Y26_N2
cycloneii_lcell_comb \controller|Equal0~5 (
// Equation(s):
// \controller|Equal0~5_combout  = (\controller|PC [14]) # ((\controller|PC [15]) # ((\controller|PC [12]) # (\controller|PC [13])))

	.dataa(\controller|PC [14]),
	.datab(\controller|PC [15]),
	.datac(\controller|PC [12]),
	.datad(\controller|PC [13]),
	.cin(gnd),
	.combout(\controller|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~5 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N22
cycloneii_lcell_comb \controller|Equal0~9 (
// Equation(s):
// \controller|Equal0~9_combout  = (\controller|Equal0~6_combout ) # ((\controller|Equal0~7_combout ) # ((\controller|Equal0~8_combout ) # (\controller|Equal0~5_combout )))

	.dataa(\controller|Equal0~6_combout ),
	.datab(\controller|Equal0~7_combout ),
	.datac(\controller|Equal0~8_combout ),
	.datad(\controller|Equal0~5_combout ),
	.cin(gnd),
	.combout(\controller|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~9 .lut_mask = 16'hFFFE;
defparam \controller|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneii_lcell_comb \controller|PC[1]~0 (
// Equation(s):
// \controller|PC[1]~0_combout  = (\controller|state.s2~regout  & ((\controller|Equal0~9_combout ) # (\controller|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\controller|state.s2~regout ),
	.datac(\controller|Equal0~9_combout ),
	.datad(\controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\controller|PC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC[1]~0 .lut_mask = 16'hCCC0;
defparam \controller|PC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneii_lcell_comb \controller|Selector29~0 (
// Equation(s):
// \controller|Selector29~0_combout  = (\controller|state.s6~regout  & (((\controller|ADDRESS [2])))) # (!\controller|state.s6~regout  & (\controller|Add0~4_combout  & ((\controller|PC[1]~0_combout ))))

	.dataa(\controller|Add0~4_combout ),
	.datab(\controller|state.s6~regout ),
	.datac(\controller|ADDRESS [2]),
	.datad(\controller|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector29~0 .lut_mask = 16'hE2C0;
defparam \controller|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N7
cycloneii_lcell_ff \controller|PC[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [2]));

// Location: LCCOMB_X62_Y26_N22
cycloneii_lcell_comb \controller|Mux4~0 (
// Equation(s):
// \controller|Mux4~0_combout  = (\controller|PC [3] & (\controller|PC [2] & (\controller|PC [1] $ (!\controller|PC [0])))) # (!\controller|PC [3] & (\controller|PC [1] & (!\controller|PC [2] & !\controller|PC [0])))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux4~0 .lut_mask = 16'h8042;
defparam \controller|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N23
cycloneii_lcell_ff \controller|ADDRESS[3] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|ADDRESS [3]));

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \controller|Selector28~0 (
// Equation(s):
// \controller|Selector28~0_combout  = (\controller|state.s6~regout  & (((\controller|ADDRESS [3])))) # (!\controller|state.s6~regout  & (\controller|Add0~6_combout  & ((\controller|PC[1]~0_combout ))))

	.dataa(\controller|Add0~6_combout ),
	.datab(\controller|ADDRESS [3]),
	.datac(\controller|state.s6~regout ),
	.datad(\controller|PC[1]~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector28~0 .lut_mask = 16'hCAC0;
defparam \controller|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N1
cycloneii_lcell_ff \controller|PC[3] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|PC [3]));

// Location: LCCOMB_X62_Y26_N2
cycloneii_lcell_comb \controller|Mux1~0 (
// Equation(s):
// \controller|Mux1~0_combout  = (\controller|PC [1] & (((\controller|PC [2]) # (!\controller|PC [0])) # (!\controller|PC [3]))) # (!\controller|PC [1] & ((\controller|PC [3] $ (\controller|PC [0])) # (!\controller|PC [2])))

	.dataa(\controller|PC [1]),
	.datab(\controller|PC [3]),
	.datac(\controller|PC [2]),
	.datad(\controller|PC [0]),
	.cin(gnd),
	.combout(\controller|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Mux1~0 .lut_mask = 16'hB7EF;
defparam \controller|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N3
cycloneii_lcell_ff \controller|OPCODE[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPCODE[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|OPCODE [2]));

// Location: LCCOMB_X62_Y25_N28
cycloneii_lcell_comb \controller|state.done~0 (
// Equation(s):
// \controller|state.done~0_combout  = (\controller|state.done~regout ) # ((\controller|Selector41~0_combout  & \controller|state.s6~regout ))

	.dataa(\controller|Selector41~0_combout ),
	.datab(vcc),
	.datac(\controller|state.done~regout ),
	.datad(\controller|state.s6~regout ),
	.cin(gnd),
	.combout(\controller|state.done~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|state.done~0 .lut_mask = 16'hFAF0;
defparam \controller|state.done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N29
cycloneii_lcell_ff \controller|state.done (
	.clk(!\clk~combout ),
	.datain(\controller|state.done~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|state.done~regout ));

// Location: LCCOMB_X61_Y25_N16
cycloneii_lcell_comb \controller|Selector37~0 (
// Equation(s):
// \controller|Selector37~0_combout  = (\controller|state.s3~regout  & (!\controller|OPCODE [2])) # (!\controller|state.s3~regout  & ((!\controller|state.done~regout )))

	.dataa(\controller|state.s3~regout ),
	.datab(vcc),
	.datac(\controller|OPCODE [2]),
	.datad(\controller|state.done~regout ),
	.cin(gnd),
	.combout(\controller|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector37~0 .lut_mask = 16'h0A5F;
defparam \controller|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneii_lcell_comb \controller|estado_atual[2]~0 (
// Equation(s):
// \controller|estado_atual[2]~0_combout  = (!\rst~combout  & ((\controller|state.done~regout ) # ((\controller|state.s3~regout ) # (!\controller|state.s0~regout ))))

	.dataa(\rst~combout ),
	.datab(\controller|state.done~regout ),
	.datac(\controller|state.s0~regout ),
	.datad(\controller|state.s3~regout ),
	.cin(gnd),
	.combout(\controller|estado_atual[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|estado_atual[2]~0 .lut_mask = 16'h5545;
defparam \controller|estado_atual[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N17
cycloneii_lcell_ff \controller|estado_atual[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector37~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|estado_atual[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|estado_atual [2]));

// Location: LCCOMB_X61_Y25_N28
cycloneii_lcell_comb \controller|Selector39~0 (
// Equation(s):
// \controller|Selector39~0_combout  = (\controller|state.s3~regout  & (!\controller|OPCODE [0])) # (!\controller|state.s3~regout  & ((\controller|state.done~regout )))

	.dataa(\controller|state.s3~regout ),
	.datab(\controller|OPCODE [0]),
	.datac(vcc),
	.datad(\controller|state.done~regout ),
	.cin(gnd),
	.combout(\controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector39~0 .lut_mask = 16'h7722;
defparam \controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N29
cycloneii_lcell_ff \controller|estado_atual[0] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector39~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|estado_atual[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|estado_atual [0]));

// Location: LCCOMB_X61_Y25_N12
cycloneii_lcell_comb \controller|Selector36~0 (
// Equation(s):
// \controller|Selector36~0_combout  = (\controller|state.s3~regout ) # ((\controller|estado_atual [3]) # ((\controller|state.done~regout ) # (!\controller|state.s0~regout )))

	.dataa(\controller|state.s3~regout ),
	.datab(\controller|estado_atual [3]),
	.datac(\controller|state.s0~regout ),
	.datad(\controller|state.done~regout ),
	.cin(gnd),
	.combout(\controller|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector36~0 .lut_mask = 16'hFFEF;
defparam \controller|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneii_lcell_comb \controller|Selector36~1 (
// Equation(s):
// \controller|Selector36~1_combout  = (\controller|Selector36~0_combout  & ((!\controller|state.s3~regout ) # (!\controller|OPCODE [3])))

	.dataa(\controller|OPCODE [3]),
	.datab(\controller|state.s3~regout ),
	.datac(vcc),
	.datad(\controller|Selector36~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector36~1 .lut_mask = 16'h7700;
defparam \controller|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N11
cycloneii_lcell_ff \controller|estado_atual[3] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector36~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|estado_atual [3]));

// Location: LCCOMB_X62_Y27_N10
cycloneii_lcell_comb \datapath|Mux14~1 (
// Equation(s):
// \datapath|Mux14~1_combout  = (!\controller|estado_atual [1] & (!\controller|estado_atual [2] & (\controller|estado_atual [0] & !\controller|estado_atual [3])))

	.dataa(\controller|estado_atual [1]),
	.datab(\controller|estado_atual [2]),
	.datac(\controller|estado_atual [0]),
	.datad(\controller|estado_atual [3]),
	.cin(gnd),
	.combout(\datapath|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux14~1 .lut_mask = 16'h0010;
defparam \datapath|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N3
cycloneii_lcell_ff \datapath|dado[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|dado[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [0]));

// Location: LCCOMB_X61_Y25_N0
cycloneii_lcell_comb \controller|Selector32~0 (
// Equation(s):
// \controller|Selector32~0_combout  = (\controller|ADDRESS [3]) # (!\controller|state.s3~regout )

	.dataa(\controller|state.s3~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|ADDRESS [3]),
	.cin(gnd),
	.combout(\controller|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector32~0 .lut_mask = 16'hFF55;
defparam \controller|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneii_lcell_comb \controller|imm[2]~0 (
// Equation(s):
// \controller|imm[2]~0_combout  = (!\rst~combout  & ((\controller|state.s3~regout ) # (!\controller|state.s0~regout )))

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\controller|state.s0~regout ),
	.datad(\controller|state.s3~regout ),
	.cin(gnd),
	.combout(\controller|imm[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|imm[2]~0 .lut_mask = 16'h5505;
defparam \controller|imm[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N1
cycloneii_lcell_ff \controller|imm[3] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|imm[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [3]));

// Location: LCCOMB_X63_Y24_N16
cycloneii_lcell_comb \datapath|dd[1]~feeder (
// Equation(s):
// \datapath|dd[1]~feeder_combout  = \controller|imm [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|imm [3]),
	.cin(gnd),
	.combout(\datapath|dd[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dd[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dd[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneii_lcell_comb \controller|Selector38~0 (
// Equation(s):
// \controller|Selector38~0_combout  = (\controller|state.s3~regout  & ((!\controller|OPCODE [1]))) # (!\controller|state.s3~regout  & (!\controller|state.done~regout ))

	.dataa(\controller|state.s3~regout ),
	.datab(\controller|state.done~regout ),
	.datac(vcc),
	.datad(\controller|OPCODE [1]),
	.cin(gnd),
	.combout(\controller|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector38~0 .lut_mask = 16'h11BB;
defparam \controller|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N11
cycloneii_lcell_ff \controller|estado_atual[1] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector38~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|estado_atual[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|estado_atual [1]));

// Location: LCCOMB_X61_Y25_N30
cycloneii_lcell_comb \datapath|dd[0]~0 (
// Equation(s):
// \datapath|dd[0]~0_combout  = (\rst~combout ) # ((\controller|estado_atual [1] & (\controller|estado_atual [0] $ (!\controller|estado_atual [2]))))

	.dataa(\rst~combout ),
	.datab(\controller|estado_atual [0]),
	.datac(\controller|estado_atual [2]),
	.datad(\controller|estado_atual [1]),
	.cin(gnd),
	.combout(\datapath|dd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dd[0]~0 .lut_mask = 16'hEBAA;
defparam \datapath|dd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneii_lcell_comb \datapath|dd[0]~1 (
// Equation(s):
// \datapath|dd[0]~1_combout  = (!\datapath|dd[0]~0_combout  & !\controller|estado_atual [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|dd[0]~0_combout ),
	.datad(\controller|estado_atual [3]),
	.cin(gnd),
	.combout(\datapath|dd[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dd[0]~1 .lut_mask = 16'h000F;
defparam \datapath|dd[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N17
cycloneii_lcell_ff \datapath|dd[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|dd[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|dd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dd [1]));

// Location: LCCOMB_X61_Y25_N2
cycloneii_lcell_comb \controller|Selector33~0 (
// Equation(s):
// \controller|Selector33~0_combout  = (\controller|ADDRESS [2]) # (!\controller|state.s3~regout )

	.dataa(\controller|state.s3~regout ),
	.datab(vcc),
	.datac(\controller|ADDRESS [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector33~0 .lut_mask = 16'hF5F5;
defparam \controller|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N3
cycloneii_lcell_ff \controller|imm[2] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector33~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|imm[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [2]));

// Location: LCCOMB_X63_Y24_N30
cycloneii_lcell_comb \datapath|dd[0]~feeder (
// Equation(s):
// \datapath|dd[0]~feeder_combout  = \controller|imm [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|imm [2]),
	.cin(gnd),
	.combout(\datapath|dd[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dd[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dd[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N31
cycloneii_lcell_ff \datapath|dd[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|dd[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|dd[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dd [0]));

// Location: LCCOMB_X64_Y27_N12
cycloneii_lcell_comb \datapath|registrador|Mux7~2 (
// Equation(s):
// \datapath|registrador|Mux7~2_combout  = (!\datapath|enable_reg~regout  & (\datapath|dd [1] & \datapath|dd [0]))

	.dataa(\datapath|enable_reg~regout ),
	.datab(\datapath|dd [1]),
	.datac(vcc),
	.datad(\datapath|dd [0]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux7~2 .lut_mask = 16'h4400;
defparam \datapath|registrador|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N13
cycloneii_lcell_ff \datapath|registrador|out3[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out3 [0]));

// Location: LCCOMB_X61_Y25_N14
cycloneii_lcell_comb \datapath|enable_reg~1 (
// Equation(s):
// \datapath|enable_reg~1_combout  = (\controller|estado_atual [3] & (((\datapath|enable_reg~regout )))) # (!\controller|estado_atual [3] & ((\rst~combout  & ((\datapath|enable_reg~regout ))) # (!\rst~combout  & (!\datapath|enable_reg~0_combout ))))

	.dataa(\datapath|enable_reg~0_combout ),
	.datab(\datapath|enable_reg~regout ),
	.datac(\controller|estado_atual [3]),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\datapath|enable_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_reg~1 .lut_mask = 16'hCCC5;
defparam \datapath|enable_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneii_lcell_comb \datapath|enable_reg~feeder (
// Equation(s):
// \datapath|enable_reg~feeder_combout  = \datapath|enable_reg~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|enable_reg~1_combout ),
	.cin(gnd),
	.combout(\datapath|enable_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_reg~feeder .lut_mask = 16'hFF00;
defparam \datapath|enable_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N17
cycloneii_lcell_ff \datapath|enable_reg (
	.clk(!\clk~combout ),
	.datain(\datapath|enable_reg~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|enable_reg~regout ));

// Location: LCCOMB_X64_Y24_N6
cycloneii_lcell_comb \datapath|registrador|out0[0]~0 (
// Equation(s):
// \datapath|registrador|out0[0]~0_combout  = (!\datapath|dd [0] & (!\datapath|enable_reg~regout  & !\datapath|dd [1]))

	.dataa(\datapath|dd [0]),
	.datab(\datapath|enable_reg~regout ),
	.datac(vcc),
	.datad(\datapath|dd [1]),
	.cin(gnd),
	.combout(\datapath|registrador|out0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out0[0]~0 .lut_mask = 16'h0011;
defparam \datapath|registrador|out0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N7
cycloneii_lcell_ff \datapath|registrador|out0[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [0]));

// Location: LCCOMB_X64_Y27_N6
cycloneii_lcell_comb \datapath|registrador|Mux19~0 (
// Equation(s):
// \datapath|registrador|Mux19~0_combout  = (\datapath|dd [0] & ((\datapath|registrador|out1 [0]) # ((\datapath|dd [1])))) # (!\datapath|dd [0] & (((\datapath|registrador|out0 [0] & !\datapath|dd [1]))))

	.dataa(\datapath|registrador|out1 [0]),
	.datab(\datapath|dd [0]),
	.datac(\datapath|registrador|out0 [0]),
	.datad(\datapath|dd [1]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux19~0 .lut_mask = 16'hCCB8;
defparam \datapath|registrador|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \datapath|registrador|Mux19~1 (
// Equation(s):
// \datapath|registrador|Mux19~1_combout  = (\datapath|dd [1] & ((\datapath|registrador|Mux19~0_combout  & ((\datapath|registrador|out3 [0]))) # (!\datapath|registrador|Mux19~0_combout  & (\datapath|registrador|out2 [0])))) # (!\datapath|dd [1] & 
// (((\datapath|registrador|Mux19~0_combout ))))

	.dataa(\datapath|registrador|out2 [0]),
	.datab(\datapath|registrador|out3 [0]),
	.datac(\datapath|dd [1]),
	.datad(\datapath|registrador|Mux19~0_combout ),
	.cin(gnd),
	.combout(\datapath|registrador|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux19~1 .lut_mask = 16'hCFA0;
defparam \datapath|registrador|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N29
cycloneii_lcell_ff \datapath|registrador|output[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux19~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [0]));

// Location: LCCOMB_X61_Y26_N12
cycloneii_lcell_comb \controller|Selector35~0 (
// Equation(s):
// \controller|Selector35~0_combout  = (\controller|state.s3~regout  & (\controller|ADDRESS [0])) # (!\controller|state.s3~regout  & (((\controller|imm [0] & \controller|state.s0~regout ))))

	.dataa(\controller|ADDRESS [0]),
	.datab(\controller|imm [0]),
	.datac(\controller|state.s0~regout ),
	.datad(\controller|state.s3~regout ),
	.cin(gnd),
	.combout(\controller|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector35~0 .lut_mask = 16'hAAC0;
defparam \controller|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N31
cycloneii_lcell_ff \controller|imm[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|Selector35~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [0]));

// Location: LCCOMB_X61_Y28_N8
cycloneii_lcell_comb \datapath|Mux3~0 (
// Equation(s):
// \datapath|Mux3~0_combout  = (\datapath|alu_in1[0]~0_combout  & ((\datapath|acumulador_atual|output [0]))) # (!\datapath|alu_in1[0]~0_combout  & (\controller|imm [0]))

	.dataa(\datapath|alu_in1[0]~0_combout ),
	.datab(vcc),
	.datac(\controller|imm [0]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\datapath|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux3~0 .lut_mask = 16'hFA50;
defparam \datapath|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneii_lcell_comb \datapath|alu_in1[0]~1 (
// Equation(s):
// \datapath|alu_in1[0]~1_combout  = (\controller|estado_atual [0] & (!\controller|estado_atual [3] & (\controller|estado_atual [2] $ (\controller|estado_atual [1])))) # (!\controller|estado_atual [0] & (\controller|estado_atual [3] $ 
// (((\controller|estado_atual [2]) # (\controller|estado_atual [1])))))

	.dataa(\controller|estado_atual [2]),
	.datab(\controller|estado_atual [0]),
	.datac(\controller|estado_atual [3]),
	.datad(\controller|estado_atual [1]),
	.cin(gnd),
	.combout(\datapath|alu_in1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu_in1[0]~1 .lut_mask = 16'h071A;
defparam \datapath|alu_in1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N9
cycloneii_lcell_ff \datapath|alu_in1[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [0]));

// Location: LCCOMB_X61_Y26_N20
cycloneii_lcell_comb \datapath|opcode_sig[3]~3 (
// Equation(s):
// \datapath|opcode_sig[3]~3_combout  = !\controller|estado_atual [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|estado_atual [3]),
	.cin(gnd),
	.combout(\datapath|opcode_sig[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|opcode_sig[3]~3 .lut_mask = 16'h00FF;
defparam \datapath|opcode_sig[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N21
cycloneii_lcell_ff \datapath|opcode_sig[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|opcode_sig[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|opcode_sig [3]));

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \datapath|Mux19~0 (
// Equation(s):
// \datapath|Mux19~0_combout  = (\controller|estado_atual [1] & (\datapath|registrador|output [0])) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & (\datapath|registrador|output [0])) # (!\controller|estado_atual [2] & 
// ((\datapath|acumulador_atual|output [0])))))

	.dataa(\controller|estado_atual [1]),
	.datab(\datapath|registrador|output [0]),
	.datac(\controller|estado_atual [2]),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\datapath|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux19~0 .lut_mask = 16'hCDC8;
defparam \datapath|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneii_lcell_comb \datapath|alu_in2[0]~0 (
// Equation(s):
// \datapath|alu_in2[0]~0_combout  = (\controller|estado_atual [3] & (!\controller|estado_atual [1] & (!\controller|estado_atual [2] & !\controller|estado_atual [0]))) # (!\controller|estado_atual [3] & (\controller|estado_atual [2] $ 
// (((\controller|estado_atual [1] & \controller|estado_atual [0])))))

	.dataa(\controller|estado_atual [1]),
	.datab(\controller|estado_atual [2]),
	.datac(\controller|estado_atual [0]),
	.datad(\controller|estado_atual [3]),
	.cin(gnd),
	.combout(\datapath|alu_in2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu_in2[0]~0 .lut_mask = 16'h016C;
defparam \datapath|alu_in2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N25
cycloneii_lcell_ff \datapath|alu_in2[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux19~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [0]));

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \datapath|opcode_sig[0]~0 (
// Equation(s):
// \datapath|opcode_sig[0]~0_combout  = !\controller|estado_atual [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|estado_atual [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|opcode_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|opcode_sig[0]~0 .lut_mask = 16'h0F0F;
defparam \datapath|opcode_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N1
cycloneii_lcell_ff \datapath|opcode_sig[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|opcode_sig[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|opcode_sig [0]));

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \datapath|alu1|Add0~2 (
// Equation(s):
// \datapath|alu1|Add0~2_cout  = CARRY(\datapath|opcode_sig [0])

	.dataa(vcc),
	.datab(\datapath|opcode_sig [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|alu1|Add0~2_cout ));
// synopsys translate_off
defparam \datapath|alu1|Add0~2 .lut_mask = 16'h00CC;
defparam \datapath|alu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \datapath|alu1|Add0~3 (
// Equation(s):
// \datapath|alu1|Add0~3_combout  = (\datapath|alu1|Add0~0_combout  & ((\datapath|alu_in1 [0] & (\datapath|alu1|Add0~2_cout  & VCC)) # (!\datapath|alu_in1 [0] & (!\datapath|alu1|Add0~2_cout )))) # (!\datapath|alu1|Add0~0_combout  & ((\datapath|alu_in1 [0] & 
// (!\datapath|alu1|Add0~2_cout )) # (!\datapath|alu_in1 [0] & ((\datapath|alu1|Add0~2_cout ) # (GND)))))
// \datapath|alu1|Add0~4  = CARRY((\datapath|alu1|Add0~0_combout  & (!\datapath|alu_in1 [0] & !\datapath|alu1|Add0~2_cout )) # (!\datapath|alu1|Add0~0_combout  & ((!\datapath|alu1|Add0~2_cout ) # (!\datapath|alu_in1 [0]))))

	.dataa(\datapath|alu1|Add0~0_combout ),
	.datab(\datapath|alu_in1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|Add0~2_cout ),
	.combout(\datapath|alu1|Add0~3_combout ),
	.cout(\datapath|alu1|Add0~4 ));
// synopsys translate_off
defparam \datapath|alu1|Add0~3 .lut_mask = 16'h9617;
defparam \datapath|alu1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneii_lcell_comb \datapath|opcode_sig[1]~1 (
// Equation(s):
// \datapath|opcode_sig[1]~1_combout  = !\controller|estado_atual [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|estado_atual [1]),
	.cin(gnd),
	.combout(\datapath|opcode_sig[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|opcode_sig[1]~1 .lut_mask = 16'h00FF;
defparam \datapath|opcode_sig[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N25
cycloneii_lcell_ff \datapath|opcode_sig[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|opcode_sig[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|opcode_sig [1]));

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \datapath|opcode_sig[2]~2 (
// Equation(s):
// \datapath|opcode_sig[2]~2_combout  = !\controller|estado_atual [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|estado_atual [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|opcode_sig[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|opcode_sig[2]~2 .lut_mask = 16'h0F0F;
defparam \datapath|opcode_sig[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N11
cycloneii_lcell_ff \datapath|opcode_sig[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|opcode_sig[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|opcode_sig [2]));

// Location: LCCOMB_X61_Y27_N2
cycloneii_lcell_comb \datapath|alu1|output[3]~0 (
// Equation(s):
// \datapath|alu1|output[3]~0_combout  = (!\datapath|opcode_sig [2] & ((!\datapath|opcode_sig [1]) # (!\datapath|opcode_sig [0])))

	.dataa(\datapath|opcode_sig [0]),
	.datab(vcc),
	.datac(\datapath|opcode_sig [1]),
	.datad(\datapath|opcode_sig [2]),
	.cin(gnd),
	.combout(\datapath|alu1|output[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output[3]~0 .lut_mask = 16'h005F;
defparam \datapath|alu1|output[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \datapath|alu1|Mux3~0 (
// Equation(s):
// \datapath|alu1|Mux3~0_combout  = (\datapath|alu1|output[3]~0_combout  & (\datapath|alu_in2 [0])) # (!\datapath|alu1|output[3]~0_combout  & ((\datapath|alu1|Add0~3_combout )))

	.dataa(vcc),
	.datab(\datapath|alu_in2 [0]),
	.datac(\datapath|alu1|Add0~3_combout ),
	.datad(\datapath|alu1|output[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~0 .lut_mask = 16'hCCF0;
defparam \datapath|alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneii_lcell_comb \datapath|alu1|Mux3~2 (
// Equation(s):
// \datapath|alu1|Mux3~2_combout  = (\datapath|opcode_sig [3] & ((\datapath|alu1|Mux3~1_combout  & ((\datapath|alu1|Mux3~0_combout ))) # (!\datapath|alu1|Mux3~1_combout  & (\datapath|alu_in1 [0])))) # (!\datapath|opcode_sig [3] & (((!\datapath|alu_in1 
// [0]))))

	.dataa(\datapath|alu1|Mux3~1_combout ),
	.datab(\datapath|alu_in1 [0]),
	.datac(\datapath|opcode_sig [3]),
	.datad(\datapath|alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux3~2 .lut_mask = 16'hE343;
defparam \datapath|alu1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \datapath|enable_alu~0 (
// Equation(s):
// \datapath|enable_alu~0_combout  = (\datapath|opcode_sig [1] & (!\controller|estado_atual [1] & (\datapath|opcode_sig [0] $ (\controller|estado_atual [0])))) # (!\datapath|opcode_sig [1] & (\controller|estado_atual [1] & (\datapath|opcode_sig [0] $ 
// (\controller|estado_atual [0]))))

	.dataa(\datapath|opcode_sig [1]),
	.datab(\controller|estado_atual [1]),
	.datac(\datapath|opcode_sig [0]),
	.datad(\controller|estado_atual [0]),
	.cin(gnd),
	.combout(\datapath|enable_alu~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_alu~0 .lut_mask = 16'h0660;
defparam \datapath|enable_alu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneii_lcell_comb \controller|Selector34~0 (
// Equation(s):
// \controller|Selector34~0_combout  = (\controller|ADDRESS [1]) # (!\controller|state.s3~regout )

	.dataa(\controller|state.s3~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|ADDRESS [1]),
	.cin(gnd),
	.combout(\controller|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector34~0 .lut_mask = 16'hFF55;
defparam \controller|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N9
cycloneii_lcell_ff \controller|imm[1] (
	.clk(!\clk~combout ),
	.datain(\controller|Selector34~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|imm[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|imm [1]));

// Location: LCCOMB_X61_Y28_N20
cycloneii_lcell_comb \datapath|imm_sig[1]~1 (
// Equation(s):
// \datapath|imm_sig[1]~1_combout  = !\controller|imm [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|imm [1]),
	.cin(gnd),
	.combout(\datapath|imm_sig[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|imm_sig[1]~1 .lut_mask = 16'h00FF;
defparam \datapath|imm_sig[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N15
cycloneii_lcell_ff \datapath|imm_sig[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|imm_sig[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|imm_sig [1]));

// Location: LCCOMB_X61_Y27_N14
cycloneii_lcell_comb \datapath|enable_alu~2 (
// Equation(s):
// \datapath|enable_alu~2_combout  = (\datapath|imm_sig [0] & (!\controller|imm [0] & (\datapath|imm_sig [1] $ (\controller|imm [1])))) # (!\datapath|imm_sig [0] & (\controller|imm [0] & (\datapath|imm_sig [1] $ (\controller|imm [1]))))

	.dataa(\datapath|imm_sig [0]),
	.datab(\controller|imm [0]),
	.datac(\datapath|imm_sig [1]),
	.datad(\controller|imm [1]),
	.cin(gnd),
	.combout(\datapath|enable_alu~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_alu~2 .lut_mask = 16'h0660;
defparam \datapath|enable_alu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneii_lcell_comb \datapath|imm_sig[2]~2 (
// Equation(s):
// \datapath|imm_sig[2]~2_combout  = !\controller|imm [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|imm [2]),
	.cin(gnd),
	.combout(\datapath|imm_sig[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|imm_sig[2]~2 .lut_mask = 16'h00FF;
defparam \datapath|imm_sig[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N9
cycloneii_lcell_ff \datapath|imm_sig[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|imm_sig[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|imm_sig [2]));

// Location: LCCOMB_X61_Y26_N14
cycloneii_lcell_comb \datapath|imm_sig[3]~3 (
// Equation(s):
// \datapath|imm_sig[3]~3_combout  = !\controller|imm [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|imm [3]),
	.cin(gnd),
	.combout(\datapath|imm_sig[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|imm_sig[3]~3 .lut_mask = 16'h00FF;
defparam \datapath|imm_sig[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N7
cycloneii_lcell_ff \datapath|imm_sig[3] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|imm_sig[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|imm_sig [3]));

// Location: LCCOMB_X61_Y26_N6
cycloneii_lcell_comb \datapath|enable_alu~3 (
// Equation(s):
// \datapath|enable_alu~3_combout  = (\controller|imm [2] & (!\datapath|imm_sig [2] & (\datapath|imm_sig [3] $ (\controller|imm [3])))) # (!\controller|imm [2] & (\datapath|imm_sig [2] & (\datapath|imm_sig [3] $ (\controller|imm [3]))))

	.dataa(\controller|imm [2]),
	.datab(\datapath|imm_sig [2]),
	.datac(\datapath|imm_sig [3]),
	.datad(\controller|imm [3]),
	.cin(gnd),
	.combout(\datapath|enable_alu~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_alu~3 .lut_mask = 16'h0660;
defparam \datapath|enable_alu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneii_lcell_comb \datapath|enable_alu~4 (
// Equation(s):
// \datapath|enable_alu~4_combout  = (\datapath|enable_alu~1_combout  & (\datapath|enable_alu~0_combout  & (\datapath|enable_alu~2_combout  & \datapath|enable_alu~3_combout )))

	.dataa(\datapath|enable_alu~1_combout ),
	.datab(\datapath|enable_alu~0_combout ),
	.datac(\datapath|enable_alu~2_combout ),
	.datad(\datapath|enable_alu~3_combout ),
	.cin(gnd),
	.combout(\datapath|enable_alu~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_alu~4 .lut_mask = 16'h8000;
defparam \datapath|enable_alu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \datapath|teste[1]~1 (
// Equation(s):
// \datapath|teste[1]~1_combout  = (\datapath|enable_alu~4_combout  & (\datapath|teste [0] $ (\datapath|teste [1])))

	.dataa(vcc),
	.datab(\datapath|teste [0]),
	.datac(\datapath|teste [1]),
	.datad(\datapath|enable_alu~4_combout ),
	.cin(gnd),
	.combout(\datapath|teste[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|teste[1]~1 .lut_mask = 16'h3C00;
defparam \datapath|teste[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N25
cycloneii_lcell_ff \datapath|teste[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|teste[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|teste [1]));

// Location: LCCOMB_X59_Y27_N16
cycloneii_lcell_comb \datapath|teste[0]~0 (
// Equation(s):
// \datapath|teste[0]~0_combout  = (\rst~combout  & (((\datapath|teste [0])))) # (!\rst~combout  & (!\datapath|teste [1] & (!\datapath|teste [0] & \datapath|enable_alu~4_combout )))

	.dataa(\rst~combout ),
	.datab(\datapath|teste [1]),
	.datac(\datapath|teste [0]),
	.datad(\datapath|enable_alu~4_combout ),
	.cin(gnd),
	.combout(\datapath|teste[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|teste[0]~0 .lut_mask = 16'hA1A0;
defparam \datapath|teste[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N17
cycloneii_lcell_ff \datapath|teste[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|teste[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|teste [0]));

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \datapath|enable_alu~5 (
// Equation(s):
// \datapath|enable_alu~5_combout  = (\datapath|teste [0]) # ((!\datapath|enable_alu~4_combout ) # (!\datapath|teste [1]))

	.dataa(vcc),
	.datab(\datapath|teste [0]),
	.datac(\datapath|teste [1]),
	.datad(\datapath|enable_alu~4_combout ),
	.cin(gnd),
	.combout(\datapath|enable_alu~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_alu~5 .lut_mask = 16'hCFFF;
defparam \datapath|enable_alu~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N27
cycloneii_lcell_ff \datapath|enable_alu (
	.clk(!\clk~combout ),
	.datain(\datapath|enable_alu~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|enable_alu~regout ));

// Location: LCCOMB_X61_Y27_N6
cycloneii_lcell_comb \datapath|alu1|output[0]~2 (
// Equation(s):
// \datapath|alu1|output[0]~2_combout  = (\datapath|opcode_sig [0] & (\datapath|opcode_sig [3] $ (((\datapath|opcode_sig [2] & \datapath|opcode_sig [1]))))) # (!\datapath|opcode_sig [0] & (\datapath|opcode_sig [3] & (\datapath|opcode_sig [2] $ 
// (\datapath|opcode_sig [1]))))

	.dataa(\datapath|opcode_sig [2]),
	.datab(\datapath|opcode_sig [3]),
	.datac(\datapath|opcode_sig [1]),
	.datad(\datapath|opcode_sig [0]),
	.cin(gnd),
	.combout(\datapath|alu1|output[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output[0]~2 .lut_mask = 16'h6C48;
defparam \datapath|alu1|output[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \datapath|alu1|output[0]~3 (
// Equation(s):
// \datapath|alu1|output[0]~3_combout  = (\datapath|enable_alu~regout  & \datapath|alu1|output[0]~2_combout )

	.dataa(vcc),
	.datab(\datapath|enable_alu~regout ),
	.datac(vcc),
	.datad(\datapath|alu1|output[0]~2_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|output[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output[0]~3 .lut_mask = 16'hCC00;
defparam \datapath|alu1|output[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N7
cycloneii_lcell_ff \datapath|alu1|output[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux3~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [0]));

// Location: LCCOMB_X63_Y27_N22
cycloneii_lcell_comb \datapath|Mux14~0 (
// Equation(s):
// \datapath|Mux14~0_combout  = (!\controller|estado_atual [1] & !\controller|estado_atual [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controller|estado_atual [1]),
	.datad(\controller|estado_atual [2]),
	.cin(gnd),
	.combout(\datapath|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux14~0 .lut_mask = 16'h000F;
defparam \datapath|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \datapath|Mux8~0 (
// Equation(s):
// \datapath|Mux8~0_combout  = (\controller|estado_atual [3] & (((\datapath|alu1|output [0])))) # (!\controller|estado_atual [3] & ((\datapath|Mux14~0_combout  & (\datapath|registrador|output [0])) # (!\datapath|Mux14~0_combout  & ((\datapath|alu1|output 
// [0])))))

	.dataa(\controller|estado_atual [3]),
	.datab(\datapath|registrador|output [0]),
	.datac(\datapath|alu1|output [0]),
	.datad(\datapath|Mux14~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux8~0 .lut_mask = 16'hE4F0;
defparam \datapath|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneii_lcell_comb \datapath|acu_in[0]~0 (
// Equation(s):
// \datapath|acu_in[0]~0_combout  = (\controller|estado_atual [2] & (!\controller|estado_atual [3] & ((!\controller|estado_atual [1]) # (!\controller|estado_atual [0])))) # (!\controller|estado_atual [2] & ((\controller|estado_atual [1] & 
// ((!\controller|estado_atual [3]))) # (!\controller|estado_atual [1] & (!\controller|estado_atual [0]))))

	.dataa(\controller|estado_atual [2]),
	.datab(\controller|estado_atual [0]),
	.datac(\controller|estado_atual [1]),
	.datad(\controller|estado_atual [3]),
	.cin(gnd),
	.combout(\datapath|acu_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acu_in[0]~0 .lut_mask = 16'h017B;
defparam \datapath|acu_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N21
cycloneii_lcell_ff \datapath|acu_in[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [0]));

// Location: LCCOMB_X64_Y28_N6
cycloneii_lcell_comb \datapath|acumulador_atual|output[0]~feeder (
// Equation(s):
// \datapath|acumulador_atual|output[0]~feeder_combout  = \datapath|acu_in [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acu_in [0]),
	.cin(gnd),
	.combout(\datapath|acumulador_atual|output[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador_atual|output[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador_atual|output[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneii_lcell_comb \datapath|enable_acu~0 (
// Equation(s):
// \datapath|enable_acu~0_combout  = (\controller|estado_atual [2] & (!\controller|estado_atual [3] & ((!\controller|estado_atual [1]) # (!\controller|estado_atual [0])))) # (!\controller|estado_atual [2] & ((\controller|estado_atual [1] & 
// ((!\controller|estado_atual [3]))) # (!\controller|estado_atual [1] & (!\controller|estado_atual [0]))))

	.dataa(\controller|estado_atual [2]),
	.datab(\controller|estado_atual [0]),
	.datac(\controller|estado_atual [1]),
	.datad(\controller|estado_atual [3]),
	.cin(gnd),
	.combout(\datapath|enable_acu~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_acu~0 .lut_mask = 16'h017B;
defparam \datapath|enable_acu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N10
cycloneii_lcell_comb \datapath|enable_acu~1 (
// Equation(s):
// \datapath|enable_acu~1_combout  = (\datapath|enable_acu~regout ) # ((!\rst~combout  & \datapath|enable_acu~0_combout ))

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\datapath|enable_acu~regout ),
	.datad(\datapath|enable_acu~0_combout ),
	.cin(gnd),
	.combout(\datapath|enable_acu~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|enable_acu~1 .lut_mask = 16'hF5F0;
defparam \datapath|enable_acu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N11
cycloneii_lcell_ff \datapath|enable_acu (
	.clk(!\clk~combout ),
	.datain(\datapath|enable_acu~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|enable_acu~regout ));

// Location: LCFF_X64_Y28_N7
cycloneii_lcell_ff \datapath|acumulador_atual|output[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|acumulador_atual|output[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [0]));

// Location: LCCOMB_X64_Y28_N26
cycloneii_lcell_comb \datapath|output_4[0]~feeder (
// Equation(s):
// \datapath|output_4[0]~feeder_combout  = \datapath|acumulador_atual|output [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [0]),
	.cin(gnd),
	.combout(\datapath|output_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|output_4[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath|output_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N27
cycloneii_lcell_ff \datapath|output_4[0] (
	.clk(!\clk~combout ),
	.datain(\datapath|output_4[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_4 [0]));

// Location: LCCOMB_X64_Y28_N12
cycloneii_lcell_comb \output[0]~reg0feeder (
// Equation(s):
// \output[0]~reg0feeder_combout  = \datapath|output_4 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\output[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \output[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N13
cycloneii_lcell_ff \output[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\output[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output[0]~reg0_regout ));

// Location: LCCOMB_X61_Y26_N8
cycloneii_lcell_comb \datapath|alu_in1[0]~0 (
// Equation(s):
// \datapath|alu_in1[0]~0_combout  = (\controller|estado_atual [2]) # ((\controller|estado_atual [0]) # (!\controller|estado_atual [1]))

	.dataa(\controller|estado_atual [2]),
	.datab(vcc),
	.datac(\controller|estado_atual [0]),
	.datad(\controller|estado_atual [1]),
	.cin(gnd),
	.combout(\datapath|alu_in1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu_in1[0]~0 .lut_mask = 16'hFAFF;
defparam \datapath|alu_in1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneii_lcell_comb \datapath|Mux2~0 (
// Equation(s):
// \datapath|Mux2~0_combout  = (\datapath|alu_in1[0]~0_combout  & ((\datapath|acumulador_atual|output [1]))) # (!\datapath|alu_in1[0]~0_combout  & (\controller|imm [1]))

	.dataa(\controller|imm [1]),
	.datab(vcc),
	.datac(\datapath|acumulador_atual|output [1]),
	.datad(\datapath|alu_in1[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux2~0 .lut_mask = 16'hF0AA;
defparam \datapath|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N3
cycloneii_lcell_ff \datapath|alu_in1[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [1]));

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \datapath|dado[1]~feeder (
// Equation(s):
// \datapath|dado[1]~feeder_combout  = \datapath|acumulador_atual|output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [1]),
	.cin(gnd),
	.combout(\datapath|dado[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dado[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dado[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N17
cycloneii_lcell_ff \datapath|dado[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|dado[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [1]));

// Location: LCFF_X64_Y24_N19
cycloneii_lcell_ff \datapath|registrador|out0[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [1]));

// Location: LCCOMB_X64_Y24_N12
cycloneii_lcell_comb \datapath|registrador|Mux7~0 (
// Equation(s):
// \datapath|registrador|Mux7~0_combout  = (!\datapath|dd [0] & (!\datapath|enable_reg~regout  & \datapath|dd [1]))

	.dataa(\datapath|dd [0]),
	.datab(\datapath|enable_reg~regout ),
	.datac(vcc),
	.datad(\datapath|dd [1]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux7~0 .lut_mask = 16'h1100;
defparam \datapath|registrador|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y24_N1
cycloneii_lcell_ff \datapath|registrador|out2[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out2 [1]));

// Location: LCCOMB_X64_Y24_N18
cycloneii_lcell_comb \datapath|registrador|Mux18~0 (
// Equation(s):
// \datapath|registrador|Mux18~0_combout  = (\datapath|dd [0] & (\datapath|dd [1])) # (!\datapath|dd [0] & ((\datapath|dd [1] & ((\datapath|registrador|out2 [1]))) # (!\datapath|dd [1] & (\datapath|registrador|out0 [1]))))

	.dataa(\datapath|dd [0]),
	.datab(\datapath|dd [1]),
	.datac(\datapath|registrador|out0 [1]),
	.datad(\datapath|registrador|out2 [1]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux18~0 .lut_mask = 16'hDC98;
defparam \datapath|registrador|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N30
cycloneii_lcell_comb \datapath|registrador|out1[1]~feeder (
// Equation(s):
// \datapath|registrador|out1[1]~feeder_combout  = \datapath|dado [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|dado [1]),
	.cin(gnd),
	.combout(\datapath|registrador|out1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out1[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath|registrador|out1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneii_lcell_comb \datapath|registrador|Mux7~1 (
// Equation(s):
// \datapath|registrador|Mux7~1_combout  = (!\datapath|enable_reg~regout  & (!\datapath|dd [1] & \datapath|dd [0]))

	.dataa(vcc),
	.datab(\datapath|enable_reg~regout ),
	.datac(\datapath|dd [1]),
	.datad(\datapath|dd [0]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux7~1 .lut_mask = 16'h0300;
defparam \datapath|registrador|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N31
cycloneii_lcell_ff \datapath|registrador|out1[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [1]));

// Location: LCCOMB_X63_Y27_N8
cycloneii_lcell_comb \datapath|registrador|Mux18~1 (
// Equation(s):
// \datapath|registrador|Mux18~1_combout  = (\datapath|registrador|Mux18~0_combout  & ((\datapath|registrador|out3 [1]) # ((!\datapath|dd [0])))) # (!\datapath|registrador|Mux18~0_combout  & (((\datapath|dd [0] & \datapath|registrador|out1 [1]))))

	.dataa(\datapath|registrador|out3 [1]),
	.datab(\datapath|registrador|Mux18~0_combout ),
	.datac(\datapath|dd [0]),
	.datad(\datapath|registrador|out1 [1]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux18~1 .lut_mask = 16'hBC8C;
defparam \datapath|registrador|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N9
cycloneii_lcell_ff \datapath|registrador|output[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux18~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [1]));

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \datapath|Mux18~0 (
// Equation(s):
// \datapath|Mux18~0_combout  = (\controller|estado_atual [1] & (\datapath|registrador|output [1])) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & (\datapath|registrador|output [1])) # (!\controller|estado_atual [2] & 
// ((\datapath|acumulador_atual|output [1])))))

	.dataa(\controller|estado_atual [1]),
	.datab(\datapath|registrador|output [1]),
	.datac(\controller|estado_atual [2]),
	.datad(\datapath|acumulador_atual|output [1]),
	.cin(gnd),
	.combout(\datapath|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux18~0 .lut_mask = 16'hCDC8;
defparam \datapath|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N31
cycloneii_lcell_ff \datapath|alu_in2[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [1]));

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \datapath|alu1|Add0~5 (
// Equation(s):
// \datapath|alu1|Add0~5_combout  = \datapath|alu_in2 [1] $ (!\datapath|opcode_sig [2])

	.dataa(vcc),
	.datab(\datapath|alu_in2 [1]),
	.datac(vcc),
	.datad(\datapath|opcode_sig [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~5 .lut_mask = 16'hCC33;
defparam \datapath|alu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \datapath|alu1|Add0~6 (
// Equation(s):
// \datapath|alu1|Add0~6_combout  = ((\datapath|alu_in1 [1] $ (\datapath|alu1|Add0~5_combout  $ (!\datapath|alu1|Add0~4 )))) # (GND)
// \datapath|alu1|Add0~7  = CARRY((\datapath|alu_in1 [1] & ((\datapath|alu1|Add0~5_combout ) # (!\datapath|alu1|Add0~4 ))) # (!\datapath|alu_in1 [1] & (\datapath|alu1|Add0~5_combout  & !\datapath|alu1|Add0~4 )))

	.dataa(\datapath|alu_in1 [1]),
	.datab(\datapath|alu1|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|Add0~4 ),
	.combout(\datapath|alu1|Add0~6_combout ),
	.cout(\datapath|alu1|Add0~7 ));
// synopsys translate_off
defparam \datapath|alu1|Add0~6 .lut_mask = 16'h698E;
defparam \datapath|alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \datapath|alu1|Mux2~0 (
// Equation(s):
// \datapath|alu1|Mux2~0_combout  = (\datapath|alu1|output[3]~1_combout  & ((\datapath|alu_in2 [1]) # ((\datapath|alu_in1 [1]) # (!\datapath|alu1|output[3]~0_combout )))) # (!\datapath|alu1|output[3]~1_combout  & (\datapath|alu_in1 [1] & ((\datapath|alu_in2 
// [1]) # (!\datapath|alu1|output[3]~0_combout ))))

	.dataa(\datapath|alu1|output[3]~1_combout ),
	.datab(\datapath|alu_in2 [1]),
	.datac(\datapath|alu_in1 [1]),
	.datad(\datapath|alu1|output[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~0 .lut_mask = 16'hE8FA;
defparam \datapath|alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneii_lcell_comb \datapath|alu1|Mux2~1 (
// Equation(s):
// \datapath|alu1|Mux2~1_combout  = (\datapath|alu1|Mux2~0_combout  & (((\datapath|alu1|Add0~6_combout ) # (\datapath|alu1|output[3]~0_combout )) # (!\datapath|alu1|output[3]~1_combout )))

	.dataa(\datapath|alu1|output[3]~1_combout ),
	.datab(\datapath|alu1|Add0~6_combout ),
	.datac(\datapath|alu1|Mux2~0_combout ),
	.datad(\datapath|alu1|output[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~1 .lut_mask = 16'hF0D0;
defparam \datapath|alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneii_lcell_comb \datapath|alu1|Mux2~2 (
// Equation(s):
// \datapath|alu1|Mux2~2_combout  = (\datapath|opcode_sig [3] & ((\datapath|alu1|Mux2~1_combout ))) # (!\datapath|opcode_sig [3] & (!\datapath|alu_in1 [1]))

	.dataa(vcc),
	.datab(\datapath|opcode_sig [3]),
	.datac(\datapath|alu_in1 [1]),
	.datad(\datapath|alu1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux2~2 .lut_mask = 16'hCF03;
defparam \datapath|alu1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N21
cycloneii_lcell_ff \datapath|alu1|output[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [1]));

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \datapath|Mux7~0 (
// Equation(s):
// \datapath|Mux7~0_combout  = (\controller|estado_atual [3] & (\datapath|alu1|output [1])) # (!\controller|estado_atual [3] & ((\datapath|Mux14~0_combout  & ((\datapath|registrador|output [1]))) # (!\datapath|Mux14~0_combout  & (\datapath|alu1|output 
// [1]))))

	.dataa(\controller|estado_atual [3]),
	.datab(\datapath|alu1|output [1]),
	.datac(\datapath|registrador|output [1]),
	.datad(\datapath|Mux14~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux7~0 .lut_mask = 16'hD8CC;
defparam \datapath|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N27
cycloneii_lcell_ff \datapath|acu_in[1] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [1]));

// Location: LCFF_X64_Y28_N25
cycloneii_lcell_ff \datapath|acumulador_atual|output[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|acu_in [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [1]));

// Location: LCFF_X64_Y28_N1
cycloneii_lcell_ff \datapath|output_4[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|acumulador_atual|output [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_4 [1]));

// Location: LCCOMB_X64_Y28_N14
cycloneii_lcell_comb \output[1]~reg0feeder (
// Equation(s):
// \output[1]~reg0feeder_combout  = \datapath|output_4 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|output_4 [1]),
	.cin(gnd),
	.combout(\output[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \output[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N15
cycloneii_lcell_ff \output[1]~reg0 (
	.clk(!\clk~combout ),
	.datain(\output[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output[1]~reg0_regout ));

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \datapath|dado[2]~feeder (
// Equation(s):
// \datapath|dado[2]~feeder_combout  = \datapath|acumulador_atual|output [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [2]),
	.cin(gnd),
	.combout(\datapath|dado[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dado[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dado[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \datapath|dado[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|dado[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [2]));

// Location: LCFF_X64_Y24_N11
cycloneii_lcell_ff \datapath|registrador|out0[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [2]));

// Location: LCFF_X64_Y27_N27
cycloneii_lcell_ff \datapath|registrador|out1[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [2]));

// Location: LCCOMB_X64_Y24_N10
cycloneii_lcell_comb \datapath|registrador|Mux17~0 (
// Equation(s):
// \datapath|registrador|Mux17~0_combout  = (\datapath|dd [0] & ((\datapath|dd [1]) # ((\datapath|registrador|out1 [2])))) # (!\datapath|dd [0] & (!\datapath|dd [1] & (\datapath|registrador|out0 [2])))

	.dataa(\datapath|dd [0]),
	.datab(\datapath|dd [1]),
	.datac(\datapath|registrador|out0 [2]),
	.datad(\datapath|registrador|out1 [2]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux17~0 .lut_mask = 16'hBA98;
defparam \datapath|registrador|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N21
cycloneii_lcell_ff \datapath|registrador|out3[2] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out3 [2]));

// Location: LCCOMB_X63_Y27_N10
cycloneii_lcell_comb \datapath|registrador|Mux17~1 (
// Equation(s):
// \datapath|registrador|Mux17~1_combout  = (\datapath|registrador|Mux17~0_combout  & (((\datapath|registrador|out3 [2]) # (!\datapath|dd [1])))) # (!\datapath|registrador|Mux17~0_combout  & (\datapath|registrador|out2 [2] & (\datapath|dd [1])))

	.dataa(\datapath|registrador|out2 [2]),
	.datab(\datapath|registrador|Mux17~0_combout ),
	.datac(\datapath|dd [1]),
	.datad(\datapath|registrador|out3 [2]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux17~1 .lut_mask = 16'hEC2C;
defparam \datapath|registrador|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N11
cycloneii_lcell_ff \datapath|registrador|output[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux17~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [2]));

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \datapath|alu1|output[3]~1 (
// Equation(s):
// \datapath|alu1|output[3]~1_combout  = (\datapath|opcode_sig [2] & ((!\datapath|opcode_sig [0]))) # (!\datapath|opcode_sig [2] & ((\datapath|opcode_sig [0]) # (!\datapath|opcode_sig [1])))

	.dataa(\datapath|opcode_sig [1]),
	.datab(vcc),
	.datac(\datapath|opcode_sig [2]),
	.datad(\datapath|opcode_sig [0]),
	.cin(gnd),
	.combout(\datapath|alu1|output[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|output[3]~1 .lut_mask = 16'h0FF5;
defparam \datapath|alu1|output[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneii_lcell_comb \datapath|Mux1~0 (
// Equation(s):
// \datapath|Mux1~0_combout  = (\datapath|alu_in1[0]~0_combout  & (\datapath|acumulador_atual|output [2])) # (!\datapath|alu_in1[0]~0_combout  & ((\controller|imm [2])))

	.dataa(vcc),
	.datab(\datapath|acumulador_atual|output [2]),
	.datac(\controller|imm [2]),
	.datad(\datapath|alu_in1[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux1~0 .lut_mask = 16'hCCF0;
defparam \datapath|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N13
cycloneii_lcell_ff \datapath|alu_in1[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [2]));

// Location: LCCOMB_X60_Y27_N8
cycloneii_lcell_comb \datapath|alu1|Mux1~1 (
// Equation(s):
// \datapath|alu1|Mux1~1_combout  = \datapath|alu1|output[3]~1_combout  $ (((\datapath|alu1|output[3]~0_combout  & \datapath|alu_in1 [2])))

	.dataa(\datapath|alu1|output[3]~0_combout ),
	.datab(\datapath|alu1|output[3]~1_combout ),
	.datac(vcc),
	.datad(\datapath|alu_in1 [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~1 .lut_mask = 16'h66CC;
defparam \datapath|alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \datapath|Mux17~0 (
// Equation(s):
// \datapath|Mux17~0_combout  = (\controller|estado_atual [1] & (\datapath|registrador|output [2])) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & (\datapath|registrador|output [2])) # (!\controller|estado_atual [2] & 
// ((\datapath|acumulador_atual|output [2])))))

	.dataa(\controller|estado_atual [1]),
	.datab(\datapath|registrador|output [2]),
	.datac(\controller|estado_atual [2]),
	.datad(\datapath|acumulador_atual|output [2]),
	.cin(gnd),
	.combout(\datapath|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux17~0 .lut_mask = 16'hCDC8;
defparam \datapath|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \datapath|alu_in2[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux17~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [2]));

// Location: LCCOMB_X61_Y27_N30
cycloneii_lcell_comb \datapath|alu1|Add0~8 (
// Equation(s):
// \datapath|alu1|Add0~8_combout  = \datapath|alu_in2 [2] $ (!\datapath|opcode_sig [2])

	.dataa(\datapath|alu_in2 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|opcode_sig [2]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~8 .lut_mask = 16'hAA55;
defparam \datapath|alu1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \datapath|alu1|Add0~9 (
// Equation(s):
// \datapath|alu1|Add0~9_combout  = (\datapath|alu_in1 [2] & ((\datapath|alu1|Add0~8_combout  & (\datapath|alu1|Add0~7  & VCC)) # (!\datapath|alu1|Add0~8_combout  & (!\datapath|alu1|Add0~7 )))) # (!\datapath|alu_in1 [2] & ((\datapath|alu1|Add0~8_combout  & 
// (!\datapath|alu1|Add0~7 )) # (!\datapath|alu1|Add0~8_combout  & ((\datapath|alu1|Add0~7 ) # (GND)))))
// \datapath|alu1|Add0~10  = CARRY((\datapath|alu_in1 [2] & (!\datapath|alu1|Add0~8_combout  & !\datapath|alu1|Add0~7 )) # (!\datapath|alu_in1 [2] & ((!\datapath|alu1|Add0~7 ) # (!\datapath|alu1|Add0~8_combout ))))

	.dataa(\datapath|alu_in1 [2]),
	.datab(\datapath|alu1|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|alu1|Add0~7 ),
	.combout(\datapath|alu1|Add0~9_combout ),
	.cout(\datapath|alu1|Add0~10 ));
// synopsys translate_off
defparam \datapath|alu1|Add0~9 .lut_mask = 16'h9617;
defparam \datapath|alu1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \datapath|alu1|Mux1~0 (
// Equation(s):
// \datapath|alu1|Mux1~0_combout  = (\datapath|alu1|output[3]~0_combout  & (\datapath|alu_in2 [2])) # (!\datapath|alu1|output[3]~0_combout  & ((\datapath|alu1|Add0~9_combout )))

	.dataa(\datapath|alu1|output[3]~0_combout ),
	.datab(\datapath|alu_in2 [2]),
	.datac(vcc),
	.datad(\datapath|alu1|Add0~9_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~0 .lut_mask = 16'hDD88;
defparam \datapath|alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \datapath|alu1|Mux1~2 (
// Equation(s):
// \datapath|alu1|Mux1~2_combout  = (\datapath|opcode_sig [3] & ((\datapath|alu1|Mux1~1_combout  & ((\datapath|alu1|Mux1~0_combout ))) # (!\datapath|alu1|Mux1~1_combout  & (\datapath|alu_in1 [2])))) # (!\datapath|opcode_sig [3] & (!\datapath|alu_in1 [2]))

	.dataa(\datapath|alu_in1 [2]),
	.datab(\datapath|alu1|Mux1~1_combout ),
	.datac(\datapath|opcode_sig [3]),
	.datad(\datapath|alu1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux1~2 .lut_mask = 16'hE525;
defparam \datapath|alu1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N5
cycloneii_lcell_ff \datapath|alu1|output[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [2]));

// Location: LCCOMB_X63_Y27_N0
cycloneii_lcell_comb \datapath|Mux6~0 (
// Equation(s):
// \datapath|Mux6~0_combout  = (\controller|estado_atual [3] & (((\datapath|alu1|output [2])))) # (!\controller|estado_atual [3] & ((\datapath|Mux14~0_combout  & (\datapath|registrador|output [2])) # (!\datapath|Mux14~0_combout  & ((\datapath|alu1|output 
// [2])))))

	.dataa(\controller|estado_atual [3]),
	.datab(\datapath|registrador|output [2]),
	.datac(\datapath|alu1|output [2]),
	.datad(\datapath|Mux14~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux6~0 .lut_mask = 16'hE4F0;
defparam \datapath|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N1
cycloneii_lcell_ff \datapath|acu_in[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [2]));

// Location: LCCOMB_X64_Y28_N2
cycloneii_lcell_comb \datapath|acumulador_atual|output[2]~feeder (
// Equation(s):
// \datapath|acumulador_atual|output[2]~feeder_combout  = \datapath|acu_in [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acu_in [2]),
	.cin(gnd),
	.combout(\datapath|acumulador_atual|output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador_atual|output[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador_atual|output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N3
cycloneii_lcell_ff \datapath|acumulador_atual|output[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|acumulador_atual|output[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [2]));

// Location: LCCOMB_X64_Y28_N30
cycloneii_lcell_comb \datapath|output_4[2]~feeder (
// Equation(s):
// \datapath|output_4[2]~feeder_combout  = \datapath|acumulador_atual|output [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [2]),
	.cin(gnd),
	.combout(\datapath|output_4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|output_4[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath|output_4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N31
cycloneii_lcell_ff \datapath|output_4[2] (
	.clk(!\clk~combout ),
	.datain(\datapath|output_4[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_4 [2]));

// Location: LCFF_X63_Y24_N13
cycloneii_lcell_ff \output[2]~reg0 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|output_4 [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output[2]~reg0_regout ));

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \datapath|dado[3]~feeder (
// Equation(s):
// \datapath|dado[3]~feeder_combout  = \datapath|acumulador_atual|output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acumulador_atual|output [3]),
	.cin(gnd),
	.combout(\datapath|dado[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|dado[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|dado[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N29
cycloneii_lcell_ff \datapath|dado[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|dado[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|dado [3]));

// Location: LCCOMB_X64_Y27_N28
cycloneii_lcell_comb \datapath|registrador|out3[3]~feeder (
// Equation(s):
// \datapath|registrador|out3[3]~feeder_combout  = \datapath|dado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|dado [3]),
	.cin(gnd),
	.combout(\datapath|registrador|out3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out3[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|registrador|out3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N29
cycloneii_lcell_ff \datapath|registrador|out3[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out3[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out3 [3]));

// Location: LCCOMB_X64_Y27_N14
cycloneii_lcell_comb \datapath|registrador|out1[3]~feeder (
// Equation(s):
// \datapath|registrador|out1[3]~feeder_combout  = \datapath|dado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|dado [3]),
	.cin(gnd),
	.combout(\datapath|registrador|out1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|out1[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|registrador|out1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N15
cycloneii_lcell_ff \datapath|registrador|out1[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|out1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|registrador|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out1 [3]));

// Location: LCFF_X64_Y24_N31
cycloneii_lcell_ff \datapath|registrador|out0[3] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|out0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out0 [3]));

// Location: LCFF_X64_Y24_N29
cycloneii_lcell_ff \datapath|registrador|out2[3] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|dado [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath|registrador|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|out2 [3]));

// Location: LCCOMB_X64_Y24_N30
cycloneii_lcell_comb \datapath|registrador|Mux16~0 (
// Equation(s):
// \datapath|registrador|Mux16~0_combout  = (\datapath|dd [0] & (\datapath|dd [1])) # (!\datapath|dd [0] & ((\datapath|dd [1] & ((\datapath|registrador|out2 [3]))) # (!\datapath|dd [1] & (\datapath|registrador|out0 [3]))))

	.dataa(\datapath|dd [0]),
	.datab(\datapath|dd [1]),
	.datac(\datapath|registrador|out0 [3]),
	.datad(\datapath|registrador|out2 [3]),
	.cin(gnd),
	.combout(\datapath|registrador|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux16~0 .lut_mask = 16'hDC98;
defparam \datapath|registrador|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \datapath|registrador|Mux16~1 (
// Equation(s):
// \datapath|registrador|Mux16~1_combout  = (\datapath|dd [0] & ((\datapath|registrador|Mux16~0_combout  & (\datapath|registrador|out3 [3])) # (!\datapath|registrador|Mux16~0_combout  & ((\datapath|registrador|out1 [3]))))) # (!\datapath|dd [0] & 
// (((\datapath|registrador|Mux16~0_combout ))))

	.dataa(\datapath|dd [0]),
	.datab(\datapath|registrador|out3 [3]),
	.datac(\datapath|registrador|out1 [3]),
	.datad(\datapath|registrador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\datapath|registrador|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|registrador|Mux16~1 .lut_mask = 16'hDDA0;
defparam \datapath|registrador|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N5
cycloneii_lcell_ff \datapath|registrador|output[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|registrador|Mux16~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|registrador|output [3]));

// Location: LCCOMB_X62_Y27_N22
cycloneii_lcell_comb \datapath|Mux16~0 (
// Equation(s):
// \datapath|Mux16~0_combout  = (\controller|estado_atual [1] & (((\datapath|registrador|output [3])))) # (!\controller|estado_atual [1] & ((\controller|estado_atual [2] & ((\datapath|registrador|output [3]))) # (!\controller|estado_atual [2] & 
// (\datapath|acumulador_atual|output [3]))))

	.dataa(\controller|estado_atual [1]),
	.datab(\datapath|acumulador_atual|output [3]),
	.datac(\controller|estado_atual [2]),
	.datad(\datapath|registrador|output [3]),
	.cin(gnd),
	.combout(\datapath|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux16~0 .lut_mask = 16'hFE04;
defparam \datapath|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N23
cycloneii_lcell_ff \datapath|alu_in2[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in2 [3]));

// Location: LCCOMB_X61_Y27_N8
cycloneii_lcell_comb \datapath|alu1|Add0~11 (
// Equation(s):
// \datapath|alu1|Add0~11_combout  = \datapath|opcode_sig [2] $ (!\datapath|alu_in2 [3])

	.dataa(\datapath|opcode_sig [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|alu_in2 [3]),
	.cin(gnd),
	.combout(\datapath|alu1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~11 .lut_mask = 16'hAA55;
defparam \datapath|alu1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneii_lcell_comb \datapath|Mux0~0 (
// Equation(s):
// \datapath|Mux0~0_combout  = (\datapath|alu_in1[0]~0_combout  & (\datapath|acumulador_atual|output [3])) # (!\datapath|alu_in1[0]~0_combout  & ((\controller|imm [3])))

	.dataa(\datapath|acumulador_atual|output [3]),
	.datab(\controller|imm [3]),
	.datac(vcc),
	.datad(\datapath|alu_in1[0]~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux0~0 .lut_mask = 16'hAACC;
defparam \datapath|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N23
cycloneii_lcell_ff \datapath|alu_in1[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu_in1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu_in1 [3]));

// Location: LCCOMB_X60_Y27_N20
cycloneii_lcell_comb \datapath|alu1|Add0~12 (
// Equation(s):
// \datapath|alu1|Add0~12_combout  = \datapath|alu1|Add0~11_combout  $ (\datapath|alu1|Add0~10  $ (!\datapath|alu_in1 [3]))

	.dataa(vcc),
	.datab(\datapath|alu1|Add0~11_combout ),
	.datac(vcc),
	.datad(\datapath|alu_in1 [3]),
	.cin(\datapath|alu1|Add0~10 ),
	.combout(\datapath|alu1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Add0~12 .lut_mask = 16'h3CC3;
defparam \datapath|alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \datapath|alu1|Mux0~0 (
// Equation(s):
// \datapath|alu1|Mux0~0_combout  = (\datapath|alu1|output[3]~1_combout  & ((\datapath|alu_in2 [3]) # ((\datapath|alu_in1 [3]) # (!\datapath|alu1|output[3]~0_combout )))) # (!\datapath|alu1|output[3]~1_combout  & (\datapath|alu_in1 [3] & ((\datapath|alu_in2 
// [3]) # (!\datapath|alu1|output[3]~0_combout ))))

	.dataa(\datapath|alu1|output[3]~1_combout ),
	.datab(\datapath|alu_in2 [3]),
	.datac(\datapath|alu_in1 [3]),
	.datad(\datapath|alu1|output[3]~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~0 .lut_mask = 16'hE8FA;
defparam \datapath|alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \datapath|alu1|Mux0~1 (
// Equation(s):
// \datapath|alu1|Mux0~1_combout  = (\datapath|alu1|Mux0~0_combout  & ((\datapath|alu1|output[3]~0_combout ) # ((\datapath|alu1|Add0~12_combout ) # (!\datapath|alu1|output[3]~1_combout ))))

	.dataa(\datapath|alu1|output[3]~0_combout ),
	.datab(\datapath|alu1|output[3]~1_combout ),
	.datac(\datapath|alu1|Add0~12_combout ),
	.datad(\datapath|alu1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~1 .lut_mask = 16'hFB00;
defparam \datapath|alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \datapath|alu1|Mux0~2 (
// Equation(s):
// \datapath|alu1|Mux0~2_combout  = (\datapath|opcode_sig [3] & ((\datapath|alu1|Mux0~1_combout ))) # (!\datapath|opcode_sig [3] & (!\datapath|alu_in1 [3]))

	.dataa(\datapath|alu_in1 [3]),
	.datab(vcc),
	.datac(\datapath|opcode_sig [3]),
	.datad(\datapath|alu1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\datapath|alu1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|alu1|Mux0~2 .lut_mask = 16'hF505;
defparam \datapath|alu1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N23
cycloneii_lcell_ff \datapath|alu1|output[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|alu1|Mux0~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|alu1|output[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|alu1|output [3]));

// Location: LCCOMB_X63_Y27_N30
cycloneii_lcell_comb \datapath|Mux5~0 (
// Equation(s):
// \datapath|Mux5~0_combout  = (\controller|estado_atual [3] & (((\datapath|alu1|output [3])))) # (!\controller|estado_atual [3] & ((\datapath|Mux14~0_combout  & (\datapath|registrador|output [3])) # (!\datapath|Mux14~0_combout  & ((\datapath|alu1|output 
// [3])))))

	.dataa(\controller|estado_atual [3]),
	.datab(\datapath|registrador|output [3]),
	.datac(\datapath|alu1|output [3]),
	.datad(\datapath|Mux14~0_combout ),
	.cin(gnd),
	.combout(\datapath|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|Mux5~0 .lut_mask = 16'hE4F0;
defparam \datapath|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N31
cycloneii_lcell_ff \datapath|acu_in[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|acu_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acu_in [3]));

// Location: LCCOMB_X64_Y28_N4
cycloneii_lcell_comb \datapath|acumulador_atual|output[3]~feeder (
// Equation(s):
// \datapath|acumulador_atual|output[3]~feeder_combout  = \datapath|acu_in [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|acu_in [3]),
	.cin(gnd),
	.combout(\datapath|acumulador_atual|output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|acumulador_atual|output[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath|acumulador_atual|output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N5
cycloneii_lcell_ff \datapath|acumulador_atual|output[3] (
	.clk(!\clk~combout ),
	.datain(\datapath|acumulador_atual|output[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath|enable_acu~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|acumulador_atual|output [3]));

// Location: LCFF_X64_Y28_N29
cycloneii_lcell_ff \datapath|output_4[3] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\datapath|acumulador_atual|output [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|output_4 [3]));

// Location: LCCOMB_X63_Y24_N14
cycloneii_lcell_comb \output[3]~reg0feeder (
// Equation(s):
// \output[3]~reg0feeder_combout  = \datapath|output_4 [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|output_4 [3]),
	.cin(gnd),
	.combout(\output[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \output[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N15
cycloneii_lcell_ff \output[3]~reg0 (
	.clk(!\clk~combout ),
	.datain(\output[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output[3]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N2
cycloneii_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = (!\datapath|opcode_sig [0] & ((\datapath|opcode_sig [3]) # ((\datapath|opcode_sig [1] & \datapath|opcode_sig [2]))))

	.dataa(\datapath|opcode_sig [3]),
	.datab(\datapath|opcode_sig [1]),
	.datac(\datapath|opcode_sig [0]),
	.datad(\datapath|opcode_sig [2]),
	.cin(gnd),
	.combout(\Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~0 .lut_mask = 16'h0E0A;
defparam \Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N26
cycloneii_lcell_comb \hex0[0]~0 (
// Equation(s):
// \hex0[0]~0_combout  = (!\rst~combout  & ((\datapath|opcode_sig [3]) # ((\datapath|opcode_sig [1] & \datapath|opcode_sig [2]))))

	.dataa(\datapath|opcode_sig [3]),
	.datab(\datapath|opcode_sig [1]),
	.datac(\rst~combout ),
	.datad(\datapath|opcode_sig [2]),
	.cin(gnd),
	.combout(\hex0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0[0]~0 .lut_mask = 16'h0E0A;
defparam \hex0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y23_N20
cycloneii_lcell_comb \hex0[0]~1 (
// Equation(s):
// \hex0[0]~1_combout  = (\hex0[0]~0_combout  & (\Mux35~0_combout )) # (!\hex0[0]~0_combout  & ((\hex0[0]~reg0_regout )))

	.dataa(vcc),
	.datab(\Mux35~0_combout ),
	.datac(\hex0[0]~reg0_regout ),
	.datad(\hex0[0]~0_combout ),
	.cin(gnd),
	.combout(\hex0[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex0[0]~1 .lut_mask = 16'hCCF0;
defparam \hex0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N21
cycloneii_lcell_ff \hex0[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex0[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex0[0]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N10
cycloneii_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\datapath|opcode_sig [3] & !\datapath|opcode_sig [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|opcode_sig [3]),
	.datad(\datapath|opcode_sig [1]),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'h00F0;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N11
cycloneii_lcell_ff \hex1[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux28~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex1[0]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N30
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\datapath|opcode_sig [3] & !\datapath|opcode_sig [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|opcode_sig [3]),
	.datad(\datapath|opcode_sig [2]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h00F0;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N31
cycloneii_lcell_ff \hex2[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex2[0]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N0
cycloneii_lcell_comb \hex3[0]~0 (
// Equation(s):
// \hex3[0]~0_combout  = !\datapath|opcode_sig [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath|opcode_sig [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\hex3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3[0]~0 .lut_mask = 16'h0F0F;
defparam \hex3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N1
cycloneii_lcell_ff \hex3[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex3[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex3[0]~reg0_regout ));

// Location: LCCOMB_X64_Y28_N20
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\datapath|output_4 [3] & (\datapath|output_4 [1] & ((!\datapath|output_4 [0]) # (!\datapath|output_4 [2])))) # (!\datapath|output_4 [3] & (!\datapath|output_4 [1] & (\datapath|output_4 [2] $ (\datapath|output_4 [0]))))

	.dataa(\datapath|output_4 [3]),
	.datab(\datapath|output_4 [1]),
	.datac(\datapath|output_4 [2]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h0998;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N21
cycloneii_lcell_ff \hex4[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux6~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[0]~reg0_regout ));

// Location: LCCOMB_X61_Y24_N28
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\datapath|output_4 [2] & ((\datapath|output_4 [1] & (\datapath|output_4 [3] $ (!\datapath|output_4 [0]))) # (!\datapath|output_4 [1] & (!\datapath|output_4 [3] & \datapath|output_4 [0]))))

	.dataa(\datapath|output_4 [1]),
	.datab(\datapath|output_4 [2]),
	.datac(\datapath|output_4 [3]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h8408;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N29
cycloneii_lcell_ff \hex4[1]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux5~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[1]~reg0_regout ));

// Location: LCCOMB_X61_Y24_N6
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\datapath|output_4 [0] & ((\datapath|output_4 [1] & (!\datapath|output_4 [2] & !\datapath|output_4 [3])) # (!\datapath|output_4 [1] & (\datapath|output_4 [2] & \datapath|output_4 [3]))))

	.dataa(\datapath|output_4 [1]),
	.datab(\datapath|output_4 [2]),
	.datac(\datapath|output_4 [3]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0042;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N7
cycloneii_lcell_ff \hex4[2]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux4~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[2]~reg0_regout ));

// Location: LCCOMB_X64_Y28_N22
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\datapath|output_4 [1] & (\datapath|output_4 [3] $ (((\datapath|output_4 [2] & \datapath|output_4 [0]))))) # (!\datapath|output_4 [1] & (!\datapath|output_4 [3] & (\datapath|output_4 [2] $ (\datapath|output_4 [0]))))

	.dataa(\datapath|output_4 [3]),
	.datab(\datapath|output_4 [1]),
	.datac(\datapath|output_4 [2]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h4998;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N23
cycloneii_lcell_ff \hex4[3]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux3~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[3]~reg0_regout ));

// Location: LCCOMB_X64_Y28_N8
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\datapath|output_4 [0]) # ((\datapath|output_4 [3] & (\datapath|output_4 [1])) # (!\datapath|output_4 [3] & (!\datapath|output_4 [1] & \datapath|output_4 [2])))

	.dataa(\datapath|output_4 [3]),
	.datab(\datapath|output_4 [1]),
	.datac(\datapath|output_4 [2]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hFF98;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N9
cycloneii_lcell_ff \hex4[4]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[4]~reg0_regout ));

// Location: LCCOMB_X64_Y28_N18
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\datapath|output_4 [3] & (\datapath|output_4 [1] $ ((\datapath|output_4 [2])))) # (!\datapath|output_4 [3] & ((\datapath|output_4 [1] & ((\datapath|output_4 [0]) # (!\datapath|output_4 [2]))) # (!\datapath|output_4 [1] & 
// (!\datapath|output_4 [2] & \datapath|output_4 [0]))))

	.dataa(\datapath|output_4 [3]),
	.datab(\datapath|output_4 [1]),
	.datac(\datapath|output_4 [2]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h6D2C;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N19
cycloneii_lcell_ff \hex4[5]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux1~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[5]~reg0_regout ));

// Location: LCCOMB_X64_Y28_N16
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\datapath|output_4 [2] & ((\datapath|output_4 [3]) # ((!\datapath|output_4 [0]) # (!\datapath|output_4 [1])))) # (!\datapath|output_4 [2] & (\datapath|output_4 [3] $ ((\datapath|output_4 [1]))))

	.dataa(\datapath|output_4 [3]),
	.datab(\datapath|output_4 [1]),
	.datac(\datapath|output_4 [2]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hB6F6;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N17
cycloneii_lcell_ff \hex4[6]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex4[6]~reg0_regout ));

// Location: LCCOMB_X61_Y24_N16
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\datapath|output_4 [3] & ((\datapath|output_4 [2]) # ((\datapath|output_4 [1] & \datapath|output_4 [0]))))

	.dataa(\datapath|output_4 [1]),
	.datab(\datapath|output_4 [2]),
	.datac(\datapath|output_4 [3]),
	.datad(\datapath|output_4 [0]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hE0C0;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N13
cycloneii_lcell_ff \hex5[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\Mux7~0_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5[0]~reg0_regout ));

// Location: LCFF_X64_Y23_N13
cycloneii_lcell_ff \hex5[3]~reg0 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\Mux7~0_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5[3]~reg0_regout ));

// Location: LCFF_X61_Y23_N11
cycloneii_lcell_ff \hex5[4]~reg0 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\Mux7~0_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5[4]~reg0_regout ));

// Location: LCFF_X61_Y24_N5
cycloneii_lcell_ff \hex5[5]~reg0 (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\Mux7~0_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex5[5]~reg0_regout ));

// Location: LCFF_X63_Y26_N13
cycloneii_lcell_ff \controller|linha_ctrl[0] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|PC [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.s3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|linha_ctrl [0]));

// Location: LCFF_X63_Y26_N31
cycloneii_lcell_ff \controller|linha_ctrl[3] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|PC [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.s3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|linha_ctrl [3]));

// Location: LCFF_X63_Y26_N1
cycloneii_lcell_ff \controller|linha_ctrl[1] (
	.clk(!\clk~combout ),
	.datain(gnd),
	.sdata(\controller|PC [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|state.s3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controller|linha_ctrl [1]));

// Location: LCCOMB_X64_Y23_N8
cycloneii_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\controller|linha_ctrl [2] & (!\controller|linha_ctrl [0] & (\controller|linha_ctrl [3] $ (!\controller|linha_ctrl [1])))) # (!\controller|linha_ctrl [2] & (\controller|linha_ctrl [0] & (\controller|linha_ctrl [3] $ 
// (!\controller|linha_ctrl [1]))))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [0]),
	.datac(\controller|linha_ctrl [3]),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'h6006;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N9
cycloneii_lcell_ff \hex6[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux43~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6[0]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N6
cycloneii_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\controller|linha_ctrl [2] & ((\controller|linha_ctrl [0] & (\controller|linha_ctrl [3] $ (!\controller|linha_ctrl [1]))) # (!\controller|linha_ctrl [0] & (!\controller|linha_ctrl [3] & \controller|linha_ctrl [1]))))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [0]),
	.datac(\controller|linha_ctrl [3]),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'h8208;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N7
cycloneii_lcell_ff \hex6[1]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux42~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6[1]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N16
cycloneii_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (!\controller|linha_ctrl [0] & ((\controller|linha_ctrl [2] & (\controller|linha_ctrl [3] & !\controller|linha_ctrl [1])) # (!\controller|linha_ctrl [2] & (!\controller|linha_ctrl [3] & \controller|linha_ctrl [1]))))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [0]),
	.datac(\controller|linha_ctrl [3]),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'h0120;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N17
cycloneii_lcell_ff \hex6[2]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux41~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6[2]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N4
cycloneii_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (\controller|linha_ctrl [2] & ((\controller|linha_ctrl [0] & (!\controller|linha_ctrl [3] & \controller|linha_ctrl [1])) # (!\controller|linha_ctrl [0] & (\controller|linha_ctrl [3] $ (!\controller|linha_ctrl [1]))))) # 
// (!\controller|linha_ctrl [2] & (\controller|linha_ctrl [0] & (\controller|linha_ctrl [3] $ (!\controller|linha_ctrl [1]))))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [0]),
	.datac(\controller|linha_ctrl [3]),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'h6806;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N5
cycloneii_lcell_ff \hex6[3]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux40~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6[3]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N22
cycloneii_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = (\controller|linha_ctrl [0]) # ((\controller|linha_ctrl [2] & (\controller|linha_ctrl [3] $ (!\controller|linha_ctrl [1]))))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [0]),
	.datac(\controller|linha_ctrl [3]),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~0 .lut_mask = 16'hECCE;
defparam \Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N23
cycloneii_lcell_ff \hex6[4]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux39~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6[4]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N28
cycloneii_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\controller|linha_ctrl [2] & ((\controller|linha_ctrl [3] & ((!\controller|linha_ctrl [1]))) # (!\controller|linha_ctrl [3] & (\controller|linha_ctrl [0] & \controller|linha_ctrl [1])))) # (!\controller|linha_ctrl [2] & 
// ((\controller|linha_ctrl [0] & ((\controller|linha_ctrl [1]) # (!\controller|linha_ctrl [3]))) # (!\controller|linha_ctrl [0] & (!\controller|linha_ctrl [3] & \controller|linha_ctrl [1]))))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [0]),
	.datac(\controller|linha_ctrl [3]),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'h4DA4;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N29
cycloneii_lcell_ff \hex6[5]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux38~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6[5]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N18
cycloneii_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (\controller|linha_ctrl [2] & (((\controller|linha_ctrl [3]) # (!\controller|linha_ctrl [1])) # (!\controller|linha_ctrl [0]))) # (!\controller|linha_ctrl [2] & ((\controller|linha_ctrl [3] $ (\controller|linha_ctrl [1]))))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [0]),
	.datac(\controller|linha_ctrl [3]),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~0 .lut_mask = 16'hA7FA;
defparam \Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y23_N19
cycloneii_lcell_ff \hex6[6]~reg0 (
	.clk(!\clk~combout ),
	.datain(\Mux37~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex6[6]~reg0_regout ));

// Location: LCCOMB_X64_Y23_N14
cycloneii_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = (\controller|linha_ctrl [3] & ((\controller|linha_ctrl [2]) # (\controller|linha_ctrl [1])))

	.dataa(\controller|linha_ctrl [2]),
	.datab(\controller|linha_ctrl [3]),
	.datac(vcc),
	.datad(\controller|linha_ctrl [1]),
	.cin(gnd),
	.combout(\Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~0 .lut_mask = 16'hCC88;
defparam \Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneii_lcell_comb \hex7[0]~reg0feeder (
// Equation(s):
// \hex7[0]~reg0feeder_combout  = \Mux36~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\hex7[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \hex7[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N23
cycloneii_lcell_ff \hex7[0]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex7[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7[0]~reg0_regout ));

// Location: LCCOMB_X61_Y24_N12
cycloneii_lcell_comb \hex7[3]~reg0feeder (
// Equation(s):
// \hex7[3]~reg0feeder_combout  = \Mux36~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\hex7[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \hex7[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N13
cycloneii_lcell_ff \hex7[3]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex7[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7[3]~reg0_regout ));

// Location: LCCOMB_X61_Y24_N10
cycloneii_lcell_comb \hex7[4]~reg0feeder (
// Equation(s):
// \hex7[4]~reg0feeder_combout  = \Mux36~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\hex7[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \hex7[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N11
cycloneii_lcell_ff \hex7[4]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex7[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7[4]~reg0_regout ));

// Location: LCCOMB_X62_Y25_N4
cycloneii_lcell_comb \hex7[5]~reg0feeder (
// Equation(s):
// \hex7[5]~reg0feeder_combout  = \Mux36~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\hex7[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hex7[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \hex7[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N5
cycloneii_lcell_ff \hex7[5]~reg0 (
	.clk(!\clk~combout ),
	.datain(\hex7[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hex7[5]~reg0_regout ));

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[0]~I (
	.datain(\output[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [0]));
// synopsys translate_off
defparam \output[0]~I .input_async_reset = "none";
defparam \output[0]~I .input_power_up = "low";
defparam \output[0]~I .input_register_mode = "none";
defparam \output[0]~I .input_sync_reset = "none";
defparam \output[0]~I .oe_async_reset = "none";
defparam \output[0]~I .oe_power_up = "low";
defparam \output[0]~I .oe_register_mode = "none";
defparam \output[0]~I .oe_sync_reset = "none";
defparam \output[0]~I .operation_mode = "output";
defparam \output[0]~I .output_async_reset = "none";
defparam \output[0]~I .output_power_up = "low";
defparam \output[0]~I .output_register_mode = "none";
defparam \output[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[1]~I (
	.datain(\output[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [1]));
// synopsys translate_off
defparam \output[1]~I .input_async_reset = "none";
defparam \output[1]~I .input_power_up = "low";
defparam \output[1]~I .input_register_mode = "none";
defparam \output[1]~I .input_sync_reset = "none";
defparam \output[1]~I .oe_async_reset = "none";
defparam \output[1]~I .oe_power_up = "low";
defparam \output[1]~I .oe_register_mode = "none";
defparam \output[1]~I .oe_sync_reset = "none";
defparam \output[1]~I .operation_mode = "output";
defparam \output[1]~I .output_async_reset = "none";
defparam \output[1]~I .output_power_up = "low";
defparam \output[1]~I .output_register_mode = "none";
defparam \output[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[2]~I (
	.datain(\output[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [2]));
// synopsys translate_off
defparam \output[2]~I .input_async_reset = "none";
defparam \output[2]~I .input_power_up = "low";
defparam \output[2]~I .input_register_mode = "none";
defparam \output[2]~I .input_sync_reset = "none";
defparam \output[2]~I .oe_async_reset = "none";
defparam \output[2]~I .oe_power_up = "low";
defparam \output[2]~I .oe_register_mode = "none";
defparam \output[2]~I .oe_sync_reset = "none";
defparam \output[2]~I .operation_mode = "output";
defparam \output[2]~I .output_async_reset = "none";
defparam \output[2]~I .output_power_up = "low";
defparam \output[2]~I .output_register_mode = "none";
defparam \output[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[3]~I (
	.datain(\output[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [3]));
// synopsys translate_off
defparam \output[3]~I .input_async_reset = "none";
defparam \output[3]~I .input_power_up = "low";
defparam \output[3]~I .input_register_mode = "none";
defparam \output[3]~I .input_sync_reset = "none";
defparam \output[3]~I .oe_async_reset = "none";
defparam \output[3]~I .oe_power_up = "low";
defparam \output[3]~I .oe_register_mode = "none";
defparam \output[3]~I .oe_sync_reset = "none";
defparam \output[3]~I .operation_mode = "output";
defparam \output[3]~I .output_async_reset = "none";
defparam \output[3]~I .output_power_up = "low";
defparam \output[3]~I .output_register_mode = "none";
defparam \output[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[0]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[0]));
// synopsys translate_off
defparam \hex0[0]~I .input_async_reset = "none";
defparam \hex0[0]~I .input_power_up = "low";
defparam \hex0[0]~I .input_register_mode = "none";
defparam \hex0[0]~I .input_sync_reset = "none";
defparam \hex0[0]~I .oe_async_reset = "none";
defparam \hex0[0]~I .oe_power_up = "low";
defparam \hex0[0]~I .oe_register_mode = "none";
defparam \hex0[0]~I .oe_sync_reset = "none";
defparam \hex0[0]~I .operation_mode = "output";
defparam \hex0[0]~I .output_async_reset = "none";
defparam \hex0[0]~I .output_power_up = "low";
defparam \hex0[0]~I .output_register_mode = "none";
defparam \hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[1]));
// synopsys translate_off
defparam \hex0[1]~I .input_async_reset = "none";
defparam \hex0[1]~I .input_power_up = "low";
defparam \hex0[1]~I .input_register_mode = "none";
defparam \hex0[1]~I .input_sync_reset = "none";
defparam \hex0[1]~I .oe_async_reset = "none";
defparam \hex0[1]~I .oe_power_up = "low";
defparam \hex0[1]~I .oe_register_mode = "none";
defparam \hex0[1]~I .oe_sync_reset = "none";
defparam \hex0[1]~I .operation_mode = "output";
defparam \hex0[1]~I .output_async_reset = "none";
defparam \hex0[1]~I .output_power_up = "low";
defparam \hex0[1]~I .output_register_mode = "none";
defparam \hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[2]));
// synopsys translate_off
defparam \hex0[2]~I .input_async_reset = "none";
defparam \hex0[2]~I .input_power_up = "low";
defparam \hex0[2]~I .input_register_mode = "none";
defparam \hex0[2]~I .input_sync_reset = "none";
defparam \hex0[2]~I .oe_async_reset = "none";
defparam \hex0[2]~I .oe_power_up = "low";
defparam \hex0[2]~I .oe_register_mode = "none";
defparam \hex0[2]~I .oe_sync_reset = "none";
defparam \hex0[2]~I .operation_mode = "output";
defparam \hex0[2]~I .output_async_reset = "none";
defparam \hex0[2]~I .output_power_up = "low";
defparam \hex0[2]~I .output_register_mode = "none";
defparam \hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[3]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[3]));
// synopsys translate_off
defparam \hex0[3]~I .input_async_reset = "none";
defparam \hex0[3]~I .input_power_up = "low";
defparam \hex0[3]~I .input_register_mode = "none";
defparam \hex0[3]~I .input_sync_reset = "none";
defparam \hex0[3]~I .oe_async_reset = "none";
defparam \hex0[3]~I .oe_power_up = "low";
defparam \hex0[3]~I .oe_register_mode = "none";
defparam \hex0[3]~I .oe_sync_reset = "none";
defparam \hex0[3]~I .operation_mode = "output";
defparam \hex0[3]~I .output_async_reset = "none";
defparam \hex0[3]~I .output_power_up = "low";
defparam \hex0[3]~I .output_register_mode = "none";
defparam \hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[4]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[4]));
// synopsys translate_off
defparam \hex0[4]~I .input_async_reset = "none";
defparam \hex0[4]~I .input_power_up = "low";
defparam \hex0[4]~I .input_register_mode = "none";
defparam \hex0[4]~I .input_sync_reset = "none";
defparam \hex0[4]~I .oe_async_reset = "none";
defparam \hex0[4]~I .oe_power_up = "low";
defparam \hex0[4]~I .oe_register_mode = "none";
defparam \hex0[4]~I .oe_sync_reset = "none";
defparam \hex0[4]~I .operation_mode = "output";
defparam \hex0[4]~I .output_async_reset = "none";
defparam \hex0[4]~I .output_power_up = "low";
defparam \hex0[4]~I .output_register_mode = "none";
defparam \hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[5]~I (
	.datain(\hex0[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[5]));
// synopsys translate_off
defparam \hex0[5]~I .input_async_reset = "none";
defparam \hex0[5]~I .input_power_up = "low";
defparam \hex0[5]~I .input_register_mode = "none";
defparam \hex0[5]~I .input_sync_reset = "none";
defparam \hex0[5]~I .oe_async_reset = "none";
defparam \hex0[5]~I .oe_power_up = "low";
defparam \hex0[5]~I .oe_register_mode = "none";
defparam \hex0[5]~I .oe_sync_reset = "none";
defparam \hex0[5]~I .operation_mode = "output";
defparam \hex0[5]~I .output_async_reset = "none";
defparam \hex0[5]~I .output_power_up = "low";
defparam \hex0[5]~I .output_register_mode = "none";
defparam \hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[6]));
// synopsys translate_off
defparam \hex0[6]~I .input_async_reset = "none";
defparam \hex0[6]~I .input_power_up = "low";
defparam \hex0[6]~I .input_register_mode = "none";
defparam \hex0[6]~I .input_sync_reset = "none";
defparam \hex0[6]~I .oe_async_reset = "none";
defparam \hex0[6]~I .oe_power_up = "low";
defparam \hex0[6]~I .oe_register_mode = "none";
defparam \hex0[6]~I .oe_sync_reset = "none";
defparam \hex0[6]~I .operation_mode = "output";
defparam \hex0[6]~I .output_async_reset = "none";
defparam \hex0[6]~I .output_power_up = "low";
defparam \hex0[6]~I .output_register_mode = "none";
defparam \hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[0]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[3]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[4]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[5]~I (
	.datain(\hex1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[0]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[3]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[4]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[5]~I (
	.datain(\hex2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[0]~I (
	.datain(\hex3[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[0]));
// synopsys translate_off
defparam \hex3[0]~I .input_async_reset = "none";
defparam \hex3[0]~I .input_power_up = "low";
defparam \hex3[0]~I .input_register_mode = "none";
defparam \hex3[0]~I .input_sync_reset = "none";
defparam \hex3[0]~I .oe_async_reset = "none";
defparam \hex3[0]~I .oe_power_up = "low";
defparam \hex3[0]~I .oe_register_mode = "none";
defparam \hex3[0]~I .oe_sync_reset = "none";
defparam \hex3[0]~I .operation_mode = "output";
defparam \hex3[0]~I .output_async_reset = "none";
defparam \hex3[0]~I .output_power_up = "low";
defparam \hex3[0]~I .output_register_mode = "none";
defparam \hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[1]));
// synopsys translate_off
defparam \hex3[1]~I .input_async_reset = "none";
defparam \hex3[1]~I .input_power_up = "low";
defparam \hex3[1]~I .input_register_mode = "none";
defparam \hex3[1]~I .input_sync_reset = "none";
defparam \hex3[1]~I .oe_async_reset = "none";
defparam \hex3[1]~I .oe_power_up = "low";
defparam \hex3[1]~I .oe_register_mode = "none";
defparam \hex3[1]~I .oe_sync_reset = "none";
defparam \hex3[1]~I .operation_mode = "output";
defparam \hex3[1]~I .output_async_reset = "none";
defparam \hex3[1]~I .output_power_up = "low";
defparam \hex3[1]~I .output_register_mode = "none";
defparam \hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[2]));
// synopsys translate_off
defparam \hex3[2]~I .input_async_reset = "none";
defparam \hex3[2]~I .input_power_up = "low";
defparam \hex3[2]~I .input_register_mode = "none";
defparam \hex3[2]~I .input_sync_reset = "none";
defparam \hex3[2]~I .oe_async_reset = "none";
defparam \hex3[2]~I .oe_power_up = "low";
defparam \hex3[2]~I .oe_register_mode = "none";
defparam \hex3[2]~I .oe_sync_reset = "none";
defparam \hex3[2]~I .operation_mode = "output";
defparam \hex3[2]~I .output_async_reset = "none";
defparam \hex3[2]~I .output_power_up = "low";
defparam \hex3[2]~I .output_register_mode = "none";
defparam \hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[3]~I (
	.datain(\hex3[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[3]));
// synopsys translate_off
defparam \hex3[3]~I .input_async_reset = "none";
defparam \hex3[3]~I .input_power_up = "low";
defparam \hex3[3]~I .input_register_mode = "none";
defparam \hex3[3]~I .input_sync_reset = "none";
defparam \hex3[3]~I .oe_async_reset = "none";
defparam \hex3[3]~I .oe_power_up = "low";
defparam \hex3[3]~I .oe_register_mode = "none";
defparam \hex3[3]~I .oe_sync_reset = "none";
defparam \hex3[3]~I .operation_mode = "output";
defparam \hex3[3]~I .output_async_reset = "none";
defparam \hex3[3]~I .output_power_up = "low";
defparam \hex3[3]~I .output_register_mode = "none";
defparam \hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[4]~I (
	.datain(\hex3[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[4]));
// synopsys translate_off
defparam \hex3[4]~I .input_async_reset = "none";
defparam \hex3[4]~I .input_power_up = "low";
defparam \hex3[4]~I .input_register_mode = "none";
defparam \hex3[4]~I .input_sync_reset = "none";
defparam \hex3[4]~I .oe_async_reset = "none";
defparam \hex3[4]~I .oe_power_up = "low";
defparam \hex3[4]~I .oe_register_mode = "none";
defparam \hex3[4]~I .oe_sync_reset = "none";
defparam \hex3[4]~I .operation_mode = "output";
defparam \hex3[4]~I .output_async_reset = "none";
defparam \hex3[4]~I .output_power_up = "low";
defparam \hex3[4]~I .output_register_mode = "none";
defparam \hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[5]~I (
	.datain(\hex3[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[5]));
// synopsys translate_off
defparam \hex3[5]~I .input_async_reset = "none";
defparam \hex3[5]~I .input_power_up = "low";
defparam \hex3[5]~I .input_register_mode = "none";
defparam \hex3[5]~I .input_sync_reset = "none";
defparam \hex3[5]~I .oe_async_reset = "none";
defparam \hex3[5]~I .oe_power_up = "low";
defparam \hex3[5]~I .oe_register_mode = "none";
defparam \hex3[5]~I .oe_sync_reset = "none";
defparam \hex3[5]~I .operation_mode = "output";
defparam \hex3[5]~I .output_async_reset = "none";
defparam \hex3[5]~I .output_power_up = "low";
defparam \hex3[5]~I .output_register_mode = "none";
defparam \hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[6]));
// synopsys translate_off
defparam \hex3[6]~I .input_async_reset = "none";
defparam \hex3[6]~I .input_power_up = "low";
defparam \hex3[6]~I .input_register_mode = "none";
defparam \hex3[6]~I .input_sync_reset = "none";
defparam \hex3[6]~I .oe_async_reset = "none";
defparam \hex3[6]~I .oe_power_up = "low";
defparam \hex3[6]~I .oe_register_mode = "none";
defparam \hex3[6]~I .oe_sync_reset = "none";
defparam \hex3[6]~I .operation_mode = "output";
defparam \hex3[6]~I .output_async_reset = "none";
defparam \hex3[6]~I .output_power_up = "low";
defparam \hex3[6]~I .output_register_mode = "none";
defparam \hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[0]~I (
	.datain(\hex4[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[0]));
// synopsys translate_off
defparam \hex4[0]~I .input_async_reset = "none";
defparam \hex4[0]~I .input_power_up = "low";
defparam \hex4[0]~I .input_register_mode = "none";
defparam \hex4[0]~I .input_sync_reset = "none";
defparam \hex4[0]~I .oe_async_reset = "none";
defparam \hex4[0]~I .oe_power_up = "low";
defparam \hex4[0]~I .oe_register_mode = "none";
defparam \hex4[0]~I .oe_sync_reset = "none";
defparam \hex4[0]~I .operation_mode = "output";
defparam \hex4[0]~I .output_async_reset = "none";
defparam \hex4[0]~I .output_power_up = "low";
defparam \hex4[0]~I .output_register_mode = "none";
defparam \hex4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[1]~I (
	.datain(\hex4[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[1]));
// synopsys translate_off
defparam \hex4[1]~I .input_async_reset = "none";
defparam \hex4[1]~I .input_power_up = "low";
defparam \hex4[1]~I .input_register_mode = "none";
defparam \hex4[1]~I .input_sync_reset = "none";
defparam \hex4[1]~I .oe_async_reset = "none";
defparam \hex4[1]~I .oe_power_up = "low";
defparam \hex4[1]~I .oe_register_mode = "none";
defparam \hex4[1]~I .oe_sync_reset = "none";
defparam \hex4[1]~I .operation_mode = "output";
defparam \hex4[1]~I .output_async_reset = "none";
defparam \hex4[1]~I .output_power_up = "low";
defparam \hex4[1]~I .output_register_mode = "none";
defparam \hex4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[2]~I (
	.datain(\hex4[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[2]));
// synopsys translate_off
defparam \hex4[2]~I .input_async_reset = "none";
defparam \hex4[2]~I .input_power_up = "low";
defparam \hex4[2]~I .input_register_mode = "none";
defparam \hex4[2]~I .input_sync_reset = "none";
defparam \hex4[2]~I .oe_async_reset = "none";
defparam \hex4[2]~I .oe_power_up = "low";
defparam \hex4[2]~I .oe_register_mode = "none";
defparam \hex4[2]~I .oe_sync_reset = "none";
defparam \hex4[2]~I .operation_mode = "output";
defparam \hex4[2]~I .output_async_reset = "none";
defparam \hex4[2]~I .output_power_up = "low";
defparam \hex4[2]~I .output_register_mode = "none";
defparam \hex4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[3]~I (
	.datain(\hex4[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[3]));
// synopsys translate_off
defparam \hex4[3]~I .input_async_reset = "none";
defparam \hex4[3]~I .input_power_up = "low";
defparam \hex4[3]~I .input_register_mode = "none";
defparam \hex4[3]~I .input_sync_reset = "none";
defparam \hex4[3]~I .oe_async_reset = "none";
defparam \hex4[3]~I .oe_power_up = "low";
defparam \hex4[3]~I .oe_register_mode = "none";
defparam \hex4[3]~I .oe_sync_reset = "none";
defparam \hex4[3]~I .operation_mode = "output";
defparam \hex4[3]~I .output_async_reset = "none";
defparam \hex4[3]~I .output_power_up = "low";
defparam \hex4[3]~I .output_register_mode = "none";
defparam \hex4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[4]~I (
	.datain(\hex4[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[4]));
// synopsys translate_off
defparam \hex4[4]~I .input_async_reset = "none";
defparam \hex4[4]~I .input_power_up = "low";
defparam \hex4[4]~I .input_register_mode = "none";
defparam \hex4[4]~I .input_sync_reset = "none";
defparam \hex4[4]~I .oe_async_reset = "none";
defparam \hex4[4]~I .oe_power_up = "low";
defparam \hex4[4]~I .oe_register_mode = "none";
defparam \hex4[4]~I .oe_sync_reset = "none";
defparam \hex4[4]~I .operation_mode = "output";
defparam \hex4[4]~I .output_async_reset = "none";
defparam \hex4[4]~I .output_power_up = "low";
defparam \hex4[4]~I .output_register_mode = "none";
defparam \hex4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[5]~I (
	.datain(\hex4[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[5]));
// synopsys translate_off
defparam \hex4[5]~I .input_async_reset = "none";
defparam \hex4[5]~I .input_power_up = "low";
defparam \hex4[5]~I .input_register_mode = "none";
defparam \hex4[5]~I .input_sync_reset = "none";
defparam \hex4[5]~I .oe_async_reset = "none";
defparam \hex4[5]~I .oe_power_up = "low";
defparam \hex4[5]~I .oe_register_mode = "none";
defparam \hex4[5]~I .oe_sync_reset = "none";
defparam \hex4[5]~I .operation_mode = "output";
defparam \hex4[5]~I .output_async_reset = "none";
defparam \hex4[5]~I .output_power_up = "low";
defparam \hex4[5]~I .output_register_mode = "none";
defparam \hex4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex4[6]~I (
	.datain(!\hex4[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex4[6]));
// synopsys translate_off
defparam \hex4[6]~I .input_async_reset = "none";
defparam \hex4[6]~I .input_power_up = "low";
defparam \hex4[6]~I .input_register_mode = "none";
defparam \hex4[6]~I .input_sync_reset = "none";
defparam \hex4[6]~I .oe_async_reset = "none";
defparam \hex4[6]~I .oe_power_up = "low";
defparam \hex4[6]~I .oe_register_mode = "none";
defparam \hex4[6]~I .oe_sync_reset = "none";
defparam \hex4[6]~I .operation_mode = "output";
defparam \hex4[6]~I .output_async_reset = "none";
defparam \hex4[6]~I .output_power_up = "low";
defparam \hex4[6]~I .output_register_mode = "none";
defparam \hex4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[0]~I (
	.datain(\hex5[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[0]));
// synopsys translate_off
defparam \hex5[0]~I .input_async_reset = "none";
defparam \hex5[0]~I .input_power_up = "low";
defparam \hex5[0]~I .input_register_mode = "none";
defparam \hex5[0]~I .input_sync_reset = "none";
defparam \hex5[0]~I .oe_async_reset = "none";
defparam \hex5[0]~I .oe_power_up = "low";
defparam \hex5[0]~I .oe_register_mode = "none";
defparam \hex5[0]~I .oe_sync_reset = "none";
defparam \hex5[0]~I .operation_mode = "output";
defparam \hex5[0]~I .output_async_reset = "none";
defparam \hex5[0]~I .output_power_up = "low";
defparam \hex5[0]~I .output_register_mode = "none";
defparam \hex5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[1]));
// synopsys translate_off
defparam \hex5[1]~I .input_async_reset = "none";
defparam \hex5[1]~I .input_power_up = "low";
defparam \hex5[1]~I .input_register_mode = "none";
defparam \hex5[1]~I .input_sync_reset = "none";
defparam \hex5[1]~I .oe_async_reset = "none";
defparam \hex5[1]~I .oe_power_up = "low";
defparam \hex5[1]~I .oe_register_mode = "none";
defparam \hex5[1]~I .oe_sync_reset = "none";
defparam \hex5[1]~I .operation_mode = "output";
defparam \hex5[1]~I .output_async_reset = "none";
defparam \hex5[1]~I .output_power_up = "low";
defparam \hex5[1]~I .output_register_mode = "none";
defparam \hex5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[2]));
// synopsys translate_off
defparam \hex5[2]~I .input_async_reset = "none";
defparam \hex5[2]~I .input_power_up = "low";
defparam \hex5[2]~I .input_register_mode = "none";
defparam \hex5[2]~I .input_sync_reset = "none";
defparam \hex5[2]~I .oe_async_reset = "none";
defparam \hex5[2]~I .oe_power_up = "low";
defparam \hex5[2]~I .oe_register_mode = "none";
defparam \hex5[2]~I .oe_sync_reset = "none";
defparam \hex5[2]~I .operation_mode = "output";
defparam \hex5[2]~I .output_async_reset = "none";
defparam \hex5[2]~I .output_power_up = "low";
defparam \hex5[2]~I .output_register_mode = "none";
defparam \hex5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[3]~I (
	.datain(\hex5[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[3]));
// synopsys translate_off
defparam \hex5[3]~I .input_async_reset = "none";
defparam \hex5[3]~I .input_power_up = "low";
defparam \hex5[3]~I .input_register_mode = "none";
defparam \hex5[3]~I .input_sync_reset = "none";
defparam \hex5[3]~I .oe_async_reset = "none";
defparam \hex5[3]~I .oe_power_up = "low";
defparam \hex5[3]~I .oe_register_mode = "none";
defparam \hex5[3]~I .oe_sync_reset = "none";
defparam \hex5[3]~I .operation_mode = "output";
defparam \hex5[3]~I .output_async_reset = "none";
defparam \hex5[3]~I .output_power_up = "low";
defparam \hex5[3]~I .output_register_mode = "none";
defparam \hex5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[4]~I (
	.datain(\hex5[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[4]));
// synopsys translate_off
defparam \hex5[4]~I .input_async_reset = "none";
defparam \hex5[4]~I .input_power_up = "low";
defparam \hex5[4]~I .input_register_mode = "none";
defparam \hex5[4]~I .input_sync_reset = "none";
defparam \hex5[4]~I .oe_async_reset = "none";
defparam \hex5[4]~I .oe_power_up = "low";
defparam \hex5[4]~I .oe_register_mode = "none";
defparam \hex5[4]~I .oe_sync_reset = "none";
defparam \hex5[4]~I .operation_mode = "output";
defparam \hex5[4]~I .output_async_reset = "none";
defparam \hex5[4]~I .output_power_up = "low";
defparam \hex5[4]~I .output_register_mode = "none";
defparam \hex5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[5]~I (
	.datain(\hex5[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[5]));
// synopsys translate_off
defparam \hex5[5]~I .input_async_reset = "none";
defparam \hex5[5]~I .input_power_up = "low";
defparam \hex5[5]~I .input_register_mode = "none";
defparam \hex5[5]~I .input_sync_reset = "none";
defparam \hex5[5]~I .oe_async_reset = "none";
defparam \hex5[5]~I .oe_power_up = "low";
defparam \hex5[5]~I .oe_register_mode = "none";
defparam \hex5[5]~I .oe_sync_reset = "none";
defparam \hex5[5]~I .operation_mode = "output";
defparam \hex5[5]~I .output_async_reset = "none";
defparam \hex5[5]~I .output_power_up = "low";
defparam \hex5[5]~I .output_register_mode = "none";
defparam \hex5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex5[6]));
// synopsys translate_off
defparam \hex5[6]~I .input_async_reset = "none";
defparam \hex5[6]~I .input_power_up = "low";
defparam \hex5[6]~I .input_register_mode = "none";
defparam \hex5[6]~I .input_sync_reset = "none";
defparam \hex5[6]~I .oe_async_reset = "none";
defparam \hex5[6]~I .oe_power_up = "low";
defparam \hex5[6]~I .oe_register_mode = "none";
defparam \hex5[6]~I .oe_sync_reset = "none";
defparam \hex5[6]~I .operation_mode = "output";
defparam \hex5[6]~I .output_async_reset = "none";
defparam \hex5[6]~I .output_power_up = "low";
defparam \hex5[6]~I .output_register_mode = "none";
defparam \hex5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[0]~I (
	.datain(\hex6[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[0]));
// synopsys translate_off
defparam \hex6[0]~I .input_async_reset = "none";
defparam \hex6[0]~I .input_power_up = "low";
defparam \hex6[0]~I .input_register_mode = "none";
defparam \hex6[0]~I .input_sync_reset = "none";
defparam \hex6[0]~I .oe_async_reset = "none";
defparam \hex6[0]~I .oe_power_up = "low";
defparam \hex6[0]~I .oe_register_mode = "none";
defparam \hex6[0]~I .oe_sync_reset = "none";
defparam \hex6[0]~I .operation_mode = "output";
defparam \hex6[0]~I .output_async_reset = "none";
defparam \hex6[0]~I .output_power_up = "low";
defparam \hex6[0]~I .output_register_mode = "none";
defparam \hex6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[1]~I (
	.datain(\hex6[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[1]));
// synopsys translate_off
defparam \hex6[1]~I .input_async_reset = "none";
defparam \hex6[1]~I .input_power_up = "low";
defparam \hex6[1]~I .input_register_mode = "none";
defparam \hex6[1]~I .input_sync_reset = "none";
defparam \hex6[1]~I .oe_async_reset = "none";
defparam \hex6[1]~I .oe_power_up = "low";
defparam \hex6[1]~I .oe_register_mode = "none";
defparam \hex6[1]~I .oe_sync_reset = "none";
defparam \hex6[1]~I .operation_mode = "output";
defparam \hex6[1]~I .output_async_reset = "none";
defparam \hex6[1]~I .output_power_up = "low";
defparam \hex6[1]~I .output_register_mode = "none";
defparam \hex6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[2]~I (
	.datain(\hex6[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[2]));
// synopsys translate_off
defparam \hex6[2]~I .input_async_reset = "none";
defparam \hex6[2]~I .input_power_up = "low";
defparam \hex6[2]~I .input_register_mode = "none";
defparam \hex6[2]~I .input_sync_reset = "none";
defparam \hex6[2]~I .oe_async_reset = "none";
defparam \hex6[2]~I .oe_power_up = "low";
defparam \hex6[2]~I .oe_register_mode = "none";
defparam \hex6[2]~I .oe_sync_reset = "none";
defparam \hex6[2]~I .operation_mode = "output";
defparam \hex6[2]~I .output_async_reset = "none";
defparam \hex6[2]~I .output_power_up = "low";
defparam \hex6[2]~I .output_register_mode = "none";
defparam \hex6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[3]~I (
	.datain(\hex6[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[3]));
// synopsys translate_off
defparam \hex6[3]~I .input_async_reset = "none";
defparam \hex6[3]~I .input_power_up = "low";
defparam \hex6[3]~I .input_register_mode = "none";
defparam \hex6[3]~I .input_sync_reset = "none";
defparam \hex6[3]~I .oe_async_reset = "none";
defparam \hex6[3]~I .oe_power_up = "low";
defparam \hex6[3]~I .oe_register_mode = "none";
defparam \hex6[3]~I .oe_sync_reset = "none";
defparam \hex6[3]~I .operation_mode = "output";
defparam \hex6[3]~I .output_async_reset = "none";
defparam \hex6[3]~I .output_power_up = "low";
defparam \hex6[3]~I .output_register_mode = "none";
defparam \hex6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[4]~I (
	.datain(\hex6[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[4]));
// synopsys translate_off
defparam \hex6[4]~I .input_async_reset = "none";
defparam \hex6[4]~I .input_power_up = "low";
defparam \hex6[4]~I .input_register_mode = "none";
defparam \hex6[4]~I .input_sync_reset = "none";
defparam \hex6[4]~I .oe_async_reset = "none";
defparam \hex6[4]~I .oe_power_up = "low";
defparam \hex6[4]~I .oe_register_mode = "none";
defparam \hex6[4]~I .oe_sync_reset = "none";
defparam \hex6[4]~I .operation_mode = "output";
defparam \hex6[4]~I .output_async_reset = "none";
defparam \hex6[4]~I .output_power_up = "low";
defparam \hex6[4]~I .output_register_mode = "none";
defparam \hex6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[5]~I (
	.datain(\hex6[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[5]));
// synopsys translate_off
defparam \hex6[5]~I .input_async_reset = "none";
defparam \hex6[5]~I .input_power_up = "low";
defparam \hex6[5]~I .input_register_mode = "none";
defparam \hex6[5]~I .input_sync_reset = "none";
defparam \hex6[5]~I .oe_async_reset = "none";
defparam \hex6[5]~I .oe_power_up = "low";
defparam \hex6[5]~I .oe_register_mode = "none";
defparam \hex6[5]~I .oe_sync_reset = "none";
defparam \hex6[5]~I .operation_mode = "output";
defparam \hex6[5]~I .output_async_reset = "none";
defparam \hex6[5]~I .output_power_up = "low";
defparam \hex6[5]~I .output_register_mode = "none";
defparam \hex6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex6[6]~I (
	.datain(!\hex6[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex6[6]));
// synopsys translate_off
defparam \hex6[6]~I .input_async_reset = "none";
defparam \hex6[6]~I .input_power_up = "low";
defparam \hex6[6]~I .input_register_mode = "none";
defparam \hex6[6]~I .input_sync_reset = "none";
defparam \hex6[6]~I .oe_async_reset = "none";
defparam \hex6[6]~I .oe_power_up = "low";
defparam \hex6[6]~I .oe_register_mode = "none";
defparam \hex6[6]~I .oe_sync_reset = "none";
defparam \hex6[6]~I .operation_mode = "output";
defparam \hex6[6]~I .output_async_reset = "none";
defparam \hex6[6]~I .output_power_up = "low";
defparam \hex6[6]~I .output_register_mode = "none";
defparam \hex6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[0]~I (
	.datain(\hex7[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[0]));
// synopsys translate_off
defparam \hex7[0]~I .input_async_reset = "none";
defparam \hex7[0]~I .input_power_up = "low";
defparam \hex7[0]~I .input_register_mode = "none";
defparam \hex7[0]~I .input_sync_reset = "none";
defparam \hex7[0]~I .oe_async_reset = "none";
defparam \hex7[0]~I .oe_power_up = "low";
defparam \hex7[0]~I .oe_register_mode = "none";
defparam \hex7[0]~I .oe_sync_reset = "none";
defparam \hex7[0]~I .operation_mode = "output";
defparam \hex7[0]~I .output_async_reset = "none";
defparam \hex7[0]~I .output_power_up = "low";
defparam \hex7[0]~I .output_register_mode = "none";
defparam \hex7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[1]));
// synopsys translate_off
defparam \hex7[1]~I .input_async_reset = "none";
defparam \hex7[1]~I .input_power_up = "low";
defparam \hex7[1]~I .input_register_mode = "none";
defparam \hex7[1]~I .input_sync_reset = "none";
defparam \hex7[1]~I .oe_async_reset = "none";
defparam \hex7[1]~I .oe_power_up = "low";
defparam \hex7[1]~I .oe_register_mode = "none";
defparam \hex7[1]~I .oe_sync_reset = "none";
defparam \hex7[1]~I .operation_mode = "output";
defparam \hex7[1]~I .output_async_reset = "none";
defparam \hex7[1]~I .output_power_up = "low";
defparam \hex7[1]~I .output_register_mode = "none";
defparam \hex7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[2]));
// synopsys translate_off
defparam \hex7[2]~I .input_async_reset = "none";
defparam \hex7[2]~I .input_power_up = "low";
defparam \hex7[2]~I .input_register_mode = "none";
defparam \hex7[2]~I .input_sync_reset = "none";
defparam \hex7[2]~I .oe_async_reset = "none";
defparam \hex7[2]~I .oe_power_up = "low";
defparam \hex7[2]~I .oe_register_mode = "none";
defparam \hex7[2]~I .oe_sync_reset = "none";
defparam \hex7[2]~I .operation_mode = "output";
defparam \hex7[2]~I .output_async_reset = "none";
defparam \hex7[2]~I .output_power_up = "low";
defparam \hex7[2]~I .output_register_mode = "none";
defparam \hex7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[3]~I (
	.datain(\hex7[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[3]));
// synopsys translate_off
defparam \hex7[3]~I .input_async_reset = "none";
defparam \hex7[3]~I .input_power_up = "low";
defparam \hex7[3]~I .input_register_mode = "none";
defparam \hex7[3]~I .input_sync_reset = "none";
defparam \hex7[3]~I .oe_async_reset = "none";
defparam \hex7[3]~I .oe_power_up = "low";
defparam \hex7[3]~I .oe_register_mode = "none";
defparam \hex7[3]~I .oe_sync_reset = "none";
defparam \hex7[3]~I .operation_mode = "output";
defparam \hex7[3]~I .output_async_reset = "none";
defparam \hex7[3]~I .output_power_up = "low";
defparam \hex7[3]~I .output_register_mode = "none";
defparam \hex7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[4]~I (
	.datain(\hex7[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[4]));
// synopsys translate_off
defparam \hex7[4]~I .input_async_reset = "none";
defparam \hex7[4]~I .input_power_up = "low";
defparam \hex7[4]~I .input_register_mode = "none";
defparam \hex7[4]~I .input_sync_reset = "none";
defparam \hex7[4]~I .oe_async_reset = "none";
defparam \hex7[4]~I .oe_power_up = "low";
defparam \hex7[4]~I .oe_register_mode = "none";
defparam \hex7[4]~I .oe_sync_reset = "none";
defparam \hex7[4]~I .operation_mode = "output";
defparam \hex7[4]~I .output_async_reset = "none";
defparam \hex7[4]~I .output_power_up = "low";
defparam \hex7[4]~I .output_register_mode = "none";
defparam \hex7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[5]~I (
	.datain(\hex7[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[5]));
// synopsys translate_off
defparam \hex7[5]~I .input_async_reset = "none";
defparam \hex7[5]~I .input_power_up = "low";
defparam \hex7[5]~I .input_register_mode = "none";
defparam \hex7[5]~I .input_sync_reset = "none";
defparam \hex7[5]~I .oe_async_reset = "none";
defparam \hex7[5]~I .oe_power_up = "low";
defparam \hex7[5]~I .oe_register_mode = "none";
defparam \hex7[5]~I .oe_sync_reset = "none";
defparam \hex7[5]~I .operation_mode = "output";
defparam \hex7[5]~I .output_async_reset = "none";
defparam \hex7[5]~I .output_power_up = "low";
defparam \hex7[5]~I .output_register_mode = "none";
defparam \hex7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex7[6]));
// synopsys translate_off
defparam \hex7[6]~I .input_async_reset = "none";
defparam \hex7[6]~I .input_power_up = "low";
defparam \hex7[6]~I .input_register_mode = "none";
defparam \hex7[6]~I .input_sync_reset = "none";
defparam \hex7[6]~I .oe_async_reset = "none";
defparam \hex7[6]~I .oe_power_up = "low";
defparam \hex7[6]~I .oe_register_mode = "none";
defparam \hex7[6]~I .oe_sync_reset = "none";
defparam \hex7[6]~I .operation_mode = "output";
defparam \hex7[6]~I .output_async_reset = "none";
defparam \hex7[6]~I .output_power_up = "low";
defparam \hex7[6]~I .output_register_mode = "none";
defparam \hex7[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
