
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000257                       # Number of seconds simulated
sim_ticks                                   256612500                       # Number of ticks simulated
final_tick                                  256612500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 212480                       # Simulator instruction rate (inst/s)
host_op_rate                                   214282                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13014160                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665888                       # Number of bytes of host memory used
host_seconds                                    19.72                       # Real time elapsed on the host
sim_insts                                     4189651                       # Number of instructions simulated
sim_ops                                       4225192                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         114496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             149696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2339                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         127445078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         446182474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4239856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1247016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            748210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            997613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1247016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1247016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             583354279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    127445078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4239856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       748210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1247016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133680160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        127445078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        446182474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4239856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1247016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           748210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           997613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1247016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1247016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            583354279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 149696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  149696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           47                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     256572500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    518.961404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   308.280194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.671863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           73     25.61%     25.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     14.74%     40.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      8.77%     49.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      3.86%     52.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      4.56%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.86%     61.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.40%     62.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.75%     64.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          101     35.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          285                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15706500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                59562750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6715.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25465.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       583.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    583.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2043                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     109693.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1406160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   767250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9508200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             16273920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             54268560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            102039750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              184263840                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.810034                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    171595000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      71765500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8268000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             16273920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59248935                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             97671000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              182536875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            731.885729                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    166105500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      79267000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  88319                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            86181                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2085                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               86396                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  83223                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.327376                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    809                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 117                       # Number of system calls
system.cpu0.numCycles                          513226                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            165246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1188308                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      88319                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             84032                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       303934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4289                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   151759                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1058                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            471332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.590976                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.507993                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  295892     62.78%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    3727      0.79%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    5908      1.25%     64.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1289      0.27%     65.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    7731      1.64%     66.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1325      0.28%     67.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5274      1.12%     68.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   68881     14.61%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   81305     17.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              471332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.172086                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.315370                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  146454                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               157286                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   153848                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                11903                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1841                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 880                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  315                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1209068                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1150                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1841                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  152033                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   5558                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8563                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   159981                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               143356                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1202595                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  4525                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 13310                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                121948                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1542131                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              5956958                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1984307                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1478746                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   63385                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               134                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           135                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    69746                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              279631                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              49725                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             2622                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             517                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1191013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                274                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1165560                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1858                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          40417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       150767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            85                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       471332                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.472907                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.800857                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             142819     30.30%     30.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              26813      5.69%     35.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              16623      3.53%     39.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              34807      7.38%     46.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             250270     53.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         471332                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5043    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               636554     54.61%     54.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              205026     17.59%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              275559     23.64%     95.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              48418      4.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1165560                       # Type of FU issued
system.cpu0.iq.rate                          2.271046                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       5043                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004327                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2809297                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1231730                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1159562                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1170575                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             132                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        10344                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1861                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1841                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   4495                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  549                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1191294                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              213                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               279631                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               49725                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               126                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    34                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  508                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1278                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          560                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1838                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1162748                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               273599                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2812                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      321880                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   81897                       # Number of branches executed
system.cpu0.iew.exec_stores                     48281                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.265567                       # Inst execution rate
system.cpu0.iew.wb_sent                       1160267                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1159590                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   982390                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1663854                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.259414                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.590430                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          40423                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1782                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       465668                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.471439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.028292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       188740     40.53%     40.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       100612     21.61%     62.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        18622      4.00%     66.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         7109      1.53%     67.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        13862      2.98%     70.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        38777      8.33%     78.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        17048      3.66%     82.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         7118      1.53%     84.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        73780     15.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       465668                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1121439                       # Number of instructions committed
system.cpu0.commit.committedOps               1150870                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        317151                       # Number of memory references committed
system.cpu0.commit.loads                       269287                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     81045                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1070328                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 290                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          628890     54.64%     54.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         204826     17.80%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         269287     23.40%     95.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         47864      4.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1150870                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                73780                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1582920                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2388258                       # The number of ROB writes
system.cpu0.timesIdled                            416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1121439                       # Number of Instructions Simulated
system.cpu0.committedOps                      1150870                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.457650                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.457650                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.185078                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.185078                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1899694                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1018575                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4301607                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  470169                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 324114                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             4384                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          866.719270                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             266685                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5408                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.313055                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         66991250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   866.719270                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.846406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.846406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          822                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           647373                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          647373                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       260490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         260490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         6006                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6006                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       266496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          266496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       266501                       # number of overall hits
system.cpu0.dcache.overall_hits::total         266501                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        12664                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12664                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        41706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41706                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        54370                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         54370                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        54370                       # number of overall misses
system.cpu0.dcache.overall_misses::total        54370                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    134035962                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    134035962                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2064590593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2064590593                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2198626555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2198626555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2198626555                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2198626555                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       273154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       273154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        47712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        47712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       320866                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       320866                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       320871                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       320871                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.046362                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046362                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.874120                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.874120                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.169448                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.169448                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.169445                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.169445                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10584.014687                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10584.014687                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49503.442982                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49503.442982                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 40438.229814                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40438.229814                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 40438.229814                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40438.229814                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          742                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.052632                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3596                       # number of writebacks
system.cpu0.dcache.writebacks::total             3596                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        10745                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10745                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        38173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        38173                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        48918                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        48918                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        48918                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        48918                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1919                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1919                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3533                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         5452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         5452                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5452                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     31552520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     31552520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    147635200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    147635200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    179187720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    179187720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    179187720                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    179187720                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.074048                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074048                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016992                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016992                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016991                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016991                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16442.167796                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16442.167796                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41787.489386                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41787.489386                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32866.419663                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32866.419663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32866.419663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32866.419663                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              225                       # number of replacements
system.cpu0.icache.tags.tagsinuse          321.319715                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             150963                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              608                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           248.294408                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   321.319715                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.627578                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.627578                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           304126                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          304126                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       150963                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         150963                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       150963                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          150963                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       150963                       # number of overall hits
system.cpu0.icache.overall_hits::total         150963                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          796                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          796                       # number of overall misses
system.cpu0.icache.overall_misses::total          796                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53786233                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53786233                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53786233                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53786233                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53786233                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53786233                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       151759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       151759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       151759                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       151759                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       151759                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       151759                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005245                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005245                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005245                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005245                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005245                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005245                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67570.644472                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67570.644472                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67570.644472                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67570.644472                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67570.644472                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67570.644472                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          672                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          224                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          186                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          186                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          186                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          610                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          610                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          610                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42173765                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42173765                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42173765                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42173765                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42173765                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42173765                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004020                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004020                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004020                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69137.319672                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69137.319672                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69137.319672                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69137.319672                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69137.319672                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69137.319672                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  77079                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            76581                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1173                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               74406                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  72802                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.844260                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    246                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          291836                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            140485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1064208                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      77079                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             73048                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       148117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2431                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   138556                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  360                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            289825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.682288                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.760172                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  145944     50.36%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1256      0.43%     50.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     161      0.06%     50.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     180      0.06%     50.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1168      0.40%     51.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     183      0.06%     51.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     176      0.06%     51.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   67598     23.32%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   73159     25.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              289825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.264118                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.646596                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  139851                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 6115                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   139320                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3354                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1184                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 222                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1061981                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1184                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  141060                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1757                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1795                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   141418                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2610                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1056186                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1883                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   348                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            1414186                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5207891                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1744616                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              1374091                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   40084                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                44                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     7484                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              276520                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               4057                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             2422                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             189                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1047518                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 91                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1034898                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1611                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          21781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        84058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       289825                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.570769                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.921525                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               9986      3.45%      3.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               7311      2.52%      5.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5709      1.97%      7.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              51107     17.63%     25.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             215712     74.43%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         289825                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1759    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               559384     54.05%     54.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              196612     19.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              275023     26.57%     99.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3879      0.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1034898                       # Type of FU issued
system.cpu1.iq.rate                          3.546163                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1759                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001700                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2362991                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1069402                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1030354                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1036657                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         6154                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          242                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1184                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1747                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1047612                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               276520                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                4057                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                41                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1079                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1149                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1032986                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               273451                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1912                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      277315                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   73635                       # Number of branches executed
system.cpu1.iew.exec_stores                      3864                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.539611                       # Inst execution rate
system.cpu1.iew.wb_sent                       1030996                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1030354                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   890036                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1393289                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.530593                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.638802                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          21719                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             82                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1142                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       286893                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.575647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.027903                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        23112      8.06%      8.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       118856     41.43%     49.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         7984      2.78%     52.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         5034      1.75%     54.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1093      0.38%     54.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        55184     19.24%     73.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         3112      1.08%     74.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3206      1.12%     75.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        69312     24.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       286893                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1023750                       # Number of instructions committed
system.cpu1.commit.committedOps               1025828                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        274181                       # Number of memory references committed
system.cpu1.commit.loads                       270366                       # Number of loads committed
system.cpu1.commit.membars                         43                       # Number of memory barriers committed
system.cpu1.commit.branches                     73499                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   952512                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 113                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          555036     54.11%     54.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         196611     19.17%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         270366     26.36%     99.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3815      0.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1025828                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                69312                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1264686                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2098091                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      221389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1023750                       # Number of Instructions Simulated
system.cpu1.committedOps                      1025828                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.285066                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.285066                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.507963                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.507963                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1706961                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 942587                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  3913338                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  437703                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 284184                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             2791                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          336.003427                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             268486                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3455                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            77.709407                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   336.003427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.328128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.328128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          664                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           557636                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          557636                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       266723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         266723                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1762                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1762                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       268485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          268485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       268487                       # number of overall hits
system.cpu1.dcache.overall_hits::total         268487                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6515                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2045                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2045                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         8560                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8560                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         8563                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8563                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     31894805                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     31894805                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     28462250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28462250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        21000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     60357055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     60357055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     60357055                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     60357055                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       273238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       273238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         3807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       277045                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       277045                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       277050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       277050                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023844                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023844                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.537168                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.537168                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030898                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030908                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030908                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  4895.595549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4895.595549                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13917.970660                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13917.970660                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 12500.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12500.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7051.057827                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7051.057827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7048.587528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7048.587528                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.465116                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1068                       # number of writebacks
system.cpu1.dcache.writebacks::total             1068                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         4022                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4022                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1024                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5046                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5046                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2493                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1021                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1021                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3516                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      7811592                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      7811592                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     12198750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12198750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        34499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        34499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     20010342                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     20010342                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     20024342                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     20024342                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.268190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.268190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012684                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012684                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012691                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012691                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3133.410349                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3133.410349                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11947.845250                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11947.845250                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11499.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11499.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5694.462721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5694.462721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5695.205347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5695.205347                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           24.459494                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             138491                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2663.288462                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.459494                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.047772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.047772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           277164                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          277164                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       138491                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         138491                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       138491                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          138491                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       138491                       # number of overall hits
system.cpu1.icache.overall_hits::total         138491                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2968972                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2968972                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2968972                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2968972                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2968972                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2968972                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       138556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       138556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       138556                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       138556                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       138556                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       138556                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000469                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000469                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000469                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 45676.492308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45676.492308                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 45676.492308                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45676.492308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 45676.492308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45676.492308                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2263019                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2263019                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2263019                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2263019                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2263019                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2263019                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 43519.596154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43519.596154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 43519.596154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43519.596154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 43519.596154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43519.596154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  76629                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            76092                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1197                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               72808                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  72593                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.704703                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    265                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          291286                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            140681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1064144                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      76629                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             72858                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       147824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   2471                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   138889                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  461                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            289748                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.683642                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.758447                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  145719     50.29%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1250      0.43%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     226      0.08%     50.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     236      0.08%     50.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1175      0.41%     51.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     305      0.11%     51.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     186      0.06%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   67631     23.34%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   73020     25.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              289748                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.263071                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.653262                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  138690                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 7340                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   138621                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 3890                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1206                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 249                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               1061440                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1206                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  139955                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   2091                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1509                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   141207                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 3779                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               1056267                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  2142                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  1131                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            1412789                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              5208339                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1745311                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              1369800                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   42985                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                53                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     9751                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              276869                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               4221                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             2368                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             157                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   1047557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 88                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1033014                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1998                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          24235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        93907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       289748                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.565215                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.937611                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              10177      3.51%      3.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               8304      2.87%      6.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               5784      2.00%      8.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              48790     16.84%     25.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             216693     74.79%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         289748                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  2180    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               557610     53.98%     53.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              196612     19.03%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              274885     26.61%     99.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3907      0.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1033014                       # Type of FU issued
system.cpu2.iq.rate                          3.546391                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2180                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.002110                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2359954                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          1071891                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1028360                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1035194                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         6834                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          465                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          212                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1206                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   2057                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            1047648                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               276869                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                4221                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1079                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1176                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1031156                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               273428                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1858                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      277297                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   73105                       # Number of branches executed
system.cpu2.iew.exec_stores                      3869                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.540012                       # Inst execution rate
system.cpu2.iew.wb_sent                       1029051                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1028360                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   891052                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1396639                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      3.530413                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.637997                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          24176                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1168                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       286485                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.572299                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.042238                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        25376      8.86%      8.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       116609     40.70%     49.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         7994      2.79%     52.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         4795      1.67%     54.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1241      0.43%     54.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        53766     18.77%     73.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         3782      1.32%     74.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         3434      1.20%     75.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        69488     24.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       286485                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1021423                       # Number of instructions committed
system.cpu2.commit.committedOps               1023410                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        273791                       # Number of memory references committed
system.cpu2.commit.loads                       270035                       # Number of loads committed
system.cpu2.commit.membars                         40                       # Number of memory barriers committed
system.cpu2.commit.branches                     72930                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   950648                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 104                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          553008     54.04%     54.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         196611     19.21%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         270035     26.39%     99.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3756      0.37%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1023410                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                69488                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1264193                       # The number of ROB reads
system.cpu2.rob.rob_writes                    2098506                       # The number of ROB writes
system.cpu2.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      221939                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    1021423                       # Number of Instructions Simulated
system.cpu2.committedOps                      1023410                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.285177                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.285177                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              3.506598                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        3.506598                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1704406                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 941957                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  3907443                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  434523                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 281217                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             2766                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          335.293315                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             267353                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3428                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            77.990957                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   335.293315                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.327435                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.327435                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           557306                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          557306                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       265649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         265649                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1700                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1700                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       267349                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          267349                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       267351                       # number of overall hits
system.cpu2.dcache.overall_hits::total         267351                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         7500                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7500                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2048                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2048                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         9548                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9548                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         9551                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9551                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     43941588                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     43941588                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     28552250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     28552250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        38499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        38499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     72493838                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     72493838                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     72493838                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     72493838                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       273149                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       273149                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         3748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3748                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       276897                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       276897                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       276902                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       276902                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.027458                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027458                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.546425                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.546425                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.034482                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034482                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.034492                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034492                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5858.878400                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5858.878400                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 13941.528320                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13941.528320                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7699.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7699.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7592.567868                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7592.567868                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7590.183017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7590.183017                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     2.854167                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1170                       # number of writebacks
system.cpu2.dcache.writebacks::total             1170                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         5042                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5042                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1028                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1028                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         6070                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6070                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         6070                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6070                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2458                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2458                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1020                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1020                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3478                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3478                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3480                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3480                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      8825828                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      8825828                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     12145750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12145750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     20971578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     20971578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     20976578                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     20976578                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008999                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008999                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.272145                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.272145                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012561                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012561                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3590.654190                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3590.654190                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 11907.598039                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11907.598039                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  6000.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6000.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  6029.780909                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6029.780909                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  6027.752299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6027.752299                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           24.459629                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             138823                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2619.301887                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    24.459629                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.047773                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.047773                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           277831                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          277831                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       138823                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         138823                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       138823                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          138823                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       138823                       # number of overall hits
system.cpu2.icache.overall_hits::total         138823                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           66                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           66                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           66                       # number of overall misses
system.cpu2.icache.overall_misses::total           66                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2336712                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2336712                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2336712                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2336712                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2336712                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2336712                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       138889                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       138889                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       138889                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       138889                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       138889                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       138889                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000475                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000475                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000475                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000475                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000475                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000475                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 35404.727273                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35404.727273                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 35404.727273                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35404.727273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 35404.727273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35404.727273                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1789026                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1789026                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1789026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1789026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1789026                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1789026                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 33755.207547                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33755.207547                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 33755.207547                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33755.207547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 33755.207547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33755.207547                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  76989                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            76440                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             1200                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               72939                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  72734                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.718943                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    270                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          290946                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            140284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1064598                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      76989                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             73004                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       148177                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   2481                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   138715                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  411                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            289709                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.685933                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.759559                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  145691     50.29%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    1256      0.43%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     166      0.06%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     228      0.08%     50.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1168      0.40%     51.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     240      0.08%     51.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     186      0.06%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   67604     23.34%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   73170     25.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              289709                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.264616                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.659091                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  140036                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 5785                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   139289                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 3387                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  1211                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 259                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               1062217                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  1211                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  141148                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1887                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1586                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   141511                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 2365                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               1056633                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1823                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   227                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            1414140                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              5209988                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1745369                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              1372785                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   41344                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                51                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     6610                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              276760                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               4243                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             2385                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             167                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   1047931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 90                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  1034643                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1673                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          22937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        87166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       289709                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.571318                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.914670                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               9425      3.25%      3.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               7918      2.73%      5.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               5407      1.87%      7.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              51925     17.92%     25.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             215034     74.22%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         289709                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  1589    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               558952     54.02%     54.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              196619     19.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              275135     26.59%     99.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3937      0.38%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               1034643                       # Type of FU issued
system.cpu3.iq.rate                          3.556134                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1589                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001536                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2362257                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          1070969                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      1030082                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               1036232                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         6495                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          452                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  1211                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   1878                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            1048024                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               276760                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                4243                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1082                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                1180                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              1032986                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               273899                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1657                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      277798                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   73509                       # Number of branches executed
system.cpu3.iew.exec_stores                      3899                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.550439                       # Inst execution rate
system.cpu3.iew.wb_sent                       1030832                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      1030082                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   889955                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1393425                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      3.540458                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.638682                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          22875                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             78                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             1171                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       286619                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.576469                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.017878                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        21588      7.53%      7.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       120459     42.03%     49.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         7922      2.76%     52.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         4268      1.49%     53.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1306      0.46%     54.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        56393     19.68%     73.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         2864      1.00%     74.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2948      1.03%     75.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        68871     24.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       286619                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1023039                       # Number of instructions committed
system.cpu3.commit.committedOps               1025084                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        274056                       # Number of memory references committed
system.cpu3.commit.loads                       270265                       # Number of loads committed
system.cpu3.commit.membars                         42                       # Number of memory barriers committed
system.cpu3.commit.branches                     73328                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   951934                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 110                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          554417     54.09%     54.09% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         196611     19.18%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         270265     26.37%     99.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3791      0.37%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          1025084                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                68871                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1265291                       # The number of ROB reads
system.cpu3.rob.rob_writes                    2099075                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      222279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    1023039                       # Number of Instructions Simulated
system.cpu3.committedOps                      1025084                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.284394                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.284394                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              3.516250                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        3.516250                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1706719                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 942805                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3914193                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  436667                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 281663                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             2735                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          337.851292                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             269260                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3402                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            79.147560                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   337.851292                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.329933                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.329933                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          667                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.651367                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           558331                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          558331                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       267517                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         267517                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1740                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1740                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       269257                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          269257                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       269259                       # number of overall hits
system.cpu3.dcache.overall_hits::total         269259                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         6122                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6122                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2044                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2044                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         8166                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8166                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         8169                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8169                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     30229285                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     30229285                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     28218000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28218000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        34500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     58447285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     58447285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     58447285                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     58447285                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       273639                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       273639                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         3784                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3784                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       277423                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       277423                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       277428                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       277428                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022373                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022373                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.540169                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.540169                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.029435                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029435                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.029445                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029445                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  4937.811990                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4937.811990                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13805.283757                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13805.283757                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         8625                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         8625                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  7157.394685                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7157.394685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  7154.766189                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7154.766189                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     2.878049                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu3.dcache.writebacks::total             1046                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         3686                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3686                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1026                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1026                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         4712                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4712                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         4712                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4712                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2436                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2436                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1018                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1018                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3454                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3454                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3456                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3456                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      7749858                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      7749858                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     12015750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12015750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     19765608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     19765608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     19770608                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     19770608                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008902                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008902                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.269027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.269027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012450                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012450                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012457                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012457                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  3181.386700                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  3181.386700                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 11803.290766                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11803.290766                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         7125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  5722.526925                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5722.526925                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  5720.662037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5720.662037                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           24.469104                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             138648                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2567.555556                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    24.469104                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.047791                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.047791                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           277484                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          277484                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       138648                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         138648                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       138648                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          138648                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       138648                       # number of overall hits
system.cpu3.icache.overall_hits::total         138648                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           67                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           67                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           67                       # number of overall misses
system.cpu3.icache.overall_misses::total           67                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2166212                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2166212                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2166212                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2166212                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2166212                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2166212                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       138715                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       138715                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       138715                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       138715                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       138715                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       138715                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000483                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000483                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000483                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000483                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000483                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000483                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 32331.522388                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 32331.522388                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 32331.522388                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 32331.522388                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 32331.522388                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 32331.522388                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1680024                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1680024                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1680024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1680024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1680024                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1680024                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000389                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000389                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000389                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000389                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 31111.555556                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31111.555556                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 31111.555556                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31111.555556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 31111.555556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31111.555556                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1069.842933                       # Cycle average of tags in use
system.l2.tags.total_refs                        7495                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.749683                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      546.642840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       417.909660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        93.851687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         7.438175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.017712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.691228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.726590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.565041                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.012754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032649                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1004                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.048157                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    140420                       # Number of tag accesses
system.l2.tags.data_accesses                   140420                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                1780                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  91                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                 203                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  70                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2329                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6880                       # number of Writeback hits
system.l2.Writeback_hits::total                  6880                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4859                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3602                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1104                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1216                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1081                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7188                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                3602                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu1.data                1104                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu2.data                1216                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu3.data                1081                       # number of overall hits
system.l2.overall_hits::total                    7188                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               518                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               131                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   721                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1687                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1806                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2408                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               518                       # number of overall misses
system.l2.overall_misses::cpu0.data              1806                       # number of overall misses
system.l2.overall_misses::cpu1.inst                26                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                20                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                20                       # number of overall misses
system.l2.overall_misses::cpu3.data                 6                       # number of overall misses
system.l2.overall_misses::total                  2408                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40585750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10987000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1925000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       170000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1379000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       140250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1261500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       141250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56589750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       686478                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       686478                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    123297750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       503750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       442250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       340750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     124584500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40585750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    134284750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       673750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        181174250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40585750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    134284750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1925000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       673750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1379000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       582500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1261500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       482000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       181174250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            1911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              93                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data             205                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              72                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3050                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6880                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6880                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6546                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              610                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             5408                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1110                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1222                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             1087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9596                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             610                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            5408                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1110                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1222                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            1087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9596                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.849180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.068550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.021505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.377358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.009756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.370370                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.027778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.236393                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.836364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.836364                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.478982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.003933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.003933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.003941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257715                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.849180                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.333950                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.005405                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.377358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.004910                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.370370                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.005520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250938                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.849180                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.333950                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.005405                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.377358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.004910                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.370370                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.005520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250938                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78350.868726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83870.229008                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 74038.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        85000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        68950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        70125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        63075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        70625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78487.864078                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 14923.434783                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14923.434783                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73610.597015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 125937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 110562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73849.733254                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78350.868726                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74354.789590                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 74038.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 112291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        68950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 97083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        63075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 80333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75238.475914                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78350.868726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74354.789590                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 74038.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 112291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        68950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 97083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        63075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 80333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75238.475914                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 68                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  68                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 68                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              653                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1687                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2340                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33872000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8351000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1160750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       169750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44015500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       817046                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       817046                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    102428750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       452750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       391250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       290750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103563500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33872000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    110779750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1160750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       522750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       169750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       391250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       328500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       354250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    147579000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33872000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    110779750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1160750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       522750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       169750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       391250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       328500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       354250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    147579000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.839344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.059655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.326923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.010753                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.056604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.013889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214098                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.836364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.836364                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.478982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.003933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.003933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.003941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257715                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.839344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.330806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.326923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.004505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.056604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.003273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.004600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.839344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.330806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.326923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.004505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.056604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.003273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.004600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243852                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66156.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73254.385965                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 68279.411765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 56583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        65700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67405.053599                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17761.869565                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17761.869565                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61151.492537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 72687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61389.152341                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66156.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61922.722191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 68279.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       104550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 56583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        65700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        70850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63067.948718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66156.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61922.722191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 68279.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       104550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 56583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        65700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        70850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63067.948718                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 652                       # Transaction distribution
system.membus.trans_dist::ReadResp                651                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              47                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       149632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               15                       # Total snoops (count)
system.membus.snoop_fanout::samples              2401                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2401    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2401                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2587500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12402953                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              10097                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             10095                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6880                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              62                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             72                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         5880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       576256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       153088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1054336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7069                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23602                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  23602    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23602                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18681998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1011234                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8536775                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83481                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           5318159                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85974                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5260921                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            85976                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5235392                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
