

================================================================
== Vitis HLS Report for 'gesvj_double_5_6_1_1_Pipeline_READ_A_VITIS_LOOP_446_3'
================================================================
* Date:           Tue Apr  4 19:45:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.700 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  1.920 us|  1.920 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_A_VITIS_LOOP_446_3  |       30|       30|         2|          1|          1|    30|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     120|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       20|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       20|     192|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln444_1_fu_154_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln444_fu_163_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln446_fu_280_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln449_1_fu_263_p2     |         +|   0|  0|  10|           5|           5|
    |add_ln449_fu_269_p2       |         +|   0|  0|  12|           5|           5|
    |empty_165_fu_142_p2       |         -|   0|  0|  12|           5|           5|
    |p_mid1_fu_245_p2          |         -|   0|  0|  12|           5|           5|
    |sub_ln449_fu_215_p2       |         -|   0|  0|  10|           5|           5|
    |icmp_ln444_fu_148_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln446_fu_169_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln444_1_fu_183_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln444_2_fu_251_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln444_fu_175_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 120|          50|          48|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_15_fu_56                              |   9|          2|    3|          6|
    |indvar_flatten16_fu_60                  |   9|          2|    6|         12|
    |j_fu_52                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   26|         52|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln449_1_reg_329      |  5|   0|    5|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_15_fu_56               |  3|   0|    3|          0|
    |indvar_flatten16_fu_60   |  6|   0|    6|          0|
    |j_fu_52                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 20|   0|   20|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_READ_A_VITIS_LOOP_446_3|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_READ_A_VITIS_LOOP_446_3|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_READ_A_VITIS_LOOP_446_3|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_READ_A_VITIS_LOOP_446_3|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_READ_A_VITIS_LOOP_446_3|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_READ_A_VITIS_LOOP_446_3|  return value|
|sub_ln444      |   in|    6|     ap_none|                                                   sub_ln444|        scalar|
|matA_address0  |  out|    5|   ap_memory|                                                        matA|         array|
|matA_ce0       |  out|    1|   ap_memory|                                                        matA|         array|
|matA_we0       |  out|    1|   ap_memory|                                                        matA|         array|
|matA_d0        |  out|   64|   ap_memory|                                                        matA|         array|
|A_address0     |  out|    5|   ap_memory|                                                           A|         array|
|A_ce0          |  out|    1|   ap_memory|                                                           A|         array|
|A_q0           |   in|   64|   ap_memory|                                                           A|         array|
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+

