#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Sat Sep  9 11:28:59 2023
# Process ID: 124701
# Current directory: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vivado.log
# Journal file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vivado.jou
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 2891.662 MHz, CPU Physical cores: 24, Host memory: 236108 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 41315
WARNING: failed to connect to dispatch server - client already initialized
[11:29:15] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3016.965 ; gain = 2.023 ; free physical = 164276 ; free virtual = 206207
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[11:29:21] Run vpl: Step create_project: Completed
[11:29:21] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au280:part0:1.3 [current_project]
INFO: [OCL_UTIL] set_property ip_repo_paths /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0 .local/hw_platform/iprepo .local/hw_platform/ipcache /opt/xilinx/2022.1/Vitis/2022.1/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3016.965 ; gain = 0.000 ; free physical = 164228 ; free virtual = 206159
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
import_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3054.953 ; gain = 37.988 ; free physical = 164066 ; free virtual = 206001
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
Adding component instance block -- xilinx.com:ip:ii_level0_wire:1.0 - ii_level0_wire
Adding component instance block -- xilinx.com:ip:shell_cmp_subsystem:3.0 - ulp_cmp
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3733.969 ; gain = 654.355 ; free physical = 162989 ; free virtual = 204924
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3733.969 ; gain = 654.355 ; free physical = 162988 ; free virtual = 204923
Slave segment '/user_debug_bridge/S_AXI/REG' is being assigned into address space '/s_axi_ctrl_user_debug' at <0x0140_0000 [ 64K ]>.
Address Space </s_axi_ctrl_user_debug> has no unaddressed segments
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0102_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3733.969 ; gain = 654.355 ; free physical = 162988 ; free virtual = 204923
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ctrl_mgmt_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:2.0 - hmss_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_data_sc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - satellite_gpio_slice_1
Adding component instance block -- xilinx.com:ip:shell_ucs_subsystem:3.0 - ulp_ucs
WARNING: [BD 41-1753] The name 'gpio_gapping_demand_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_gapping_demand_enable' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio2_io_i> is being overridden by the user with net <gpio_gapping_demand_conc_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio_io_o> is being overridden by the user with net <gpio_gapping_demand_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_done' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_force_shutdown' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio2_io_o> is being overridden by the user with net <gpio_ucs_control_status_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio_io_i> is being overridden by the user with net <gpio_ucs_status_concat_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3785.453 ; gain = 51.484 ; free physical = 162671 ; free virtual = 204606
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_hbm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_0000 [ 4K ]>.
Slave segment '/gapping_demand/gpio_gapping_demand/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_1000 [ 4K ]>.
Slave segment '/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_2000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_1000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_9000 [ 4K ]>.
Slave segment '/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_3000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_A000 [ 4K ]>.
Slave segment '/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_4000 [ 4K ]>.
Slave segment '/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_F000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3826.047 ; gain = 92.078 ; free physical = 162644 ; free virtual = 204579
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr2
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - hbm_ddr_init_complete
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - hbm_ddr_concat
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Successfully read diagram <ulp> from block design file </scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated ulp_axi_ic_ctrl_mgmt_slr1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_1 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_2 to use current project options
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3834.953 ; gain = 780.000 ; free physical = 162605 ; free virtual = 204564
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_1/m_axi_gmem on HMSS port 1.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[11:30:06] Run vpl: Step create_bd: Completed
[11:30:06] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR0 axi_data_sc/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR2 {ip SLR2/interconnect_axilite_user mi M00_AXI fallback true} SLR0 {ip SLR0/interconnect_axilite_user mi M00_AXI fallback false} SLR1 {ip SLR1/interconnect_axilite_user mi M00_AXI fallback true}
--- DPA:    AXI-Lite master: SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    AXI-Lite masters per SLR: SLR2 SLR2/interconnect_axilite_user/M00_AXI SLR0 SLR0/interconnect_axilite_user/M00_AXI SLR1 SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    Trace dict: SLR0 {clk blp_s_aclk_pcie_00 rst ulp_ucs/aresetn_pcie_slr0}
--- DPA:    SLR assigment: SLR0
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: blp_s_aclk_pcie_00
--- DPA:    Trace reset: ulp_ucs/aresetn_pcie_slr0
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR2 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr2/peripheral_aresetn fallback true} SLR0 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr0/peripheral_aresetn fallback false} SLR1 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr1/peripheral_aresetn fallback true}
--- DPA:    Monitor clock: ulp_ucs/aclk_kernel_00
--- DPA:    Monitor reset: proc_sys_reset_kernel_slr1/peripheral_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/Bert_layer_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0080_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
System Linker post-processing: Check SDx MSS Slave Connections
System Linker post-processing: Nothing other than host connected to /memory_subsystem - some cleanup will happen to free logic resources
System Linker post-processing: Deleting IP memory_subsystem as unused
System Linker post-processing: Deleting IP SLR0/regslice_data as unused
System Linker post-processing: Deleting IP SLR1/regslice_data as unused
System Linker post-processing: Deleting IP SLR2/regslice_data as unused
System Linker post-processing: Deleting IP SLR0/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR1/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR2/axi_vip_data as unused
System Linker post-processing: Deleting IP axi_regslice_slr0 as unused
System Linker post-processing: Deleting IP axi_regslice_slr1 as unused
System Linker post-processing: Deleting IP axi_regslice_slr2 as unused
System Linker post-processing: Deleting IP hbm_ddr_concat as unused
System Linker post-processing: Deleting IP hbm_ddr_init_complete as unused
System Linker post-processing: Connecting mem calib complete
System Linker post-processing: Profiling port is not enabled on /axi_data_sc - /axi_data_sc will be removed
Slave segment '/hmss_0/S00_AXI/HBM_MEM00' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x0000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM01' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM02' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM03' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM04' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x4000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM05' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x5000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM06' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x6000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM07' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x7000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM08' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x8000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM09' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x9000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM10' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xA000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM11' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xB000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM12' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xC000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM13' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xD000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM14' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xE000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM15' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xF000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM16' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_0000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM17' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_1000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM18' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_2000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM19' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_3000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM20' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_4000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM21' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_5000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM22' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_6000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM23' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_7000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM24' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_8000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM25' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_9000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM26' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_A000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM27' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_B000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM28' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_C000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM29' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_D000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM30' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_E000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM31' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_F000_0000 [ 256M ]>.
WARNING: the output of _post_sys_link_gen_constrs.xdc doesn't exist - _post_sys_link_gen_constrs.xdc
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ic_ctrl_mgmt_slr1_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_00_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_01_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM00> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM01> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
WARNING: [BD 41-597] NET <hbm_ddr_concat_dout> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and write automation summary report
[11:30:07] Run vpl: Step update_bd: Completed
[11:30:07] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/ii_level0_wire/ulp_m_axi_ctrl_mgmt_01' to master interface '/axi_ic_ctrl_mgmt_slr1/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_ic_ctrl_mgmt_slr1/xbar/M02_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate

|----------------------------------------------------------------------------------------------------------------------------------------|
|                                              Kernel Connection Report (hbm_memory_subsystem)                                           |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                    Host/Kernel Port |  hbm_memory_subsystem port  |  Hard HBM Port | PC Range[Min:Max] |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                                HOST |                     S00_AXI |        SAXI_01 |        HBM[00:00] |
|                                            /Bert_layer_1/m_axi_gmem |                     S01_AXI |        SAXI_00 |        HBM[00:00] |
|----------------------------------------------------------------------------------------------------------------------------------------|
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3898.418 ; gain = 13.875 ; free physical = 162514 ; free virtual = 204473
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3898.418 ; gain = 13.875 ; free physical = 162517 ; free virtual = 204475
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3929.141 ; gain = 44.598 ; free physical = 162513 ; free virtual = 204471
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_1/interconnect0_1 is connected to an infrastructure IP (/path_1/slice0_1).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_1/slice0_1.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect0_1_0: SmartConnect bd_85ad_interconnect0_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect1_0_0: SmartConnect bd_85ad_interconnect1_0_0 is in High-performance Mode.
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_0 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_00_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_01_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_0_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level0_wire/ulp_s_irq_cu_00(LEVEL_HIGH) and /ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:NULL)
WARNING: [BD 41-927] Following properties on pin /Bert_layer_1/ap_clk have been updated from connected ip, but BD cell '/Bert_layer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </Bert_layer_1> to completely resolve these warnings.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ic_ctrl_mgmt_slr1_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_00_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_01_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM00> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM01> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
WARNING: [BD 41-597] NET <hbm_ddr_concat_dout> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
Wrote  : </scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:hbm_ddr_concat_dout is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
Verilog Output written to : /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/Bert_layer_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:hbm_ddr_concat_dout is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
Verilog Output written to : /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
Verilog Output written to : /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1753] The name 'ip_data_satellite_ctrl_data_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_memory_calib_complete_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
INFO: [IP_Flow 19-3420] Updated ii_level0_wire_pxi_ii_core_0 to use current project options
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/synth/ii_level0_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_mgmt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_user_debug'...
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/hw_handoff/bd_097b_user_debug_bridge_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/synth/bd_097b_user_debug_bridge_0.hwdef
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/hw_handoff/bd_097b_user_debug_hub_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/synth/bd_097b_user_debug_hub_0.hwdef
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/hw_handoff/ulp_ulp_cmp_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/ulp_ulp_cmp_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_cmp .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_01'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/hw_handoff/bd_85ad_interconnect1_0_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/synth/bd_85ad_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '39' do not match.
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/hw_handoff/bd_85ad_interconnect0_1_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/synth/bd_85ad_interconnect0_1_0.hwdef
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/hw_handoff/ulp_hmss_0_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/synth/ulp_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block satellite_gpio_slice_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_ucs_0_s_axi_ctrl_mgmt'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/hw_handoff/ulp_ulp_ucs_0.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/ulp_ulp_ucs_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_ucs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_mgmt_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bert_layer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/auto_cc .
Exporting to file /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Hardware Definition File /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
generate_target: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 4238.043 ; gain = 386.242 ; free physical = 162014 ; free virtual = 204145
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_axi_ic_ctrl_mgmt_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_satellite_gpio_slice_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ii_level0_wire_pxi_ii_core_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_097b_axi_ic_ctrl_mgmt_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_freq_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_top_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd15_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd31_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_gapping_demand_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_ucs_status_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_ack_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_enable_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_rate_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_done_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_force_shutdown_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_3'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_4'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_85ad_init_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_freerun_ref_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_memory_calib_complete_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_satellite_ctrl_data_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_cu_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_hbm_cattrip_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_baa4_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_bac8_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_2, cache-ID = c082780ccdf37821.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_ctrl_slr0_0, cache-ID = f94b33ce0fb6b409.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr0_0, cache-ID = f3e09c1c64f69fc7.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_15, cache-ID = d985edd1fcaef210.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_00_cont_adapt_0, cache-ID = 9a1c92763fbcbd9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_hbm_0, cache-ID = 2532e50be6f4206d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_2_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_3_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_1_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_3_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_1_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gpio_gapping_demand_0, cache-ID = 603c78f9b8960afd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_58f6_lut_buffer_0, cache-ID = 0f917cd3f1b042a2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_0, cache-ID = 89f03c5e2879dce5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_data_0, cache-ID = fff555e5854c3d35.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr2_0, cache-ID = 7278d861362451da.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_1, cache-ID = 7fea8ee2ce4d4618.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_1_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_2_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_4_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_2_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_4_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_hbm_0, cache-ID = 044cc89e98144534.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect1_0_0, cache-ID = 2ffa965eb0ee95ae.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_1, cache-ID = 338f72ba85bdb4ac.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_hmss_0_0, cache-ID = 2d2cb79363f0ced6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_16, cache-ID = 12cda1f14a8ede21.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_00_adapt_0, cache-ID = 9a1c92763fbcbd9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_aclk_kernel_00_0, cache-ID = 83d857655dbfffa6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_hbm_0, cache-ID = 059c3852fea6b85d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_2_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_4_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_2_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_kernel_01_0, cache-ID = 965fe99c6d35b338.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR2_0, cache-ID = b044adb908d42ac2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S01_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_1, cache-ID = c082780ccdf37821.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_ctrl_slr2_0, cache-ID = 40c2dcfe46f928f3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr2_0, cache-ID = 4a69732c2db9033d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ulp_cmp_0, cache-ID = fe105fd6a773778c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_aclk_kernel_01_0, cache-ID = d269b60615b0800f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_3_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_1_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_3_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_1_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_3_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gapping_demand_toggle_0, cache-ID = 546a0656a37661af.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_xbar_1, cache-ID = 21e12bc75d38f0c7.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_axi_jtag_0, cache-ID = 783f5294162328ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_0, cache-ID = fea93f6fc1ba7aca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_ctrl_slr1_0, cache-ID = a58fc4562b117a74.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_0, cache-ID = 9c246192f294d1ab.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_097b_build_info_0, cache-ID = 679a722e8af5df02.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_auto_cc_0, cache-ID = ea7360baeacaada1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_aclk_kernel_01_0, cache-ID = c5c2bc47872ac447.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_4_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_4_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_1_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_3_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_1_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_kernel_00_0, cache-ID = 965fe99c6d35b338.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_xbar_0, cache-ID = 6282613617a12091.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect0_1_0, cache-ID = b2169a567497760e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_bs_switch_1_0, cache-ID = 7e5f842e458fa6ec.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_1, cache-ID = fea93f6fc1ba7aca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr0_0, cache-ID = 1dae0ecceeb9110c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr1_0, cache-ID = 9735c0c95bcc035d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_0, cache-ID = b3599ba7715888f0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_1_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_2_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_4_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_2_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_4_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gapping_demand_update_0, cache-ID = 639a88de7afc35e2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR0_0, cache-ID = b044adb908d42ac2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice0_1_0, cache-ID = 173d334110a95f38.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_2, cache-ID = fea93f6fc1ba7aca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr1_0, cache-ID = 416af954ca1edf71.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_1, cache-ID = b2b8570cbf8364bb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_097b_user_debug_bridge_0, cache-ID = 3cdf2dc0a98f09c8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_build_info_0, cache-ID = 8770434dbd9d880a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_avg_0, cache-ID = d713ba6adcfabee8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_3_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_4_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_2_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_4_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_hbm_0, cache-ID = f5ded9030e45a3ce.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_kernel_01_0, cache-ID = 02c0db8b4df6b4e3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S00_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_0, cache-ID = c082780ccdf37821.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m00_regslice_0, cache-ID = 90d07cf18f783874.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr0_0, cache-ID = cbf137517f6bcd20.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ulp_ucs_0, cache-ID = 4ae35d2a0a19aa0a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_01_cont_adapt_0, cache-ID = 65975241901b1aa7.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_aclk_kernel_00_0, cache-ID = 2eaab0e8f2119cf5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_3_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_4_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_2_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_4_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_2_0, cache-ID = 2d256cd8ce358f31.
INFO: [Common 17-14] Message 'IP_Flow 19-4838' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4357.012 ; gain = 118.969 ; free physical = 161925 ; free virtual = 204126
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
WARNING: [filemgmt 56-12] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc' cannot be added to the project because it already exists in the project, skipping this file
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] internal step: read_xdc /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc
[11:31:14] Run vpl: Step generate_target: Completed
[11:31:14] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[11:31:18] Run vpl: Step config_hw_runs: Completed
[11:31:18] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_Bert_layer_1_0, cache-ID = c41b9278d741a80f.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 5560.223 ; gain = 827.035 ; free physical = 161407 ; free virtual = 204118
[Sat Sep  9 11:31:37 2023] Launched my_rm_synth_1...
Run output will be captured here: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 6016.441 ; gain = 1283.254 ; free physical = 161381 ; free virtual = 204104
[Sat Sep  9 11:31:37 2023] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 41315
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3029.098 ; gain = 0.000 ; free physical = 160615 ; free virtual = 203343
Command: synth_design -top ulp -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 127413
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3937.312 ; gain = 333.699 ; free physical = 157826 ; free virtual = 200557
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2989]
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_Bert_layer_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'ulp_Bert_layer_1_0' is unconnected for instance 'Bert_layer_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
WARNING: [Synth 8-7023] instance 'Bert_layer_1' of module 'ulp_Bert_layer_1_0' has 55 connections declared, but only 53 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4090]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5835]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1404]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1179]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1670]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1445]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2247]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_15' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_15' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2247]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5835]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_1_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:575]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6307]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2457]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2639]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2639]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_2' has 42 connections declared, but only 40 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2639]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_16' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_16' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2457]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6307]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'SLR2_imp_1Y0I5MR' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_2_stub.v:5]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_2' has 22 connections declared, but only 20 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:885]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6517]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8500C9' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2723]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2905]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_auto_cc_3' is unconnected for instance 'auto_cc' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2905]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_3' has 42 connections declared, but only 40 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2905]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_17' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_17' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8500C9' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2723]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6517]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR2_imp_1Y0I5MR' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:723]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5130]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CAGKWP' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CAGKWP' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1033]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V3WQQK' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V3WQQK' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1711]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_L422S2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_L422S2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1843]
WARNING: [Synth 8-7071] port 'S_AXI_rlast' of module 'm02_couplers_imp_L422S2' is unconnected for instance 'm02_couplers' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5675]
WARNING: [Synth 8-7023] instance 'm02_couplers' of module 'm02_couplers_imp_L422S2' has 74 connections declared, but only 73 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5675]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1100RTV' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2101]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1100RTV' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2101]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5130]
WARNING: [Synth 8-7071] port 'M02_AXI_araddr' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arburst' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arcache' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arlen' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arlock' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arqos' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arregion' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arsize' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_arvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awaddr' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awburst' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awcache' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awlen' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awlock' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awqos' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awregion' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awsize' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_awvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_bready' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_rready' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wdata' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wlast' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7071] port 'M02_AXI_wvalid' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' is unconnected for instance 'axi_ic_ctrl_mgmt_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
WARNING: [Synth 8-7023] instance 'axi_ic_ctrl_mgmt_slr1' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' has 100 connections declared, but only 74 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ii_level0_wire_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ii_level0_wire_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_arprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_awprot' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_M_AXI_CTRL_MGMT_00_wstrb' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_arready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_awready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_bvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rdata' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rlast' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rresp' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_rvalid' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7071] port 'ULP_S_AXI_DATA_C2H_00_wready' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 354 connections declared, but only 340 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4474]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr0_0' is unconnected for instance 'proc_sys_reset_ctrl_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4959]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr1_0' is unconnected for instance 'proc_sys_reset_ctrl_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 7 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4966]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_ctrl_slr2_0' is unconnected for instance 'proc_sys_reset_ctrl_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr2' of module 'ulp_proc_sys_reset_ctrl_slr2_0' has 10 connections declared, but only 7 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4974]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr0_0' is unconnected for instance 'proc_sys_reset_freerun_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr0' of module 'ulp_proc_sys_reset_freerun_slr0_0' has 10 connections declared, but only 5 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4982]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr1_0' is unconnected for instance 'proc_sys_reset_freerun_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr1' of module 'ulp_proc_sys_reset_freerun_slr1_0' has 10 connections declared, but only 5 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4988]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_proc_sys_reset_freerun_slr2_0' is unconnected for instance 'proc_sys_reset_freerun_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr2' of module 'ulp_proc_sys_reset_freerun_slr2_0' has 10 connections declared, but only 5 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4994]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr0_0' is unconnected for instance 'proc_sys_reset_kernel2_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5000]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr1_0' is unconnected for instance 'proc_sys_reset_kernel2_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5007]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel2_slr2_0' is unconnected for instance 'proc_sys_reset_kernel2_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel2_slr2_0' is unconnected for instance 'proc_sys_reset_kernel2_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel2_slr2_0' is unconnected for instance 'proc_sys_reset_kernel2_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_proc_sys_reset_kernel2_slr2_0' is unconnected for instance 'proc_sys_reset_kernel2_slr2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr2' of module 'ulp_proc_sys_reset_kernel2_slr2_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5014]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel_slr0_0' is unconnected for instance 'proc_sys_reset_kernel_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5021]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel_slr0_0' is unconnected for instance 'proc_sys_reset_kernel_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5021]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel_slr0_0' is unconnected for instance 'proc_sys_reset_kernel_slr0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5021]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 7 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5021]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_proc_sys_reset_kernel_slr1_0' is unconnected for instance 'proc_sys_reset_kernel_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_proc_sys_reset_kernel_slr1_0' is unconnected for instance 'proc_sys_reset_kernel_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_proc_sys_reset_kernel_slr1_0' is unconnected for instance 'proc_sys_reset_kernel_slr1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5029]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr2' of module 'ulp_proc_sys_reset_kernel_slr2_0' has 10 connections declared, but only 6 given [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5036]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_ucs_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-126943-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2989]
WARNING: [Synth 8-3848] Net io_ddr4_00_act_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3405]
WARNING: [Synth 8-3848] Net io_ddr4_00_adr in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3406]
WARNING: [Synth 8-3848] Net io_ddr4_00_ba in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3407]
WARNING: [Synth 8-3848] Net io_ddr4_00_bg in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3408]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_c in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3409]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_t in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3410]
WARNING: [Synth 8-3848] Net io_ddr4_00_cke in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3411]
WARNING: [Synth 8-3848] Net io_ddr4_00_cs_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3412]
WARNING: [Synth 8-3848] Net io_ddr4_00_odt in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3416]
WARNING: [Synth 8-3848] Net io_ddr4_00_par in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3417]
WARNING: [Synth 8-3848] Net io_ddr4_00_reset_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3418]
WARNING: [Synth 8-3848] Net io_ddr4_01_act_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3419]
WARNING: [Synth 8-3848] Net io_ddr4_01_adr in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3420]
WARNING: [Synth 8-3848] Net io_ddr4_01_ba in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3421]
WARNING: [Synth 8-3848] Net io_ddr4_01_bg in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3422]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_c in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3423]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_t in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3424]
WARNING: [Synth 8-3848] Net io_ddr4_01_cke in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3425]
WARNING: [Synth 8-3848] Net io_ddr4_01_cs_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3426]
WARNING: [Synth 8-3848] Net io_ddr4_01_odt in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3430]
WARNING: [Synth 8-3848] Net io_ddr4_01_par in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3431]
WARNING: [Synth 8-3848] Net io_ddr4_01_reset_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3432]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3435]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_p in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3436]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_n in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3439]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_p in module/entity ulp does not have driver. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3440]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4020.195 ; gain = 416.582 ; free physical = 158916 ; free virtual = 201650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.004 ; gain = 434.391 ; free physical = 158917 ; free virtual = 201650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4038.004 ; gain = 434.391 ; free physical = 158917 ; free virtual = 201650
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4038.004 ; gain = 0.000 ; free physical = 158913 ; free virtual = 201646
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4079.602 ; gain = 2.969 ; free physical = 158775 ; free virtual = 201510
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_17_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0_in_context.xdc] for cell 'Bert_layer_1'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0_in_context.xdc] for cell 'Bert_layer_1'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ulp_ucs/aclk_kernel_00'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:15]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4079.602 ; gain = 0.000 ; free physical = 158769 ; free virtual = 201504
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4079.602 ; gain = 0.000 ; free physical = 158772 ; free virtual = 201507
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4079.602 ; gain = 475.988 ; free physical = 158877 ; free virtual = 201613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4079.602 ; gain = 475.988 ; free physical = 158877 ; free virtual = 201613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bert_layer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 4079.602 ; gain = 475.988 ; free physical = 158879 ; free virtual = 201615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4079.602 ; gain = 475.988 ; free physical = 158882 ; free virtual = 201620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4079.602 ; gain = 475.988 ; free physical = 158865 ; free virtual = 201610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4409.820 ; gain = 806.207 ; free physical = 158348 ; free virtual = 201095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4410.812 ; gain = 807.199 ; free physical = 158347 ; free virtual = 201094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 4429.844 ; gain = 826.230 ; free physical = 158344 ; free virtual = 201091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.785 ; gain = 833.172 ; free physical = 158342 ; free virtual = 201090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.785 ; gain = 833.172 ; free physical = 158342 ; free virtual = 201090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.785 ; gain = 833.172 ; free physical = 158342 ; free virtual = 201090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.785 ; gain = 833.172 ; free physical = 158343 ; free virtual = 201091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.785 ; gain = 833.172 ; free physical = 158343 ; free virtual = 201091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.785 ; gain = 833.172 ; free physical = 158343 ; free virtual = 201091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |ulp_xbar_0                        |         1|
|2     |ulp_Bert_layer_1_0                |         1|
|3     |ulp_axi_vip_data_0                |         1|
|4     |ulp_hmss_0_0                      |         1|
|5     |ulp_ii_level0_wire_0              |         1|
|6     |ulp_proc_sys_reset_ctrl_slr0_0    |         1|
|7     |ulp_proc_sys_reset_ctrl_slr1_0    |         1|
|8     |ulp_proc_sys_reset_ctrl_slr2_0    |         1|
|9     |ulp_proc_sys_reset_freerun_slr0_0 |         1|
|10    |ulp_proc_sys_reset_freerun_slr1_0 |         1|
|11    |ulp_proc_sys_reset_freerun_slr2_0 |         1|
|12    |ulp_proc_sys_reset_kernel2_slr0_0 |         1|
|13    |ulp_proc_sys_reset_kernel2_slr1_0 |         1|
|14    |ulp_proc_sys_reset_kernel2_slr2_0 |         1|
|15    |ulp_proc_sys_reset_kernel_slr0_0  |         1|
|16    |ulp_proc_sys_reset_kernel_slr1_0  |         1|
|17    |ulp_proc_sys_reset_kernel_slr2_0  |         1|
|18    |ulp_ulp_cmp_0                     |         1|
|19    |ulp_ulp_ucs_0                     |         1|
|20    |ulp_xbar_1                        |         1|
|21    |ulp_auto_cc_0                     |         1|
|22    |ulp_m00_regslice_0                |         1|
|23    |ulp_auto_cc_1                     |         1|
|24    |ulp_m01_regslice_0                |         1|
|25    |ulp_s00_regslice_15               |         1|
|26    |ulp_axi_gpio_null_0               |         1|
|27    |ulp_axi_vip_ctrl_userpf_0         |         1|
|28    |ulp_regslice_control_userpf_0     |         1|
|29    |ulp_auto_cc_2                     |         1|
|30    |ulp_s00_regslice_16               |         1|
|31    |ulp_axi_gpio_null_1               |         1|
|32    |ulp_axi_vip_ctrl_userpf_1         |         1|
|33    |ulp_regslice_control_userpf_1     |         1|
|34    |ulp_auto_cc_3                     |         1|
|35    |ulp_s00_regslice_17               |         1|
|36    |ulp_axi_gpio_null_2               |         1|
|37    |ulp_axi_vip_ctrl_userpf_2         |         1|
|38    |ulp_regslice_control_userpf_2     |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ulp_Bert_layer_1                |     1|
|2     |ulp_auto_cc                     |     4|
|6     |ulp_axi_gpio_null               |     3|
|9     |ulp_axi_vip_ctrl_userpf         |     3|
|12    |ulp_axi_vip_data                |     1|
|13    |ulp_hmss_0                      |     1|
|14    |ulp_ii_level0_wire              |     1|
|15    |ulp_m00_regslice                |     1|
|16    |ulp_m01_regslice                |     1|
|17    |ulp_proc_sys_reset_ctrl_slr0    |     1|
|18    |ulp_proc_sys_reset_ctrl_slr1    |     1|
|19    |ulp_proc_sys_reset_ctrl_slr2    |     1|
|20    |ulp_proc_sys_reset_freerun_slr0 |     1|
|21    |ulp_proc_sys_reset_freerun_slr1 |     1|
|22    |ulp_proc_sys_reset_freerun_slr2 |     1|
|23    |ulp_proc_sys_reset_kernel2_slr0 |     1|
|24    |ulp_proc_sys_reset_kernel2_slr1 |     1|
|25    |ulp_proc_sys_reset_kernel2_slr2 |     1|
|26    |ulp_proc_sys_reset_kernel_slr0  |     1|
|27    |ulp_proc_sys_reset_kernel_slr1  |     1|
|28    |ulp_proc_sys_reset_kernel_slr2  |     1|
|29    |ulp_regslice_control_userpf     |     3|
|32    |ulp_s00_regslice                |     3|
|35    |ulp_ulp_cmp                     |     1|
|36    |ulp_ulp_ucs                     |     1|
|37    |ulp_xbar                        |     2|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.785 ; gain = 833.172 ; free physical = 158343 ; free virtual = 201091
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 4436.785 ; gain = 791.574 ; free physical = 158379 ; free virtual = 201127
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 4436.789 ; gain = 833.172 ; free physical = 158379 ; free virtual = 201127
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4436.789 ; gain = 0.000 ; free physical = 158469 ; free virtual = 201217
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.316 ; gain = 0.000 ; free physical = 158354 ; free virtual = 201102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 59e734ae
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 274 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 4539.254 ; gain = 1510.156 ; free physical = 158570 ; free virtual = 201308
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Sep  9 11:33:19 2023...
[Sat Sep  9 11:33:30 2023] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:35 ; elapsed = 00:01:54 . Memory (MB): peak = 6016.441 ; gain = 0.000 ; free physical = 161324 ; free virtual = 204057
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
[11:33:30] Run vpl: Step synth: Completed
[11:33:30] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Sat Sep  9 11:33:32 2023] Launched impl_1...
Run output will be captured here: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Sat Sep  9 11:33:32 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41315
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_1/bd_22c0_xbar_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_33/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_34/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5374.730 ; gain = 11.988 ; free physical = 157430 ; free virtual = 200198
INFO: [Netlist 29-17] Analyzing 16922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6592.160 ; gain = 11.871 ; free physical = 156268 ; free virtual = 199055
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6745.332 ; gain = 95.383 ; free physical = 156110 ; free virtual = 198901
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:06:57 ; elapsed = 00:02:13 . Memory (MB): peak = 10676.691 ; gain = 3925.359 ; free physical = 152599 ; free virtual = 195416
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152917 ; free virtual = 195738
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152906 ; free virtual = 195729
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152913 ; free virtual = 195737
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152908 ; free virtual = 195733
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152908 ; free virtual = 195733
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152902 ; free virtual = 195728
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152902 ; free virtual = 195729
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152894 ; free virtual = 195720
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152885 ; free virtual = 195714
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152890 ; free virtual = 195720
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152881 ; free virtual = 195712
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10676.691 ; gain = 0.000 ; free physical = 152887 ; free virtual = 195718
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 13190.426 ; gain = 2513.734 ; free physical = 149850 ; free virtual = 192686
get_pins: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 13190.426 ; gain = 0.000 ; free physical = 149856 ; free virtual = 192693
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13318.426 ; gain = 0.000 ; free physical = 152642 ; free virtual = 195481
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:01:10 ; elapsed = 00:00:16 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152774 ; free virtual = 195613
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152759 ; free virtual = 195604
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152726 ; free virtual = 195571
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152596 ; free virtual = 195441
Restored from archive | CPU: 14.370000 secs | Memory: 240.638954 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152594 ; free virtual = 195439
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152461 ; free virtual = 195307
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:62]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152456 ; free virtual = 195303
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, VCC, SEQ, GND, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, and EXT_LPF' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 439 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 70 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 153619 ; free virtual = 196474
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3385 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 54 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 749 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 97 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 681 instances
  RAM16X1S => RAM32X1S (RAMS32): 174 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 604 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 347 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 63 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 104 instances
  RAM64X1S => RAM64X1S (RAMS64E): 128 instances

137 Infos, 178 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:21:03 ; elapsed = 00:13:27 . Memory (MB): peak = 13318.434 ; gain = 10284.629 ; free physical = 153621 ; free virtual = 196476
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:02:21 ; elapsed = 00:00:37 . Memory (MB): peak = 13318.434 ; gain = 0.000 ; free physical = 152430 ; free virtual = 195292
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
required resources:
   luts      : 241780
   registers : 266077
   brams     : 1269
   dsps      : 799
report_accelerator_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 13343.086 ; gain = 0.000 ; free physical = 152431 ; free virtual = 195297
report_utilization: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 13343.086 ; gain = 0.000 ; free physical = 152395 ; free virtual = 195267
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 13375.109 ; gain = 32.023 ; free physical = 152178 ; free virtual = 195053

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 22dc25354

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152163 ; free virtual = 195040

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[38]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/fdiv_32ns_32ns_32_12_no_dsp_1_U10324/Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/fdiv_32ns_32ns_32_12_no_dsp_1_U10324/Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12_fu_226/flow_control_loop_pipe_sequential_init_U/icmp_ln271_reg_1153[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12_fu_226/flow_control_loop_pipe_sequential_init_U/icmp_ln271_reg_1153[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/init_block_AB_proc68_U0/grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_260/p_ZL4buf7_11_U/q0_reg_0_0_i_2__11 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/init_block_AB_proc68_U0/grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_260/p_ZL4buf7_11_U/k_fu_132[9]_i_3__0, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1031_1_U0/mul_mul_17s_8s_25_4_1_U3507/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__301 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1031_1_U0/k_02_fu_62[9]_i_4__260, which resulted in an inversion of 77 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1032_1_U0/mul_mul_17s_8s_25_4_1_U3512/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__302 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1032_1_U0/k_02_fu_62[9]_i_4__261, which resulted in an inversion of 72 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1044_1_U0/mul_mul_17s_8s_25_4_1_U3572/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__305 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1044_1_U0/k_02_fu_62[9]_i_4__264, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1045_1_U0/mul_mul_17s_8s_25_4_1_U3577/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__306 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1045_1_U0/k_02_fu_62[9]_i_4__265, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1070_1_U0/mul_mul_17s_8s_25_4_1_U3702/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__195 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1070_1_U0/k_02_fu_62[9]_i_4__152, which resulted in an inversion of 70 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1071_1_U0/mul_mul_17s_8s_25_4_1_U3707/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__194 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1071_1_U0/k_02_fu_62[9]_i_4__160, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1083_1_U0/mul_mul_17s_8s_25_4_1_U3767/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__210 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1083_1_U0/k_02_fu_62[9]_i_4__176, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1084_1_U0/mul_mul_17s_8s_25_4_1_U3772/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__209 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1084_1_U0/k_02_fu_62[9]_i_4__175, which resulted in an inversion of 64 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1096_1_U0/mul_mul_17s_8s_25_4_1_U3832/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__203 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1096_1_U0/k_02_fu_62[9]_i_4__174, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1097_1_U0/mul_mul_17s_8s_25_4_1_U3837/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__202 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1097_1_U0/k_02_fu_62[9]_i_4__173, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1109_1_U0/mul_mul_17s_8s_25_4_1_U3897/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__223 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1109_1_U0/mOutPtr[1]_i_3__673, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1123_1_U0/mul_mul_17s_8s_25_4_1_U3967/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__252 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1123_1_U0/SRL_SIG[0][7]_i_3__4, which resulted in an inversion of 62 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1135_1_U0/mul_mul_17s_8s_25_4_1_U4027/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__279 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1135_1_U0/k_02_fu_62[9]_i_4__240, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1136_1_U0/mul_mul_17s_8s_25_4_1_U4032/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__280 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1136_1_U0/k_02_fu_62[9]_i_4__241, which resulted in an inversion of 66 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1148_1_U0/mul_mul_17s_8s_25_4_1_U4092/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__282 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1148_1_U0/k_02_fu_62[9]_i_4__242, which resulted in an inversion of 63 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1149_1_U0/mul_mul_17s_8s_25_4_1_U4097/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__219 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1149_1_U0/SRL_SIG_reg[3][0]_srl4_i_5__1, which resulted in an inversion of 63 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1161_1_U0/mul_mul_17s_8s_25_4_1_U4157/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__238 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1161_1_U0/SRL_SIG_reg[2][0]_srl3_i_5__4, which resulted in an inversion of 60 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1162_1_U0/mul_mul_17s_8s_25_4_1_U4162/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__189 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/PE_8_4_pack_1162_1_U0/k_02_fu_62[9]_i_4__159, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc80_U0/grp_init_block_AB_proc80_Pipeline_init_block_AB_fu_260/p_ZL4buf9_0_load_reg_836[7]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc80_U0/grp_init_block_AB_proc80_Pipeline_init_block_AB_fu_260/p_ZL4buf9_1_U/k_fu_132[9]_i_3__1, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1004_1_U0/mul_mul_17s_8s_25_4_1_U6424/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__463 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1004_1_U0/SRL_SIG[0][7]_i_3__7, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1005_1_U0/mul_mul_17s_8s_25_4_1_U6429/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__427 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1005_1_U0/SRL_SIG_reg[3][0]_srl4_i_5__4, which resulted in an inversion of 73 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1017_1_U0/mul_mul_17s_8s_25_4_1_U6489/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__429 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1017_1_U0/SRL_SIG_reg[2][0]_srl3_i_5__6, which resulted in an inversion of 68 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1018_1_U0/mul_mul_17s_8s_25_4_1_U6494/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__430 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_1018_1_U0/mOutPtr[1]_i_3__1399, which resulted in an inversion of 68 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_888_1_U0/mul_mul_17s_8s_25_4_1_U5844/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__442 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_888_1_U0/k_02_fu_62[9]_i_4__402, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_900_1_U0/mul_mul_17s_8s_25_4_1_U5904/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__445 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_900_1_U0/k_02_fu_62[9]_i_4__405, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_901_1_U0/mul_mul_17s_8s_25_4_1_U5909/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__446 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_901_1_U0/k_02_fu_62[9]_i_4__418, which resulted in an inversion of 63 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_927_1_U0/mul_mul_17s_8s_25_4_1_U6039/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__337 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_927_1_U0/SRL_SIG_reg[15][0]_srl16_i_8__10, which resulted in an inversion of 74 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_939_1_U0/mul_mul_17s_8s_25_4_1_U6099/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__335 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_939_1_U0/k_02_fu_62[9]_i_4__304, which resulted in an inversion of 70 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_940_1_U0/mul_mul_17s_8s_25_4_1_U6104/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__334 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_940_1_U0/SRL_SIG_reg[13][0]_srl14_i_8__12, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_952_1_U0/mul_mul_17s_8s_25_4_1_U6164/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__420 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_952_1_U0/k_02_fu_62[9]_i_4__388, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_953_1_U0/mul_mul_17s_8s_25_4_1_U6169/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__406 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_953_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__13, which resulted in an inversion of 71 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_966_1_U0/mul_mul_17s_8s_25_4_1_U6234/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__402 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_966_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__13, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_978_1_U0/mul_mul_17s_8s_25_4_1_U6294/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__365 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_978_1_U0/mOutPtr[1]_i_3__1288, which resulted in an inversion of 66 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_979_1_U0/mul_mul_17s_8s_25_4_1_U6299/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__398 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_979_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__9, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_991_1_U0/mul_mul_17s_8s_25_4_1_U6359/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__392 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_991_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__6, which resulted in an inversion of 66 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_992_1_U0/mul_mul_17s_8s_25_4_1_U6364/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__391 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/PE_8_4_pack_992_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__1, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/flow_control_loop_pipe_sequential_init_U/icmp_ln66_reg_1163[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/flow_control_loop_pipe_sequential_init_U/icmp_ln66_reg_1163[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/B_0_load_reg_836[7]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/k_fu_132[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1163_1_U0/mul_mul_17s_8s_25_4_1_U228/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__107 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1163_1_U0/k_02_fu_62[9]_i_4__130, which resulted in an inversion of 61 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1176_1_U0/mul_mul_17s_8s_25_4_1_U294/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__110 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1176_1_U0/k_02_fu_62[9]_i_4__110, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1188_1_U0/mul_mul_17s_8s_25_4_1_U354/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__115 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1188_1_U0/k_02_fu_62[9]_i_4__115, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1215_1_U0/mul_mul_17s_8s_25_4_1_U489/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__39 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1215_1_U0/mOutPtr[1]_i_4__31, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1227_1_U0/mul_mul_17s_8s_25_4_1_U549/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__38 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1227_1_U0/k_02_fu_62[9]_i_4__53, which resulted in an inversion of 62 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1241_1_U0/mul_mul_17s_8s_25_4_1_U619/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__37 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1241_1_U0/k_02_fu_62[9]_i_4__52, which resulted in an inversion of 62 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1247_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_222_pp0_iter1_reg_reg[0]_srl2_i_1__106 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1247_1_U0/flow_control_loop_pipe_U/k_02_fu_62[9]_i_3__106, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1266_1_U0/mul_mul_17s_8s_25_4_1_U744/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__90 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1266_1_U0/k_02_fu_62[9]_i_4__98, which resulted in an inversion of 67 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1267_1_U0/mul_mul_17s_8s_25_4_1_U749/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__91 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1267_1_U0/k_02_fu_62[9]_i_4__99, which resulted in an inversion of 64 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1277_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_222_pp0_iter1_reg_reg[0]_srl2_i_1__105 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1277_1_U0/flow_control_loop_pipe_U/k_02_fu_62[9]_i_3__105, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1278_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_222_pp0_iter1_reg_reg[0]_srl2_i_1__104 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1278_1_U0/flow_control_loop_pipe_U/k_02_fu_62[9]_i_4__104, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1279_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_222_pp0_iter1_reg_reg[0]_srl2_i_1__103 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1279_1_U0/flow_control_loop_pipe_U/k_02_fu_62[9]_i_4__103, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1280_1_U0/mul_mul_17s_8s_25_4_1_U814/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__58 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1280_1_U0/mOutPtr[1]_i_4__41, which resulted in an inversion of 69 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1289_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_222_pp0_iter1_reg_reg[0]_srl2_i_1__102 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1289_1_U0/flow_control_loop_pipe_U/k_02_fu_62[9]_i_4__102, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1290_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_222_pp0_iter1_reg_reg[0]_srl2_i_1__101 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1290_1_U0/flow_control_loop_pipe_U/k_02_fu_62[9]_i_4__101, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1292_1_U0/mul_mul_17s_8s_25_4_1_U874/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__0__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1292_1_U0/k_02_fu_62[9]_i_4__3, which resulted in an inversion of 66 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1293_1_U0/mul_mul_17s_8s_25_4_1_U879/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__11 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1293_1_U0/k_02_fu_62[9]_i_4__2, which resulted in an inversion of 66 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1305_1_U0/mul_mul_17s_8s_25_4_1_U939/Bert_layer_mul_mul_17s_8s_25_4_1_DSP48_0_U/ap_enable_reg_pp0_iter2_i_1__17 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1305_1_U0/SRL_SIG_reg[2][0]_srl3_i_5, which resulted in an inversion of 70 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_222_pp0_iter1_reg_reg[0]_srl2_i_1__100 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_pack_1_U0/flow_control_loop_pipe_U/k_02_fu_62[9]_i_4__100, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/flow_control_loop_pipe_sequential_init_U/icmp_ln217_reg_1137[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/flow_control_loop_pipe_sequential_init_U/icmp_ln217_reg_1137[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/flow_control_loop_pipe_sequential_init_U/v123_1_addr_reg_435[5]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/flow_control_loop_pipe_sequential_init_U/indvar_flatten20_fu_78[7]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/flow_control_loop_pipe_sequential_init_U/v124_1_addr_reg_617[5]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/flow_control_loop_pipe_sequential_init_U/indvar_flatten32_fu_108[7]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__14 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__14, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_860_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_860_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_864_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__3 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_864_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_865_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__4 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_865_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_866_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__5 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_866_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__5, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_867_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__6 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_867_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__6, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_869_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__8 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_869_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__8, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_870_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__9 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_870_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__9, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_871_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__10 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_871_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__10, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_873_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__12 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_873_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__12, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_874_1_U0/flow_control_loop_pipe_U/icmp_ln24_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__13 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_874_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__13, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc116_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_2, which resulted in an inversion of 556 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_cont_fu_491/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0/systolic_array_k_12_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_gemm_systolic_array_cont_fu_491/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0/systolic_array_k_12_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_2__0, which resulted in an inversion of 552 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 173 inverter(s) to 1853 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2b28c1f1b

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152840 ; free virtual = 195736
INFO: [Opt 31-389] Phase Retarget created 575 cells and removed 1132 cells
INFO: [Opt 31-1021] In phase Retarget, 9807 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 24375b3fa

Time (s): cpu = 00:03:01 ; elapsed = 00:02:01 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152843 ; free virtual = 195742
INFO: [Opt 31-389] Phase Constant propagation created 585 cells and removed 2445 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1739 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23af3c7e5

Time (s): cpu = 00:04:03 ; elapsed = 00:03:04 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152513 ; free virtual = 195423
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2943 cells
INFO: [Opt 31-1021] In phase Sweep, 1411448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 24bd70ea0

Time (s): cpu = 00:04:39 ; elapsed = 00:03:27 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152785 ; free virtual = 195699
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2155fdd77

Time (s): cpu = 00:04:49 ; elapsed = 00:03:37 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152787 ; free virtual = 195702
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_3, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 2d7f8acdc

Time (s): cpu = 00:05:04 ; elapsed = 00:03:52 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152779 ; free virtual = 195696
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1814 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             575  |            1132  |                                           9807  |
|  Constant propagation         |             585  |            2445  |                                           1739  |
|  Sweep                        |               0  |            2943  |                                        1411448  |
|  BUFG optimization            |               2  |               0  |                                             11  |
|  Shift Register Optimization  |               4  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                           1814  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152768 ; free virtual = 195688
Ending Logic Optimization Task | Checksum: 1f7fc6e27

Time (s): cpu = 00:05:37 ; elapsed = 00:04:24 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152779 ; free virtual = 195700

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1530 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1f7fc6e27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152744 ; free virtual = 195670

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f7fc6e27

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152749 ; free virtual = 195675

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152749 ; free virtual = 195675
Ending Netlist Obfuscation Task | Checksum: 1f7fc6e27

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 152747 ; free virtual = 195674
INFO: [Common 17-83] Releasing license: Implementation
249 Infos, 180 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:19 ; elapsed = 00:05:44 . Memory (MB): peak = 13375.109 ; gain = 32.023 ; free physical = 152749 ; free virtual = 195676
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 150528 ; free virtual = 193479
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9fba506b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 150536 ; free virtual = 193487
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 150535 ; free virtual = 193487

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c9343a2

Time (s): cpu = 00:07:06 ; elapsed = 00:06:15 . Memory (MB): peak = 13375.109 ; gain = 0.000 ; free physical = 150686 ; free virtual = 193700

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
Phase 1.3 Build Placer Netlist Model | Checksum: 1c57e8335

Time (s): cpu = 00:15:17 ; elapsed = 00:10:12 . Memory (MB): peak = 15681.355 ; gain = 2306.246 ; free physical = 149255 ; free virtual = 192309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c57e8335

Time (s): cpu = 00:15:24 ; elapsed = 00:10:20 . Memory (MB): peak = 15681.355 ; gain = 2306.246 ; free physical = 149255 ; free virtual = 192309
Phase 1 Placer Initialization | Checksum: 1c57e8335

Time (s): cpu = 00:16:42 ; elapsed = 00:11:19 . Memory (MB): peak = 15705.363 ; gain = 2330.254 ; free physical = 149150 ; free virtual = 192215

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y1
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR 1, for Cell level0_i/ulp/Bert_layer_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 24a459b35

Time (s): cpu = 00:28:43 ; elapsed = 00:17:06 . Memory (MB): peak = 15761.391 ; gain = 2386.281 ; free physical = 148630 ; free virtual = 191750

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 19da86f04

Time (s): cpu = 00:30:37 ; elapsed = 00:19:02 . Memory (MB): peak = 15761.391 ; gain = 2386.281 ; free physical = 148491 ; free virtual = 191625

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1b296836c

Time (s): cpu = 00:30:50 ; elapsed = 00:19:15 . Memory (MB): peak = 15761.391 ; gain = 2386.281 ; free physical = 148455 ; free virtual = 191591

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1b296836c

Time (s): cpu = 00:31:14 ; elapsed = 00:19:24 . Memory (MB): peak = 15805.758 ; gain = 2430.648 ; free physical = 148183 ; free virtual = 191319

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 18d14d9c8

Time (s): cpu = 00:31:33 ; elapsed = 00:19:43 . Memory (MB): peak = 15805.758 ; gain = 2430.648 ; free physical = 148134 ; free virtual = 191272

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 15557de88

Time (s): cpu = 00:33:40 ; elapsed = 00:20:19 . Memory (MB): peak = 15805.758 ; gain = 2430.648 ; free physical = 147994 ; free virtual = 191137

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 15557de88

Time (s): cpu = 00:33:57 ; elapsed = 00:20:36 . Memory (MB): peak = 15805.758 ; gain = 2430.648 ; free physical = 148016 ; free virtual = 191163
Phase 2.1.1 Partition Driven Placement | Checksum: 15557de88

Time (s): cpu = 00:34:00 ; elapsed = 00:20:39 . Memory (MB): peak = 15805.758 ; gain = 2430.648 ; free physical = 148275 ; free virtual = 191422
Phase 2.1 Floorplanning | Checksum: 15557de88

Time (s): cpu = 00:34:02 ; elapsed = 00:20:41 . Memory (MB): peak = 15805.758 ; gain = 2430.648 ; free physical = 148286 ; free virtual = 191433

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 83 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1_fu_1267/icmp_ln629_reg_513_pp0_iter1_reg_reg[0]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state120. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state91. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[91]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[121]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[90]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/ap_CS_fsm_pp0_stage0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j14_fu_1605/ap_CS_fsm_pp0_stage0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/ap_CS_fsm_state11. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state124. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state124. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state85. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state85. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state126. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state126. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i27_1_reg_2296[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i27_1_reg_2296[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i27_1_reg_2296[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i27_1_reg_2296[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/ap_CS_fsm_reg[15]_0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[125]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[132]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[118]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[121]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/ap_CS_fsm_reg[15]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state89. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23_fu_1844_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12_fu_226/val_reg_1284_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state160. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state81. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state79. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state128. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/sitofp_32s_32_5_no_dsp_1_U10320/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i16_1_reg_2235[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state161. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i16_1_reg_2235[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i16_1_reg_2235[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/ap_enable_reg_pp0_iter5. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/p_Result_s_reg_657_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j14_fu_1605/ap_CS_fsm_pp0_stage2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[159]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[29]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j24_fu_1891/ap_CS_fsm_pp0_stage3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j14_fu_1605/ap_enable_reg_pp0_iter2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j24_fu_1891/ap_CS_fsm_pp0_stage0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/i16_1_reg_2235[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state87. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[91]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state92. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/ap_CS_fsm_state7. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[123]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[123]_rep__2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j14_fu_1605/ap_CS_fsm_pp0_stage3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state119. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[90]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1_fu_1267/icmp_ln629_reg_513_pp0_iter1_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j14_fu_1605/ap_enable_reg_pp0_iter1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[125]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j24_fu_1891/ap_enable_reg_pp0_iter1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[26]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18_fu_226/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_j15_fu_1637/grp_Bert_layer_Pipeline_l_j15_fu_1637_grp_fu_2345_p_din0[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln144_reg_577[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/trunc_ln144_reg_577[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/sitofp_32s_32_5_no_dsp_1_U10320/Bert_layer_sitofp_32s_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 75 nets or cells. Created 78 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 15837.770 ; gain = 0.000 ; free physical = 148278 ; free virtual = 191432
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 15837.770 ; gain = 0.000 ; free physical = 148278 ; free virtual = 191432

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           78  |              0  |                    75  |           0  |           1  |  00:00:28  |
|  Total                                |           78  |              0  |                    75  |           0  |           1  |  00:00:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 189fa323c

Time (s): cpu = 00:36:43 ; elapsed = 00:21:42 . Memory (MB): peak = 15837.770 ; gain = 2462.660 ; free physical = 148297 ; free virtual = 191456

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 15e3fd969

Time (s): cpu = 00:36:52 ; elapsed = 00:21:49 . Memory (MB): peak = 15837.770 ; gain = 2462.660 ; free physical = 148298 ; free virtual = 191458

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 217656098

Time (s): cpu = 00:36:58 ; elapsed = 00:21:54 . Memory (MB): peak = 15837.770 ; gain = 2462.660 ; free physical = 148298 ; free virtual = 191459

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 413 LUTNM shape to break, 11815 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 203, two critical 210, total 413, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3889 nets or LUTs. Breaked 413 LUTs, combined 3476 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_1/inst.
INFO: [Physopt 32-942] Found 13 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 7 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 20 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 20 new cells, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 44 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 39 nets or cells. Created 194 new cells, deleted 39 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 35 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 33 new cells, deleted 18 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 6 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 26 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 8 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 7 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 90 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 59 nets.  Re-placed 400 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 59 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 400 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 16838.773 ; gain = 0.000 ; free physical = 147633 ; free virtual = 190963
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv. Replicated 9 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/DINADIN[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/val_reg_1294_reg[0]_0[0]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.87 . Memory (MB): peak = 16838.773 ; gain = 0.000 ; free physical = 147631 ; free virtual = 190963
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 16838.773 ; gain = 0.000 ; free physical = 147631 ; free virtual = 190963
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 16838.773 ; gain = 0.000 ; free physical = 147631 ; free virtual = 190965
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-666] Processed cell level0_i/ulp/Bert_layer_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 16838.773 ; gain = 0.000 ; free physical = 147631 ; free virtual = 190965
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 16838.773 ; gain = 0.000 ; free physical = 147685 ; free virtual = 191019

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          413  |           3476  |                  3889  |           0  |           1  |  00:00:10  |
|  Retime                                           |          300  |             74  |                   119  |           0  |           1  |  00:01:39  |
|  Equivalent Driver Rewiring                       |            0  |              4  |                    59  |           2  |           1  |  00:00:43  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:09  |
|  Fanout                                           |           16  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           4  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         198  |           1  |  00:00:03  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          731  |           3554  |                  4072  |         204  |          12  |  00:02:49  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 10737ee69

Time (s): cpu = 01:16:52 ; elapsed = 00:43:54 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147658 ; free virtual = 191001
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.5 Global Placement Core | Checksum: 1b6f958ff

Time (s): cpu = 01:22:08 ; elapsed = 00:46:56 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147577 ; free virtual = 190949
Phase 2 Global Placement | Checksum: 1b6f958ff

Time (s): cpu = 01:22:10 ; elapsed = 00:46:59 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147867 ; free virtual = 191240

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 157ca415a

Time (s): cpu = 01:24:34 ; elapsed = 00:48:00 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147686 ; free virtual = 191068

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 145eaa60a

Time (s): cpu = 01:27:04 ; elapsed = 00:49:12 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147556 ; free virtual = 190946

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 86111cd0

Time (s): cpu = 01:33:46 ; elapsed = 00:51:59 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147192 ; free virtual = 190605

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: e018eda9

Time (s): cpu = 01:34:12 ; elapsed = 00:52:12 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147230 ; free virtual = 190645

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: df788efa

Time (s): cpu = 01:37:36 ; elapsed = 00:53:37 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 146995 ; free virtual = 190422
Phase 3.3.3 Slice Area Swap | Checksum: ce045501

Time (s): cpu = 01:38:59 ; elapsed = 00:54:49 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 146963 ; free virtual = 190401
Phase 3.3 Small Shape DP | Checksum: 19aff745a

Time (s): cpu = 01:41:18 ; elapsed = 00:55:41 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147113 ; free virtual = 190561

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 19aff745a

Time (s): cpu = 01:41:26 ; elapsed = 00:55:49 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147078 ; free virtual = 190526

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1ca7581b9

Time (s): cpu = 01:42:07 ; elapsed = 00:56:23 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147089 ; free virtual = 190543

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1ca7581b9

Time (s): cpu = 01:42:46 ; elapsed = 00:57:03 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147108 ; free virtual = 190568

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1cc476167

Time (s): cpu = 01:49:59 ; elapsed = 00:58:47 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147006 ; free virtual = 190482
Phase 3 Detail Placement | Checksum: 1cc476167

Time (s): cpu = 01:50:04 ; elapsed = 00:58:53 . Memory (MB): peak = 16838.773 ; gain = 3463.664 ; free physical = 147008 ; free virtual = 190485

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18f2bff28

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.562 | TNS=-304.461 |
Phase 1 Physical Synthesis Initialization | Checksum: 118ecfb06

Time (s): cpu = 00:01:16 ; elapsed = 00:00:16 . Memory (MB): peak = 16854.750 ; gain = 0.000 ; free physical = 146686 ; free virtual = 190202
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds0_fu_1502/grp_gemm_systolic_array_ds0_1357_1358_fu_162/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_843_1_U0/C_V_95_U/systolic_array_k_768_843_1_Block_for_end127_proc_U0_ap_ready, inserted BUFG to drive 6912 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds1_fu_1672/grp_gemm_systolic_array_ds1_1361_1362_fu_162/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_842_1_U0/C_V_163_U/systolic_array_k_768_842_1_Block_for_end127_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_ds2_fu_1788/grp_gemm_systolic_array_ds2_1365_1366_fu_162/dataflow_in_loop_VITIS_LOOP_251_1_U0/systolic_array_k_3072_1_U0/C_V_539_U/systolic_array_k_3072_1_Block_for_end127_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_381_U/systolic_array_k_768_1_Block_for_end127_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 4, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 3, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ea05290e

Time (s): cpu = 00:02:47 ; elapsed = 00:01:15 . Memory (MB): peak = 16854.750 ; gain = 0.000 ; free physical = 146633 ; free virtual = 190158
Phase 4.1.1.1 BUFG Insertion | Checksum: 1114b816d

Time (s): cpu = 02:03:49 ; elapsed = 01:04:00 . Memory (MB): peak = 16854.750 ; gain = 3479.641 ; free physical = 146676 ; free virtual = 190202

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-70] Processed net level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv_BUFG, BUFG replication was skipped in SLR 1 because FF driver could not be replicated.
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 1
Phase 4.1.1.2 BUFG Replication | Checksum: 1114b816d

Time (s): cpu = 02:06:47 ; elapsed = 01:05:47 . Memory (MB): peak = 16854.750 ; gain = 3479.641 ; free physical = 146622 ; free virtual = 190164

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.066. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: d2b0f071

Time (s): cpu = 02:13:30 ; elapsed = 01:12:21 . Memory (MB): peak = 16854.750 ; gain = 3479.641 ; free physical = 145750 ; free virtual = 189444

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.066. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: eb05549e

Time (s): cpu = 02:14:56 ; elapsed = 01:13:42 . Memory (MB): peak = 16854.750 ; gain = 3479.641 ; free physical = 144247 ; free virtual = 188083

Time (s): cpu = 02:14:56 ; elapsed = 01:13:42 . Memory (MB): peak = 16854.750 ; gain = 3479.641 ; free physical = 144272 ; free virtual = 188109
Phase 4.1 Post Commit Optimization | Checksum: eb05549e

Time (s): cpu = 02:15:01 ; elapsed = 01:13:47 . Memory (MB): peak = 16854.750 ; gain = 3479.641 ; free physical = 144270 ; free virtual = 188106
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 144146 ; free virtual = 187983

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bb093f0d

Time (s): cpu = 02:18:28 ; elapsed = 01:15:45 . Memory (MB): peak = 17554.074 ; gain = 4178.965 ; free physical = 144282 ; free virtual = 188118

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|       East|                8x8|                4x4|              32x32|
|___________|___________________|___________________|___________________|
|       West|              16x16|                2x2|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bb093f0d

Time (s): cpu = 02:18:41 ; elapsed = 01:15:58 . Memory (MB): peak = 17554.074 ; gain = 4178.965 ; free physical = 144323 ; free virtual = 188160
Phase 4.3 Placer Reporting | Checksum: 1bb093f0d

Time (s): cpu = 02:18:52 ; elapsed = 01:16:09 . Memory (MB): peak = 17554.074 ; gain = 4178.965 ; free physical = 144327 ; free virtual = 188164

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 144330 ; free virtual = 188167

Time (s): cpu = 02:18:53 ; elapsed = 01:16:10 . Memory (MB): peak = 17554.074 ; gain = 4178.965 ; free physical = 144330 ; free virtual = 188167
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2573e7abd

Time (s): cpu = 02:19:04 ; elapsed = 01:16:21 . Memory (MB): peak = 17554.074 ; gain = 4178.965 ; free physical = 144332 ; free virtual = 188169
Ending Placer Task | Checksum: 2299daac2

Time (s): cpu = 02:19:15 ; elapsed = 01:16:33 . Memory (MB): peak = 17554.074 ; gain = 4178.965 ; free physical = 144426 ; free virtual = 188262
INFO: [Common 17-83] Releasing license: Implementation
419 Infos, 188 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 02:28:29 ; elapsed = 01:19:21 . Memory (MB): peak = 17554.074 ; gain = 4178.965 ; free physical = 146265 ; free virtual = 190102
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 146295 ; free virtual = 190132
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 146291 ; free virtual = 190129
report_utilization: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 146289 ; free virtual = 190126
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 541.86s |  WALL: 139.09s
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145970 ; free virtual = 189807

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.066 | TNS=-159.597 |
Phase 1 Physical Synthesis Initialization | Checksum: 1129dc4fd

Time (s): cpu = 00:10:25 ; elapsed = 00:08:54 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145229 ; free virtual = 189068
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 1 high priority path group.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.066 | TNS=-159.597 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1129dc4fd

Time (s): cpu = 00:11:56 ; elapsed = 00:09:19 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145200 ; free virtual = 189038

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.066 | TNS=-159.597 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_8_U/q0_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_A_loader_89_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.046 | TNS=-156.250 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf1_11_ce0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_8_U/q0_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_8_U/q0_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_A_loader_89_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg. Replicated 1 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-150.728 |
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf1_11_ce0. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/q0_reg_0_0_i_1__37_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.016 | TNS=-147.477 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/p_ZL4buf5_1_U/q0_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/p_ZL4buf5_1_U/out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf5_11_ce0. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/q0_reg_0_0_i_1__35_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.985 | TNS=-145.710 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260_ap_start_reg.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260_ap_start_reg_reg
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260_ap_start_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-137.438 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/p_ZL4buf3_9_U/q0_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/p_ZL4buf3_9_U/out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf3_11_ce0. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/q0_reg_0_0_i_1__36_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.891 | TNS=-131.778 |
INFO: [Physopt 32-134] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf1_11_ce0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.891 | TNS=-131.778 |
Phase 3 Critical Path Optimization | Checksum: 1129dc4fd

Time (s): cpu = 00:12:48 ; elapsed = 00:09:53 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145190 ; free virtual = 189028

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.891 | TNS=-131.778 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_8_U/q0_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_8_U/q0_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_A_loader_89_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf1_11_ce0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_8_U/q0_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_A_loader_89_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf1_11_ce0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.891 | TNS=-131.778 |
Phase 4 Critical Path Optimization | Checksum: 1129dc4fd

Time (s): cpu = 00:13:16 ; elapsed = 00:10:09 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145200 ; free virtual = 189039
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145247 ; free virtual = 189086
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145241 ; free virtual = 189079
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.891 | TNS=-131.778 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           1  |  00:00:10  |
|  Critical Path  |          0.175  |         27.819  |            1  |              0  |                     6  |           0  |           2  |  00:00:49  |
|  Total          |          0.175  |         27.819  |            1  |              0  |                     6  |           4  |           3  |  00:01:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145285 ; free virtual = 189123
Ending Physical Synthesis Task | Checksum: 2c6ce7160

Time (s): cpu = 00:14:02 ; elapsed = 00:10:55 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 145282 ; free virtual = 189121
INFO: [Common 17-83] Releasing license: Implementation
483 Infos, 191 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:22:41 ; elapsed = 00:13:20 . Memory (MB): peak = 17554.074 ; gain = 0.000 ; free physical = 146132 ; free virtual = 189970
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f5e2ca52 ConstDB: 0 ShapeSum: 3febe171 RouteDB: aca4ae5e
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 145484 ; free virtual = 189323
Post Restoration Checksum: NetGraph: f812d166 NumContArr: 8579fcbb Constraints: 844c95fe Timing: 0
Phase 1 Build RT Design | Checksum: 201d9641f

Time (s): cpu = 00:10:09 ; elapsed = 00:04:21 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 145572 ; free virtual = 189411

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 201d9641f

Time (s): cpu = 00:10:37 ; elapsed = 00:04:50 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 144840 ; free virtual = 188876

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 201d9641f

Time (s): cpu = 00:11:06 ; elapsed = 00:05:19 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 144700 ; free virtual = 188774

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 20cc12b11

Time (s): cpu = 00:12:43 ; elapsed = 00:06:34 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 144502 ; free virtual = 188714

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2447d02ae

Time (s): cpu = 00:18:53 ; elapsed = 00:08:55 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 143441 ; free virtual = 187654
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.695 | TNS=-52.993| WHS=-0.157 | THS=-69.446|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 27847623c

Time (s): cpu = 00:32:40 ; elapsed = 00:13:02 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 142843 ; free virtual = 187056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.695 | TNS=-94.439| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 25efa13a5

Time (s): cpu = 00:33:39 ; elapsed = 00:13:35 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 142840 ; free virtual = 187053

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000181589 %
  Global Horizontal Routing Utilization  = 0.000303429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 497690
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 392061
  Number of Partially Routed Nets     = 105629
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 28da463ec

Time (s): cpu = 00:34:39 ; elapsed = 00:14:11 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 142840 ; free virtual = 187053

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 28da463ec

Time (s): cpu = 00:35:04 ; elapsed = 00:14:36 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 142765 ; free virtual = 186978
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 27502c33f

Time (s): cpu = 00:40:32 ; elapsed = 00:16:51 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 142455 ; free virtual = 186578

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.43|   16x16|      2.71|     4x4|      0.28|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.29|   16x16|      1.84|     4x4|      0.20|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.07|     4x4|      0.34|   16x16|      0.37|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.12|     4x4|      0.55|     8x8|      0.47|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X105Y112->INT_X120Y127 (CLEM_X105Y112->CLEL_R_X120Y127)
	INT_X112Y128->INT_X127Y143 (CLEM_X112Y128->CLEL_R_X127Y143)
	INT_X112Y112->INT_X127Y127 (CLEM_X112Y112->CLEL_R_X127Y127)
	INT_X112Y96->INT_X127Y111 (CLEM_X112Y96->CLEL_R_X127Y111)
	INT_X112Y127->INT_X127Y142 (CLEM_X112Y127->CLEL_R_X127Y142)
SOUTH
	INT_X109Y83->INT_X124Y114 (CLEM_X109Y83->CLEL_R_X124Y114)
	INT_X112Y104->INT_X119Y111 (CLEM_X112Y104->DSP_X119Y110)
	INT_X112Y88->INT_X119Y95 (CLEM_X112Y88->DSP_X119Y95)
	INT_X80Y80->INT_X87Y87 (CLEM_X80Y80->CLEL_R_X87Y87)
	INT_X80Y72->INT_X87Y79 (CLEM_X80Y72->CLEL_R_X87Y79)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X96Y334->INT_X103Y349 (CLEM_X96Y334->DSP_X103Y345)
	INT_X96Y336->INT_X103Y343 (CLEM_X96Y336->DSP_X103Y340)
	INT_X96Y335->INT_X103Y342 (CLEM_X96Y335->DSP_X103Y340)
	INT_X96Y342->INT_X103Y349 (CLEM_X96Y342->DSP_X103Y345)
	INT_X96Y341->INT_X103Y348 (CLEM_X96Y341->DSP_X103Y345)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 58170
 Number of Nodes with overlaps = 4181
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.903 | TNS=-761.424| WHS=-0.121 | THS=-13.158|

Phase 4.1 Global Iteration 0 | Checksum: 2645406a6

Time (s): cpu = 01:08:43 ; elapsed = 00:28:50 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141771 ; free virtual = 185896

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-756.429| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2178639f5

Time (s): cpu = 01:15:06 ; elapsed = 00:32:27 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141764 ; free virtual = 185889

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.857 | TNS=-751.810| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 212539676

Time (s): cpu = 01:18:56 ; elapsed = 00:35:05 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141739 ; free virtual = 185864

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.857 | TNS=-751.818| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ea1ad3b9

Time (s): cpu = 01:20:35 ; elapsed = 00:36:09 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141691 ; free virtual = 185816
Phase 4 Rip-up And Reroute | Checksum: 1ea1ad3b9

Time (s): cpu = 01:21:00 ; elapsed = 00:36:35 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141663 ; free virtual = 185788

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20d88e0a9

Time (s): cpu = 01:26:16 ; elapsed = 00:38:26 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141464 ; free virtual = 185590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.857 | TNS=-751.818| WHS=0.006  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 26dd3dec2

Time (s): cpu = 01:31:07 ; elapsed = 00:40:01 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141275 ; free virtual = 185401
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.857 | TNS=-719.239| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 190e26706

Time (s): cpu = 01:32:33 ; elapsed = 00:40:41 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141348 ; free virtual = 185475

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190e26706

Time (s): cpu = 01:32:59 ; elapsed = 00:41:06 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141289 ; free virtual = 185415
Phase 5 Delay and Skew Optimization | Checksum: 190e26706

Time (s): cpu = 01:33:25 ; elapsed = 00:41:32 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141305 ; free virtual = 185431

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aa547b1a

Time (s): cpu = 01:37:29 ; elapsed = 00:43:08 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141302 ; free virtual = 185428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.857 | TNS=-654.519| WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1803dfc1a

Time (s): cpu = 01:38:22 ; elapsed = 00:43:39 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141243 ; free virtual = 185369
Phase 6 Post Hold Fix | Checksum: 1803dfc1a

Time (s): cpu = 01:38:47 ; elapsed = 00:44:04 . Memory (MB): peak = 17554.078 ; gain = 0.000 ; free physical = 141235 ; free virtual = 185361

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 1bb3f3292

Time (s): cpu = 02:00:41 ; elapsed = 00:50:36 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 131254 ; free virtual = 182161
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.562 | TNS=-509.962| WHS=0.006  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 20d92c57b

Time (s): cpu = 02:05:26 ; elapsed = 00:52:08 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 137805 ; free virtual = 182540
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.562 | TNS=-452.095| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 1997bfe2c

Time (s): cpu = 02:06:53 ; elapsed = 00:52:47 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 137867 ; free virtual = 182603

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 1f1ed032e

Time (s): cpu = 02:10:50 ; elapsed = 00:54:19 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 137876 ; free virtual = 182612
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.562 | TNS=-389.340| WHS=0.006  | THS=0.000  |

Phase 7.2 Hold Fix Iter | Checksum: 23012d5c4

Time (s): cpu = 02:11:43 ; elapsed = 00:54:50 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 137875 ; free virtual = 182611

Phase 7.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.562 | TNS=-389.340| WHS=0.006  | THS=0.000  |

Phase 7.3 Additional Hold Fix | Checksum: 1b4b22d3a

Time (s): cpu = 02:16:12 ; elapsed = 00:56:30 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 137573 ; free virtual = 182458

Phase 7.4 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 7.4.1 Update Timing
Phase 7.4.1 Update Timing | Checksum: 18e8e3536

Time (s): cpu = 02:24:15 ; elapsed = 00:59:20 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 134780 ; free virtual = 181357
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.562 | TNS=-389.340| WHS=0.006  | THS=0.000  |

Phase 7.4 Global Iteration for Hold | Checksum: 23749e38c

Time (s): cpu = 02:25:09 ; elapsed = 00:59:53 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 134173 ; free virtual = 180751
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1d0501aef

Time (s): cpu = 02:29:56 ; elapsed = 01:01:37 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 135805 ; free virtual = 182413

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.1465 %
  Global Horizontal Routing Utilization  = 8.4038 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.0376%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.1517%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X42Y116 -> INT_X42Y116
   INT_X110Y110 -> INT_X110Y110
East Dir 1x1 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X46Y358 -> INT_X46Y358
   INT_X100Y342 -> INT_X100Y342
West Dir 1x1 Area, Max Cong = 86.5385%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X32Y84 -> INT_X32Y84
   INT_X33Y80 -> INT_X33Y80
   INT_X30Y68 -> INT_X30Y68

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 24ef40ff9

Time (s): cpu = 02:30:47 ; elapsed = 01:02:10 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 135864 ; free virtual = 182486

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24ef40ff9

Time (s): cpu = 02:31:15 ; elapsed = 01:02:39 . Memory (MB): peak = 20188.980 ; gain = 2634.902 ; free physical = 136938 ; free virtual = 183566

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24ef40ff9

Time (s): cpu = 02:33:12 ; elapsed = 01:04:11 . Memory (MB): peak = 20204.988 ; gain = 2650.910 ; free physical = 134395 ; free virtual = 181190
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.35|   16x16|      3.76|     2x2|      0.12|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.68|   16x16|      4.07|     4x4|      0.31|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.09|     4x4|      0.54|     4x4|      0.35|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.31|     4x4|      0.97|     8x8|      0.73|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.70|   16x16|      3.44|     4x4|      0.63|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.19|     4x4|      1.24|     4x4|      0.24|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.12|     4x4|      0.47|   16x16|      0.72|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.06|     4x4|      0.55|     8x8|      0.58|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.29|     8x8|      1.02|     4x4|      0.13|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     2x2|      0.21|     2x2|      0.05|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.01|     2x2|      0.04|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     4x4|      0.14|     2x2|      0.11|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 24ef40ff9

Time (s): cpu = 02:33:43 ; elapsed = 01:04:43 . Memory (MB): peak = 20204.988 ; gain = 2650.910 ; free physical = 134009 ; free virtual = 180896

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.562 | TNS=-389.340| WHS=0.006  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 24ef40ff9

Time (s): cpu = 02:36:11 ; elapsed = 01:05:30 . Memory (MB): peak = 20204.988 ; gain = 2650.910 ; free physical = 133136 ; free virtual = 180101
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 5.61284e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.563 | TNS=-368.376 | WHS=0.006 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 24ef40ff9

Time (s): cpu = 02:48:26 ; elapsed = 01:09:30 . Memory (MB): peak = 20204.988 ; gain = 2650.910 ; free physical = 132920 ; free virtual = 179906
INFO: [Physopt 32-801] Found 1 high priority path group.
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.563 | TNS=-368.376 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_7_U/q0_reg[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_A_loader_89_U/internal_full_n_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.563 | TNS=-368.376 | WHS=0.006 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 1679ef743

Time (s): cpu = 02:51:08 ; elapsed = 01:10:25 . Memory (MB): peak = 20204.988 ; gain = 2650.910 ; free physical = 130676 ; free virtual = 177662
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 20204.988 ; gain = 0.000 ; free physical = 130465 ; free virtual = 177451
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.563 | TNS=-368.376 | WHS=0.006 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: 1679ef743

Time (s): cpu = 02:51:52 ; elapsed = 01:11:05 . Memory (MB): peak = 20204.988 ; gain = 2650.910 ; free physical = 130275 ; free virtual = 177262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:55:08 ; elapsed = 01:13:14 . Memory (MB): peak = 20204.988 ; gain = 2650.910 ; free physical = 128909 ; free virtual = 175897
INFO: [Common 17-83] Releasing license: Implementation
518 Infos, 194 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 03:03:23 ; elapsed = 01:16:23 . Memory (MB): peak = 20204.988 ; gain = 2650.914 ; free physical = 128904 ; free virtual = 175892
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 20204.988 ; gain = 0.000 ; free physical = 128475 ; free virtual = 175471
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 20204.988 ; gain = 0.000 ; free physical = 128172 ; free virtual = 175298
report_utilization: Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 20204.988 ; gain = 0.000 ; free physical = 127717 ; free virtual = 174844
get_cells: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 20204.988 ; gain = 0.000 ; free physical = 127290 ; free virtual = 174418
get_cells: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 20204.988 ; gain = 0.000 ; free physical = 126921 ; free virtual = 174042
WARNING: Unable to find metadata file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/debug_ip_layout.rtd
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date             : Sat Sep  9 14:53:50 2023
| Host             : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 24.992        |
|   FPGA Power (W)         | 23.975        |
|   HBM Power (W)          | 1.016         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 135.008 (MET) |
| Dynamic (W)              | 16.980        |
| Device Static (W)        | 8.011         |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 81.3          |
| Junction Temperature (C) | 73.7          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     2.871 |       70 |       --- |             --- |
| CLB Logic                |     2.023 |   848071 |       --- |             --- |
|   LUT as Logic           |     1.285 |   300509 |   1303680 |           23.05 |
|   LUT as Distributed RAM |     0.275 |     7620 |    600960 |            1.27 |
|   LUT as Shift Register  |     0.208 |    24254 |    600960 |            4.04 |
|   Register               |     0.166 |   399850 |   2607360 |           15.34 |
|   CARRY8                 |     0.090 |     9475 |    162960 |            5.81 |
|   Others                 |    <0.001 |    24227 |       --- |             --- |
|   BUFG                   |    <0.001 |        5 |        96 |            5.21 |
|   F7/F8 Muxes            |     0.000 |     4306 |   1303680 |            0.33 |
| Signals                  |     3.324 |   714390 |       --- |             --- |
| Block RAM                |     2.004 |   1464.5 |      2016 |           72.64 |
| HBM                      |     1.183 |        1 |         2 |           50.00 |
| MMCM                     |     0.003 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.608 |      803 |      9024 |            8.90 |
| I/O                      |     0.007 |       16 |       624 |            2.56 |
| GTY                      |     4.360 |       16 |        24 |           66.67 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     8.011 |          |           |                 |
|   HBM Static             |     0.434 |          |           |                 |
|   Device Static          |     7.577 |          |           |                 |
| Total                    |    24.988 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |    20.271 |      13.968 |      6.303 |       NA    |     150.000 | 129.729 (MET) |
| Vccint_io  |       0.850 |     1.099 |       0.426 |      0.673 |       NA    |       5.000 | 3.901 (MET)   |
| Vccbram    |       0.850 |     0.321 |       0.151 |      0.170 |       NA    |       3.000 | 2.679 (MET)   |
| Vccaux     |       1.800 |     0.796 |       0.079 |      0.717 |       NA    |       4.000 | 3.204 (MET)   |
| Vccaux_io  |       1.800 |     0.039 |       0.004 |      0.035 |       NA    |       3.000 | 2.961 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     0.421 |       0.277 |      0.143 |       NA    |       6.000 | 5.579 (MET)   |
| VCC_HBM    |       1.200 |     0.464 |       0.297 |      0.167 |       NA    |      12.000 | 11.536 (MET)  |
| VCCAUX_HBM |       2.500 |     0.030 |       0.006 |      0.025 |       NA    |       4.000 | 3.970 (MET)   |
| MGTYAVcc   |       0.900 |     0.697 |       0.616 |      0.081 |       NA    |       4.000 | 3.303 (MET)   |
| MGTYAVtt   |       1.200 |     2.560 |       2.536 |      0.024 |       NA    |       8.000 | 5.440 (MET)   |
| MGTYVccaux |       1.800 |     0.096 |       0.093 |      0.002 |       NA    |       0.500 | 0.404 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             4.0 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                                                                                                                                                                                                                                                                                                    |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                 |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| level0_wrapper              |    16.976 |
|   level0_i                  |    16.974 |
|     blp                     |     8.734 |
|       blp_i                 |     8.734 |
|     ii_level0_pipe          |     0.075 |
|       inst                  |     0.075 |
|     ulp                     |     8.165 |
|       Bert_layer_1          |     5.944 |
|       SLR0                  |     0.013 |
|       SLR1                  |     0.005 |
|       SLR2                  |     0.005 |
|       axi_ic_ctrl_mgmt_slr1 |     0.002 |
|       hmss_0                |     2.118 |
|       ulp_cmp               |     0.002 |
|       ulp_ucs               |     0.074 |
+-----------------------------+-----------+


518 Infos, 196 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:06:48 ; elapsed = 00:02:08 . Memory (MB): peak = 20229.082 ; gain = 24.094 ; free physical = 126387 ; free virtual = 173509
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:56 ; elapsed = 00:00:56 . Memory (MB): peak = 20245.094 ; gain = 16.012 ; free physical = 124965 ; free virtual = 173711
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:27 ; elapsed = 00:02:34 . Memory (MB): peak = 20245.094 ; gain = 16.012 ; free physical = 125063 ; free virtual = 172572
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:00 ; elapsed = 00:00:40 . Memory (MB): peak = 20245.094 ; gain = 0.000 ; free physical = 124284 ; free virtual = 171821
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.99s |  WALL: 3.98s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 20261.102 ; gain = 0.000 ; free physical = 124259 ; free virtual = 171798

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.563 | TNS=-368.376 | WHS=0.006 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2b4b90173

Time (s): cpu = 00:08:34 ; elapsed = 00:05:57 . Memory (MB): peak = 20261.102 ; gain = 0.000 ; free physical = 122602 ; free virtual = 170142
INFO: [Physopt 32-801] Found 1 high priority path group.
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.563 | TNS=-368.376 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_7_U/q0_reg[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_A_loader_89_U/internal_full_n_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf1_11_ce0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/p_ZL4buf1_7_U/q0_reg[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_A_loader_89_U/internal_full_n_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/block_B_loader_417_U/internal_full_n_reg_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf1_11_ce0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/p_ZL4buf5_10_U/out[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_kernel_00_unbuffered_net. Processed net: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_gemm_systolic_array_qkv_1351_1352_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc104_U0/grp_init_block_AB_proc104_Pipeline_init_block_AB_fu_260/p_ZL4buf5_11_ce0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.549 | TNS=-368.411 | WHS=0.006 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 2b4b90173

Time (s): cpu = 00:30:31 ; elapsed = 00:19:52 . Memory (MB): peak = 21095.094 ; gain = 833.992 ; free physical = 122000 ; free virtual = 169542
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 121964 ; free virtual = 169506
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.549 | TNS=-368.411 | WHS=0.006 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.014  |         -0.035  |            0  |              0  |                     1  |           0  |           1  |  00:13:50  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 121951 ; free virtual = 169494
Ending Physical Synthesis Task | Checksum: 2a1cb23cb

Time (s): cpu = 00:31:21 ; elapsed = 00:20:37 . Memory (MB): peak = 21095.094 ; gain = 833.992 ; free physical = 121817 ; free virtual = 169359
INFO: [Common 17-83] Releasing license: Implementation
547 Infos, 198 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:32:12 ; elapsed = 00:21:27 . Memory (MB): peak = 21095.094 ; gain = 850.000 ; free physical = 123863 ; free virtual = 171405
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:55 ; elapsed = 00:00:56 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 122362 ; free virtual = 171529
report_design_analysis: Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 122177 ; free virtual = 171391
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:06:37 ; elapsed = 00:03:36 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 123510 ; free virtual = 171437
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:04:21 ; elapsed = 00:01:09 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 123462 ; free virtual = 171418
Finished optional post-route physical design optimization.
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 250.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:52 ; elapsed = 00:00:07 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 123425 ; free virtual = 171382
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:54 ; elapsed = 00:00:07 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 123347 ; free virtual = 171304
get_timing_paths: Time (s): cpu = 00:00:56 ; elapsed = 00:00:07 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 123425 ; free virtual = 171382
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 250.0 MHz
   scaled frequency   : 219.8 MHz
WARNING: One or more timing paths failed timing targeting 250 MHz for kernel clock 'ulp_ucs/aclk_kernel_00'. The frequency is being automatically changed to 219.8 MHz to enable proper functionality
WARNING: [Vivado 12-508] No pins matched 'ulp_ucs/aclk_kernel_00'.
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 455.3 MHz
WARNING: The auto scaled frequency '455.3 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:04 ; elapsed = 00:00:38 . Memory (MB): peak = 21095.094 ; gain = 0.000 ; free physical = 123291 ; free virtual = 171248
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U7900/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_2_U/p_reg_reg input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U7900/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mac_muladd_16s_15ns_19s_31_4_1_U7865/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_2_U/p_reg_reg input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mac_muladd_16s_15ns_19s_31_4_1_U7865/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product input level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_13s_71s_71_5_1_U7896/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_13s_71s_71_5_1_U7896/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U7898/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U7898/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U7899/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U7899/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_12s_80ns_90_5_1_U7857/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_12s_80ns_90_5_1_U7857/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_12s_80ns_90_5_1_U7857/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_12s_80ns_90_5_1_U7857/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_13s_71s_71_5_1_U7861/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_13s_71s_71_5_1_U7861/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_49ns_44ns_93_5_1_U7863/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_49ns_44ns_93_5_1_U7863/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_50ns_50ns_100_5_1_U7864/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_50ns_50ns_100_5_1_U7864/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_73ns_79_5_1_U7851/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_73ns_79_5_1_U7851/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_77ns_83_5_1_U7856/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_77ns_83_5_1_U7856/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_82ns_88_5_1_U7855/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_82ns_88_5_1_U7855/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_82ns_88_5_1_U7855/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_82ns_88_5_1_U7855/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_87ns_93_5_1_U7854/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_87ns_93_5_1_U7854/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_87ns_93_5_1_U7854/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_87ns_93_5_1_U7854/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_92ns_98_5_1_U7853/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_92ns_98_5_1_U7853/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_92ns_98_5_1_U7853/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_92ns_98_5_1_U7853/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_71ns_4ns_75_5_1_U7850/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_71ns_4ns_75_5_1_U7850/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_54ns_130_5_1_U7859/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_54ns_130_5_1_U7859/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_55ns_130_5_1_U7860/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_55ns_130_5_1_U7860/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_83ns_6ns_89_5_1_U7852/tmp_product output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_83ns_6ns_89_5_1_U7852/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_83ns_6ns_89_5_1_U7852/tmp_product__0 output level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_83ns_6ns_89_5_1_U7852/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_13s_71s_71_5_1_U7896/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_13s_71s_71_5_1_U7896/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/dout_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/dout_reg__0 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/dout_reg__1 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/dout_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product__0 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_2_1_U7897/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_12s_80ns_90_5_1_U7857/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_12s_80ns_90_5_1_U7857/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_13s_71s_71_5_1_U7861/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_13s_71s_71_5_1_U7861/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/dout_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/dout_reg__0 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/dout_reg__1 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/dout_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product__0 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_40ns_40ns_80_2_1_U7858/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/dout_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/dout_reg__0 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/dout_reg__1 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/dout_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product__0 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_43ns_36ns_79_2_1_U7862/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_54s_6ns_54_5_1_U7849/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_54s_6ns_54_5_1_U7849/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_73ns_79_5_1_U7851/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_73ns_79_5_1_U7851/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_77ns_83_5_1_U7856/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_77ns_83_5_1_U7856/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_82ns_88_5_1_U7855/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_82ns_88_5_1_U7855/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_87ns_93_5_1_U7854/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_87ns_93_5_1_U7854/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_92ns_98_5_1_U7853/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_6ns_92ns_98_5_1_U7853/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_71ns_4ns_75_5_1_U7850/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_71ns_4ns_75_5_1_U7850/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_54ns_130_5_1_U7859/buff0_reg__2 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_54ns_130_5_1_U7859/buff0_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_55ns_130_5_1_U7860/buff0_reg__2 multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_77s_55ns_130_5_1_U7860/buff0_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_83ns_6ns_89_5_1_U7852/buff0_reg multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_pow_generic_double_s_fu_517/mul_83ns_6ns_89_5_1_U7852/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_dynamic_region: 3.60%, pblock_dynamic_SLR0: 0.43%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr0 overlaps with pblock_dynamic_region: 1.29%, pblock_dynamic_SLR0: 1.29%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr2 overlaps with pblock_dynamic_region:10.97%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_blp: 0.27%, pblock_blp_slr0: 0.27%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_blp_slr2: 0.64%, pblock_blp: 0.73%, pblock_blp_slr0: 0.09%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 1014 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr0's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 870 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr2's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_1, level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_2, and level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state_reg[s_ready_i]
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A2)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A3)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 199 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 106 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fadd_32ns_32ns_32_7_full_dsp_1_U10325/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/faddfsub_32ns_32ns_32_7_full_dsp_1_U10323/Bert_layer_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7902/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7904/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fadd_32ns_32ns_32_7_full_dsp_1_x_U7905/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7903/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fsub_32ns_32ns_32_7_full_dsp_1_U7906/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10314/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10315/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/fmul_32ns_32ns_32_4_max_dsp_1_U10316/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7933/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/dmul_64ns_64ns_64_8_max_dsp_1_U7934/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/fmul_32ns_32ns_32_4_max_dsp_1_U7926/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/dadd_64ns_64ns_64_8_full_dsp_1_U7912/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_1728/grp_generic_tanh_float_s_fu_546/fmul_32ns_32ns_32_4_max_dsp_1_x_U7907/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2261/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_1360/grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_226/fmul_32ns_32ns_32_4_max_dsp_1_U2262/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1444/grp_Self_attention_Pipeline_l_j6_fu_477/fexp_32ns_32ns_32_14_full_dsp_1_U2787/Bert_layer_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_1296/fmul_32ns_32ns_32_4_max_dsp_1_U15/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 295 Warnings, 79 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 580113376 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
642 Infos, 498 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:42:17 ; elapsed = 00:16:40 . Memory (MB): peak = 21103.102 ; gain = 8.008 ; free physical = 125836 ; free virtual = 172090
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sat Sep  9 15:41:08 2023...
[Sat Sep  9 15:41:13 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:12 ; elapsed = 04:07:41 . Memory (MB): peak = 6016.441 ; gain = 0.000 ; free physical = 139239 ; free virtual = 185488
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_pack_systolic_array_vitis_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[15:41:13] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Sat Sep  9 15:41:13 2023...
