$date
	Tue Oct 31 07:00:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_MUX2X1 $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # S $end
$scope module data1 $end
$var wire 1 ! A $end
$var wire 1 $ AS $end
$var wire 1 " B $end
$var wire 1 % BS $end
$var wire 1 # S $end
$var wire 1 & S_n $end
$var wire 1 ' Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
1$
1#
0"
1!
$end
#100
1'
0$
1&
0#
#10000
