// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of IO60DRV1
//
// Generated
//  by:  wig
//  on:  Wed Mar  7 06:35:27 2007
//  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl ../../bugver2006.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: io60drv1.v,v 1.1 2007/03/08 09:32:07 wig Exp $
// $Date: 2007/03/08 09:32:07 $
// $Log: io60drv1.v,v $
// Revision 1.1  2007/03/08 09:32:07  wig
// Import missing file ...
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
//
// Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of IO60DRV1
//

// No user `defines in this module


module IO60DRV1
//
// Generated Module pad_data9
//
	(
		pad	// From TopLevel Boundary
	);

	// Generated Module In/Outputs:
		inout		pad;
	// Generated Wires:
		wire		pad;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//


endmodule
//
// End of Generated Module rtl of IO60DRV1
//

//
//!End of Module/s
// --------------------------------------------------------------
