<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='416' ll='419' type='llvm::VNInfo * llvm::LiveRange::getVNInfoBefore(llvm::SlotIndex Idx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='413'>/// getVNInfoBefore - Return the VNInfo that is live up to but not
    /// necessarilly including Idx, or NULL. Use this to find the reaching def
    /// used by an instruction at this SlotIndex position.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='512' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller13markValueUsedEPN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1331' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1338' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='406' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='421' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='847' u='c' c='_ZNK4llvm13LiveIntervals10hasPHIKillERKNS_12LiveIntervalEPKNS_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1133' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1325' u='c' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1765' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2483' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1052' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='122' u='c' c='_ZN4llvm19InsertPointAnalysis22computeLastInsertPointERKNS_12LiveIntervalERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='830' u='c' c='_ZN4llvm11SplitEditor11overlapIntvENS_9SlotIndexES1_'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1462' u='c' c='_ZN4llvm11SplitEditor17forceRecomputeVNIERKNS_6VNInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='277' u='c' c='_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='409' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='416' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
