#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5604a39113d0 .scope module, "msdft_tb" "msdft_tb" 2 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "delay_line"
    .port_info 3 /INPUT 8 "din_re"
    .port_info 4 /INPUT 8 "din_im"
    .port_info 5 /INPUT 1 "din_valid"
    .port_info 6 /OUTPUT 32 "dout_re"
    .port_info 7 /OUTPUT 32 "dout_im"
    .port_info 8 /OUTPUT 1 "dout_valid"
P_0x5604a38f7b70 .param/l "DFT_LEN" 0 2 10, +C4<00000000000000000000000010000000>;
P_0x5604a38f7bb0 .param/l "DIN_POINT" 0 2 7, +C4<00000000000000000000000000000111>;
P_0x5604a38f7bf0 .param/l "DIN_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x5604a38f7c30 .param/l "DOUT_POINT" 0 2 12, +C4<00000000000000000000000000010000>;
P_0x5604a38f7c70 .param/l "DOUT_WIDTH" 0 2 11, +C4<00000000000000000000000000100000>;
P_0x5604a38f7cb0 .param/l "TWIDD_POINT" 0 2 9, +C4<00000000000000000000000000001110>;
P_0x5604a38f7cf0 .param/l "TWIDD_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
o0x7f41c338c018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604a3960500_0 .net "clk", 0 0, o0x7f41c338c018;  0 drivers
o0x7f41c338e238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5604a39605c0_0 .net "delay_line", 31 0, o0x7f41c338e238;  0 drivers
o0x7f41c338c138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5604a3960680_0 .net "din_im", 7 0, o0x7f41c338c138;  0 drivers
o0x7f41c338c738 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5604a3960750_0 .net "din_re", 7 0, o0x7f41c338c738;  0 drivers
o0x7f41c338c108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604a39607f0_0 .net "din_valid", 0 0, o0x7f41c338c108;  0 drivers
v0x5604a39608e0_0 .net "dout_im", 31 0, L_0x5604a39727f0;  1 drivers
v0x5604a39609a0_0 .net "dout_re", 31 0, L_0x5604a39726b0;  1 drivers
v0x5604a3960a70_0 .net "dout_valid", 0 0, L_0x5604a39725a0;  1 drivers
o0x7f41c338c498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604a3960b60_0 .net "rst", 0 0, o0x7f41c338c498;  0 drivers
o0x7f41c338e328 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x5604a3960c00_0 .net "twidd_addr", 6 0, o0x7f41c338e328;  0 drivers
v0x5604a3960ca0_0 .net "twidd_im", 15 0, L_0x5604a3961120;  1 drivers
v0x5604a3960db0_0 .net "twidd_re", 15 0, L_0x5604a39611c0;  1 drivers
v0x5604a3960ec0_0 .net "twidd_valid", 0 0, L_0x5604a386fa80;  1 drivers
L_0x5604a3961120 .part v0x5604a3960390_0, 16, 16;
L_0x5604a39611c0 .part v0x5604a3960390_0, 0, 16;
S_0x5604a392c440 .scope module, "msdft_inst" "msdft" 2 53, 3 12 0, S_0x5604a39113d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "delay_line"
    .port_info 3 /INPUT 8 "din_re"
    .port_info 4 /INPUT 8 "din_im"
    .port_info 5 /INPUT 1 "din_valid"
    .port_info 6 /INPUT 16 "twidd_im"
    .port_info 7 /INPUT 16 "twidd_re"
    .port_info 8 /OUTPUT 7 "twidd_addr"
    .port_info 9 /OUTPUT 1 "twidd_valid"
    .port_info 10 /OUTPUT 32 "dout_re"
    .port_info 11 /OUTPUT 32 "dout_im"
    .port_info 12 /OUTPUT 1 "dout_valid"
P_0x5604a38c7340 .param/l "DFT_LEN" 0 3 17, +C4<00000000000000000000000010000000>;
P_0x5604a38c7380 .param/l "DIN_POINT" 0 3 14, +C4<00000000000000000000000000000111>;
P_0x5604a38c73c0 .param/l "DIN_WIDTH" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x5604a38c7400 .param/l "DOUT_INT" 1 3 149, +C4<000000000000000000000000000010000>;
P_0x5604a38c7440 .param/l "DOUT_POINT" 0 3 19, +C4<00000000000000000000000000010000>;
P_0x5604a38c7480 .param/l "DOUT_WIDTH" 0 3 18, +C4<00000000000000000000000000100000>;
P_0x5604a38c74c0 .param/l "INTEG_INT" 1 3 127, +C4<0000000000000000000000000000000001100>;
P_0x5604a38c7500 .param/l "INTEG_WIDHT" 1 3 126, +C4<000000000000000000000000000000100001>;
P_0x5604a38c7540 .param/l "MOD_POINT" 1 3 125, +C4<000000000000000000000000000010101>;
P_0x5604a38c7580 .param/l "MOD_WIDTH" 1 3 124, +C4<00000000000000000000000000000011010>;
P_0x5604a38c75c0 .param/l "TWIDD_POINT" 0 3 16, +C4<00000000000000000000000000001110>;
P_0x5604a38c7600 .param/l "TWIDD_WIDTH" 0 3 15, +C4<00000000000000000000000000010000>;
L_0x5604a386fa80 .functor BUFZ 1, v0x5604a39559f0_0, C4<0>, C4<0>, C4<0>;
v0x5604a395e480_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a395e540_0 .net "comb_im", 8 0, L_0x5604a39613c0;  1 drivers
v0x5604a395e600_0 .var "comb_im_r", 8 0;
v0x5604a395e700_0 .net "comb_re", 8 0, L_0x5604a3961260;  1 drivers
v0x5604a395e7d0_0 .var "comb_re_r", 8 0;
v0x5604a395e870_0 .net "comb_valid", 0 0, v0x5604a39559f0_0;  1 drivers
v0x5604a395e940_0 .net "delay_line", 31 0, o0x7f41c338e238;  alias, 0 drivers
v0x5604a395e9e0_0 .var "delay_line_r", 31 0;
v0x5604a395ead0_0 .net "din_im", 7 0, o0x7f41c338c138;  alias, 0 drivers
v0x5604a395ec20_0 .net "din_re", 7 0, o0x7f41c338c738;  alias, 0 drivers
v0x5604a395ed30_0 .net "din_valid", 0 0, o0x7f41c338c108;  alias, 0 drivers
v0x5604a395ee60_0 .net "dout_im", 31 0, L_0x5604a39727f0;  alias, 1 drivers
v0x5604a395ef40_0 .net "dout_re", 31 0, L_0x5604a39726b0;  alias, 1 drivers
v0x5604a395f020_0 .net "dout_valid", 0 0, L_0x5604a39725a0;  alias, 1 drivers
v0x5604a395f0c0_0 .var/s "integ_im", 32 0;
v0x5604a395f180_0 .var/s "integ_re", 32 0;
v0x5604a395f260_0 .var "integ_valid", 0 0;
L_0x7f41c33430a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f41c338dba8 .resolv tri, L_0x7f41c33430a8, v0x5604a395c000_0;
v0x5604a395f300_0 .net8/s "mod_im", 25 0, RS_0x7f41c338dba8;  2 drivers
L_0x7f41c33430f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f41c338dbd8 .resolv tri, L_0x7f41c33430f0, v0x5604a395c0c0_0;
v0x5604a395f3a0_0 .net8/s "mod_re", 25 0, RS_0x7f41c338dbd8;  2 drivers
v0x5604a395f470_0 .net "mod_valid", 0 0, L_0x5604a3971ce0;  1 drivers
v0x5604a395f540_0 .net "rst", 0 0, o0x7f41c338c498;  alias, 0 drivers
v0x5604a395f5e0_0 .net "twidd_addr", 6 0, o0x7f41c338e328;  alias, 0 drivers
v0x5604a395f680_0 .var "twidd_address", 6 0;
v0x5604a395f760_0 .net "twidd_im", 15 0, L_0x5604a3961120;  alias, 1 drivers
v0x5604a395f820_0 .net "twidd_re", 15 0, L_0x5604a39611c0;  alias, 1 drivers
v0x5604a395f8f0_0 .net "twidd_valid", 0 0, L_0x5604a386fa80;  alias, 1 drivers
v0x5604a395f990_0 .var "twidd_valid_r", 0 0;
L_0x5604a3972610 .concat [ 33 33 0 0], v0x5604a395f180_0, v0x5604a395f0c0_0;
L_0x5604a39726b0 .part L_0x5604a3972110, 32, 32;
L_0x5604a39727f0 .part L_0x5604a3972110, 0, 32;
S_0x5604a391c4e0 .scope module, "comb_im_inst" "comb" 3 65, 4 4 0, S_0x5604a392c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 32 "delay_line"
    .port_info 5 /OUTPUT 9 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5604a3937670 .param/l "DELAY_LINE" 0 4 6, +C4<00000000000000000000000010000000>;
P_0x5604a39376b0 .param/l "DIN_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x5604a39376f0 .param/l "DOUT_WIDTH" 0 4 7, +C4<000000000000000000000000000001001>;
L_0x5604a386f990 .functor BUFZ 1, v0x5604a3953920_0, C4<0>, C4<0>, C4<0>;
v0x5604a3953130_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a39531f0_0 .var/s "comb_reg", 9 0;
v0x5604a39532b0_0 .net "delay_line", 31 0, v0x5604a395e9e0_0;  1 drivers
v0x5604a3953370_0 .net/s "diff_dly_out", 7 0, v0x5604a3952f70_0;  1 drivers
v0x5604a3953430_0 .net/s "din", 7 0, o0x7f41c338c138;  alias, 0 drivers
v0x5604a39534d0_0 .var "din_dly", 7 0;
v0x5604a3953590_0 .var "din_dly2", 7 0;
v0x5604a3953670_0 .net "din_valid", 0 0, o0x7f41c338c108;  alias, 0 drivers
v0x5604a3953710_0 .net/s "dout", 8 0, L_0x5604a39613c0;  alias, 1 drivers
v0x5604a3953860_0 .net "dout_valid", 0 0, L_0x5604a386f990;  1 drivers
v0x5604a3953920_0 .var "dout_valid_r", 0 0;
v0x5604a39539e0_0 .var "prev_val", 7 0;
v0x5604a3953ac0_0 .var "prev_val2", 7 0;
v0x5604a3953ba0_0 .var "r_addr", 6 0;
v0x5604a3953c60_0 .net "rst", 0 0, o0x7f41c338c498;  alias, 0 drivers
v0x5604a3953d00_0 .var "valid_dly", 0 0;
v0x5604a3953dc0_0 .var "valid_dly2", 0 0;
v0x5604a3953e80_0 .var "w_addr", 6 0;
L_0x5604a39613c0 .part v0x5604a39531f0_0, 0, 9;
S_0x5604a39204f0 .scope module, "diff_dly" "bram_infer" 4 46, 5 6 0, S_0x5604a391c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 7 "wadd"
    .port_info 4 /INPUT 7 "radd"
    .port_info 5 /INPUT 8 "win"
    .port_info 6 /OUTPUT 8 "wout"
P_0x5604a392ef10 .param/l "DATA_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_0x5604a392ef50 .param/str "INIT_VALS" 0 5 9, "w_1_15.mif";
P_0x5604a392ef90 .param/l "N_ADDR" 0 5 7, +C4<00000000000000000000000010000000>;
v0x5604a39145a0_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a3916000_0 .var/i "i", 31 0;
v0x5604a38fcf90 .array "mem", 0 127, 7 0;
v0x5604a38fd0d0_0 .net "radd", 6 0, v0x5604a3953ba0_0;  1 drivers
L_0x7f41c3343060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604a3919540_0 .net "ren", 0 0, L_0x7f41c3343060;  1 drivers
v0x5604a391afa0_0 .net "wadd", 6 0, v0x5604a3953e80_0;  1 drivers
v0x5604a3916f60_0 .net "wen", 0 0, o0x7f41c338c108;  alias, 0 drivers
v0x5604a3952e90_0 .net "win", 7 0, o0x7f41c338c138;  alias, 0 drivers
v0x5604a3952f70_0 .var "wout", 7 0;
E_0x5604a38a5a50 .event posedge, v0x5604a39145a0_0;
S_0x5604a3954030 .scope module, "comb_re_inst" "comb" 3 50, 4 4 0, S_0x5604a392c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 32 "delay_line"
    .port_info 5 /OUTPUT 9 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5604a39541d0 .param/l "DELAY_LINE" 0 4 6, +C4<00000000000000000000000010000000>;
P_0x5604a3954210 .param/l "DIN_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x5604a3954250 .param/l "DOUT_WIDTH" 0 4 7, +C4<000000000000000000000000000001001>;
v0x5604a39551d0_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a3955290_0 .var/s "comb_reg", 9 0;
v0x5604a3955370_0 .net "delay_line", 31 0, v0x5604a395e9e0_0;  alias, 1 drivers
v0x5604a3955410_0 .net/s "diff_dly_out", 7 0, v0x5604a3955010_0;  1 drivers
v0x5604a39554e0_0 .net/s "din", 7 0, o0x7f41c338c738;  alias, 0 drivers
v0x5604a3955580_0 .var "din_dly", 7 0;
v0x5604a3955640_0 .var "din_dly2", 7 0;
v0x5604a3955720_0 .net "din_valid", 0 0, o0x7f41c338c108;  alias, 0 drivers
v0x5604a39557c0_0 .net/s "dout", 8 0, L_0x5604a3961260;  alias, 1 drivers
v0x5604a3955930_0 .net "dout_valid", 0 0, v0x5604a39559f0_0;  alias, 1 drivers
v0x5604a39559f0_0 .var "dout_valid_r", 0 0;
v0x5604a3955ab0_0 .var "prev_val", 7 0;
v0x5604a3955b90_0 .var "prev_val2", 7 0;
v0x5604a3955c70_0 .var "r_addr", 6 0;
v0x5604a3955d60_0 .net "rst", 0 0, o0x7f41c338c498;  alias, 0 drivers
v0x5604a3955e30_0 .var "valid_dly", 0 0;
v0x5604a3955ed0_0 .var "valid_dly2", 0 0;
v0x5604a3955f70_0 .var "w_addr", 6 0;
L_0x5604a3961260 .part v0x5604a3955290_0, 0, 9;
S_0x5604a3954420 .scope module, "diff_dly" "bram_infer" 4 46, 5 6 0, S_0x5604a3954030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 7 "wadd"
    .port_info 4 /INPUT 7 "radd"
    .port_info 5 /INPUT 8 "win"
    .port_info 6 /OUTPUT 8 "wout"
P_0x5604a39545f0 .param/l "DATA_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_0x5604a3954630 .param/str "INIT_VALS" 0 5 9, "w_1_15.mif";
P_0x5604a3954670 .param/l "N_ADDR" 0 5 7, +C4<00000000000000000000000010000000>;
v0x5604a39548e0_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a39549f0_0 .var/i "i", 31 0;
v0x5604a3954ad0 .array "mem", 0 127, 7 0;
v0x5604a3954b70_0 .net "radd", 6 0, v0x5604a3955c70_0;  1 drivers
L_0x7f41c3343018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604a3954c50_0 .net "ren", 0 0, L_0x7f41c3343018;  1 drivers
v0x5604a3954d60_0 .net "wadd", 6 0, v0x5604a3955f70_0;  1 drivers
v0x5604a3954e40_0 .net "wen", 0 0, o0x7f41c338c108;  alias, 0 drivers
v0x5604a3954f30_0 .net "win", 7 0, o0x7f41c338c738;  alias, 0 drivers
v0x5604a3955010_0 .var "wout", 7 0;
S_0x5604a3956120 .scope module, "complex_mult_inst" "complex_mult" 3 110, 6 6 0, S_0x5604a392c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 9 "din1_re"
    .port_info 2 /INPUT 9 "din1_im"
    .port_info 3 /INPUT 16 "din2_re"
    .port_info 4 /INPUT 16 "din2_im"
    .port_info 5 /INPUT 1 "din_valid"
    .port_info 6 /OUTPUT 26 "dout_re"
    .port_info 7 /OUTPUT 26 "dout_im"
    .port_info 8 /OUTPUT 1 "dout_valid"
P_0x5604a3955860 .param/l "DIN1_WIDTH" 0 6 7, +C4<000000000000000000000000000001001>;
P_0x5604a39558a0 .param/l "DIN2_WIDTH" 0 6 8, +C4<00000000000000000000000000010000>;
L_0x5604a3971ce0 .functor BUFZ 1, v0x5604a395bbe0_0, C4<0>, C4<0>, C4<0>;
v0x5604a395ae00_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a395aec0_0 .net "din1_im", 8 0, v0x5604a395e600_0;  1 drivers
v0x5604a395afa0_0 .var "din1_im_a", 8 0;
v0x5604a395b0a0_0 .var "din1_im_b", 8 0;
v0x5604a395b170_0 .net "din1_re", 8 0, v0x5604a395e7d0_0;  1 drivers
v0x5604a395b230_0 .var "din1_re_a", 8 0;
v0x5604a395b2f0_0 .var "din1_re_b", 8 0;
v0x5604a395b3c0_0 .net "din2_im", 15 0, L_0x5604a3961120;  alias, 1 drivers
v0x5604a395b480_0 .var "din2_im_a", 15 0;
v0x5604a395b570_0 .var "din2_im_b", 15 0;
v0x5604a395b640_0 .net "din2_re", 15 0, L_0x5604a39611c0;  alias, 1 drivers
v0x5604a395b700_0 .var "din2_re_a", 15 0;
v0x5604a395b7f0_0 .var "din2_re_b", 15 0;
v0x5604a395b8c0_0 .net "din_valid", 0 0, v0x5604a395f990_0;  1 drivers
v0x5604a395b960_0 .net8 "dout_im", 25 0, RS_0x7f41c338dba8;  alias, 2 drivers
v0x5604a395ba40_0 .net8 "dout_re", 25 0, RS_0x7f41c338dbd8;  alias, 2 drivers
v0x5604a395bb20_0 .net "dout_valid", 0 0, L_0x5604a3971ce0;  alias, 1 drivers
v0x5604a395bbe0_0 .var "dout_valid_r", 0 0;
v0x5604a395bca0_0 .net "mult_a", 24 0, L_0x5604a386f850;  1 drivers
v0x5604a395bd90_0 .net "mult_b", 24 0, L_0x5604a3911670;  1 drivers
v0x5604a395be60_0 .net "mult_c", 24 0, L_0x5604a3971800;  1 drivers
v0x5604a395bf30_0 .net "mult_d", 24 0, L_0x5604a39719c0;  1 drivers
v0x5604a395c000_0 .var "mult_im", 25 0;
v0x5604a395c0c0_0 .var "mult_re", 25 0;
v0x5604a395c1a0_0 .net "mult_valid", 0 0, L_0x5604a39715d0;  1 drivers
v0x5604a395c270_0 .var "valid_a", 0 0;
v0x5604a395c310_0 .var "valid_b", 0 0;
S_0x5604a3956590 .scope module, "mult_im_im" "dsp48_mult" 6 81, 7 8 0, S_0x5604a3956120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5604a3956760 .param/l "DIN1_WIDTH" 0 7 9, +C4<00000000000000000000000000001001>;
P_0x5604a39567a0 .param/l "DIN2_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5604a39567e0 .param/l "DOUT_WIDTH" 0 7 11, +C4<00000000000000000000000000011001>;
L_0x5604a3971800 .functor BUFZ 25, v0x5604a3957380_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x5604a3956a60_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a3956b20_0 .net "din1", 8 0, v0x5604a395afa0_0;  1 drivers
v0x5604a3956c00_0 .var "din1_reg_0", 8 0;
v0x5604a3956cf0_0 .var "din1_reg_1", 8 0;
v0x5604a3956dd0_0 .net "din2", 15 0, v0x5604a395b480_0;  1 drivers
v0x5604a3956eb0_0 .var "din2_reg_0", 15 0;
v0x5604a3956f90_0 .var "din2_reg_1", 15 0;
v0x5604a3957070_0 .net "din_valid", 0 0, v0x5604a395c310_0;  1 drivers
v0x5604a3957130_0 .net "dout", 24 0, L_0x5604a3971800;  alias, 1 drivers
v0x5604a39572a0_0 .var "dout_reg_0", 24 0;
v0x5604a3957380_0 .var "dout_reg_1", 24 0;
v0x5604a3957460_0 .net "dout_valid", 0 0, L_0x5604a39718c0;  1 drivers
v0x5604a3957520_0 .var "dout_valid_r", 3 0;
o0x7f41c338ce58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604a3957600_0 .net "rst", 0 0, o0x7f41c338ce58;  0 drivers
L_0x5604a39718c0 .part v0x5604a3957520_0, 3, 1;
S_0x5604a39577e0 .scope module, "mult_im_re" "dsp48_mult" 6 95, 7 8 0, S_0x5604a3956120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5604a3957980 .param/l "DIN1_WIDTH" 0 7 9, +C4<00000000000000000000000000001001>;
P_0x5604a39579c0 .param/l "DIN2_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5604a3957a00 .param/l "DOUT_WIDTH" 0 7 11, +C4<00000000000000000000000000011001>;
L_0x5604a39719c0 .functor BUFZ 25, v0x5604a3958560_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x5604a3957ce0_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a3957d80_0 .net "din1", 8 0, v0x5604a395b0a0_0;  1 drivers
v0x5604a3957e60_0 .var "din1_reg_0", 8 0;
v0x5604a3957f50_0 .var "din1_reg_1", 8 0;
v0x5604a3958030_0 .net "din2", 15 0, v0x5604a395b7f0_0;  1 drivers
v0x5604a3958160_0 .var "din2_reg_0", 15 0;
v0x5604a3958240_0 .var "din2_reg_1", 15 0;
v0x5604a3958320_0 .net "din_valid", 0 0, v0x5604a395c310_0;  alias, 1 drivers
v0x5604a39583c0_0 .net "dout", 24 0, L_0x5604a39719c0;  alias, 1 drivers
v0x5604a3958480_0 .var "dout_reg_0", 24 0;
v0x5604a3958560_0 .var "dout_reg_1", 24 0;
v0x5604a3958640_0 .net "dout_valid", 0 0, L_0x5604a3971a80;  1 drivers
v0x5604a3958700_0 .var "dout_valid_r", 3 0;
o0x7f41c338d1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604a39587e0_0 .net "rst", 0 0, o0x7f41c338d1e8;  0 drivers
L_0x5604a3971a80 .part v0x5604a3958700_0, 3, 1;
S_0x5604a39589c0 .scope module, "mult_re_im" "dsp48_mult" 6 66, 7 8 0, S_0x5604a3956120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5604a3958b70 .param/l "DIN1_WIDTH" 0 7 9, +C4<00000000000000000000000000001001>;
P_0x5604a3958bb0 .param/l "DIN2_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5604a3958bf0 .param/l "DOUT_WIDTH" 0 7 11, +C4<00000000000000000000000000011001>;
L_0x5604a3911670 .functor BUFZ 25, v0x5604a39597c0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x5604a3958f00_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a3958fa0_0 .net "din1", 8 0, v0x5604a395b2f0_0;  1 drivers
v0x5604a3959080_0 .var "din1_reg_0", 8 0;
v0x5604a3959170_0 .var "din1_reg_1", 8 0;
v0x5604a3959250_0 .net "din2", 15 0, v0x5604a395b570_0;  1 drivers
v0x5604a3959380_0 .var "din2_reg_0", 15 0;
v0x5604a3959460_0 .var "din2_reg_1", 15 0;
v0x5604a3959540_0 .net "din_valid", 0 0, v0x5604a395c270_0;  1 drivers
v0x5604a3959600_0 .net "dout", 24 0, L_0x5604a3911670;  alias, 1 drivers
v0x5604a39596e0_0 .var "dout_reg_0", 24 0;
v0x5604a39597c0_0 .var "dout_reg_1", 24 0;
v0x5604a39598a0_0 .net "dout_valid", 0 0, L_0x5604a3971730;  1 drivers
v0x5604a3959960_0 .var "dout_valid_r", 3 0;
o0x7f41c338d5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604a3959a40_0 .net "rst", 0 0, o0x7f41c338d5a8;  0 drivers
L_0x5604a3971730 .part v0x5604a3959960_0, 3, 1;
S_0x5604a3959c20 .scope module, "mult_re_re" "dsp48_mult" 6 51, 7 8 0, S_0x5604a3956120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5604a3959da0 .param/l "DIN1_WIDTH" 0 7 9, +C4<00000000000000000000000000001001>;
P_0x5604a3959de0 .param/l "DIN2_WIDTH" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5604a3959e20 .param/l "DOUT_WIDTH" 0 7 11, +C4<00000000000000000000000000011001>;
L_0x5604a386f850 .functor BUFZ 25, v0x5604a395a9a0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x5604a395a100_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a395a1c0_0 .net "din1", 8 0, v0x5604a395b230_0;  1 drivers
v0x5604a395a2a0_0 .var "din1_reg_0", 8 0;
v0x5604a395a390_0 .var "din1_reg_1", 8 0;
v0x5604a395a470_0 .net "din2", 15 0, v0x5604a395b700_0;  1 drivers
v0x5604a395a5a0_0 .var "din2_reg_0", 15 0;
v0x5604a395a680_0 .var "din2_reg_1", 15 0;
v0x5604a395a760_0 .net "din_valid", 0 0, v0x5604a395c270_0;  alias, 1 drivers
v0x5604a395a800_0 .net "dout", 24 0, L_0x5604a386f850;  alias, 1 drivers
v0x5604a395a8c0_0 .var "dout_reg_0", 24 0;
v0x5604a395a9a0_0 .var "dout_reg_1", 24 0;
v0x5604a395aa80_0 .net "dout_valid", 0 0, L_0x5604a39715d0;  alias, 1 drivers
v0x5604a395ab40_0 .var "dout_valid_r", 3 0;
o0x7f41c338d938 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604a395ac20_0 .net "rst", 0 0, o0x7f41c338d938;  0 drivers
L_0x5604a39715d0 .part v0x5604a395ab40_0, 3, 1;
S_0x5604a395c550 .scope module, "dout_cast" "signed_cast" 3 157, 8 20 0, S_0x5604a392c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 66 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 64 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x5604a395c6d0 .param/l "DIN_INT" 0 8 23, +C4<0000000000000000000000000000000001100>;
P_0x5604a395c710 .param/l "DIN_POINT" 1 8 34, +C4<00000000000000000000000000000000010101>;
P_0x5604a395c750 .param/l "DIN_WIDTH" 0 8 22, +C4<000000000000000000000000000000100001>;
P_0x5604a395c790 .param/l "DOUT_INT" 0 8 25, +C4<000000000000000000000000000010000>;
P_0x5604a395c7d0 .param/l "DOUT_POINT" 1 8 35, +C4<0000000000000000000000000000010000>;
P_0x5604a395c810 .param/l "DOUT_WIDTH" 0 8 24, +C4<00000000000000000000000000100000>;
P_0x5604a395c850 .param/l "PARALLEL" 0 8 21, +C4<00000000000000000000000000000010>;
L_0x5604a39725a0 .functor BUFZ 1, v0x5604a395e320_0, C4<0>, C4<0>, C4<0>;
v0x5604a395db40_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a395dc00_0 .net "din", 65 0, L_0x5604a3972610;  1 drivers
v0x5604a395dce0_0 .net "din_valid", 0 0, v0x5604a395f260_0;  1 drivers
v0x5604a395ddb0_0 .net "dout", 63 0, L_0x5604a3972110;  1 drivers
v0x5604a395de90_0 .var "dout_frac", 31 0;
v0x5604a395dfc0_0 .var "dout_int", 31 0;
v0x5604a395e0a0_0 .net "dout_valid", 0 0, L_0x5604a39725a0;  alias, 1 drivers
v0x5604a395e160_0 .var/i "i", 31 0;
v0x5604a395e240_0 .var/i "j", 31 0;
v0x5604a395e320_0 .var "valid_out", 0 0;
L_0x5604a3971da0 .part v0x5604a395dfc0_0, 0, 16;
L_0x5604a3971ea0 .part v0x5604a395de90_0, 0, 16;
L_0x5604a3972110 .concat8 [ 32 32 0 0], L_0x5604a3971fa0, L_0x5604a3972410;
L_0x5604a3972200 .part v0x5604a395dfc0_0, 16, 16;
L_0x5604a3972320 .part v0x5604a395de90_0, 16, 16;
S_0x5604a395cd10 .scope generate, "genblk2" "genblk2" 8 57, 8 57 0, S_0x5604a395c550;
 .timescale -9 -12;
S_0x5604a395cf00 .scope generate, "genblk3" "genblk3" 8 97, 8 97 0, S_0x5604a395c550;
 .timescale -9 -12;
S_0x5604a395d0f0 .scope generate, "genblk5[0]" "genblk5[0]" 8 119, 8 119 0, S_0x5604a395c550;
 .timescale -9 -12;
P_0x5604a395d2f0 .param/l "k" 0 8 119, +C4<00>;
v0x5604a395c8f0_0 .net *"_s0", 15 0, L_0x5604a3971da0;  1 drivers
v0x5604a395d3f0_0 .net *"_s1", 15 0, L_0x5604a3971ea0;  1 drivers
v0x5604a395d4d0_0 .net *"_s2", 31 0, L_0x5604a3971fa0;  1 drivers
L_0x5604a3971fa0 .concat [ 16 16 0 0], L_0x5604a3971ea0, L_0x5604a3971da0;
S_0x5604a395d5c0 .scope generate, "genblk5[1]" "genblk5[1]" 8 119, 8 119 0, S_0x5604a395c550;
 .timescale -9 -12;
P_0x5604a395d7b0 .param/l "k" 0 8 119, +C4<01>;
v0x5604a395d890_0 .net *"_s0", 15 0, L_0x5604a3972200;  1 drivers
v0x5604a395d970_0 .net *"_s1", 15 0, L_0x5604a3972320;  1 drivers
v0x5604a395da50_0 .net *"_s2", 31 0, L_0x5604a3972410;  1 drivers
L_0x5604a3972410 .concat [ 16 16 0 0], L_0x5604a3972320, L_0x5604a3972200;
S_0x5604a395fbe0 .scope module, "twidd_rom" "rom" 2 36, 9 5 0, S_0x5604a39113d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 7 "radd"
    .port_info 3 /OUTPUT 32 "wout"
P_0x5604a395fdd0 .param/l "DATA_WIDTH" 0 9 7, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x5604a395fe10 .param/str "INIT_VALS" 0 9 8, "twidd_init.hex";
P_0x5604a395fe50 .param/l "N_ADDR" 0 9 6, +C4<00000000000000000000000010000000>;
v0x5604a3960040_0 .net "clk", 0 0, o0x7f41c338c018;  alias, 0 drivers
v0x5604a3960100 .array "mem", 0 127, 31 0;
v0x5604a39601c0_0 .net "radd", 6 0, o0x7f41c338e328;  alias, 0 drivers
v0x5604a39602c0_0 .net "ren", 0 0, L_0x5604a386fa80;  alias, 1 drivers
v0x5604a3960390_0 .var "wout", 31 0;
    .scope S_0x5604a395fbe0;
T_0 ;
    %vpi_call 9 17 "$readmemh", P_0x5604a395fe10, v0x5604a3960100 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5604a395fbe0;
T_1 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a39602c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5604a39601c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5604a3960100, 4;
    %assign/vec4 v0x5604a3960390_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5604a3954420;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604a39549f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5604a39549f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5604a39549f0_0;
    %store/vec4a v0x5604a3954ad0, 4, 0;
    %load/vec4 v0x5604a39549f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604a39549f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5604a3954420;
T_3 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3954e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5604a3954f30_0;
    %load/vec4 v0x5604a3954d60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604a3954ad0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5604a3954420;
T_4 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3954c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5604a3954b70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5604a3954ad0, 4;
    %assign/vec4 v0x5604a3955010_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5604a3954030;
T_5 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5604a3955f70_0, 0, 7;
    %end;
    .thread T_5;
    .scope S_0x5604a3954030;
T_6 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x5604a3955c70_0, 0, 7;
    %end;
    .thread T_6;
    .scope S_0x5604a3954030;
T_7 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3955d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a3955f70_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x5604a3955c70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5604a3955720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5604a3955f70_0;
    %pad/u 32;
    %load/vec4 v0x5604a3955370_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a3955f70_0, 0;
T_7.4 ;
    %load/vec4 v0x5604a3955c70_0;
    %pad/u 32;
    %load/vec4 v0x5604a3955370_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a3955f70_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5604a3955f70_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5604a3955f70_0, 0;
    %load/vec4 v0x5604a3955c70_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5604a3955c70_0, 0;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5604a3955f70_0;
    %assign/vec4 v0x5604a3955f70_0, 0;
    %load/vec4 v0x5604a3955c70_0;
    %assign/vec4 v0x5604a3955c70_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5604a3954030;
T_8 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5604a3955290_0, 0, 10;
    %end;
    .thread T_8;
    .scope S_0x5604a3954030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a3955e30_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5604a3954030;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a3955ed0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5604a3954030;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a39559f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5604a3954030;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a3955580_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x5604a3954030;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a3955640_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x5604a3954030;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a3955ab0_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x5604a3954030;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a3955b90_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x5604a3954030;
T_16 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3955720_0;
    %assign/vec4 v0x5604a3955e30_0, 0;
    %load/vec4 v0x5604a3955e30_0;
    %assign/vec4 v0x5604a3955ed0_0, 0;
    %load/vec4 v0x5604a39554e0_0;
    %assign/vec4 v0x5604a3955580_0, 0;
    %load/vec4 v0x5604a3955580_0;
    %assign/vec4 v0x5604a3955640_0, 0;
    %load/vec4 v0x5604a3955ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5604a3955410_0;
    %assign/vec4 v0x5604a3955ab0_0, 0;
    %load/vec4 v0x5604a3955ab0_0;
    %assign/vec4 v0x5604a3955b90_0, 0;
    %load/vec4 v0x5604a3955640_0;
    %pad/s 10;
    %load/vec4 v0x5604a3955b90_0;
    %pad/s 10;
    %sub;
    %assign/vec4 v0x5604a3955290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604a39559f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5604a3955290_0;
    %assign/vec4 v0x5604a3955290_0, 0;
    %load/vec4 v0x5604a3955930_0;
    %assign/vec4 v0x5604a39559f0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5604a39204f0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604a3916000_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5604a3916000_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5604a3916000_0;
    %store/vec4a v0x5604a38fcf90, 4, 0;
    %load/vec4 v0x5604a3916000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604a3916000_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x5604a39204f0;
T_18 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3916f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5604a3952e90_0;
    %load/vec4 v0x5604a391afa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604a38fcf90, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5604a39204f0;
T_19 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3919540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5604a38fd0d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5604a38fcf90, 4;
    %assign/vec4 v0x5604a3952f70_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5604a391c4e0;
T_20 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5604a3953e80_0, 0, 7;
    %end;
    .thread T_20;
    .scope S_0x5604a391c4e0;
T_21 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x5604a3953ba0_0, 0, 7;
    %end;
    .thread T_21;
    .scope S_0x5604a391c4e0;
T_22 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3953c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a3953e80_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x5604a3953ba0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5604a3953670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5604a3953e80_0;
    %pad/u 32;
    %load/vec4 v0x5604a39532b0_0;
    %cmp/e;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a3953e80_0, 0;
T_22.4 ;
    %load/vec4 v0x5604a3953ba0_0;
    %pad/u 32;
    %load/vec4 v0x5604a39532b0_0;
    %cmp/e;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a3953e80_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x5604a3953e80_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5604a3953e80_0, 0;
    %load/vec4 v0x5604a3953ba0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5604a3953ba0_0, 0;
T_22.7 ;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5604a3953e80_0;
    %assign/vec4 v0x5604a3953e80_0, 0;
    %load/vec4 v0x5604a3953ba0_0;
    %assign/vec4 v0x5604a3953ba0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5604a391c4e0;
T_23 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5604a39531f0_0, 0, 10;
    %end;
    .thread T_23;
    .scope S_0x5604a391c4e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a3953d00_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5604a391c4e0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a3953dc0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5604a391c4e0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a3953920_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5604a391c4e0;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a39534d0_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x5604a391c4e0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a3953590_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0x5604a391c4e0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a39539e0_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_0x5604a391c4e0;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5604a3953ac0_0, 0, 8;
    %end;
    .thread T_30;
    .scope S_0x5604a391c4e0;
T_31 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3953670_0;
    %assign/vec4 v0x5604a3953d00_0, 0;
    %load/vec4 v0x5604a3953d00_0;
    %assign/vec4 v0x5604a3953dc0_0, 0;
    %load/vec4 v0x5604a3953430_0;
    %assign/vec4 v0x5604a39534d0_0, 0;
    %load/vec4 v0x5604a39534d0_0;
    %assign/vec4 v0x5604a3953590_0, 0;
    %load/vec4 v0x5604a3953dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x5604a3953370_0;
    %assign/vec4 v0x5604a39539e0_0, 0;
    %load/vec4 v0x5604a39539e0_0;
    %assign/vec4 v0x5604a3953ac0_0, 0;
    %load/vec4 v0x5604a3953590_0;
    %pad/s 10;
    %load/vec4 v0x5604a3953ac0_0;
    %pad/s 10;
    %sub;
    %assign/vec4 v0x5604a39531f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604a3953920_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5604a39531f0_0;
    %assign/vec4 v0x5604a39531f0_0, 0;
    %load/vec4 v0x5604a3953860_0;
    %assign/vec4 v0x5604a3953920_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5604a3959c20;
T_32 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395a2a0_0, 0, 9;
    %end;
    .thread T_32;
    .scope S_0x5604a3959c20;
T_33 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395a390_0, 0, 9;
    %end;
    .thread T_33;
    .scope S_0x5604a3959c20;
T_34 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a395a5a0_0, 0, 16;
    %end;
    .thread T_34;
    .scope S_0x5604a3959c20;
T_35 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a395a680_0, 0, 16;
    %end;
    .thread T_35;
    .scope S_0x5604a3959c20;
T_36 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a395a8c0_0, 0, 25;
    %end;
    .thread T_36;
    .scope S_0x5604a3959c20;
T_37 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a395a9a0_0, 0, 25;
    %end;
    .thread T_37;
    .scope S_0x5604a3959c20;
T_38 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5604a395ab40_0, 0, 4;
    %end;
    .thread T_38;
    .scope S_0x5604a3959c20;
T_39 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a395ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a395a2a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a395a5a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5604a395ab40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a395ab40_0, 4, 5;
    %load/vec4 v0x5604a395ab40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a395ab40_0, 4, 5;
    %load/vec4 v0x5604a395ab40_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a395ab40_0, 4, 5;
    %load/vec4 v0x5604a395a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x5604a395a1c0_0;
    %assign/vec4 v0x5604a395a2a0_0, 0;
    %load/vec4 v0x5604a395a470_0;
    %assign/vec4 v0x5604a395a5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a395ab40_0, 4, 5;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a395ab40_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a395a2a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a395a5a0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5604a3959c20;
T_40 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a395ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a395a390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a395a680_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a395a8c0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a395a9a0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5604a395a2a0_0;
    %assign/vec4 v0x5604a395a390_0, 0;
    %load/vec4 v0x5604a395a5a0_0;
    %assign/vec4 v0x5604a395a680_0, 0;
    %load/vec4 v0x5604a395a390_0;
    %pad/s 25;
    %load/vec4 v0x5604a395a680_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5604a395a8c0_0, 0;
    %load/vec4 v0x5604a395a8c0_0;
    %assign/vec4 v0x5604a395a9a0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5604a39589c0;
T_41 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a3959080_0, 0, 9;
    %end;
    .thread T_41;
    .scope S_0x5604a39589c0;
T_42 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a3959170_0, 0, 9;
    %end;
    .thread T_42;
    .scope S_0x5604a39589c0;
T_43 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a3959380_0, 0, 16;
    %end;
    .thread T_43;
    .scope S_0x5604a39589c0;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a3959460_0, 0, 16;
    %end;
    .thread T_44;
    .scope S_0x5604a39589c0;
T_45 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a39596e0_0, 0, 25;
    %end;
    .thread T_45;
    .scope S_0x5604a39589c0;
T_46 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a39597c0_0, 0, 25;
    %end;
    .thread T_46;
    .scope S_0x5604a39589c0;
T_47 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5604a3959960_0, 0, 4;
    %end;
    .thread T_47;
    .scope S_0x5604a39589c0;
T_48 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3959a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3959080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3959380_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5604a3959960_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3959960_0, 4, 5;
    %load/vec4 v0x5604a3959960_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3959960_0, 4, 5;
    %load/vec4 v0x5604a3959960_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3959960_0, 4, 5;
    %load/vec4 v0x5604a3959540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5604a3958fa0_0;
    %assign/vec4 v0x5604a3959080_0, 0;
    %load/vec4 v0x5604a3959250_0;
    %assign/vec4 v0x5604a3959380_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3959960_0, 4, 5;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3959960_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3959080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3959380_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5604a39589c0;
T_49 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3959a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3959170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3959460_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a39596e0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a39597c0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5604a3959080_0;
    %assign/vec4 v0x5604a3959170_0, 0;
    %load/vec4 v0x5604a3959380_0;
    %assign/vec4 v0x5604a3959460_0, 0;
    %load/vec4 v0x5604a3959170_0;
    %pad/s 25;
    %load/vec4 v0x5604a3959460_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5604a39596e0_0, 0;
    %load/vec4 v0x5604a39596e0_0;
    %assign/vec4 v0x5604a39597c0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5604a3956590;
T_50 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a3956c00_0, 0, 9;
    %end;
    .thread T_50;
    .scope S_0x5604a3956590;
T_51 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a3956cf0_0, 0, 9;
    %end;
    .thread T_51;
    .scope S_0x5604a3956590;
T_52 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a3956eb0_0, 0, 16;
    %end;
    .thread T_52;
    .scope S_0x5604a3956590;
T_53 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a3956f90_0, 0, 16;
    %end;
    .thread T_53;
    .scope S_0x5604a3956590;
T_54 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a39572a0_0, 0, 25;
    %end;
    .thread T_54;
    .scope S_0x5604a3956590;
T_55 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a3957380_0, 0, 25;
    %end;
    .thread T_55;
    .scope S_0x5604a3956590;
T_56 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5604a3957520_0, 0, 4;
    %end;
    .thread T_56;
    .scope S_0x5604a3956590;
T_57 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3957600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3956c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3956eb0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5604a3957520_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3957520_0, 4, 5;
    %load/vec4 v0x5604a3957520_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3957520_0, 4, 5;
    %load/vec4 v0x5604a3957520_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3957520_0, 4, 5;
    %load/vec4 v0x5604a3957070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x5604a3956b20_0;
    %assign/vec4 v0x5604a3956c00_0, 0;
    %load/vec4 v0x5604a3956dd0_0;
    %assign/vec4 v0x5604a3956eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3957520_0, 4, 5;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3957520_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3956c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3956eb0_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5604a3956590;
T_58 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a3957600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3956cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3956f90_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a39572a0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a3957380_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5604a3956c00_0;
    %assign/vec4 v0x5604a3956cf0_0, 0;
    %load/vec4 v0x5604a3956eb0_0;
    %assign/vec4 v0x5604a3956f90_0, 0;
    %load/vec4 v0x5604a3956cf0_0;
    %pad/s 25;
    %load/vec4 v0x5604a3956f90_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5604a39572a0_0, 0;
    %load/vec4 v0x5604a39572a0_0;
    %assign/vec4 v0x5604a3957380_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5604a39577e0;
T_59 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a3957e60_0, 0, 9;
    %end;
    .thread T_59;
    .scope S_0x5604a39577e0;
T_60 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a3957f50_0, 0, 9;
    %end;
    .thread T_60;
    .scope S_0x5604a39577e0;
T_61 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a3958160_0, 0, 16;
    %end;
    .thread T_61;
    .scope S_0x5604a39577e0;
T_62 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a3958240_0, 0, 16;
    %end;
    .thread T_62;
    .scope S_0x5604a39577e0;
T_63 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a3958480_0, 0, 25;
    %end;
    .thread T_63;
    .scope S_0x5604a39577e0;
T_64 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5604a3958560_0, 0, 25;
    %end;
    .thread T_64;
    .scope S_0x5604a39577e0;
T_65 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5604a3958700_0, 0, 4;
    %end;
    .thread T_65;
    .scope S_0x5604a39577e0;
T_66 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a39587e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3957e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3958160_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5604a3958700_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3958700_0, 4, 5;
    %load/vec4 v0x5604a3958700_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3958700_0, 4, 5;
    %load/vec4 v0x5604a3958700_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3958700_0, 4, 5;
    %load/vec4 v0x5604a3958320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x5604a3957d80_0;
    %assign/vec4 v0x5604a3957e60_0, 0;
    %load/vec4 v0x5604a3958030_0;
    %assign/vec4 v0x5604a3958160_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3958700_0, 4, 5;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5604a3958700_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3957e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3958160_0, 0;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5604a39577e0;
T_67 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a39587e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5604a3957f50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5604a3958240_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a3958480_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5604a3958560_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5604a3957e60_0;
    %assign/vec4 v0x5604a3957f50_0, 0;
    %load/vec4 v0x5604a3958160_0;
    %assign/vec4 v0x5604a3958240_0, 0;
    %load/vec4 v0x5604a3957f50_0;
    %pad/s 25;
    %load/vec4 v0x5604a3958240_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x5604a3958480_0, 0;
    %load/vec4 v0x5604a3958480_0;
    %assign/vec4 v0x5604a3958560_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5604a3956120;
T_68 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395b230_0, 0, 9;
    %end;
    .thread T_68;
    .scope S_0x5604a3956120;
T_69 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395b2f0_0, 0, 9;
    %end;
    .thread T_69;
    .scope S_0x5604a3956120;
T_70 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395afa0_0, 0, 9;
    %end;
    .thread T_70;
    .scope S_0x5604a3956120;
T_71 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395b0a0_0, 0, 9;
    %end;
    .thread T_71;
    .scope S_0x5604a3956120;
T_72 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a395b700_0, 0, 16;
    %end;
    .thread T_72;
    .scope S_0x5604a3956120;
T_73 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a395b7f0_0, 0, 16;
    %end;
    .thread T_73;
    .scope S_0x5604a3956120;
T_74 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a395b480_0, 0, 16;
    %end;
    .thread T_74;
    .scope S_0x5604a3956120;
T_75 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604a395b570_0, 0, 16;
    %end;
    .thread T_75;
    .scope S_0x5604a3956120;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a395c270_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x5604a3956120;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a395c310_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x5604a3956120;
T_78 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a395b8c0_0;
    %assign/vec4 v0x5604a395c270_0, 0;
    %load/vec4 v0x5604a395b8c0_0;
    %assign/vec4 v0x5604a395c310_0, 0;
    %load/vec4 v0x5604a395b170_0;
    %assign/vec4 v0x5604a395b230_0, 0;
    %load/vec4 v0x5604a395b170_0;
    %assign/vec4 v0x5604a395b2f0_0, 0;
    %load/vec4 v0x5604a395aec0_0;
    %assign/vec4 v0x5604a395afa0_0, 0;
    %load/vec4 v0x5604a395aec0_0;
    %assign/vec4 v0x5604a395b0a0_0, 0;
    %load/vec4 v0x5604a395b640_0;
    %assign/vec4 v0x5604a395b700_0, 0;
    %load/vec4 v0x5604a395b640_0;
    %assign/vec4 v0x5604a395b7f0_0, 0;
    %load/vec4 v0x5604a395b3c0_0;
    %assign/vec4 v0x5604a395b480_0, 0;
    %load/vec4 v0x5604a395b3c0_0;
    %assign/vec4 v0x5604a395b570_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5604a3956120;
T_79 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5604a395c0c0_0, 0, 26;
    %end;
    .thread T_79;
    .scope S_0x5604a3956120;
T_80 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5604a395c000_0, 0, 26;
    %end;
    .thread T_80;
    .scope S_0x5604a3956120;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a395bbe0_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x5604a3956120;
T_82 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a395c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604a395bbe0_0, 0;
    %load/vec4 v0x5604a395bca0_0;
    %pad/s 26;
    %load/vec4 v0x5604a395be60_0;
    %pad/s 26;
    %sub;
    %assign/vec4 v0x5604a395c0c0_0, 0;
    %load/vec4 v0x5604a395bd90_0;
    %pad/s 26;
    %load/vec4 v0x5604a395bf30_0;
    %pad/s 26;
    %add;
    %assign/vec4 v0x5604a395c000_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604a395bbe0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5604a395cd10;
T_83 ;
    %wait E_0x5604a38a5a50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604a395e160_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x5604a395e160_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_83.1, 5;
    %load/vec4 v0x5604a395dc00_0;
    %load/vec4 v0x5604a395e160_0;
    %pad/s 36;
    %addi 1, 0, 36;
    %muli 33, 0, 36;
    %subi 1, 0, 36;
    %part/s 1;
    %replicate 4;
    %load/vec4 v0x5604a395dc00_0;
    %load/vec4 v0x5604a395e160_0;
    %pad/s 38;
    %muli 33, 0, 38;
    %addi 21, 0, 38;
    %part/s 12;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x5604a395e160_0;
    %pad/s 33;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5604a395dfc0_0, 4, 5;
    %load/vec4 v0x5604a395e160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604a395e160_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x5604a395cf00;
T_84 ;
    %wait E_0x5604a38a5a50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604a395e240_0, 0, 32;
T_84.0 ;
    %load/vec4 v0x5604a395e240_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_84.1, 5;
    %load/vec4 v0x5604a395dc00_0;
    %load/vec4 v0x5604a395e240_0;
    %pad/s 38;
    %muli 33, 0, 38;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 44, 0, 6;
    %sub;
    %pad/s 40;
    %subi 15, 0, 40;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5604a395e240_0;
    %pad/s 34;
    %muli 16, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5604a395de90_0, 4, 5;
    %load/vec4 v0x5604a395e240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604a395e240_0, 0, 32;
    %jmp T_84.0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x5604a395c550;
T_85 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604a395dfc0_0, 0, 32;
    %end;
    .thread T_85;
    .scope S_0x5604a395c550;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604a395de90_0, 0, 32;
    %end;
    .thread T_86;
    .scope S_0x5604a395c550;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a395e320_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_0x5604a395c550;
T_88 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a395dce0_0;
    %assign/vec4 v0x5604a395e320_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5604a392c440;
T_89 ;
    %wait E_0x5604a38a5a50;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5604a395e9e0_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5604a392c440;
T_90 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5604a395f680_0, 0, 7;
    %end;
    .thread T_90;
    .scope S_0x5604a392c440;
T_91 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a395f990_0, 0, 1;
    %end;
    .thread T_91;
    .scope S_0x5604a392c440;
T_92 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395e7d0_0, 0, 9;
    %end;
    .thread T_92;
    .scope S_0x5604a392c440;
T_93 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5604a395e600_0, 0, 9;
    %end;
    .thread T_93;
    .scope S_0x5604a392c440;
T_94 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a395e700_0;
    %assign/vec4 v0x5604a395e7d0_0, 0;
    %load/vec4 v0x5604a395e540_0;
    %assign/vec4 v0x5604a395e600_0, 0;
    %load/vec4 v0x5604a395e870_0;
    %assign/vec4 v0x5604a395f990_0, 0;
    %load/vec4 v0x5604a395f540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a395f680_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x5604a395e870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x5604a395f680_0;
    %pad/u 32;
    %load/vec4 v0x5604a395e9e0_0;
    %cmp/e;
    %jmp/0xz  T_94.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5604a395f680_0, 0;
    %jmp T_94.5;
T_94.4 ;
    %load/vec4 v0x5604a395f680_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5604a395f680_0, 0;
T_94.5 ;
    %jmp T_94.3;
T_94.2 ;
    %load/vec4 v0x5604a395f680_0;
    %assign/vec4 v0x5604a395f680_0, 0;
T_94.3 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5604a392c440;
T_95 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5604a395f180_0, 0, 33;
    %end;
    .thread T_95;
    .scope S_0x5604a392c440;
T_96 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5604a395f0c0_0, 0, 33;
    %end;
    .thread T_96;
    .scope S_0x5604a392c440;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604a395f260_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x5604a392c440;
T_98 ;
    %wait E_0x5604a38a5a50;
    %load/vec4 v0x5604a395f540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x5604a395f180_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x5604a395f0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604a395f260_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x5604a395f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x5604a395f180_0;
    %load/vec4 v0x5604a395f3a0_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x5604a395f180_0, 0;
    %load/vec4 v0x5604a395f0c0_0;
    %load/vec4 v0x5604a395f300_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x5604a395f0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604a395f260_0, 0;
    %jmp T_98.3;
T_98.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604a395f260_0, 0;
    %load/vec4 v0x5604a395f180_0;
    %assign/vec4 v0x5604a395f180_0, 0;
    %load/vec4 v0x5604a395f0c0_0;
    %assign/vec4 v0x5604a395f0c0_0, 0;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5604a39113d0;
T_99 ;
    %vpi_call 2 70 "$dumpfile", "traces.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars" {0 0 0};
    %end;
    .thread T_99;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "msdft_tb.v";
    "./msdft.v";
    "./comb.v";
    "./bram_infer.v";
    "./complex_mult.v";
    "./dsp48_mult.v";
    "./signed_cast.v";
    "./rom.v";
