{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558666324489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558666324489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 05:52:04 2019 " "Processing started: Fri May 24 05:52:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558666324489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558666324489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyCircuit -c MyCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyCircuit -c MyCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558666324489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558666325952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dff_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_16bit " "Found design unit 1: DFF_16bit" {  } { { "DFF_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg-StructuralArchUnit " "Found design unit 2: reg-StructuralArchUnit" {  } { { "DFF_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "DFF_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dff1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF1bit " "Found design unit 1: DFF1bit" {  } { { "DFF1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DFF1-StructuralArchUnit " "Found design unit 2: DFF1-StructuralArchUnit" {  } { { "DFF1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_func3.vhd 63 31 " "Found 63 design units, including 31 entities, in source file basic_func3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_func3 " "Found design unit 1: basic_func3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MPlexerNo1-FunctUnitLogic " "Found design unit 2: MPlexerNo1-FunctUnitLogic" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MPlexerNo2-FunctUnitLogic2 " "Found design unit 3: MPlexerNo2-FunctUnitLogic2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 228 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 MPlexerNo3-FunctUnitLogic3 " "Found design unit 4: MPlexerNo3-FunctUnitLogic3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MPlexerNo4-FunctUnitLogic4 " "Found design unit 5: MPlexerNo4-FunctUnitLogic4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 MPlexerNo5-FunctUnitLogic5 " "Found design unit 6: MPlexerNo5-FunctUnitLogic5" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 282 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 MPlexerNo6-FunctUnitLogic6 " "Found design unit 7: MPlexerNo6-FunctUnitLogic6" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 301 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 MPlexerNo7-FunctUnitLogic7 " "Found design unit 8: MPlexerNo7-FunctUnitLogic7" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 MPlexerNo8-FunctUnitLogic8 " "Found design unit 9: MPlexerNo8-FunctUnitLogic8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 MPlexerNo9-FunctUnitLogic9 " "Found design unit 10: MPlexerNo9-FunctUnitLogic9" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 352 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 MPlexerNo10-FunctUnitLogic10 " "Found design unit 11: MPlexerNo10-FunctUnitLogic10" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 370 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 MPlexerNo11-FunctUnitLogic11 " "Found design unit 12: MPlexerNo11-FunctUnitLogic11" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 MPlexer8To1-FunctUnitLogicMux8To1 " "Found design unit 13: MPlexer8To1-FunctUnitLogicMux8To1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 DCoder3To8-FunctUnitLogicDec3To8 " "Found design unit 14: DCoder3To8-FunctUnitLogicDec3To8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 427 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ControlCircuit-FunctUnitLogicCPanel " "Found design unit 15: ControlCircuit-FunctUnitLogicCPanel" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 449 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 HazzardDetector-FunctUnitLogicHaz " "Found design unit 16: HazzardDetector-FunctUnitLogicHaz" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 559 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 DummiesTrapper-FunctUnitLogicTrap " "Found design unit 17: DummiesTrapper-FunctUnitLogicTrap" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 585 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ForwarderNo1-FunctUnitLogicFwd " "Found design unit 18: ForwarderNo1-FunctUnitLogicFwd" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 AdderNo1-FunctUnitLogicAdd " "Found design unit 19: AdderNo1-FunctUnitLogicAdd" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 644 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ComparerNo1-FunctUnitLogicComp " "Found design unit 20: ComparerNo1-FunctUnitLogicComp" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 657 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ReseterNo1-FunctUnitLogicRes " "Found design unit 21: ReseterNo1-FunctUnitLogicRes" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 668 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 SignExtenderNo1-FunctUnitLogicExt " "Found design unit 22: SignExtenderNo1-FunctUnitLogicExt" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 680 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 UnconditionalBranchTargetFinder-FunctUnitLogicBUnc " "Found design unit 23: UnconditionalBranchTargetFinder-FunctUnitLogicBUnc" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 694 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 PipelineRegisterNo1-FunctUnitLogicPR1 " "Found design unit 24: PipelineRegisterNo1-FunctUnitLogicPR1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 714 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 PipelineRegisterNo2-FunctUnitLogicPR2 " "Found design unit 25: PipelineRegisterNo2-FunctUnitLogicPR2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 PipelineRegisterNo3-FunctUnitLogicPR3 " "Found design unit 26: PipelineRegisterNo3-FunctUnitLogicPR3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 PipelineRegisterNo4-FunctUnitLogicPR4 " "Found design unit 27: PipelineRegisterNo4-FunctUnitLogicPR4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 812 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 MYAND2-FunctUnitLogicAnd2 " "Found design unit 28: MYAND2-FunctUnitLogicAnd2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 829 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 MYOR2-FunctUnitLogicOr2 " "Found design unit 29: MYOR2-FunctUnitLogicOr2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 840 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 MYXOR2-FunctUnitLogicXor2 " "Found design unit 30: MYXOR2-FunctUnitLogicXor2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 851 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 MYNAND2-FunctUnitLogicNand2 " "Found design unit 31: MYNAND2-FunctUnitLogicNand2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 862 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 MYNOT1-FunctUnitLogicNot1 " "Found design unit 32: MYNOT1-FunctUnitLogicNot1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 873 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "1 MPlexerNo1 " "Found entity 1: MPlexerNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPlexerNo2 " "Found entity 2: MPlexerNo2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPlexerNo3 " "Found entity 3: MPlexerNo3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPlexerNo4 " "Found entity 4: MPlexerNo4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPlexerNo5 " "Found entity 5: MPlexerNo5" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPlexerNo6 " "Found entity 6: MPlexerNo6" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPlexerNo7 " "Found entity 7: MPlexerNo7" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPlexerNo8 " "Found entity 8: MPlexerNo8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPlexerNo9 " "Found entity 9: MPlexerNo9" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPlexerNo10 " "Found entity 10: MPlexerNo10" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPlexerNo11 " "Found entity 11: MPlexerNo11" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPlexer8To1 " "Found entity 12: MPlexer8To1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "13 DCoder3To8 " "Found entity 13: DCoder3To8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "14 ControlCircuit " "Found entity 14: ControlCircuit" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "15 HazzardDetector " "Found entity 15: HazzardDetector" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "16 DummiesTrapper " "Found entity 16: DummiesTrapper" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "17 ForwarderNo1 " "Found entity 17: ForwarderNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "18 AdderNo1 " "Found entity 18: AdderNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "19 ComparerNo1 " "Found entity 19: ComparerNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "20 ReseterNo1 " "Found entity 20: ReseterNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "21 SignExtenderNo1 " "Found entity 21: SignExtenderNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "22 UnconditionalBranchTargetFinder " "Found entity 22: UnconditionalBranchTargetFinder" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "23 PipelineRegisterNo1 " "Found entity 23: PipelineRegisterNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "24 PipelineRegisterNo2 " "Found entity 24: PipelineRegisterNo2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "25 PipelineRegisterNo3 " "Found entity 25: PipelineRegisterNo3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "26 PipelineRegisterNo4 " "Found entity 26: PipelineRegisterNo4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "27 MYAND2 " "Found entity 27: MYAND2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "28 MYOR2 " "Found entity 28: MYOR2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "29 MYXOR2 " "Found entity 29: MYXOR2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "30 MYNAND2 " "Found entity 30: MYNAND2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "31 MYNOT1 " "Found entity 31: MYNOT1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16bit " "Found design unit 1: ALU_16bit" {  } { { "ALU_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-StructuralArchUnit " "Found design unit 2: ALU-StructuralArchUnit" {  } { { "ALU_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.vhd 5 2 " "Found 5 design units, including 2 entities, in source file alu1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1bit " "Found design unit 1: ALU1bit" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU1-StructuralArchUnit " "Found design unit 2: ALU1-StructuralArchUnit" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ALU2-StructuralArchUnit2 " "Found design unit 3: ALU2-StructuralArchUnit2" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU2 " "Found entity 2: ALU2" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mycircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyCircuit-StructuralArchUnit " "Found design unit 1: MyCircuit-StructuralArchUnit" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyCircuit " "Found entity 1: MyCircuit" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control " "Found design unit 1: ALU_Control" {  } { { "ALU_Control.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALUcontrol-StructuralArchUnit " "Found design unit 2: ALUcontrol-StructuralArchUnit" {  } { { "ALU_Control.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALU_Control.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "REG0.vhd " "Can't analyze file -- file REG0.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "waveforms/REG0_16bit.vhd " "Can't analyze file -- file waveforms/REG0_16bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_16bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg0_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG0_16bit " "Found design unit 1: REG0_16bit" {  } { { "REG0_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg0-StructuralArchUnit " "Found design unit 2: reg0-StructuralArchUnit" {  } { { "REG0_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "REG0_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8To1 " "Found design unit 1: MUX_8To1" {  } { { "MUX_8To1.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux8-StructuralArchUnit " "Found design unit 2: mux8-StructuralArchUnit" {  } { { "MUX_8To1.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "MUX_8To1.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_3to8.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dec_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_3To8 " "Found design unit 1: DEC_3To8" {  } { { "DEC_3To8.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decode3to8-StructuralArchUnit " "Found design unit 2: decode3to8-StructuralArchUnit" {  } { { "DEC_3To8.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode3to8 " "Found entity 1: decode3to8" {  } { { "DEC_3To8.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender " "Found design unit 1: Sign_Extender" {  } { { "Sign_Extender.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 signExtender-StructuralArchUnit " "Found design unit 2: signExtender-StructuralArchUnit" {  } { { "Sign_Extender.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "Sign_Extender.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326329 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "temporary/UNC_Branch.vhd " "Can't analyze file -- file temporary/UNC_Branch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unc_branch.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unc_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNC_Branch " "Found design unit 1: UNC_Branch" {  } { { "UNC_Branch.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNC_Branch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jumpAD-StructuralArchUnit " "Found design unit 2: jumpAD-StructuralArchUnit" {  } { { "UNC_Branch.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNC_Branch.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_ENTITY_NAME" "1 jumpAD " "Found entity 1: jumpAD" {  } { { "UNC_Branch.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNC_Branch.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_memwb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_memwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_MEMWB " "Found design unit 1: REG_MEMWB" {  } { { "REG_MEMWB.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_MEM_WB-StructuralArchUnit " "Found design unit 2: reg_MEM_WB-StructuralArchUnit" {  } { { "REG_MEMWB.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM_WB " "Found entity 1: reg_MEM_WB" {  } { { "REG_MEMWB.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ifid.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_IFID " "Found design unit 1: REG_IFID" {  } { { "REG_IFID.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_IF_ID-StructuralArchUnit " "Found design unit 2: reg_IF_ID-StructuralArchUnit" {  } { { "REG_IFID.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IF_ID " "Found entity 1: reg_IF_ID" {  } { { "REG_IFID.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE " "Found design unit 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regFile-StructuralArchUnit " "Found design unit 2: regFile-StructuralArchUnit" {  } { { "REG_FILE.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "REG_FILE.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326344 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Forwarder.vhd " "Can't analyze file -- file Forwarder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326344 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Selector.vhd " "Can't analyze file -- file Selector.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326344 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Control.vhd " "Can't analyze file -- file Control.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326360 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HazardUnit.vhd " "Can't analyze file -- file HazardUnit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326360 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TrapUnit.vhd " "Can't analyze file -- file TrapUnit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666326360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_traps.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unit_traps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIT_Traps " "Found design unit 1: UNIT_Traps" {  } { { "UNIT_Traps.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 trapUnit-StructuralArchUnit " "Found design unit 2: trapUnit-StructuralArchUnit" {  } { { "UNIT_Traps.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""} { "Info" "ISGN_ENTITY_NAME" "1 trapUnit " "Found entity 1: trapUnit" {  } { { "UNIT_Traps.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controlcircuit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu_controlcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_ControlCircuit " "Found design unit 1: ALU_ControlCircuit" {  } { { "ALU_ControlCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-StructuralArchUnit " "Found design unit 2: control-StructuralArchUnit" {  } { { "ALU_ControlCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "ALU_ControlCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_forwarding.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unit_forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIT_Forwarding " "Found design unit 1: UNIT_Forwarding" {  } { { "UNIT_Forwarding.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 forwarder-StructuralArchUnit " "Found design unit 2: forwarder-StructuralArchUnit" {  } { { "UNIT_Forwarding.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarder " "Found entity 1: forwarder" {  } { { "UNIT_Forwarding.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_hazards.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unit_hazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIT_Hazards " "Found design unit 1: UNIT_Hazards" {  } { { "UNIT_Hazards.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hazardUnit-StructuralArchUnit " "Found design unit 2: hazardUnit-StructuralArchUnit" {  } { { "UNIT_Hazards.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "UNIT_Hazards.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_aluin.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux_aluin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_ALUin " "Found design unit 1: MUX_ALUin" {  } { { "MUX_ALUin.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 selector-StructuralArchUnit " "Found design unit 2: selector-StructuralArchUnit" {  } { { "MUX_ALUin.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "MUX_ALUin.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jropt.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux_jropt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_JRopt " "Found design unit 1: MUX_JRopt" {  } { { "MUX_JRopt.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JRSelector-StructuralArchUnit " "Found design unit 2: JRSelector-StructuralArchUnit" {  } { { "MUX_JRopt.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_ENTITY_NAME" "1 JRSelector " "Found entity 1: JRSelector" {  } { { "MUX_JRopt.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_idex.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_IDEX " "Found design unit 1: REG_IDEX" {  } { { "REG_IDEX.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_ID_EX-StructuralArchUnit " "Found design unit 2: reg_ID_EX-StructuralArchUnit" {  } { { "REG_IDEX.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ID_EX " "Found entity 1: reg_ID_EX" {  } { { "REG_IDEX.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_exmem.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_exmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_EXMEM " "Found design unit 1: REG_EXMEM" {  } { { "REG_EXMEM.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_EX_MEM-StructuralArchUnit " "Found design unit 2: reg_EX_MEM-StructuralArchUnit" {  } { { "REG_EXMEM.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_EX_MEM " "Found entity 1: reg_EX_MEM" {  } { { "REG_EXMEM.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666326370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyCircuit " "Elaborating entity \"MyCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558666326401 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wasJump MyCircuit.vhd(222) " "VHDL Signal Declaration warning at MyCircuit.vhd(222): used implicit default value for signal \"wasJump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 222 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IF_Flush MyCircuit.vhd(225) " "VHDL Signal Declaration warning at MyCircuit.vhd(225): used explicit default value for signal \"IF_Flush\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IF_Enable MyCircuit.vhd(226) " "VHDL Signal Declaration warning at MyCircuit.vhd(226): used explicit default value for signal \"IF_Enable\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 226 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "opcode MyCircuit.vhd(228) " "VHDL Signal Declaration warning at MyCircuit.vhd(228): used explicit default value for signal \"opcode\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 228 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RD MyCircuit.vhd(229) " "VHDL Signal Declaration warning at MyCircuit.vhd(229): used explicit default value for signal \"RD\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 229 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R1AD MyCircuit.vhd(230) " "VHDL Signal Declaration warning at MyCircuit.vhd(230): used explicit default value for signal \"R1AD\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RT MyCircuit.vhd(231) " "VHDL Signal Declaration warning at MyCircuit.vhd(231): used explicit default value for signal \"RT\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 231 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "func MyCircuit.vhd(232) " "VHDL Signal Declaration warning at MyCircuit.vhd(232): used explicit default value for signal \"func\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 232 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "immediate MyCircuit.vhd(233) " "VHDL Signal Declaration warning at MyCircuit.vhd(233): used explicit default value for signal \"immediate\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 233 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "jumpShortAddr MyCircuit.vhd(234) " "VHDL Signal Declaration warning at MyCircuit.vhd(234): used explicit default value for signal \"jumpShortAddr\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 234 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wasJumpOut_IDEX MyCircuit.vhd(245) " "Verilog HDL or VHDL warning at MyCircuit.vhd(245): object \"wasJumpOut_IDEX\" assigned a value but never read" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJump_IDEX MyCircuit.vhd(245) " "Verilog HDL or VHDL warning at MyCircuit.vhd(245): object \"isJump_IDEX\" assigned a value but never read" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJR_IDEX MyCircuit.vhd(245) " "Verilog HDL or VHDL warning at MyCircuit.vhd(245): object \"isJR_IDEX\" assigned a value but never read" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RT MyCircuit.vhd(270) " "VHDL Process Statement warning at MyCircuit.vhd(270): signal \"RT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD MyCircuit.vhd(272) " "VHDL Process Statement warning at MyCircuit.vhd(272): signal \"RD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD MyCircuit.vhd(274) " "VHDL Process Statement warning at MyCircuit.vhd(274): signal \"RD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1Output MyCircuit.vhd(296) " "VHDL Process Statement warning at MyCircuit.vhd(296): signal \"S1Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outIFID_PC MyCircuit.vhd(298) " "VHDL Process Statement warning at MyCircuit.vhd(298): signal \"outIFID_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate16_IDEX MyCircuit.vhd(301) " "VHDL Process Statement warning at MyCircuit.vhd(301): signal \"immediate16_IDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S2Output MyCircuit.vhd(303) " "VHDL Process Statement warning at MyCircuit.vhd(303): signal \"S2Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fromData MyCircuit.vhd(316) " "VHDL Process Statement warning at MyCircuit.vhd(316): signal \"fromData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyData MyCircuit.vhd(318) " "VHDL Process Statement warning at MyCircuit.vhd(318): signal \"keyData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_EXMEM MyCircuit.vhd(320) " "VHDL Process Statement warning at MyCircuit.vhd(320): signal \"Result_EXMEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326417 "|MyCircuit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:PC " "Elaborating entity \"reg\" for hierarchy \"reg:PC\"" {  } { { "MyCircuit.vhd" "PC" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 reg:PC\|DFF1:U0 " "Elaborating entity \"DFF1\" for hierarchy \"reg:PC\|DFF1:U0\"" {  } { { "DFF_16bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYNAND2 reg:PC\|DFF1:U0\|MYNAND2:U0 " "Elaborating entity \"MYNAND2\" for hierarchy \"reg:PC\|DFF1:U0\|MYNAND2:U0\"" {  } { { "DFF1bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYAND2 reg:PC\|DFF1:U0\|MYAND2:U2 " "Elaborating entity \"MYAND2\" for hierarchy \"reg:PC\|DFF1:U0\|MYAND2:U2\"" {  } { { "DFF1bit.vhd" "U2" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYNOT1 reg:PC\|DFF1:U0\|MYNOT1:U4 " "Elaborating entity \"MYNOT1\" for hierarchy \"reg:PC\|DFF1:U0\|MYNOT1:U4\"" {  } { { "DFF1bit.vhd" "U4" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF_ID reg_IF_ID:IFIDREG " "Elaborating entity \"reg_IF_ID\" for hierarchy \"reg_IF_ID:IFIDREG\"" {  } { { "MyCircuit.vhd" "IFIDREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo1 reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0 " "Elaborating entity \"PipelineRegisterNo1\" for hierarchy \"reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\"" {  } { { "REG_IFID.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_ID_Enable basic_func3.vhd(718) " "VHDL Process Statement warning at basic_func3.vhd(718): signal \"IF_ID_Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCin basic_func3.vhd(719) " "VHDL Process Statement warning at basic_func3.vhd(719): signal \"PCin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command basic_func3.vhd(720) " "VHDL Process Statement warning at basic_func3.vhd(720): signal \"command\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_Flush basic_func3.vhd(721) " "VHDL Process Statement warning at basic_func3.vhd(721): signal \"IF_Flush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCout basic_func3.vhd(716) " "VHDL Process Statement warning at basic_func3.vhd(716): inferring latch(es) for signal or variable \"PCout\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "commandout basic_func3.vhd(716) " "VHDL Process Statement warning at basic_func3.vhd(716): inferring latch(es) for signal or variable \"commandout\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[0\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[0\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[1\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[1\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[2\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[2\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[3\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[3\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[4\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[4\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[5\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[5\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[6\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[6\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[7\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[7\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[8\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[8\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[9\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[9\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[10\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[10\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[11\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[11\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[12\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[12\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[13\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[13\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[14\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[14\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[15\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[15\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[0\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[0\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[1\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[1\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[2\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[2\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[3\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[3\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[4\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[4\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[5\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[5\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[6\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[6\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[7\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[7\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[8\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[8\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[9\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[9\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[10\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[10\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[11\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[11\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[12\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[12\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[13\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[13\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[14\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[14\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[15\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[15\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326557 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtender signExtender:SignExtend " "Elaborating entity \"signExtender\" for hierarchy \"signExtender:SignExtend\"" {  } { { "MyCircuit.vhd" "SignExtend" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtenderNo1 signExtender:SignExtend\|SignExtenderNo1:U0 " "Elaborating entity \"SignExtenderNo1\" for hierarchy \"signExtender:SignExtend\|SignExtenderNo1:U0\"" {  } { { "Sign_Extender.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JRSelector JRSelector:JR " "Elaborating entity \"JRSelector\" for hierarchy \"JRSelector:JR\"" {  } { { "MyCircuit.vhd" "JR" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo11 JRSelector:JR\|MPlexerNo11:U0 " "Elaborating entity \"MPlexerNo11\" for hierarchy \"JRSelector:JR\|MPlexerNo11:U0\"" {  } { { "MUX_JRopt.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardUnit hazardUnit:Hazard " "Elaborating entity \"hazardUnit\" for hierarchy \"hazardUnit:Hazard\"" {  } { { "MyCircuit.vhd" "Hazard" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazzardDetector hazardUnit:Hazard\|HazzardDetector:U0 " "Elaborating entity \"HazzardDetector\" for hierarchy \"hazardUnit:Hazard\|HazzardDetector:U0\"" {  } { { "UNIT_Hazards.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trapUnit trapUnit:Trap " "Elaborating entity \"trapUnit\" for hierarchy \"trapUnit:Trap\"" {  } { { "MyCircuit.vhd" "Trap" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DummiesTrapper trapUnit:Trap\|DummiesTrapper:U0 " "Elaborating entity \"DummiesTrapper\" for hierarchy \"trapUnit:Trap\|DummiesTrapper:U0\"" {  } { { "UNIT_Traps.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Controler " "Elaborating entity \"control\" for hierarchy \"control:Controler\"" {  } { { "MyCircuit.vhd" "Controler" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlCircuit control:Controler\|ControlCircuit:U0 " "Elaborating entity \"ControlCircuit\" for hierarchy \"control:Controler\|ControlCircuit:U0\"" {  } { { "ALU_ControlCircuit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326575 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outRType basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outRType\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outLdWord basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outLdWord\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outStWord basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outStWord\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outMPFC basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outMPFC\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outBranch basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outBranch\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outReadDig basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outReadDig\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outWriteDig basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outWriteDig\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outJReg basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outJReg\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outJType basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outJType\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outJType basic_func3.vhd(451) " "Inferred latch for \"outJType\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outJReg basic_func3.vhd(451) " "Inferred latch for \"outJReg\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outWriteDig basic_func3.vhd(451) " "Inferred latch for \"outWriteDig\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outReadDig basic_func3.vhd(451) " "Inferred latch for \"outReadDig\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outBranch basic_func3.vhd(451) " "Inferred latch for \"outBranch\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMPFC basic_func3.vhd(451) " "Inferred latch for \"outMPFC\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outStWord basic_func3.vhd(451) " "Inferred latch for \"outStWord\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLdWord basic_func3.vhd(451) " "Inferred latch for \"outLdWord\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outRType basic_func3.vhd(451) " "Inferred latch for \"outRType\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666326575 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:RegisterFile " "Elaborating entity \"regFile\" for hierarchy \"regFile:RegisterFile\"" {  } { { "MyCircuit.vhd" "RegisterFile" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode3to8 regFile:RegisterFile\|decode3to8:U0 " "Elaborating entity \"decode3to8\" for hierarchy \"regFile:RegisterFile\|decode3to8:U0\"" {  } { { "REG_FILE.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCoder3To8 regFile:RegisterFile\|decode3to8:U0\|DCoder3To8:U0 " "Elaborating entity \"DCoder3To8\" for hierarchy \"regFile:RegisterFile\|decode3to8:U0\|DCoder3To8:U0\"" {  } { { "DEC_3To8.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 regFile:RegisterFile\|reg0:U1 " "Elaborating entity \"reg0\" for hierarchy \"regFile:RegisterFile\|reg0:U1\"" {  } { { "REG_FILE.vhd" "U1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReseterNo1 regFile:RegisterFile\|reg0:U1\|ReseterNo1:U0 " "Elaborating entity \"ReseterNo1\" for hierarchy \"regFile:RegisterFile\|reg0:U1\|ReseterNo1:U0\"" {  } { { "REG0_16bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666326575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 regFile:RegisterFile\|mux8:U9 " "Elaborating entity \"mux8\" for hierarchy \"regFile:RegisterFile\|mux8:U9\"" {  } { { "REG_FILE.vhd" "U9" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexer8To1 regFile:RegisterFile\|mux8:U9\|MPlexer8To1:U0 " "Elaborating entity \"MPlexer8To1\" for hierarchy \"regFile:RegisterFile\|mux8:U9\|MPlexer8To1:U0\"" {  } { { "MUX_8To1.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ID_EX reg_ID_EX:IDEXREG " "Elaborating entity \"reg_ID_EX\" for hierarchy \"reg_ID_EX:IDEXREG\"" {  } { { "MyCircuit.vhd" "IDEXREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo2 reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0 " "Elaborating entity \"PipelineRegisterNo2\" for hierarchy \"reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0\"" {  } { { "REG_IDEX.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:Selector1 " "Elaborating entity \"selector\" for hierarchy \"selector:Selector1\"" {  } { { "MyCircuit.vhd" "Selector1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo10 selector:Selector1\|MPlexerNo10:U0 " "Elaborating entity \"MPlexerNo10\" for hierarchy \"selector:Selector1\|MPlexerNo10:U0\"" {  } { { "MUX_ALUin.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarder forwarder:ForwardUnit " "Elaborating entity \"forwarder\" for hierarchy \"forwarder:ForwardUnit\"" {  } { { "MyCircuit.vhd" "ForwardUnit" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwarderNo1 forwarder:ForwardUnit\|ForwarderNo1:U0 " "Elaborating entity \"ForwarderNo1\" for hierarchy \"forwarder:ForwardUnit\|ForwarderNo1:U0\"" {  } { { "UNIT_Forwarding.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU16 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU16\"" {  } { { "MyCircuit.vhd" "ALU16" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU:ALU16\|ALU1:U0 " "Elaborating entity \"ALU1\" for hierarchy \"ALU:ALU16\|ALU1:U0\"" {  } { { "ALU_16bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALU:ALU16\|ALU1:U0\|ALUcontrol:A0 " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\"" {  } { { "ALU1bit.vhd" "A0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo3 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo3:A0 " "Elaborating entity \"MPlexerNo3\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo3:A0\"" {  } { { "ALU_Control.vhd" "A0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo4 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo4:A1 " "Elaborating entity \"MPlexerNo4\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo4:A1\"" {  } { { "ALU_Control.vhd" "A1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo5 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo5:A2 " "Elaborating entity \"MPlexerNo5\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo5:A2\"" {  } { { "ALU_Control.vhd" "A2" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo6 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo6:A3 " "Elaborating entity \"MPlexerNo6\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo6:A3\"" {  } { { "ALU_Control.vhd" "A3" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo1 ALU:ALU16\|ALU1:U0\|MPlexerNo1:U0 " "Elaborating entity \"MPlexerNo1\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MPlexerNo1:U0\"" {  } { { "ALU1bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo9 ALU:ALU16\|ALU1:U0\|MPlexerNo9:U1 " "Elaborating entity \"MPlexerNo9\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MPlexerNo9:U1\"" {  } { { "ALU1bit.vhd" "U1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYOR2 ALU:ALU16\|ALU1:U0\|MYOR2:U3 " "Elaborating entity \"MYOR2\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MYOR2:U3\"" {  } { { "ALU1bit.vhd" "U3" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderNo1 ALU:ALU16\|ALU1:U0\|AdderNo1:U4 " "Elaborating entity \"AdderNo1\" for hierarchy \"ALU:ALU16\|ALU1:U0\|AdderNo1:U4\"" {  } { { "ALU1bit.vhd" "U4" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYXOR2 ALU:ALU16\|ALU1:U0\|MYXOR2:U5 " "Elaborating entity \"MYXOR2\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MYXOR2:U5\"" {  } { { "ALU1bit.vhd" "U5" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo2 ALU:ALU16\|ALU1:U0\|MPlexerNo2:U6 " "Elaborating entity \"MPlexerNo2\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MPlexerNo2:U6\"" {  } { { "ALU1bit.vhd" "U6" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU:ALU16\|ALU2:U1 " "Elaborating entity \"ALU2\" for hierarchy \"ALU:ALU16\|ALU2:U1\"" {  } { { "ALU_16bit.vhd" "U1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal ALU1bit.vhd(153) " "Verilog HDL or VHDL warning at ALU1bit.vhd(153): object \"internal\" assigned a value but never read" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666327624 "|MyCircuit|ALU:U2|ALU2:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo7 ALU:ALU16\|MPlexerNo7:U17 " "Elaborating entity \"MPlexerNo7\" for hierarchy \"ALU:ALU16\|MPlexerNo7:U17\"" {  } { { "ALU_16bit.vhd" "U17" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparerNo1 ALU:ALU16\|ComparerNo1:U18 " "Elaborating entity \"ComparerNo1\" for hierarchy \"ALU:ALU16\|ComparerNo1:U18\"" {  } { { "ALU_16bit.vhd" "U18" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo8 ALU:ALU16\|MPlexerNo8:U19 " "Elaborating entity \"MPlexerNo8\" for hierarchy \"ALU:ALU16\|MPlexerNo8:U19\"" {  } { { "ALU_16bit.vhd" "U19" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX_MEM reg_EX_MEM:EXMEMREG " "Elaborating entity \"reg_EX_MEM\" for hierarchy \"reg_EX_MEM:EXMEMREG\"" {  } { { "MyCircuit.vhd" "EXMEMREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo3 reg_EX_MEM:EXMEMREG\|PipelineRegisterNo3:U0 " "Elaborating entity \"PipelineRegisterNo3\" for hierarchy \"reg_EX_MEM:EXMEMREG\|PipelineRegisterNo3:U0\"" {  } { { "REG_EXMEM.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM_WB reg_MEM_WB:MEMWBREG " "Elaborating entity \"reg_MEM_WB\" for hierarchy \"reg_MEM_WB:MEMWBREG\"" {  } { { "MyCircuit.vhd" "MEMWBREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo4 reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0 " "Elaborating entity \"PipelineRegisterNo4\" for hierarchy \"reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\"" {  } { { "REG_MEMWB.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666327795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[0\] GND " "Pin \"regOUT\[0\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[1\] GND " "Pin \"regOUT\[1\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[2\] GND " "Pin \"regOUT\[2\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[3\] GND " "Pin \"regOUT\[3\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[4\] GND " "Pin \"regOUT\[4\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[5\] GND " "Pin \"regOUT\[5\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[6\] GND " "Pin \"regOUT\[6\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[7\] GND " "Pin \"regOUT\[7\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[8\] GND " "Pin \"regOUT\[8\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[9\] GND " "Pin \"regOUT\[9\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[10\] GND " "Pin \"regOUT\[10\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[11\] GND " "Pin \"regOUT\[11\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[12\] GND " "Pin \"regOUT\[12\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[13\] GND " "Pin \"regOUT\[13\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[14\] GND " "Pin \"regOUT\[14\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[15\] GND " "Pin \"regOUT\[15\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|regOUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataWriteFlag GND " "Pin \"DataWriteFlag\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|DataWriteFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "keyEnable GND " "Pin \"keyEnable\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|keyEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "printEnable GND " "Pin \"printEnable\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666329022 "|MyCircuit|printEnable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558666329022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1558666329584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558666330636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[0\] " "No output dependent on input pin \"keyData\[0\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[0\] " "No output dependent on input pin \"fromData\[0\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[1\] " "No output dependent on input pin \"keyData\[1\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[1\] " "No output dependent on input pin \"fromData\[1\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[2\] " "No output dependent on input pin \"keyData\[2\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[2\] " "No output dependent on input pin \"fromData\[2\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[3\] " "No output dependent on input pin \"keyData\[3\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[3\] " "No output dependent on input pin \"fromData\[3\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[4\] " "No output dependent on input pin \"keyData\[4\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[4\] " "No output dependent on input pin \"fromData\[4\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[5\] " "No output dependent on input pin \"keyData\[5\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[5\] " "No output dependent on input pin \"fromData\[5\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[6\] " "No output dependent on input pin \"keyData\[6\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[6\] " "No output dependent on input pin \"fromData\[6\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[7\] " "No output dependent on input pin \"keyData\[7\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[7\] " "No output dependent on input pin \"fromData\[7\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[8\] " "No output dependent on input pin \"keyData\[8\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[8\] " "No output dependent on input pin \"fromData\[8\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[9\] " "No output dependent on input pin \"keyData\[9\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[9\] " "No output dependent on input pin \"fromData\[9\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[10\] " "No output dependent on input pin \"keyData\[10\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[10\] " "No output dependent on input pin \"fromData\[10\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[11\] " "No output dependent on input pin \"keyData\[11\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[11\] " "No output dependent on input pin \"fromData\[11\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[12\] " "No output dependent on input pin \"keyData\[12\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[12\] " "No output dependent on input pin \"fromData\[12\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[13\] " "No output dependent on input pin \"keyData\[13\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[13\] " "No output dependent on input pin \"fromData\[13\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[14\] " "No output dependent on input pin \"keyData\[14\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[14\] " "No output dependent on input pin \"fromData\[14\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[15\] " "No output dependent on input pin \"keyData\[15\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|keyData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[15\] " "No output dependent on input pin \"fromData\[15\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|fromData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[5\] " "No output dependent on input pin \"instr\[5\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[4\] " "No output dependent on input pin \"instr\[4\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[8\] " "No output dependent on input pin \"instr\[8\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[6\] " "No output dependent on input pin \"instr\[6\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[7\] " "No output dependent on input pin \"instr\[7\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666330715 "|MyCircuit|instr[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1558666330715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1007 " "Implemented 1007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558666330730 ""} { "Info" "ICUT_CUT_TM_OPINS" "243 " "Implemented 243 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558666330730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "714 " "Implemented 714 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558666330730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558666330730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666330761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:52:10 2019 " "Processing ended: Fri May 24 05:52:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666330761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666330761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666330761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558666330761 ""}
