Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "controller.v" in library work
Module <controller> compiled
Module <ccgen> compiled
No errors in compilation
Analysis of file <"controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <controller> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <controller>.
Module <controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller>.
    Related source file is "controller.v".
WARNING:Xst:647 - Input <isr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <control<3>> equivalent to <control<19>> has been removed
    Register <control<9>> equivalent to <control<23>> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 27                                             |
    | Inputs             | 5                                              |
    | Outputs            | 18                                             |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <control<24:10>>.
    Found 5-bit register for signal <control<8:4>>.
    Found 3-bit register for signal <control<2:0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
Unit <controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 23
 1-bit register                                        : 23

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 00000 | 000000000000000001
 00001 | 000000000000000010
 00010 | 000000000000000100
 00011 | 000000000000001000
 00100 | 000000001000000000
 00101 | 000000010000000000
 00110 | 000000000000010000
 00111 | 000000000000100000
 01000 | 000001000000000000
 01001 | 000000000001000000
 01010 | 000100000000000000
 01011 | 001000000000000000
 01100 | 000010000000000000
 01101 | 000000000100000000
 01110 | 000000100000000000
 01111 | 010000000000000000
 10000 | 000000000010000000
 10001 | 100000000000000000
-----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controller.ngr
Top Level Output File Name         : controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 49
#      GND                         : 1
#      LUT2                        : 5
#      LUT2_D                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT4                        : 19
#      LUT4_D                      : 1
#      LUT4_L                      : 2
# FlipFlops/Latches                : 41
#      FDR_1                       : 18
#      FDRS_1                      : 16
#      FDRSE_1                     : 6
#      FDS_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 9
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                       33  out of   3584     0%  
 Number of Slice Flip Flops:             41  out of   7168     0%  
 Number of 4 input LUTs:                 48  out of   7168     0%  
 Number of IOs:                          43
 Number of bonded IOBs:                  35  out of    141    24%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.493ns (Maximum Frequency: 133.458MHz)
   Minimum input arrival time before clock: 6.388ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.493ns (frequency: 133.458MHz)
  Total number of paths / destination ports: 527 / 63
-------------------------------------------------------------------------
Delay:               7.493ns (Levels of Logic = 4)
  Source:            state_FSM_FFd9 (FF)
  Destination:       control_17 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: state_FSM_FFd9 to control_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            4   0.720   1.256  state_FSM_FFd9 (state_FSM_FFd9)
     LUT3:I0->O            3   0.551   0.975  control_0_mux000031 (N7)
     LUT3:I2->O            3   0.551   0.933  control_24_or000021 (N10)
     LUT4_D:I3->O         10   0.551   1.202  control_24_or000025 (control_24_or0000)
     LUT3:I2->O            1   0.551   0.000  control_17_mux00001 (control_17_mux00001)
     FDRS_1:D                  0.203          control_17
    ----------------------------------------
    Total                      7.493ns (3.127ns logic, 4.366ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 110 / 65
-------------------------------------------------------------------------
Offset:              6.388ns (Levels of Logic = 3)
  Source:            isr<12> (PAD)
  Destination:       control_14 (FF)
  Destination Clock: clk falling

  Data Path: isr<12> to control_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.821   1.422  isr_12_IBUF (isr_12_IBUF)
     LUT3:I0->O            2   0.551   1.216  control_6_mux000011 (N3)
     LUT4:I0->O            1   0.551   0.801  control_14_mux0000_SW0 (N33)
     FDRS_1:S                  1.026          control_14
    ----------------------------------------
    Total                      6.388ns (2.949ns logic, 3.439ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            control_19 (FF)
  Destination:       lsp (PAD)
  Source Clock:      clk falling

  Data Path: control_19 to lsp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS_1:C->Q           3   0.720   0.907  control_19 (control_19)
     OBUF:I->O                 5.644          lsp_OBUF (lsp)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.48 secs
 
--> 

Total memory usage is 258016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

