

================================================================
== Vitis HLS Report for 'upsamp5'
================================================================
* Date:           Wed Jan 31 18:23:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057|  20.570 us|  20.570 us|  2057|  2057|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2055|     2055|        16|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    140|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        3|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    357|    -|
|Register         |        -|   -|   1130|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        3|   0|   1130|    497|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|      3|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |upsam_buf5_U  |upsamp5_upsam_buf5_RAM_AUTO_1R1W  |        3|  0|   0|    0|    64|   40|     1|         2560|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                  |        3|  0|   0|    0|    64|   40|     1|         2560|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_2_fu_292_p2              |         +|   0|  0|  13|           5|           1|
    |add_ln76_fu_266_p2                |         +|   0|  0|  14|           9|           1|
    |add_ln84_fu_401_p2                |         +|   0|  0|  14|           6|           6|
    |cona_col_2_fu_420_p2              |         +|   0|  0|  13|           5|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_378                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_735                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_739                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_read_state9    |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_260_p2               |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln77_fu_278_p2               |      icmp|   0|  0|  14|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_fu_334_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln76_2_fu_298_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln76_fu_284_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln84_fu_371_p2                |       xor|   0|  0|   5|           4|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 140|          67|          59|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  48|          9|    1|          9|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i571115212735_reg_172   |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_181016202834_reg_182  |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_21214222636_reg_192   |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933_reg_202     |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_4232537_reg_212       |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032_reg_222         |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_638_reg_232           |   9|          2|   40|         80|
    |ap_sig_allocacmp_cona_col_load                                     |   9|          2|    5|         10|
    |ap_sig_allocacmp_cona_row_load                                     |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load                               |   9|          2|    9|         18|
    |cona_col_fu_68                                                     |   9|          2|    5|         10|
    |cona_row_fu_72                                                     |   9|          2|    5|         10|
    |conv5_out_blk_n                                                    |   9|          2|    1|          2|
    |indvar_flatten_fu_76                                               |   9|          2|    9|         18|
    |real_start                                                         |   9|          2|    1|          2|
    |upsam_buf5_address0                                                |  42|          8|    6|         48|
    |upsam_buf5_address1                                                |  48|          9|    6|         54|
    |upsamp5_out_blk_n                                                  |   9|          2|    1|          2|
    |upsamp5_out_din                                                    |  48|          9|   40|        360|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 357|         73|  377|       1119|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln76_reg_479                                                   |   9|   0|    9|          0|
    |ap_CS_fsm                                                          |   8|   0|    8|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i571115212735_reg_172   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_181016202834_reg_182  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_21214222636_reg_192   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_317192933_reg_202     |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_4232537_reg_212       |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_53032_reg_222         |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_638_reg_232           |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i571115212735_reg_172   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_181016202834_reg_182  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_21214222636_reg_192   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933_reg_202     |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_4232537_reg_212       |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032_reg_222         |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_638_reg_232           |  40|   0|   40|          0|
    |cona_col_fu_68                                                     |   5|   0|    5|          0|
    |cona_row_fu_72                                                     |   5|   0|    5|          0|
    |conv5_out_read_1_reg_537                                           |  40|   0|   40|          0|
    |conv5_out_read_2_reg_563                                           |  40|   0|   40|          0|
    |conv5_out_read_3_reg_590                                           |  40|   0|   40|          0|
    |conv5_out_read_4_reg_605                                           |  40|   0|   40|          0|
    |conv5_out_read_5_reg_620                                           |  40|   0|   40|          0|
    |conv5_out_read_reg_517                                             |  40|   0|   40|          0|
    |div15_i_udiv_cast_cast_reg_503                                     |   3|   0|    3|          0|
    |div15_i_udiv_reg_494                                               |   4|   0|    4|          0|
    |empty_reg_508                                                      |   1|   0|    1|          0|
    |icmp_ln76_reg_475                                                  |   1|   0|    1|          0|
    |indvar_flatten_fu_76                                               |   9|   0|    9|          0|
    |select_ln76_2_reg_489                                              |   5|   0|    5|          0|
    |select_ln76_reg_484                                                |   5|   0|    5|          0|
    |start_once_reg                                                     |   1|   0|    1|          0|
    |upsam_buf_addr_18_reg_532                                          |   4|   0|    6|          2|
    |upsam_buf_addr_19_reg_553                                          |   5|   0|    6|          1|
    |upsam_buf_addr_20_reg_558                                          |   4|   0|    6|          2|
    |upsam_buf_addr_21_reg_578                                          |   6|   0|    6|          0|
    |upsam_buf_addr_22_reg_584                                          |   4|   0|    6|          2|
    |upsam_buf_load_16_reg_568                                          |  40|   0|   40|          0|
    |upsam_buf_load_17_reg_573                                          |  40|   0|   40|          0|
    |upsam_buf_load_18_reg_595                                          |  40|   0|   40|          0|
    |upsam_buf_load_19_reg_600                                          |  40|   0|   40|          0|
    |upsam_buf_load_22_reg_635                                          |  40|   0|   40|          0|
    |upsam_buf_load_reg_542                                             |  40|   0|   40|          0|
    |xor_ln84_reg_547                                                   |   4|   0|    4|          0|
    |zext_ln84_17_cast_reg_527                                          |   4|   0|    5|          1|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |1130|   0| 1138|          8|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|       upsamp5|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|       upsamp5|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|       upsamp5|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|       upsamp5|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|       upsamp5|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|       upsamp5|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|       upsamp5|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|       upsamp5|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|       upsamp5|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|       upsamp5|  return value|
|conv5_out_dout              |   in|   40|     ap_fifo|     conv5_out|       pointer|
|conv5_out_num_data_valid    |   in|    2|     ap_fifo|     conv5_out|       pointer|
|conv5_out_fifo_cap          |   in|    2|     ap_fifo|     conv5_out|       pointer|
|conv5_out_empty_n           |   in|    1|     ap_fifo|     conv5_out|       pointer|
|conv5_out_read              |  out|    1|     ap_fifo|     conv5_out|       pointer|
|upsamp5_out_din             |  out|   40|     ap_fifo|   upsamp5_out|       pointer|
|upsamp5_out_num_data_valid  |   in|    2|     ap_fifo|   upsamp5_out|       pointer|
|upsamp5_out_fifo_cap        |   in|    2|     ap_fifo|   upsamp5_out|       pointer|
|upsamp5_out_full_n          |   in|    1|     ap_fifo|   upsamp5_out|       pointer|
|upsamp5_out_write           |  out|    1|     ap_fifo|   upsamp5_out|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

