#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14b604080 .scope module, "LeftShift2" "LeftShift2" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "inp";
v0x600002894000_0 .net *"_ivl_2", 29 0, L_0x600002b94000;  1 drivers
L_0x140040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002894090_0 .net *"_ivl_4", 1 0, L_0x140040010;  1 drivers
o0x140008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600002894120_0 .net "inp", 31 0, o0x140008070;  0 drivers
v0x6000028941b0_0 .net "out", 31 0, L_0x600002b940a0;  1 drivers
L_0x600002b94000 .part o0x140008070, 0, 30;
L_0x600002b940a0 .concat [ 2 30 0 0], L_0x140040010, L_0x600002b94000;
S_0x14b6041f0 .scope module, "testb" "testb" 3 3;
 .timescale -9 -12;
v0x600002896640_0 .net "alu_op", 0 0, L_0x600002b94a00;  1 drivers
v0x6000028966d0_0 .net "alu_src", 0 0, v0x6000028942d0_0;  1 drivers
v0x600002896760_0 .net "branch", 0 0, v0x600002894360_0;  1 drivers
v0x6000028967f0_0 .var "clk", 0 0;
v0x600002896880_0 .net "imm_field_wo_sgn_ext", 15 0, L_0x60000319c1c0;  1 drivers
v0x600002896910_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600002b94960;  1 drivers
v0x6000028969a0_0 .var "inst_imm_field", 15 0;
v0x600002896a30_0 .var "inst_read_reg_addr1", 4 0;
v0x600002896ac0_0 .var "inst_read_reg_addr2", 4 0;
v0x600002896b50_0 .net "mem_read", 0 0, v0x6000028943f0_0;  1 drivers
v0x600002896be0_0 .net "mem_to_reg", 0 0, v0x600002894480_0;  1 drivers
v0x600002896c70_0 .net "mem_write", 0 0, v0x600002894510_0;  1 drivers
v0x600002896d00_0 .var "opcode", 5 0;
v0x600002896d90_0 .var "rd", 4 0;
v0x600002896e20_0 .net "reg_dst", 0 0, v0x600002894630_0;  1 drivers
v0x600002896eb0_0 .net "reg_file_rd_data1", 31 0, v0x600002894f30_0;  1 drivers
v0x600002896f40_0 .net "reg_file_rd_data2", 31 0, v0x600002894fc0_0;  1 drivers
v0x600002896fd0_0 .var "reg_wr_data", 31 0;
v0x600002897060_0 .net "reg_write", 0 0, v0x6000028946c0_0;  1 drivers
v0x6000028970f0_0 .var "reset", 0 0;
v0x600002897180_0 .net "sgn_ext_imm", 31 0, L_0x600002b94820;  1 drivers
L_0x600002b94a00 .part v0x600002894240_0, 0, 1;
S_0x14b604360 .scope module, "cu" "ControlUnit" 3 32, 4 1 0, S_0x14b6041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /INPUT 1 "reset";
P_0x14b6044d0 .param/l "ADDI" 0 4 12, C4<000100>;
P_0x14b604510 .param/l "BEQ" 0 4 11, C4<000011>;
P_0x14b604550 .param/l "LW" 0 4 9, C4<000001>;
P_0x14b604590 .param/l "RType" 0 4 8, C4<000000>;
P_0x14b6045d0 .param/l "SW" 0 4 10, C4<000010>;
v0x600002894240_0 .var "alu_op", 1 0;
v0x6000028942d0_0 .var "alu_src", 0 0;
v0x600002894360_0 .var "branch", 0 0;
v0x6000028943f0_0 .var "mem_read", 0 0;
v0x600002894480_0 .var "mem_to_reg", 0 0;
v0x600002894510_0 .var "mem_write", 0 0;
v0x6000028945a0_0 .net "opcode", 5 0, v0x600002896d00_0;  1 drivers
v0x600002894630_0 .var "reg_dst", 0 0;
v0x6000028946c0_0 .var "reg_write", 0 0;
v0x600002894750_0 .net "reset", 0 0, v0x6000028970f0_0;  1 drivers
E_0x600001494060 .event edge, v0x6000028945a0_0;
E_0x600001494090 .event posedge, v0x600002894750_0;
S_0x14b604610 .scope module, "tb" "instruction_decoder" 3 15, 5 7 0, S_0x14b6041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "inst_read_reg_addr1";
    .port_info 3 /INPUT 5 "inst_read_reg_addr2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "reg_wr_data";
    .port_info 6 /INPUT 16 "inst_imm_field";
    .port_info 7 /INPUT 1 "reg_dst";
    .port_info 8 /INPUT 1 "reg_write";
    .port_info 9 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 10 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 11 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 12 /OUTPUT 32 "sgn_ext_imm";
    .port_info 13 /OUTPUT 32 "imm_sgn_ext_lft_shft";
L_0x60000319c1c0 .functor BUFZ 16, v0x6000028969a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600002895cb0_0 .net *"_ivl_2", 29 0, L_0x600002b948c0;  1 drivers
L_0x140040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002895d40_0 .net *"_ivl_4", 1 0, L_0x140040328;  1 drivers
v0x600002895dd0_0 .net "clk", 0 0, v0x6000028967f0_0;  1 drivers
v0x600002895e60_0 .net "imm_field_wo_sgn_ext", 15 0, L_0x60000319c1c0;  alias, 1 drivers
v0x600002895ef0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600002b94960;  alias, 1 drivers
v0x600002895f80_0 .net "inst_imm_field", 15 0, v0x6000028969a0_0;  1 drivers
v0x600002896010_0 .net "inst_read_reg_addr1", 4 0, v0x600002896a30_0;  1 drivers
v0x6000028960a0_0 .net "inst_read_reg_addr2", 4 0, v0x600002896ac0_0;  1 drivers
v0x600002896130_0 .net "rd", 4 0, v0x600002896d90_0;  1 drivers
v0x6000028961c0_0 .net "reg_dst", 0 0, v0x600002894630_0;  alias, 1 drivers
v0x600002896250_0 .net "reg_file_rd_data1", 31 0, v0x600002894f30_0;  alias, 1 drivers
v0x6000028962e0_0 .net "reg_file_rd_data2", 31 0, v0x600002894fc0_0;  alias, 1 drivers
v0x600002896370_0 .net "reg_wr_addr", 4 0, L_0x600002b941e0;  1 drivers
v0x600002896400_0 .net "reg_wr_data", 31 0, v0x600002896fd0_0;  1 drivers
v0x600002896490_0 .net "reg_write", 0 0, v0x6000028946c0_0;  alias, 1 drivers
v0x600002896520_0 .net "reset", 0 0, v0x6000028970f0_0;  alias, 1 drivers
v0x6000028965b0_0 .net "sgn_ext_imm", 31 0, L_0x600002b94820;  alias, 1 drivers
L_0x600002b948c0 .part L_0x600002b94820, 0, 30;
L_0x600002b94960 .concat [ 2 30 0 0], L_0x140040328, L_0x600002b948c0;
S_0x14b6048d0 .scope module, "reg_wr_mux" "Mux2_1_5" 5 40, 6 1 0, S_0x14b604610;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inp1";
    .port_info 1 /INPUT 5 "inp2";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /OUTPUT 5 "out";
L_0x140040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60000319c070 .functor XNOR 1, v0x600002894630_0, L_0x140040058, C4<0>, C4<0>;
L_0x1400400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000319c150 .functor XNOR 1, v0x600002894630_0, L_0x1400400a0, C4<0>, C4<0>;
v0x6000028947e0_0 .net/2u *"_ivl_0", 0 0, L_0x140040058;  1 drivers
v0x600002894870_0 .net *"_ivl_10", 4 0, L_0x600002b94140;  1 drivers
v0x600002894900_0 .net *"_ivl_2", 0 0, L_0x60000319c070;  1 drivers
v0x600002894990_0 .net/2u *"_ivl_4", 0 0, L_0x1400400a0;  1 drivers
v0x600002894a20_0 .net *"_ivl_6", 0 0, L_0x60000319c150;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002894ab0_0 .net *"_ivl_8", 4 0, L_0x1400400e8;  1 drivers
v0x600002894b40_0 .net "cs", 0 0, v0x600002894630_0;  alias, 1 drivers
v0x600002894bd0_0 .net "inp1", 4 0, v0x600002896ac0_0;  alias, 1 drivers
v0x600002894c60_0 .net "inp2", 4 0, v0x600002896d90_0;  alias, 1 drivers
v0x600002894cf0_0 .net "out", 4 0, L_0x600002b941e0;  alias, 1 drivers
L_0x600002b94140 .functor MUXZ 5, L_0x1400400e8, v0x600002896d90_0, L_0x60000319c150, C4<>;
L_0x600002b941e0 .functor MUXZ 5, L_0x600002b94140, v0x600002896ac0_0, L_0x60000319c070, C4<>;
S_0x14b604a40 .scope module, "registerFile" "RegisterFile" 5 44, 7 1 0, S_0x14b604610;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inst_read_reg_addr1";
    .port_info 1 /INPUT 5 "inst_read_reg_addr2";
    .port_info 2 /INPUT 5 "reg_wr_addr";
    .port_info 3 /INPUT 32 "reg_wr_data";
    .port_info 4 /INPUT 1 "reg_wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data2";
v0x600002894d80_0 .net "clk", 0 0, v0x6000028967f0_0;  alias, 1 drivers
v0x600002894e10_0 .net "inst_read_reg_addr1", 4 0, v0x600002896a30_0;  alias, 1 drivers
v0x600002894ea0_0 .net "inst_read_reg_addr2", 4 0, v0x600002896ac0_0;  alias, 1 drivers
v0x600002894f30_0 .var "reg_file_rd_data1", 31 0;
v0x600002894fc0_0 .var "reg_file_rd_data2", 31 0;
v0x600002895050_0 .net "reg_wr", 0 0, v0x6000028946c0_0;  alias, 1 drivers
v0x6000028950e0_0 .net "reg_wr_addr", 4 0, L_0x600002b941e0;  alias, 1 drivers
v0x600002895170_0 .net "reg_wr_data", 31 0, v0x600002896fd0_0;  alias, 1 drivers
v0x600002895200 .array "registers", 31 0, 31 0;
E_0x6000014940c0 .event negedge, v0x600002894d80_0;
E_0x6000014940f0/0 .event edge, v0x600002894bd0_0, v0x600002894e10_0;
E_0x6000014940f0/1 .event posedge, v0x600002894d80_0;
E_0x6000014940f0 .event/or E_0x6000014940f0/0, E_0x6000014940f0/1;
S_0x14b604bb0 .scope module, "signExtend" "SignExtend" 5 47, 8 1 0, S_0x14b604610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inp";
    .port_info 1 /OUTPUT 32 "out";
v0x600002895290_0 .net *"_ivl_1", 0 0, L_0x600002b94280;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600002895320_0 .net/2u *"_ivl_10", 15 0, L_0x1400401c0;  1 drivers
v0x6000028953b0_0 .net *"_ivl_12", 31 0, L_0x600002b94460;  1 drivers
v0x600002895440_0 .net *"_ivl_15", 0 0, L_0x600002b94500;  1 drivers
v0x6000028954d0_0 .net *"_ivl_16", 31 0, L_0x600002b945a0;  1 drivers
L_0x140040208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002895560_0 .net *"_ivl_19", 30 0, L_0x140040208;  1 drivers
v0x6000028955f0_0 .net *"_ivl_2", 31 0, L_0x600002b94320;  1 drivers
L_0x140040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002895680_0 .net/2u *"_ivl_20", 31 0, L_0x140040250;  1 drivers
v0x600002895710_0 .net *"_ivl_22", 0 0, L_0x600002b94640;  1 drivers
L_0x140040298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028957a0_0 .net/2u *"_ivl_24", 15 0, L_0x140040298;  1 drivers
v0x600002895830_0 .net *"_ivl_26", 31 0, L_0x600002b946e0;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<0000000000000000xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000028958c0_0 .net *"_ivl_28", 31 0, L_0x1400402e0;  1 drivers
v0x600002895950_0 .net *"_ivl_30", 31 0, L_0x600002b94780;  1 drivers
L_0x140040130 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028959e0_0 .net *"_ivl_5", 30 0, L_0x140040130;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600002895a70_0 .net/2u *"_ivl_6", 31 0, L_0x140040178;  1 drivers
v0x600002895b00_0 .net *"_ivl_8", 0 0, L_0x600002b943c0;  1 drivers
v0x600002895b90_0 .net "inp", 15 0, v0x6000028969a0_0;  alias, 1 drivers
v0x600002895c20_0 .net "out", 31 0, L_0x600002b94820;  alias, 1 drivers
L_0x600002b94280 .part v0x6000028969a0_0, 15, 1;
L_0x600002b94320 .concat [ 1 31 0 0], L_0x600002b94280, L_0x140040130;
L_0x600002b943c0 .cmp/eq 32, L_0x600002b94320, L_0x140040178;
L_0x600002b94460 .concat [ 16 16 0 0], v0x6000028969a0_0, L_0x1400401c0;
L_0x600002b94500 .part v0x6000028969a0_0, 15, 1;
L_0x600002b945a0 .concat [ 1 31 0 0], L_0x600002b94500, L_0x140040208;
L_0x600002b94640 .cmp/eq 32, L_0x600002b945a0, L_0x140040250;
L_0x600002b946e0 .concat [ 16 16 0 0], v0x6000028969a0_0, L_0x140040298;
L_0x600002b94780 .functor MUXZ 32, L_0x1400402e0, L_0x600002b946e0, L_0x600002b94640, C4<>;
L_0x600002b94820 .functor MUXZ 32, L_0x600002b94780, L_0x600002b94460, L_0x600002b943c0, C4<>;
    .scope S_0x14b604a40;
T_0 ;
    %wait E_0x6000014940f0;
    %load/vec4 v0x600002894e10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002895200, 4;
    %assign/vec4 v0x600002894f30_0, 0;
    %load/vec4 v0x600002894ea0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002895200, 4;
    %assign/vec4 v0x600002894fc0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14b604a40;
T_1 ;
    %wait E_0x6000014940c0;
    %load/vec4 v0x600002895050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x600002895170_0;
    %load/vec4 v0x6000028950e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002895200, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14b604360;
T_2 ;
    %wait E_0x600001494090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002894240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028942d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028946c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b604360;
T_3 ;
    %wait E_0x600001494060;
    %load/vec4 v0x6000028945a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002894630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028942d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028946c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002894240_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028943f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002894480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028942d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028946c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002894240_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002894510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028942d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028946c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002894240_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002894360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028942d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028946c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002894240_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002894510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028942d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028946c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002894240_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14b6041f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028967f0_0, 0, 1;
T_4.0 ;
    %delay 1000, 0;
    %load/vec4 v0x6000028967f0_0;
    %inv;
    %store/vec4 v0x6000028967f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x14b6041f0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028970f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028970f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x14b6041f0;
T_6 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600002896a30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600002896ac0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600002896d90_0, 0, 5;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x600002896fd0_0, 0, 32;
    %pushi/vec4 129, 0, 16;
    %store/vec4 v0x6000028969a0_0, 0, 16;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x600002896d00_0, 0, 6;
    %delay 60000, 0;
    %vpi_call 3 67 "$display", "time=%3d, rs=%b, rt=%b, rd=%b, reg_wr_data=%b, inst_imm_field=%b, reg_dst=%b, reg_write=%b, reg_file_rd_data1=%d, reg_file_rd_data2=%d, imm_field_wo_sgn_ext=%b, sgn_ext_imm=%b, imm_sgn_ext_lft_shft=%b \012", $time, v0x600002896a30_0, v0x600002896ac0_0, v0x600002896d90_0, v0x600002896fd0_0, v0x6000028969a0_0, v0x600002896e20_0, v0x600002897060_0, v0x600002896eb0_0, v0x600002896f40_0, v0x600002896880_0, v0x600002897180_0, v0x600002896910_0 {0 0 0};
    %delay 40000, 0;
    %vpi_call 3 69 "$display", "time=%3d, rs=%b, rt=%b, rd=%b, reg_wr_data=%b, inst_imm_field=%b, reg_dst=%b, reg_write=%b, reg_file_rd_data1=%d, reg_file_rd_data2=%d, imm_field_wo_sgn_ext=%b, sgn_ext_imm=%b, imm_sgn_ext_lft_shft=%b \012", $time, v0x600002896a30_0, v0x600002896ac0_0, v0x600002896d90_0, v0x600002896fd0_0, v0x6000028969a0_0, v0x600002896e20_0, v0x600002897060_0, v0x600002896eb0_0, v0x600002896f40_0, v0x600002896880_0, v0x600002897180_0, v0x600002896910_0 {0 0 0};
    %vpi_call 3 70 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "LeftShift2.v";
    "intstruction_decoder_tb.v";
    "controlunit.v";
    "instruction_decoder.v";
    "Mux2_1_5.v";
    "RegisterFile.v";
    "SignExtend.v";
