
---------- Begin Simulation Statistics ----------
final_tick                                39732594000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194211                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491040                       # Number of bytes of host memory used
host_op_rate                                   356563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.80                       # Real time elapsed on the host
host_tick_rate                              457737102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16857958                       # Number of instructions simulated
sim_ops                                      30950419                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039733                       # Number of seconds simulated
sim_ticks                                 39732594000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6857958                       # Number of instructions committed
system.cpu0.committedOps                      9972877                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.587288                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1330342                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1289982                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       249342                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4967200                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        19375                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       65717883                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086301                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1593391                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu0.numCycles                        79465134                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3468711     34.78%     34.80% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.80% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.82% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               741780      7.44%     42.25% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.25% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.26% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.26% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.26% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.26% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.26% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.26% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     42.28% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.28% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.30% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.31% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.31% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.31% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.32% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.43%     42.74% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               268545      2.69%     45.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           743862      7.46%     52.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4697878     47.11%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9972877                       # Class of committed instruction
system.cpu0.tickCycles                       13747251                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              286                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    286                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.946519                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5691684                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2460755                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35067                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493515                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          538                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       38931120                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.125841                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5353395                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          609                       # TLB misses on write requests
system.cpu1.numCycles                        79465188                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40534068                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       748721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1498486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2166987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4334041                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            209                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             111432                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       641484                       # Transaction distribution
system.membus.trans_dist::CleanEvict           107237                       # Transaction distribution
system.membus.trans_dist::ReadExReq            638333                       # Transaction distribution
system.membus.trans_dist::ReadExResp           638331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        111432                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2248249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2248249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2248249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     89039808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     89039808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89039808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            749765                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  749765    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              749765                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4326415000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3939098750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1582219                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1582219                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1582219                       # number of overall hits
system.cpu0.icache.overall_hits::total        1582219                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11105                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11105                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11105                       # number of overall misses
system.cpu0.icache.overall_misses::total        11105                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    289561500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    289561500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    289561500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    289561500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1593324                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1593324                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1593324                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1593324                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006970                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006970                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006970                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006970                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26074.876182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26074.876182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26074.876182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26074.876182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11089                       # number of writebacks
system.cpu0.icache.writebacks::total            11089                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11105                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11105                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11105                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11105                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    278456500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    278456500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    278456500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    278456500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006970                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006970                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006970                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006970                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25074.876182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25074.876182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25074.876182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25074.876182                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11089                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1582219                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1582219                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11105                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11105                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    289561500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    289561500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1593324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1593324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006970                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006970                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26074.876182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26074.876182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11105                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11105                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    278456500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    278456500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006970                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006970                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25074.876182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25074.876182                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999656                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1593324                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11105                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.478073                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999656                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12757697                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12757697                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4995909                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4995909                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4995909                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4995909                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1001042                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1001042                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1001042                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1001042                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  68016198500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  68016198500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  68016198500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  68016198500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5996951                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5996951                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5996951                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5996951                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166925                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166925                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166925                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166925                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67945.399394                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67945.399394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67945.399394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67945.399394                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       621713                       # number of writebacks
system.cpu0.dcache.writebacks::total           621713                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       371971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       371971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       371971                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       371971                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       629071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       629071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       629071                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       629071                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  53765597500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53765597500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  53765597500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53765597500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104898                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104898                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104898                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104898                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85468.250007                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85468.250007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85468.250007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85468.250007                       # average overall mshr miss latency
system.cpu0.dcache.replacements                629053                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1030822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1030822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    341657000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    341657000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1040196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1040196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.009012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 36447.301045                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36447.301045                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    318684000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    318684000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.008691                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008691                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 35252.654867                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35252.654867                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3965087                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3965087                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       991668                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       991668                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  67674541500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  67674541500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4956755                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4956755                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200064                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200064                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68243.143371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68243.143371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       371637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       371637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       620031                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       620031                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  53446913500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  53446913500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86200.389174                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86200.389174                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999678                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5624978                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           629069                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.941750                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999678                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48604677                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48604677                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4213162                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4213162                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4213162                       # number of overall hits
system.cpu1.icache.overall_hits::total        4213162                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1140074                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1140074                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1140074                       # number of overall misses
system.cpu1.icache.overall_misses::total      1140074                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  20909245000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  20909245000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  20909245000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  20909245000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5353236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5353236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5353236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5353236                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.212969                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.212969                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.212969                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.212969                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18340.252475                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18340.252475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18340.252475                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18340.252475                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1140057                       # number of writebacks
system.cpu1.icache.writebacks::total          1140057                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1140074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1140074                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1140074                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1140074                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19769172000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19769172000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19769172000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19769172000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.212969                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.212969                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.212969                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.212969                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17340.253352                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17340.253352                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17340.253352                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17340.253352                       # average overall mshr miss latency
system.cpu1.icache.replacements               1140057                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4213162                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4213162                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1140074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1140074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  20909245000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  20909245000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5353236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5353236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.212969                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.212969                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18340.252475                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18340.252475                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1140074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1140074                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19769172000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19769172000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.212969                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.212969                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17340.253352                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17340.253352                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999641                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5353235                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1140073                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.695519                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999641                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43965961                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43965961                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326623                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327582                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327582                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462291                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462291                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463386                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463386                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11879232000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11879232000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11879232000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11879232000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3788914                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3788914                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3790968                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3790968                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122011                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122011                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122234                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 25696.437958                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25696.437958                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 25635.716228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25635.716228                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       178816                       # number of writebacks
system.cpu1.dcache.writebacks::total           178816                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76525                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386804                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386804                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9142815500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9142815500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9209226500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9209226500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101814                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101814                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102033                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 23700.418129                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23700.418129                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 23808.508961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23808.508961                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386788                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6952303500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6952303500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2371813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2371813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 23360.763896                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23360.763896                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284679                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284679                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6340958000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6340958000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 22274.063068                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22274.063068                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164685                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164685                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4926928500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4926928500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29917.287549                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29917.287549                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63598                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101087                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101087                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2801857500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2801857500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071334                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27717.288079                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27717.288079                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          959                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          959                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.533106                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.533106                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     66411000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     66411000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 63979.768786                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 63979.768786                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999664                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3714386                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386804                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.602760                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999664                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30714548                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30714548                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1067448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              333201                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1417289                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9116                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7524                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1067448                       # number of overall hits
system.l2.overall_hits::.cpu1.data             333201                       # number of overall hits
system.l2.overall_hits::total                 1417289                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            621547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             72626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             53603                       # number of demand (read+write) misses
system.l2.demand_misses::total                 749765                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1989                       # number of overall misses
system.l2.overall_misses::.cpu0.data           621547                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            72626                       # number of overall misses
system.l2.overall_misses::.cpu1.data            53603                       # number of overall misses
system.l2.overall_misses::total                749765                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    160670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  52716026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   6611411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5060737500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64548845500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    160670500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  52716026500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   6611411000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5060737500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64548845500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          629071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1140074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2167054                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         629071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1140074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2167054                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.179109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.988040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.063703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.138579                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.345984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.179109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.988040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.063703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.138579                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.345984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80779.537456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84814.224025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91033.665629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94411.460179                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86092.102859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80779.537456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84814.224025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91033.665629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94411.460179                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86092.102859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              641484                       # number of writebacks
system.l2.writebacks::total                    641484                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       621547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        72626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        53603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            749765                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       621547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        72626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        53603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           749765                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    140780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  46500576500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   5885151000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4524707500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57051215500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    140780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  46500576500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   5885151000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4524707500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57051215500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.179109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.988040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.063703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.138579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.345984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.179109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.988040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.063703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.138579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.345984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70779.537456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74814.256203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81033.665629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84411.460179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76092.129534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70779.537456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74814.256203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81033.665629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84411.460179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76092.129534                       # average overall mshr miss latency
system.l2.replacements                         748925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       800529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           800529                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       800529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       800529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1151146                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1151146                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1151146                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1151146                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            81414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82816                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         618629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              638333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52476781500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1765944500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54242726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       620031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            721149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.194861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84827.548498                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89623.655095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84975.594243                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       618629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         638333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  46290511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1568904500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47859416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.194861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74827.580828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79623.655095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74975.625575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1067448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1076564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        72626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74615                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    160670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   6611411000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6772081500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1140074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1151179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.179109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.063703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.064816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80779.537456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91033.665629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90760.322991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1989                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        72626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74615                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    140780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   5885151000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6025931500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.179109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.063703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.064816                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70779.537456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81033.665629                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80760.322991                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       251787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            257909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        33899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           36817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    239245000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3294793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3534038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.322788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.118658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.124919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81989.376285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97194.401015                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95989.298422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        33899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        36817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    210065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2955803000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3165868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.322788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.118658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71989.376285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87194.401015                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85989.298422                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.441879                       # Cycle average of tags in use
system.l2.tags.total_refs                     4334034                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    749949                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.779105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.796137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.909976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      505.220978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      264.568668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      246.946120                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.493380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.258368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.241158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35422277                       # Number of tag accesses
system.l2.tags.data_accesses                 35422277                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        127296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      39778880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       4648064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3430592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47984832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       127296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      4648064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4775360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41054976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41054976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         621545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          72626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          53603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              749763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       641484                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             641484                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3203818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1001164938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        116983653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86342009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1207694418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3203818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    116983653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        120187471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1033282045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1033282045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1033282045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3203818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1001164938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       116983653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86342009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2240976464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    641474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    621517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     72626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     53132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158470750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39990                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39990                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2045023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             602649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      749765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     641484                       # Number of write requests accepted
system.mem_ctrls.readBursts                    749765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   641484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    501                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             54980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40020                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12094421750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3746320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26143121750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16141.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34891.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   635538                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  585436                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                749765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               641484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  418054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  287650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  43755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    524.376636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.575221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   435.066134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51772     30.50%     30.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23530     13.86%     44.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9619      5.67%     50.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5049      2.97%     53.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3998      2.36%     55.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3531      2.08%     57.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3542      2.09%     59.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3657      2.15%     61.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65036     38.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169734                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.736159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.387895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.751332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          39928     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           41      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39990                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.343153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39322     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              192      0.48%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              151      0.38%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              199      0.50%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              107      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39990                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47952896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   32064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41053056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47984960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41054976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1206.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1033.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1207.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1033.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   39732565500                       # Total gap between requests
system.mem_ctrls.avgGap                      28558.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       127296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39777088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      4648064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3400448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41053056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3203818.003928965423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1001119836.273463487625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 116983653.269655629992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85583337.448342785239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1033233722.419432163239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       621547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        72626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        53603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       641484                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     59234000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  20891132000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2884640500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2308115250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 995689539000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29780.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33611.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39719.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43059.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1552165.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            625064160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            332210505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2646726600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1684770660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3135893280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16935544170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        995805600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26356014975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.334867                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2405673250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1326520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36000400750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            586908000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            311930025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2703018360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1663619220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3135893280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17154119220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        811742400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26367230505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        663.617143                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1929387750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1326520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36476686250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1445904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1442013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1151146                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          322753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           721149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          721147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1151179                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1887193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3420204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6501092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     80050048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    145928320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36199680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              263598464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          748925                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41054976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2915979                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008466                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2915770     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    209      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2915979                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4118695500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580248914                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1710126965                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         949586011                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16679955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39732594000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
