Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MTVEC' [C:/Users/austi/OneDrive/Documents/GitHub/333_otter/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_RD' [C:/Users/austi/OneDrive/Documents/GitHub/333_otter/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_RD' [C:/Users/austi/OneDrive/Documents/GitHub/333_otter/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/OneDrive/Documents/GitHub/333_otter/333_Otter/333_Otter/333_Otter.srcs/sim_1/new/pipeline_tb.sv:39]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [C:/Users/austi/OneDrive/Documents/GitHub/333_otter/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:221]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
