

================================================================
== Vitis HLS Report for 'single_lin_process_1'
================================================================
* Date:           Thu Jan 26 11:10:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|      346|  0.410 us|  3.460 us|   41|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_lin_reg_1_fu_823                                  |read_lin_reg_1                                  |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
        |grp_single_lin_process_1_Pipeline_VITIS_LOOP_213_1_fu_834  |single_lin_process_1_Pipeline_VITIS_LOOP_213_1  |       12|       42|   0.120 us|   0.420 us|   12|   42|       no|
        |grp_write_lin_ddr_1_fu_846                                 |write_lin_ddr_1                                 |      138|      235|   1.380 us|   2.350 us|  138|  235|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         1|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    1059|   1476|    0|
|Memory           |        0|    -|      17|      5|    0|
|Multiplexer      |        -|    -|       -|    939|    -|
|Register         |        -|    -|     888|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1964|   2860|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_read_lin_reg_1_fu_823                                  |read_lin_reg_1                                  |        0|   0|   37|    87|    0|
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_213_1_fu_834  |single_lin_process_1_Pipeline_VITIS_LOOP_213_1  |        0|   0|  265|   343|    0|
    |grp_write_lin_ddr_1_fu_846                                 |write_lin_ddr_1                                 |        0|   0|  757|  1046|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                      |                                                |        0|   0| 1059|  1476|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |PLIN_Ctrl_run_state_U  |single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W  |        0|   1|   1|    0|    10|    1|     1|           10|
    |lin_frame_U            |single_lin_process_1_lin_frame_RAM_AUTO_1R1W            |        0|  16|   4|    0|    28|    8|     1|          224|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                        |        0|  17|   5|    0|    38|    9|     2|          234|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln230_fu_1094_p2                  |         +|   0|  0|   7|           5|           3|
    |add_ln239_fu_1270_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln243_fu_1246_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln247_fu_1234_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln251_fu_1222_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln255_fu_1210_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln259_fu_1198_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln263_fu_1186_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln267_fu_1174_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln271_fu_1162_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln275_fu_1258_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln297_fu_1286_p2                  |         +|   0|  0|  32|          32|           1|
    |add_ln89_1_fu_942_p2                  |         +|   0|  0|  32|          32|           5|
    |empty_87_fu_893_p2                    |         +|   0|  0|   7|           5|           1|
    |grp_fu_856_p2                         |         +|   0|  0|  32|          32|           3|
    |ap_block_state41                      |       and|   0|  0|   1|           1|           1|
    |ap_block_state70_on_subcall_done      |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op165_writeresp_state41  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op312_call_state70       |       and|   0|  0|   1|           1|           1|
    |exitcond1_fu_887_p2                   |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln201_fu_926_p2                  |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln204_fu_987_p2                  |      icmp|   0|  0|   1|           2|           1|
    |ap_block_state35_io                   |        or|   0|  0|   1|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 440|         441|          34|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |PLIN_Ctrl_run_state_address0      |   13|          3|    4|         12|
    |PLIN_Ctrl_run_state_d0            |   13|          3|    1|          3|
    |ap_NS_fsm                         |  318|         71|    1|         71|
    |counter_lin_0_loc_0_reg_563       |    9|          2|   32|         64|
    |counter_lin_1_loc_0_reg_589       |    9|          2|   32|         64|
    |counter_lin_2_loc_0_reg_615       |    9|          2|   32|         64|
    |counter_lin_3_loc_0_reg_641       |    9|          2|   32|         64|
    |counter_lin_4_loc_0_reg_667       |    9|          2|   32|         64|
    |counter_lin_5_loc_0_reg_693       |    9|          2|   32|         64|
    |counter_lin_6_loc_0_reg_719       |    9|          2|   32|         64|
    |counter_lin_7_loc_0_reg_745       |    9|          2|   32|         64|
    |counter_lin_8_loc_0_reg_771       |    9|          2|   32|         64|
    |counter_lin_9_loc_0_reg_797       |    9|          2|   32|         64|
    |empty_fu_226                      |    9|          2|    5|         10|
    |grp_read_lin_reg_1_fu_823_offset  |   17|          4|    5|         20|
    |lin_addr_blk_n_AR                 |    9|          2|    1|          2|
    |lin_addr_blk_n_AW                 |    9|          2|    1|          2|
    |lin_addr_blk_n_B                  |    9|          2|    1|          2|
    |lin_addr_blk_n_R                  |    9|          2|    1|          2|
    |lin_addr_blk_n_W                  |    9|          2|    1|          2|
    |lin_frame_address0                |   49|         12|    5|         60|
    |lin_frame_address1                |   37|          9|    5|         45|
    |lin_frame_ce0                     |   17|          4|    1|          4|
    |lin_frame_d0                      |   33|          8|    8|         64|
    |lin_frame_d1                      |   37|          9|    8|         72|
    |lin_frame_we0                     |   13|          3|    1|          3|
    |m_axi_lin_addr_ARADDR             |   13|          3|   32|         96|
    |m_axi_lin_addr_ARBURST            |   13|          3|    2|          6|
    |m_axi_lin_addr_ARCACHE            |   13|          3|    4|         12|
    |m_axi_lin_addr_ARID               |   13|          3|    1|          3|
    |m_axi_lin_addr_ARLEN              |   13|          3|   32|         96|
    |m_axi_lin_addr_ARLOCK             |   13|          3|    2|          6|
    |m_axi_lin_addr_ARPROT             |   13|          3|    3|          9|
    |m_axi_lin_addr_ARQOS              |   13|          3|    4|         12|
    |m_axi_lin_addr_ARREGION           |   13|          3|    4|         12|
    |m_axi_lin_addr_ARSIZE             |   13|          3|    3|          9|
    |m_axi_lin_addr_ARUSER             |   13|          3|    1|          3|
    |m_axi_lin_addr_ARVALID            |   13|          3|    1|          3|
    |m_axi_lin_addr_AWADDR             |   17|          4|   32|        128|
    |m_axi_lin_addr_RREADY             |   13|          3|    1|          3|
    |m_axi_lin_addr_WDATA              |   17|          4|   32|        128|
    |m_axi_ps_ddr_ARVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID               |    9|          2|    1|          2|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  939|        215|  528|       1550|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |EN_cast_reg_1348                                                        |   4|   0|    8|          4|
    |PLIN_Ctrl_run_state_addr_reg_1356                                       |   4|   0|    4|          0|
    |PLIN_Ctrl_run_state_load_reg_1372                                       |   1|   0|    1|          0|
    |PL_Data_0                                                               |   6|   0|    6|          0|
    |PL_Data_1                                                               |   4|   0|    4|          0|
    |ap_CS_fsm                                                               |  70|   0|   70|          0|
    |counter_lin_0                                                           |  32|   0|   32|          0|
    |counter_lin_0_loc_0_reg_563                                             |  32|   0|   32|          0|
    |counter_lin_1                                                           |  32|   0|   32|          0|
    |counter_lin_1_loc_0_reg_589                                             |  32|   0|   32|          0|
    |counter_lin_2                                                           |  32|   0|   32|          0|
    |counter_lin_2_loc_0_reg_615                                             |  32|   0|   32|          0|
    |counter_lin_3                                                           |  32|   0|   32|          0|
    |counter_lin_3_loc_0_reg_641                                             |  32|   0|   32|          0|
    |counter_lin_4                                                           |  32|   0|   32|          0|
    |counter_lin_4_loc_0_reg_667                                             |  32|   0|   32|          0|
    |counter_lin_5                                                           |  32|   0|   32|          0|
    |counter_lin_5_loc_0_reg_693                                             |  32|   0|   32|          0|
    |counter_lin_6                                                           |  32|   0|   32|          0|
    |counter_lin_6_loc_0_reg_719                                             |  32|   0|   32|          0|
    |counter_lin_7                                                           |  32|   0|   32|          0|
    |counter_lin_7_loc_0_reg_745                                             |  32|   0|   32|          0|
    |counter_lin_8                                                           |  32|   0|   32|          0|
    |counter_lin_8_loc_0_reg_771                                             |  32|   0|   32|          0|
    |counter_lin_9                                                           |  32|   0|   32|          0|
    |counter_lin_9_loc_0_reg_797                                             |  32|   0|   32|          0|
    |empty_fu_226                                                            |   5|   0|    5|          0|
    |grp_read_lin_reg_1_fu_823_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_213_1_fu_834_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_lin_ddr_1_fu_846_ap_start_reg                                 |   1|   0|    1|          0|
    |icmp_ln201_reg_1376                                                     |   1|   0|    1|          0|
    |icmp_ln204_reg_1397                                                     |   1|   0|    1|          0|
    |internal_lin_counter                                                    |  32|   0|   32|          0|
    |reg_871                                                                 |  30|   0|   30|          0|
    |reg_status_reg_1361                                                     |   8|   0|    8|          0|
    |trunc_ln177_reg_1368                                                    |   1|   0|    1|          0|
    |trunc_ln1_reg_1427                                                      |   8|   0|    8|          0|
    |trunc_ln226_reg_1432                                                    |   8|   0|    8|          0|
    |trunc_ln7_reg_1407                                                      |   8|   0|    8|          0|
    |trunc_ln89_1_reg_1380                                                   |  30|   0|   30|          0|
    |trunc_ln8_reg_1412                                                      |   8|   0|    8|          0|
    |trunc_ln9_reg_1417                                                      |   8|   0|    8|          0|
    |trunc_ln_reg_1422                                                       |   8|   0|    8|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 888|   0|  892|          4|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|m_axi_lin_addr_AWVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WVALID    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WREADY    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WDATA     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WSTRB     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WLAST     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WID       |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WUSER     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RDATA     |   in|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RLAST     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RFIFONUM  |   in|    9|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|linbase                  |   in|   32|     ap_none|               linbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                   ddr|        scalar|
|timestamp                |   in|   64|     ap_none|             timestamp|        scalar|
|EN                       |   in|    4|     ap_none|                    EN|        scalar|
|lin_0_received           |  out|   32|      ap_vld|        lin_0_received|       pointer|
|lin_0_received_ap_vld    |  out|    1|      ap_vld|        lin_0_received|       pointer|
|lin_1_received           |  out|   32|      ap_vld|        lin_1_received|       pointer|
|lin_1_received_ap_vld    |  out|    1|      ap_vld|        lin_1_received|       pointer|
|lin_2_received           |  out|   32|      ap_vld|        lin_2_received|       pointer|
|lin_2_received_ap_vld    |  out|    1|      ap_vld|        lin_2_received|       pointer|
|lin_3_received           |  out|   32|      ap_vld|        lin_3_received|       pointer|
|lin_3_received_ap_vld    |  out|    1|      ap_vld|        lin_3_received|       pointer|
|lin_4_received           |  out|   32|      ap_vld|        lin_4_received|       pointer|
|lin_4_received_ap_vld    |  out|    1|      ap_vld|        lin_4_received|       pointer|
|lin_5_received           |  out|   32|      ap_vld|        lin_5_received|       pointer|
|lin_5_received_ap_vld    |  out|    1|      ap_vld|        lin_5_received|       pointer|
|lin_6_received           |  out|   32|      ap_vld|        lin_6_received|       pointer|
|lin_6_received_ap_vld    |  out|    1|      ap_vld|        lin_6_received|       pointer|
|lin_7_received           |  out|   32|      ap_vld|        lin_7_received|       pointer|
|lin_7_received_ap_vld    |  out|    1|      ap_vld|        lin_7_received|       pointer|
|lin_8_received           |  out|   32|      ap_vld|        lin_8_received|       pointer|
|lin_8_received_ap_vld    |  out|    1|      ap_vld|        lin_8_received|       pointer|
|lin_9_received           |  out|   32|      ap_vld|        lin_9_received|       pointer|
|lin_9_received_ap_vld    |  out|    1|      ap_vld|        lin_9_received|       pointer|
|lin_dropped              |  out|   32|      ap_vld|           lin_dropped|       pointer|
|lin_dropped_ap_vld       |  out|    1|      ap_vld|           lin_dropped|       pointer|
|received_lin             |  out|   32|      ap_vld|          received_lin|       pointer|
|received_lin_ap_vld      |  out|    1|      ap_vld|          received_lin|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

