

================================================================
== Vivado HLS Report for 'duplicateMat_Loop_2_2'
================================================================
* Date:           Wed Mar 18 11:35:55 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |                            |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance          |  Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |call_ln115_write797_fu_112  |write797  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------+----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    58140|    58140|       323|          -|          -|   180|    no    |
        | + Loop 1.1  |      320|      320|         2|          1|          1|   320|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    112|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       1|     11|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      67|    228|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+-------+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+----------+---------+-------+---+----+-----+
    |call_ln115_write797_fu_112  |write797  |        0|      0|  1|  11|    0|
    +----------------------------+----------+---------+-------+---+----+-----+
    |Total                       |          |        0|      0|  1|  11|    0|
    +----------------------------+----------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln114_1_fu_177_p2                           |     +    |      0|  0|  23|          16|          16|
    |add_ln114_fu_168_p2                             |     +    |      0|  0|  21|          15|          15|
    |i_fu_126_p2                                     |     +    |      0|  0|  15|           8|           1|
    |j_fu_162_p2                                     |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_11001                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp37        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln106_fu_120_p2                            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln109_fu_156_p2                            |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1                                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call10  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                         |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0| 112|          73|          58|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |dst1_V_V_blk_n           |   9|          2|    1|          2|
    |dst_V_V_blk_n            |   9|          2|    1|          2|
    |i1_0_i_reg_90            |   9|          2|    8|         16|
    |j2_0_i_reg_101           |   9|          2|    9|         18|
    |p_dst2_data_V_blk_n      |   9|          2|    1|          2|
    |p_dst2_data_V_write      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   24|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln114_1_reg_214                      |  16|   0|   16|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |call_ln115_write797_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_90                            |   8|   0|    8|          0|
    |i_reg_190                                |   8|   0|    8|          0|
    |icmp_ln109_reg_205                       |   1|   0|    1|          0|
    |j2_0_i_reg_101                           |   9|   0|    9|          0|
    |shl_ln_reg_195                           |   8|   0|   16|          8|
    |zext_ln109_reg_200                       |   8|   0|   15|          7|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  66|   0|   81|         15|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|dst_V_V_dout            |  in |    8|   ap_fifo  |         dst_V_V        |    pointer   |
|dst_V_V_empty_n         |  in |    1|   ap_fifo  |         dst_V_V        |    pointer   |
|dst_V_V_read            | out |    1|   ap_fifo  |         dst_V_V        |    pointer   |
|p_dst1_data_V_address0  | out |   16|  ap_memory |      p_dst1_data_V     |     array    |
|p_dst1_data_V_ce0       | out |    1|  ap_memory |      p_dst1_data_V     |     array    |
|p_dst1_data_V_we0       | out |    1|  ap_memory |      p_dst1_data_V     |     array    |
|p_dst1_data_V_d0        | out |    8|  ap_memory |      p_dst1_data_V     |     array    |
|dst1_V_V_dout           |  in |    8|   ap_fifo  |        dst1_V_V        |    pointer   |
|dst1_V_V_empty_n        |  in |    1|   ap_fifo  |        dst1_V_V        |    pointer   |
|dst1_V_V_read           | out |    1|   ap_fifo  |        dst1_V_V        |    pointer   |
|p_dst2_data_V_din       | out |    8|   ap_fifo  |      p_dst2_data_V     |    pointer   |
|p_dst2_data_V_full_n    |  in |    1|   ap_fifo  |      p_dst2_data_V     |    pointer   |
|p_dst2_data_V_write     | out |    1|   ap_fifo  |      p_dst2_data_V     |    pointer   |
+------------------------+-----+-----+------------+------------------------+--------------+

