Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_16bit_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:12:51 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              85.00
  Critical Path Length:          3.87
  Critical Path Slack:          -3.77
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -62.86
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4309
  Buf/Inv Cell Count:            1163
  Buf Cell Count:                 258
  Inv Cell Count:                 905
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4309
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4334.469993
  Noncombinational Area:     0.000000
  Buf/Inv Area:            710.752000
  Total Buffer Area:           221.84
  Total Inverter Area:         488.91
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              4334.469993
  Design Area:            4334.469993


  Design Rules
  -----------------------------------
  Total Number of Nets:          4333
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.18
  Logic Optimization:                263.42
  Mapping Optimization:               45.11
  -----------------------------------------
  Overall Compile Time:              310.49
  Overall Compile Wall Clock Time:   311.10

  --------------------------------------------------------------------

  Design  WNS: 3.77  TNS: 62.86  Number of Violating Paths: 17


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
