rc file Version 1.0

[Design]
COMPILE_PATH=/mnt/vol_NFS_Zener/WD_ESPEC/rimolina/SPI
VCS_HOME=/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx2/R-2020.12-1
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
ENV="SYNOPSYS_SIM_SETUP=/home/ESTUDIANTES/achacon/imd/tutorial_design/cells_1/synopsys_sim.setup" 
TOP=tbench_top 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
