================================================================================ 
Commit: 6e8dc3b8f4c5fd3e3e08c9764996d5bd14529981 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:25:29 2024 +0530 
-------------------------------------------------------------------------------- 
Added "Doxygen and License" files for ARLS.4223.92 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 58d200be6c7f61c6227d165ced28b19cefcc2c80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:12:28 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_92

Hsd-es-id: N/A"
Original commit date: Fri Jun 14 09:29:48 2024 -0700
Original commit hash: ea3e4ef7ff4b1afe85f507c8b0d33886a306ebdd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9606a49b0adf3ab57b6b19cd3f64c2809312f0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:12:19 2024 +0530 
-------------------------------------------------------------------------------- 
NPU inaccessible at higher frequency

[Feature Description]
-Request to resolve the NPU inaccessible for DDR5 frequency above
7200 MT/s
-Disable 32B access when detect XMP profile been use

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 22020060958
Original commit date: Wed Jun 5 14:28:07 2024 +0530
Change-Id: I1057b2162a33af2b167fb94aaa38912df492e1b3
Original commit hash: 6dae62df5472a404215ca8996d2e4e8e929c94a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Noc/NocMem0.h
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.inf

================================================================================ 
Commit: 4ea2a7e26d59cc7dddce466c990455f7a0e06df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:12:09 2024 +0530 
-------------------------------------------------------------------------------- 
Observed Standard PS/2 Keyboard Boot configuration menu

[Issue Description]
Scan matrix/Ps2 keyboard was default enabled in desktop platform.

[Resolution]
Fixed to default enable PS2 keyboard on mobile platform and
default disable in desktop platforms.

Package/Module:
PlatSamplePkg

[Impacted Platform]
All MTL and ARL platforms

Hsd-es-id: 16024139754
Original commit date: Mon May 27 22:10:20 2024 +0530
Change-Id: I7a4e1955cc1911cf6ddbfa4fb197584f15aa7920
Original commit hash: 86ccdb5e81a2a678706726ce61b7759974059a1a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: bc192ecaa24a03d703f17765207cf32fbfb07c88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:12:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_91

Hsd-es-id: N/A"
Original commit date: Wed Jun 12 21:16:27 2024 -0700
Original commit hash: c98728a0f472724e28237a6e8175aee30841ddd4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3561503e09caec3a9276a082862f803adaaebfe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:11:50 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_90

Hsd-es-id: N/A"
Original commit date: Wed Jun 12 19:05:44 2024 -0700
Original commit hash: 6aff4239ddc6dce5dad5033af4f373edd97e5fd9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25f472dc2f68d7360429f38ce7537566afcc55d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:11:41 2024 +0530 
-------------------------------------------------------------------------------- 
Platform FastStartup failed issue

[Issue Description]
Faststartup KPI failing to run with system
crash error through ADK tool

[Resolution]
Port fix from RPL

Package/Module:
ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 14022592282
Original commit date: Wed Jun 12 08:15:05 2024 -0700
Change-Id: Ic99cac630b2ad9ce000eb60061621599088d82ac
Original commit hash: 5669dd3baa79e0b3114420f93eec7005af6df604

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf

================================================================================ 
Commit: 095bd3d2f930e3a05eac2d7988c4007f7b7e895b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:11:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_89

Hsd-es-id: N/A"
Original commit date: Wed Jun 12 14:07:06 2024 -0700
Original commit hash: 6516ebe41d774f0e61e688f5812537cd5f5cf3d4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0cdfacd0bc81a6074413c19d53d5e18dccbf24f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:11:18 2024 +0530 
-------------------------------------------------------------------------------- 
Lock keys on-board LED's not working in OS

[Issue Description]
Caps lock , Num lock and Scroll lock LED functionality
is not working in OS

[Resolution]
Revert "Observed Standard PS/2 Keyboard
Boot configuration menu"
e85c763968412f33c707b78a56fdabd0283c4d87.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 16024448874
Original commit date: Wed Jun 12 08:23:40 2024 -0700
Change-Id: I440b1b02512aa6e124dd45f1b3120ca5277963f4
Original commit hash: 00a355598c1114d6763db63650f1207bb1d2424c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 0a6e1adc0b923db626f940aa61238f564cc15c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:11:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_88

Hsd-es-id: N/A"
Original commit date: Tue Jun 11 10:31:29 2024 -0700
Original commit hash: ab170fa893896cb52bdf652aeae63f7a73a20573

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd9bd45f576c6ba8cead8081fcf23763665b4df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:11:00 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Disable Coalescing on DPDMI.

[Feature Description]
To disable Coalescing on PCH PCIe.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18038815435
Original commit date: Tue Jun 11 09:58:12 2024 +0200
Change-Id: I716d7d22958b0801408e60b3e8db93d76e9db025
Original commit hash: 44afbb6b86c5402d433e67883a609b77ac1e866c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 0ce542247296c2400cda530614ad03bce64cdfb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:10:51 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_87

Hsd-es-id: N/A"
Original commit date: Mon Jun 10 22:41:55 2024 -0700
Original commit hash: 95e688bd9b7d1753918f00e9f60a75e5e40f9316

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f81ac1455ddb84b6e0bc94cb0db57e11451549c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:10:43 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Disable coalescing on DPDMI

[Feature Description]
Disable coalescing on DPDMI

Package/Module: OneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14022576099
Original commit date: Mon Jun 10 19:56:33 2024 +0530
Change-Id: I45384636b6019ac03ab32e911e3b9e1adf7dff0b
Original commit hash: e8bc581dddae41b82391401ce6fee9cb5d059290

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 0c23bf91f52ee66a6a5f752ed6e724a2e816a175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:10:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_86

Hsd-es-id: N/A"
Original commit date: Mon Jun 10 14:39:00 2024 -0700
Original commit hash: b196ccde5804b1c0d4f99ef4ba7bfe9e608da01d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b3cbf9ea7810d935006f0f45db99b4ff05f5908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:10:29 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Change the HSAAPE, L1PL, IDLE_FC_PERIOD

[Feature Description]
change register programming on dmi and usb

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S,H

Hsd-es-id: 14022481168
Original commit date: Wed May 29 11:53:35 2024 -0700
Change-Id: I40b5a7f87fc3adfa0fede54f081594cbb0f06879
Original commit hash: 369fb962f31e5724ccccb7aa25ec547242a61efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: c7f32b78d206dee94207d5ab963c0daf760e6263 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:10:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_85

Hsd-es-id: N/A"
Original commit date: Mon Jun 10 11:06:40 2024 -0700
Original commit hash: 9b73de9b1facdd6f9062bb026b0fcf2c6e36104f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 56a064aaf76bc9087debff1b737a40ccdd68821e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:10:15 2024 +0530 
-------------------------------------------------------------------------------- 
Observed Standard PS/2 Keyboard Boot configuration menu

[Issue Description]
Scan matrix/Ps2 keyboard was default enabled in desktop platform.

[Resolution]
Fixed to default enable PS2 keyboard on mobile platform and
default disable in desktop platforms.

Package/Module:
PlatSamplePkg

[Impacted Platform]
All MTL and ARL platforms

Hsd-es-id: 16024139754
Original commit date: Mon May 27 22:10:20 2024 +0530
Change-Id: I7a4e1955cc1911cf6ddbfa4fb197584f15aa7920
Original commit hash: e85c763968412f33c707b78a56fdabd0283c4d87

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: dc1b085ec9c53a7793495d30ecb78995cbc32635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:10:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S][ARL-Hx]: Update based on the POR and spec BI

[Feature Description]

Update based on the 'POR and spec' BI

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
ARL

Hsd-es-id: 15016184539
Original commit date: Tue Jun 4 10:45:58 2024 +0800
Change-Id: Iada132c7f7c3afedc6d229e68dfc0c0c7f2094ad
Original commit hash: 04b5fdbfb858ec8a7589938b89dbd480242d3bfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 8ddb2d27909749f45384e81c2b122c4d102e8cfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:09:56 2024 +0530 
-------------------------------------------------------------------------------- 
Assert might happen from Anx74XXRetimerGetFwVersion() routine

[Issue Description]
Local variables are not initialized.
When MtlPchI2cReadByte() runs into error, the FwVersion would contain
unexpected value and cause assert when calling BcdToDecimal8() with it.

[Resolution]
Initialize FwMainSubVersion, FwBuildNumHighByte, and FwBuildNumLowByte.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS/ARLS

Hsd-es-id: 16024375336
Original commit date: Thu Jun 6 02:46:57 2024 +0800
Change-Id: I2638853bbabd5d92f766f132640746573ad78a50
Original commit hash: 616c66204c93155a2ed35ffdb0df7b8bd52b83cc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 44360499ecdac11b85f97b92405df32cd3c3bfb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:09:48 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL U] Common Bios Guard module for MTL family and ARL U

[Feature Description]
Use common Bios Guard module for MTL family and ARL U
after PW signed binary version 2.1.1111 has been released.
Remove support for ARL U specific module.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
U

Hsd-es-id: 18038721678
Original commit date: Tue Jun 4 01:28:28 2024 -0700
Change-Id: I4cbfe88f36b61ffe6f909884fa86c8df6ca2e817
Original commit hash: c7c8dcb13612d319c0077c5a41de9ed61c8f4436

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 01ad9ee974dedd506e732fde6ac4e51b6827f9b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:09:40 2024 +0530 
-------------------------------------------------------------------------------- 
JEDEC spec update for SMBIOS

[Feature Description]
BIOS to follow JEDEC spec update

Package/Module:
Smbios17

[Impacted Platform]
ALL

Hsd-es-id: 16024162539
Original commit date: Thu May 9 15:13:30 2024 +0530
Change-Id: I4ccf25ad954274bfb14ee482e647cf553846ab69
Original commit hash: 24c7229ed7e70281ec294e85c5ab4157ddce7b97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 38b44a7e8219cf84ddbcc75a3e0cb6e91c93f961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:09:19 2024 +0530 
-------------------------------------------------------------------------------- 
DLRM (PCIe) for Storage to reduce active power usage

[Feature Description]
Higher gen PCIe links consume higher power e.g., gen5 consumes 2x power
than gen4. Adjusting the storage PCIe link based on current active
traffic load to reduce power consumption.

Package/Module:BoardPkg, PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22019601233
Original commit date: Wed Apr 24 16:26:24 2024 -0700
Change-Id: I8e413eca4dfd9d8a94ce43208f836c8ae722a511
Original commit hash: 4b28e32084ac5a82b3d27b2f0158c286a4fd6667

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr
MeteorLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 6d7395977c889a725214de74f77a07202f22f4d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:09:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_84

Hsd-es-id: N/A"
Original commit date: Fri Jun 7 16:49:56 2024 -0700
Original commit hash: 52f5f00e344036064dc70dc998d51322d5d44a40

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 22b59719badbd5afd76c947fdd3f87d371a6aaab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:09:01 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] BSOD when connecting TBT3 Storage to PCH BR ports.

[Issue Description]
BSOD will be seen if TBT devices are connected to PCH
Barlow Ridge due to issue with packet splitting.

[Resolution]
Added programming for CCFG_UNRS and CCFG_UNSD.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16023567590
Original commit date: Tue Jun 4 17:35:40 2024 +0200
Change-Id: I920dfe4f9422358ba48bb1bb2b7a3464532b6405
Original commit hash: 776c8ddbe313b1275e10d21633da12e0dd9de23a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: eecf86fcd2a85eabe3b5bfa569d4e971c69564fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:08:52 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_83

Hsd-es-id: N/A"
Original commit date: Fri Jun 7 00:11:08 2024 -0700
Original commit hash: cd85e62f422c6997bc3b11b510ab4b390cfde7fd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ddd27cb63eaaec0b23d962b19b7a7fd1220de3fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:08:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Jun 5 08:21:42 2024 +0800
Change-Id: I5569681b97eee319b5dabb1158d04db11cef277e
Original commit hash: 86227aa41512a55b89ec4bce016fb8a6fd77d070

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bbb2cb6b64bc183c10721343ca7c1431c026b725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:08:33 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] RankEn is not programmed to the correct CCC partition

[Issue Description]
DCC Setup programmed to the wrong CCC partition for 1R system.
MRC was setting RankEn for CCC0, CCC2, CCC4, CCC6 (incorrect)
during DCC Init, but set it correctly (CCC0, CCC3, CCC5, CCC6)
during DCC training.
This has causes CCC2 and CCC4 is being set even rank is not populated.

[Resolution]
Update Offset using MrcCalCccClkPartitionDtHalo when programming
CCC_CR_DCCFSMCONTROL in MrcDccSetup.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016185103
Original commit date: Tue Jun 4 13:58:00 2024 +0800
Change-Id: Ia48eb143b11fd3c23981b8ce393e31b20e34b217
Original commit hash: 9de0f3dcdcc1cfa0ffcca90364fde1b25d37ab03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: eaeeacc9174580759f42615ac8af67d4cb593486 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:08:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 31 12:33:27 2024 +0800
Change-Id: Ic4c6578e3bed5f6ce28dd53894c1498c9f0fd2a4
Original commit hash: 256dd0f96969491eb82f87beab83a0ea6230b09a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ab6b69a420e2d42d7df27b777c80059166e0fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:08:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Update TAT tRdRddr and tRdRddd for 6400

[Feature Description]
Force trdrd_dr and trdrd_dd to 14 at MrcTurnAroundTimingOptimization

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016161026
Original commit date: Thu May 30 15:59:40 2024 +0800
Change-Id: Idf24c362e03c09893223ba4f3c97f7863ddcd431
Original commit hash: b9c189d12f90c625d794de88611bcde0c780f419

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 8d059b6d81070d7410cd7f991af925c21ff2abe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:08:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 31 12:30:01 2024 +0800
Change-Id: I05d9de6e84061b7480a99a180abccb7e73d3b85b
Original commit hash: a349d0cb55dd08366781f8a16473a7db68c02403

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 945b52ee1e5cfee8136efaa1a2d067647437c70a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:08:05 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] BDAT logging is incorrect for HX

[Issue Description]
BDAT logging for Cmd, RecEn and WrLvl is incorrect
for HX due to only loop rank from 0 to 1 (MAX_RANK_IN_DIMM) when
storing CommandOut, RecvEnOut and WrLevelOut in RankMarginTool.
HX 1DPC is connected to Rank2/3 instead of Rank 0/1.
When we use the ChannelOut->Command, ReceiveEnable, WriteLevel
in FillRmtBdatStructure, we are using Rank2/3, so the data is invalid.
This would fail to store for 2DPC DIMM1 too.

[Resolution]
Extending the Output Array for Command, ReceiveEnable and WriteLevel
to 4 (MAX_RANK_IN_CHANNEL)
Extend the rank loop from 2 to 4 when storing CommandOut, RecvEnOut
and WrLevelOut

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016158015
Original commit date: Thu May 30 11:05:26 2024 +0800
Change-Id: Id0e64201cd67276135b971a68ce1dd506a9fead6
Original commit hash: 23f5a39ebe36a16de2cf98b7042518ff26c92e75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c2e7fdb3b7ffc2659d3f0f046db812a938173763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 31 12:29:36 2024 +0800
Change-Id: I3fcbf069858864517711528cae9fcd7972247f85
Original commit hash: 63359a576f10a136c6c71404d21fc8c1c236709b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50113c0c00c387f4ef403f58d73458e16a5bd288 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] MRC Normal mode memory test FAILED with n-ECC 2DPC

[Feature Description]
The request is MRC change to read SPD offset 552/553 and 554.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016146249
Original commit date: Tue May 28 20:52:40 2024 +0800
Change-Id: Ifa55537b1f721cc9960d0c64f46689cbe63f4866
Original commit hash: d26fb092b0aec2ac68c6009e3f093ec9ef3e7f6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c201a71ba7813ccbe6ceba977c9f9764754c5817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 31 12:29:11 2024 +0800
Change-Id: I9bb0c85dfe8484ece2d3a785afd46b3f7e8a778d
Original commit hash: 3f2faff5b66f22da8674019a259b3427b4bd30e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6aa4c534c23b4ab725a73aa3b8294f069720af70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:36 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] RxVref Clamping Issue on ECC DIMMs at RMTPerBit

[Issue Description]
RxVref clamping observed at MC0 ECC bytes during RMT Per Bit.
This is due to for non-perbit, MinTested is using bit0,
but MrcBitExist is skipping initialize of MinTested bit 0 on MC0.

[Resolution]
Initialize MinTested bit 0 if PerBit is false.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15016154970
Original commit date: Wed May 29 20:14:40 2024 +0800
Change-Id: I321265d92d0d44f80a4657b7761025b28d1450ca
Original commit hash: 4e36eba08c4b68792bc613afe5dfe70d38f96441

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f8a9577db2709acc70292afdc948dad9c62e08ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 31 12:27:34 2024 +0800
Change-Id: I1cc7e3bb4c2cbc611f1fd60aedb9da34592785a9
Original commit hash: 746b7efc0c5c934d44cd0946789f1de30adb7feb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a33bb05e080408b2d6813111e26c244869c3434 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Enhance CSTM Normalize

[Issue Description]
With previous change of CSTM Normalization to search lowest cycle
against all Vref, Controller, Channel, Rank, will still hit into CS
eye clipped if leftedge is too small.

[Resolution]
Instead of loop through all Vref points to obtain the smallestleftedge
and shift left & right edge based on that sample, should:
1. shift the final center (bestsample) to the earliest clock cycle
and make sure it has enough width (center must be min 32).
2. get the maxcenter across all ranks in channel.
3. push out the center to next cycle if delta against maxcenter
is more than 64 so that all center are in the same cycle.
Additional changes:
Split printing and setting BestSampleOffset from initial
Controller/Channel/Rank due to the center shifting only applies to
final BestSample.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016113177
Original commit date: Wed May 22 22:57:36 2024 +0800
Change-Id: I00a9f431a459a6e37a4d2bdc38ec556b25537872
Original commit hash: afa1b3eedf728d70aa618077f67175ee1334ab26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 5f763e4d639c5a0c82ae5a95ea04f51d09b2ab17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 12:27:10 2024 -0700
Original commit hash: ed672fa4f57a018aead25dfbc84d685e1c3ebb94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7816a39139885534ec488b8affaafcf47e80ef06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 12:26:59 2024 -0700
Original commit hash: bd7b3a47193c30070a3049b8a0794f6cfa337bda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a1042708fdd20f3afebbeeaa28847a6b8b89315 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:07:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL MTL | DDR5 LP5] Update UPM & Aging limit tables to MRC

[Feature Description]
Right now we are running ARL with MTL UPM and aging limit tables,
and we need separate tables for ARL. We now have preliminary
UPM data for ARL, so we can use that and adjust any
final numbers later if need be

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020054955
Original commit date: Fri May 10 07:48:01 2024 -0700
Change-Id: Ia4151c2f37a5e6af55cfa4ee03fcb941d47a3afc
Original commit hash: 1a301b32deb6e4a26f606fc67a80ac6f6fb88716

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0b7275611f13e88ee04c1ccf3691215c9fe712d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 12:07:18 2024 -0700
Original commit hash: 16fead2319d222eb2fdde13f4e2b2eeb4a4a04ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98f7d63f6ba042b8b0c9ed89ee4fbd456b945acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:46 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] LP5 CAMM RVP showing strong Rank-To-Rank BiModality in CmdVref...

[Feature Description]
(1) Update LP5 1DPC 2R CMOS ODT RttCa values as follows,
RttCa = 120
RttCa2RByteMode = 240
(2) Enable CA ODT termination MR17[bit5] = 0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL

Hsd-es-id: 22020062481
Original commit date: Tue May 7 16:43:03 2024 -0700
Change-Id: I10fa829fbf6d9e6a51661d4604368368fdf7b6b4
Original commit hash: f353bb9fe694661b9433a87b8b5edc555dd5fd6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 131926fe6162948c2929e4130849487cb4b9021a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 11:02:27 2024 -0700
Change-Id: I9f2c43ef0a11029644ea305bf406c0a6d0e0af2b
Original commit hash: 13172696f8505cc2ef4763451acb859d2db4ecc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bf3d4619241065ba1585a93681028e26dcb24f89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:33 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | DDR5] MrcGetMarginBit bug for checking Bit Exist

[Issue Description]
Refactor of MrcGetMarginBit removed MrcBitExist check during
"Setting Mins" by accident.

[Resolution]
Need to add check of MrcBitExist after "Setting Mins"

Package/Module: MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022328295
Original commit date: Mon May 13 18:27:40 2024 -0700
Change-Id: Iee7f9bb4b8144d1b23508bd245207b9af08289c6
Original commit hash: 60e08199e6b85cdcffcf5d9b96fb6b000fc2c7ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 88b038dee8b07a8ecf775ee4de2143b4c893f240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 31 15:01:21 2024 -0700
Change-Id: I954dd398332a26ed4e0f5833c5116ce1073cdf94
Original commit hash: 6d797f73a85f7a6789430a8c402743d91dcbe07a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddaed3c8459ff659e60dbe6d1f541c338de9198e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 10:48:19 2024 -0700
Original commit hash: 13d5f77742c6d9dffd57cf6c42196e737e260c1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b19d8e9939ae8940ef50ffd014594887689f94ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5 DDR5] MRC Static Code Analysis WW20 2024

[Issue Description]
Static Code analyze flagged some issues that have accumulated
in the MRC code

[Resolution]
Removed dead code not being used

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020064871
Original commit date: Tue May 14 13:22:37 2024 -0700
Change-Id: I7b968708044ece5d40b8bc7e759379a0a900a034
Original commit hash: f29a0a665dd49fe87f7643ac3ae7740f13aa4e3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 58515479fd114f8c7549ecde32cc21fe33d09571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:06:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 10:48:12 2024 -0700
Original commit hash: 9a116de5143032c9fd3ea0ae2bfb5426dd43718a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2b26034f64e0785e303fd6eb33fdac6f9334eb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:51 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5] Update Sweep to correctly shift ClkGrpPi

[Issue Description]
Upon closer inspection of the code, the ClkGrpPi would not
be shifted as expected and doesn't match the behavior of the
original test bios

[Resolution]
Change the conditional to correctly shift ClkGrpPi

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022353357
Original commit date: Wed May 15 11:33:05 2024 -0700
Change-Id: I5f0b86b22689341f49481ecdcda511c20337f96d
Original commit hash: 8f7db041ef8965b41617a21a92bc2c69fa44ec93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 1e6cd7ee6684bf3498300ea75b88ef9d3e6a8f4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 10:48:01 2024 -0700
Original commit hash: c67925f2d21e5474678253ef2b1b6f14c943c83e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0cdb3798116e1319f387943b840a7794ee7799d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 10:47:51 2024 -0700
Original commit hash: b7fbe4c7cf91f96bf33aae902b860e0ae379bb9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a9132ae3c80a1274dc87674293735ed78aed9fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 10:47:39 2024 -0700
Original commit hash: 5054a884d5f37296579b1264a46884be9f858eaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2f079561b8acf1720aa3235267963df1b05f20c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 10:47:26 2024 -0700
Original commit hash: 3aba2b94a020d7133ccf68f961e1395d10e88871

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dfb649dd10ce40c2660f8a6573039d3c090e3735 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.5.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 17 10:47:09 2024 -0700
Change-Id: I571e8103d67bd0cda3ee82179f1597358534bfea
Original commit hash: 2e18e1e12d5711334f7082bdee86694acfeb406a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8f94ae9d7be429540ddac03b932bbafaf6dbc8a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:40:05 2024 +0800
Change-Id: I25bca3a61543297c484d9a07736fd874ec52a020
Original commit hash: 4444a72b5ae9c1285892d53c3f27a5ef026a8b7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da27429b82e006c1f6161e39c9511d8e569202af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:05:00 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] SAGV freq change request

[Feature Description]
1. Change SAGV Point0 to 3200 for -S
2. Change SAGV Point2 to Gear4
3. For 2*MAX_F_QCLK >= MAX_F_DDR5:
SaGv Point1 - Mid BW
SaGv Point2 - RFI mitigation (MAX_F_DDR5 - 1bin)
SaGv Point3 - High BW Low Latency
For 2*MAX_F_QCLK < MAX_F_DDR5:
SaGv Point1 - Mid BW
SaGv Point2 - High BW (MAX_F_DDR5)
SaGv Point3 - Low Latency point (2* MAX_F_QCLK)
Update SaGv Table Overwrite for 2DPC
UDIMM 0R1R: 3200G4 4800G4 5200G4 5600G2
UDIMM 0R2R: 3200G4 4800G4 5200G4 5600G2
UDIMM 1R1R: 3200G4 4400G4 4800G4 4800G2
UDIMM 2R2R: 3200G4 4000G4 4400G4 4400G2
SODIMM 0R1R: 3200G4 4400G4 4800G4 4800G2
SODIMM 0R2R: 3200G4 4400G4 4800G4 4800G2
SODIMM 1R1R: 3200G4 4400G4 4800G4 4800G2
SODIMM 2R2R: 3200G4 4000G4 4400G4 4400G2

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 22020062966
Original commit date: Wed May 15 16:58:44 2024 +0800
Change-Id: I2228339eb59a52e7e59b86ec5ef706629ba0883b
Original commit hash: ee151e3c563639b4b2a232243b1f028caec08a19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a4ddccdd67912af8682727f6e8b21cc46959f593 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:04:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:39:44 2024 +0800
Change-Id: Ie632f4acfa9088fbb5c0731f9d0455544a8e92cd
Original commit hash: 81022a59d9c20cd3cf326c702744b4d6bf64353b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b588b5aed8aba8088f0f551f75dcf1f1ac3c762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:04:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Zero Margin on 1DPC 2Rx8 64G2

[Feature Description]
1. Disable CMD Slew Rate Training for 6400 2R DIMM due to
Comp is saturated
2. Disable Delay Comp
3. Limit DIMM ODT RttPark sweep range

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 15016030549
Original commit date: Thu May 9 14:14:02 2024 +0800
Change-Id: I5ff727fccb163b61bacacce5308b4623aa216b92
Original commit hash: 0af9fde942b253c2412068ccdb687da46770fe13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 003ae47ebd4f188e92548fb9159b4fc611143968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:04:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:39:24 2024 +0800
Change-Id: Ib2e9133caf880fca9d8beaf495e100c15ae31602
Original commit hash: a23bd8e27ae33fd2c6a86eae618ca1bbb8243abc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e7a727990f2e5469ade743b6910d462a74ec576 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:04:24 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Command Voltage Centering hitting failure in high frequency

[Feature Description]
1. Continuous eyes and non-continuous eyes in CmdV training are
returning different result when eyes are too small.
To make both cases returns the same, the eye width checks should be
removed and eventually will fall under the else case of
MrcNonContinuousChannelEyeCheck and return MrcFail.
2. Even if we are seeing low margin in CmdV training,
the power training will still be able to recover the CmdV eye.
In order to proceed CmdV training with low margin,
set MinWidth to 1, so that we can proceed for power training
and only return a failure if centering does not find a pass.

Remove IsEarlyCentering from CmdVCentering1D

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016026077
Original commit date: Thu May 9 10:40:12 2024 +0800
Change-Id: I036607a01bc5c9df8fad97262562881be067d6d5
Original commit hash: 8e45db10ace92ed64a8cdc6db94c8efab4422d48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 429642b3fc833ba0d9e84c256f3176785a7f60ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:04:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:37:32 2024 +0800
Change-Id: Ie57c5cfceb6134fc72745ae3acccee610e192bf2
Original commit hash: 1af85f3232a849b094eb19bc9901f69d8b218bd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9e07deade3483a6086fc9897354065c277fa96fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:04:03 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL/MTL] Read Timing Rank2Rank Margin are low

[Feature Description]
For 2R2R:
Set VrefPMCtrl and BiasPMCtrl to 0
Set ForceRxOn to 1
Disable Delay comp
Skip applying RxvrefTempOffset
Apply RxDqsDelayTempOffset to negate the effect of disable delay comp
For all config:
IO Reset before the DLL reset if Rcven failure occurs during
the 1D Sweep and RMT
Additional Changes:
Update ARL-HX 2R2R SODIMM to 3200G4 4400G4 4000G2 4400G2
(Remove SaGv setting from SODIMM list so it follows UDIMM for pt1-3)

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016066220
Original commit date: Fri Apr 26 09:36:40 2024 +0800
Change-Id: I83690969f6e861e9cd1c5a85a24dff15972526da
Original commit hash: 2732bbb5a590c3fb429f4bbbee31b02edf4e6ba6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c8c551f617eabb910b3256a2bbab6c3c5edc78d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:03:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed May 22 16:34:36 2024 +0800
Change-Id: I96d699c6478c7dbafa178c235475a37f989202af
Original commit hash: b31c38c6423d25d2f5016a550fd85d81da317738

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dfe7ede94c75c86ec432f555a6c2dd5886a9f464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:03:43 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Dimm pass in to SelectDFETable_DDR5 as Rank parameter

[Issue Description]
When GetDdr5DFETableIndex calls SelectDFETable_DDR5,
it passed Dimm parameter as Rank parameter.
SelectDFETable_DDR5 convert Rank parameter to Dimm again

[Resolution]
Corrected the input parameter in as SelectDFETable_DDR5 as Dimm
Remove conversion to dimm in SelectDFETable_DDR5

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
Hx

Hsd-es-id: 22020062980
Original commit date: Tue May 14 10:19:52 2024 +0800
Change-Id: I857e0761f36af4a1e1001f390e6c36610c4e943a
Original commit hash: 88a6b09296083aefa7da064d4b726f164cf042e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 29ed76c12960fd615b456b7039ba07ce8830b274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:03:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:13:11 2024 -0700
Original commit hash: b8ef57402caad4510c51a0009162b90102e05b49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7aa503799fd84d88abd07ebbd8afac26a56ddd75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:03:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:13:03 2024 -0700
Original commit hash: ace5c703d52c6285f029ee9ccbc6da93e7fc98c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd0ee69711e03de160c013f761ffa8ef7f6fb47e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:03:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | DDR5] Allow group B CAC ODT to sweep up to 80 ohms

[Feature Description]
This is to change MB_CAODT_B_START to 4 (80 ohms).

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H, DDR5

Hsd-es-id: 22020054886
Original commit date: Thu May 9 16:07:57 2024 -0700
Change-Id: Id89cc5776818c6d236359f7d68d2105d45f34a14
Original commit hash: d7cfe82917797c848adfa0c8555e1c207c6f325a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c3a2e274c18b7dd74e0f27fe9b203b7912b99c70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:03:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:12:53 2024 -0700
Original commit hash: a97c0ee69527b1b8f18c08ed671b935c2532308d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bf06ac15d4894006494f56f0076de34b2bac856 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:03:02 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add VpdPcdMrcMustStaticSpdData

[Feature Description]
Vendors might use DDR5 memory down on boards and there is no SPD eeprom.
However, boards have PMIC and other local devices to control the DRAM.
MRC need access DIMM PMIC and other local devices.
When static VPD SPD data is used, current MRC couldn't get Spd Address,
and can't access local devices behind SPD HUB.
Add new PCD fields VpdPcdMrcMustStaticSpdData, PcdMrcMustStaticSpdData.
Each fields have 16 bits. Each bit maps to one DIMM. When the bit is
set, VPD has static spd data. spd address table provides correct spd
addresses. BIOS passes the spd address info to MRC. MRC checks
MrcMustStaticSpdData. If the bit is set, MRC forces to use VPD spd
data, although spd address is not 0.
MRC can use the correct spd address to access local devices behind SPD
HUB, such like PMIC, etc.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl,
MeteorLakeBoardPkg, MeteorLakeOpenBoardPkg

[Impacted Platform]
All.

Hsd-es-id: 15015883572
Original commit date: Sun Apr 7 14:57:53 2024 +0800
Change-Id: Iebc585afdeca81a1a75b0731475c5b93b25afc3e
Original commit hash: 63b9e6d9e7212f1c5933945c29a88927c1bed5cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 43e7574fa378b83d4cd4e191595a16d2adda16f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:02:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:12:23 2024 -0700
Original commit hash: 6d56de005d8b5374904d43d12467f2d76b10121e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcb2dbf8acb53b96aaaa4150fd4821259de9a460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:02:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 10 15:10:57 2024 -0700
Original commit hash: cf354f7095af1797e6b665c6a4c586c663900c9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6337dfbd3450c8b6d2c19336c9b2c9688a359a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:02:35 2024 +0530 
-------------------------------------------------------------------------------- 
Sweep CaODT when training CaVref in ECT

[Feature Description]
CaVref margin can be very narrow or 0 at freq 9200 and above. Enabling
CaODT and trying multiple values for Group A and B can help improve
the CaVref margin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019387968
Original commit date: Thu Jan 11 21:02:27 2024 -0800
Change-Id: Ifa100af4ddfb108cfd1713644ac91fa5f8d88b37
Original commit hash: 9fec5ddc1273a6ce5a07a2fa2b859a766cd5a257

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 47d2fe5f9f2f0510e5bb3562734a688b355cef5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:02:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:42:13 2024 -0700
Original commit hash: fe9acf3c341230d14c3c1abc834eebdf74a2e3ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc10e929a7077e3e24c22b8b7a92315ab87f76e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:02:13 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] ARL LP5 CAMM Freq Limit Change

[Feature Description]
For ARL LP5 CAMM, the max frequency was previously set to
6400, now the max frequency is set to 7467

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22020026047
Original commit date: Thu May 2 08:13:52 2024 -0700
Change-Id: Icfa70d395d9d2cf118291be7ff79fb78dca83661
Original commit hash: f342badaf5ed8a78dc710cb36c30a3d34c1e19ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 67d17c85432ed906b95490e709b7acf2a71c2ee3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:02:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:41:04 2024 -0700
Original commit hash: df3d0e893fef09295879932707c8a80fe47cf63a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed224c747d5ccc5de463fe5254aed64cd90fce96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:01:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.3.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 14:40:39 2024 -0700
Original commit hash: f12fd6713d6fe0d341393fca750b308aeb25893a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5911375934244b918d174a713e56756ec06edc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:01:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:26 2024 -0700
Original commit hash: a585a1e1d462560897cf2cb9727ca11008140ffd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a144bb82e7698ffd55322b9d89a475fb3e10c14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:01:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:17 2024 -0700
Original commit hash: 0f48a1386d57ce026e1b16f05e356577166581b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b70d017466b95bb56d4a647ac3bb7369df294cf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:00:41 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][LP5] Tune Vendor specific 1R/2R DqsOdtCompOffset and RdOdt...

[Feature Description]
(1) MRC must set all Vendor specific ONLY MTL/ARL 1R/2R LP5 devices
running 5400+ speeds as follows:
DqsOdtCompOffset from -10 to -16
RdOdt from 60 to 65
(2) MRC must remove Vendor specific ARL 2R 8400 downbin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-H LP5

Hsd-es-id: 22019986057
Original commit date: Fri Apr 26 13:55:19 2024 -0700
Change-Id: I2d675c8e82734da97a70c2b179c1b4b1146cb53f
Original commit hash: c99fcda66687c78357beb096d777ea7b55ce0265

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 25f12af79264ec4a4da6f0731406aef900e10f9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 12:00:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:47:03 2024 -0700
Original commit hash: 70e3a79f5b709f8b4e4c0ca6d9602359b91d6d1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cd5dbf8f8c80e4481dbc6ef3f266148c77fd5d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 11:59:49 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL-S | DDR5] Using MCSHEDS instead of MCMNTS

[Issue Description]
As part of a timing adjustment for 6400 G4, Mrc
should have programmed the mcsheds spare bits.
Instead the mcmnts spare bits were programmed.

[Resolution]
Changed mcmnts spare bits to mcsheds spare bits
for programming.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22019980212
Original commit date: Thu Apr 25 11:02:02 2024 -0700
Change-Id: I3c44a5784717234a9ffc534410ad11c68f6a8e68
Original commit hash: a67d90982655221665de75042749ec1d61d51396

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: f891167e9f97772b4746f473fb7d97141079013c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 11:59:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri May 3 13:46:54 2024 -0700
Original commit hash: f0e536772abbfac77a166b3b929715c471889871

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: abf95bd67ce7a2a872e851347eb6da995caa34b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 11:59:09 2024 +0530 
-------------------------------------------------------------------------------- 
[DDR5][MTL][ARL] request to fix DDR5 1R x16 WICA values to be matching..

[Feature Description]
(1) MRC must choose a common value of lower and upper bytes WICA offset
for vendor specific or WICA Half-Stage support.
(2) MRC must increase Write Leveling Fine sweep range guard band
adjustment from +10 to +20.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
DDR5 ALL

Hsd-es-id: 22019964949
Original commit date: Tue Apr 23 13:52:17 2024 -0700
Change-Id: I1788bc4f8bec405e32f9afbe25ddf6fe5bcc43a0
Original commit hash: 3b8e9548eb00c13d34680043c16bef9c8dfbe042

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 90b288b135315cbc7c0d507a6bcb6efed9e81cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 11:58:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Apr 26 14:00:50 2024 -0700
Change-Id: I864d39ba44b5c038c3afc27116b2e4fa68ff84e9
Original commit hash: 0fe8e9977bd038d731659e6ce7f0845f76010a9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05050c391cf32b6f4845ea282cea700a019377e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 27 11:57:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4223_82

Hsd-es-id: N/A"
Original commit date: Fri May 31 01:03:33 2024 -0700
Original commit hash: a6c8334833b1e292e1d408595154bc3aa7a77815

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
