

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_15_5_5_3_0_16u_config14_s'
================================================================
* Date:           Wed Aug 14 11:30:49 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.683 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i240 %layer14_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer6_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_5, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 4 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%layer6_out_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer6_out" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 5 'read' 'layer6_out_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i256 %layer6_out_read" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 6 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln85, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 7 'bitconcatenate' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.82ns)   --->   "%add_ln42 = add i23 %y, i23 65024" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 8 'add' 'add_ln42' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_s = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 10 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_31 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_s, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 11 'bitconcatenate' 'y_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.82ns)   --->   "%add_ln42_80 = add i23 %y_31, i23 75776" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 12 'add' 'add_ln42_80' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_80, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 13 'partselect' 'trunc_ln41_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 14 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_32 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_133, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 15 'bitconcatenate' 'y_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%add_ln42_81 = add i23 %y_32, i23 8384000" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 16 'add' 'add_ln42_81' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln41_73 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_81, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 17 'partselect' 'trunc_ln41_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 18 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_33 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_134, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 19 'bitconcatenate' 'y_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.82ns)   --->   "%add_ln42_82 = add i23 %y_33, i23 4608" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 20 'add' 'add_ln42_82' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln41_74 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_82, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 21 'partselect' 'trunc_ln41_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer6_out_read, i32 64, i32 79" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 22 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y_34 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_135, i7 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 23 'bitconcatenate' 'y_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.82ns)   --->   "%add_ln42_83 = add i23 %y_34, i23 120832" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 24 'add' 'add_ln42_83' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln41_75 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_83, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 25 'partselect' 'trunc_ln41_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 80, i32 94" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 26 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_35 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_136, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 27 'bitconcatenate' 'y_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.82ns)   --->   "%add_ln42_84 = add i23 %y_35, i23 77824" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 28 'add' 'add_ln42_84' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln41_76 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_84, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 29 'partselect' 'trunc_ln41_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 96, i32 110" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 30 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y_36 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_137, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 31 'bitconcatenate' 'y_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.82ns)   --->   "%add_ln42_85 = add i23 %y_36, i23 8357376" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 32 'add' 'add_ln42_85' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln41_77 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_85, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 33 'partselect' 'trunc_ln41_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer6_out_read, i32 112, i32 127" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 34 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%y_37 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_138, i7 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 35 'bitconcatenate' 'y_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.82ns)   --->   "%add_ln42_86 = add i23 %y_37, i23 18432" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 36 'add' 'add_ln42_86' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln41_78 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_86, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 37 'partselect' 'trunc_ln41_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 128, i32 142" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 38 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%y_38 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_139, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 39 'bitconcatenate' 'y_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.82ns)   --->   "%add_ln42_87 = add i23 %y_38, i23 39936" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 40 'add' 'add_ln42_87' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln41_79 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_87, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 41 'partselect' 'trunc_ln41_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 144, i32 158" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 42 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%y_39 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_140, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 43 'bitconcatenate' 'y_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.82ns)   --->   "%add_ln42_88 = add i23 %y_39, i23 38400" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 44 'add' 'add_ln42_88' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln41_80 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_88, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 45 'partselect' 'trunc_ln41_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 160, i32 174" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 46 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%y_40 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_141, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 47 'bitconcatenate' 'y_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.82ns)   --->   "%add_ln42_89 = add i23 %y_40, i23 8275456" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 48 'add' 'add_ln42_89' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln41_81 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_89, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 49 'partselect' 'trunc_ln41_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i15 @_ssdm_op_PartSelect.i15.i256.i32.i32, i256 %layer6_out_read, i32 176, i32 190" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 50 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%y_41 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_142, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 51 'bitconcatenate' 'y_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.82ns)   --->   "%add_ln42_90 = add i23 %y_41, i23 8303616" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 52 'add' 'add_ln42_90' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln41_82 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_90, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 53 'partselect' 'trunc_ln41_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer6_out_read, i32 192, i32 207" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 54 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%y_42 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_143, i7 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 55 'bitconcatenate' 'y_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.82ns)   --->   "%add_ln42_91 = add i23 %y_42, i23 138752" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 56 'add' 'add_ln42_91' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln41_83 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_91, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 57 'partselect' 'trunc_ln41_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %layer6_out_read, i32 208, i32 223" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 58 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%y_43 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_144, i7 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 59 'bitconcatenate' 'y_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.82ns)   --->   "%add_ln42_92 = add i23 %y_43, i23 8294912" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 60 'add' 'add_ln42_92' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln41_84 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_92, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 61 'partselect' 'trunc_ln41_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i23 @_ssdm_op_PartSelect.i23.i256.i32.i32, i256 %layer6_out_read, i32 216, i32 238" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 62 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.82ns)   --->   "%add_ln42_93 = add i23 %trunc_ln6, i23 8310272" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 63 'add' 'add_ln42_93' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln41_85 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_93, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 64 'partselect' 'trunc_ln41_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln85_3 = partselect i23 @_ssdm_op_PartSelect.i23.i256.i32.i32, i256 %layer6_out_read, i32 232, i32 254" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 65 'partselect' 'trunc_ln85_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.82ns)   --->   "%add_ln42_94 = add i23 %trunc_ln85_3, i23 8325120" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 66 'add' 'add_ln42_94' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln41_86 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_94, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 67 'partselect' 'trunc_ln41_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i240 @_ssdm_op_BitConcatenate.i240.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15, i15 %trunc_ln41_86, i15 %trunc_ln41_85, i15 %trunc_ln41_84, i15 %trunc_ln41_83, i15 %trunc_ln41_82, i15 %trunc_ln41_81, i15 %trunc_ln41_80, i15 %trunc_ln41_79, i15 %trunc_ln41_78, i15 %trunc_ln41_77, i15 %trunc_ln41_76, i15 %trunc_ln41_75, i15 %trunc_ln41_74, i15 %trunc_ln41_73, i15 %trunc_ln41_s, i15 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 68 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.42ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i240P0A, i240 %layer14_out, i240 %p_0" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 69 'write' 'write_ln46' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 240> <Depth = 1> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 70 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.683ns
The critical path consists of the following:
	fifo read operation ('layer6_out_read', firmware/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer6_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.428 ns)
	'add' operation ('add_ln42_87', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [41]  (0.827 ns)
	fifo write operation ('write_ln46', firmware/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer14_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:46) [70]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
