
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 15:48:42 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 62722 ; free virtual = 64046
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 62722 ; free virtual = 64046
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 435.047 ; gain = 0.094 ; free physical = 62714 ; free virtual = 64039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 435.156 ; gain = 0.203 ; free physical = 62711 ; free virtual = 64037
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 62684 ; free virtual = 64010
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:241:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:255:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:262:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 626.953 ; gain = 192.000 ; free physical = 62598 ; free virtual = 63925
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.28 seconds; current allocated memory: 285.557 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 286.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 286.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 287.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 287.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 287.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 288.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 288.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 289.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 289.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.09 seconds; current allocated memory: 308.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.43 seconds; current allocated memory: 330.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.81 seconds; current allocated memory: 331.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 332.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 333.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 337.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 340.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 342.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 345.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 3.73 seconds; current allocated memory: 392.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 15.53 seconds; current allocated memory: 578.196 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 1074.965 ; gain = 640.012 ; free physical = 61985 ; free virtual = 63508
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:50:49 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.617 ; gain = 2.016 ; free physical = 61781 ; free virtual = 63285
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.367 ; gain = 17.750 ; free physical = 61748 ; free virtual = 63253
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.324 ; gain = 116.156 ; free physical = 61588 ; free virtual = 63102
[Sat Jan 25 15:51:22 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 15:51:23 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 15:51:23 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.164 ; gain = 0.000 ; free physical = 61213 ; free virtual = 62839
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2128813 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.098 ; gain = 78.000 ; free physical = 61096 ; free virtual = 62722
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2128374-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2128374-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 61108 ; free virtual = 62735
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 61105 ; free virtual = 62732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 61105 ; free virtual = 62732
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 60194 ; free virtual = 61820
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 60194 ; free virtual = 61820
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 60193 ; free virtual = 61819
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 60272 ; free virtual = 61899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 60272 ; free virtual = 61899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 60271 ; free virtual = 61898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 60270 ; free virtual = 61898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 60262 ; free virtual = 61891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2813.059 ; gain = 1396.961 ; free physical = 59817 ; free virtual = 61445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2813.059 ; gain = 1396.961 ; free physical = 59817 ; free virtual = 61445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 59817 ; free virtual = 61444
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:07 . Memory (MB): peak = 2822.074 ; gain = 429.266 ; free physical = 59843 ; free virtual = 61471
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2822.082 ; gain = 1405.977 ; free physical = 59854 ; free virtual = 61482
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.184 ; gain = 0.000 ; free physical = 59752 ; free virtual = 61379
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:49 . Memory (MB): peak = 2887.184 ; gain = 1513.020 ; free physical = 59801 ; free virtual = 61429
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.184 ; gain = 0.000 ; free physical = 59801 ; free virtual = 61429
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 16:04:23 2020...
[Sat Jan 25 16:04:24 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:08:27 ; elapsed = 00:13:01 . Memory (MB): peak = 1611.324 ; gain = 0.000 ; free physical = 61475 ; free virtual = 63099
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2654.070 ; gain = 0.000 ; free physical = 60498 ; free virtual = 62122
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2269 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2257 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2654.070 ; gain = 1042.746 ; free physical = 60498 ; free virtual = 62122
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 16:05:10 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 23013 |     0 |   1182240 |  1.95 |
|   LUT as Logic             | 20622 |     0 |   1182240 |  1.74 |
|   LUT as Memory            |  2391 |     0 |    591840 |  0.40 |
|     LUT as Distributed RAM |  2257 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 15338 |     0 |   2364480 |  0.65 |
|   Register as Flip Flop    | 15338 |     0 |   2364480 |  0.65 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1238 |     0 |    147780 |  0.84 |
| F7 Muxes                   |    67 |     0 |    591120 |  0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 52    |          Yes |         Set |            - |
| 15286 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  401 |     0 |      2160 | 18.56 |
|   RAMB36/FIFO*    |  399 |     0 |      2160 | 18.47 |
|     RAMB36E2 only |  399 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15286 |            Register |
| LUT4     |  7184 |                 CLB |
| LUT6     |  5599 |                 CLB |
| LUT2     |  4852 |                 CLB |
| LUT5     |  4210 |                 CLB |
| LUT3     |  3273 |                 CLB |
| RAMS32   |  2257 |                 CLB |
| CARRY8   |  1238 |                 CLB |
| LUT1     |   729 |                 CLB |
| RAMB36E2 |   399 |           Block Ram |
| SRL16E   |   134 |                 CLB |
| MUXF7    |    67 |                 CLB |
| FDSE     |    52 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:39 ; elapsed = 00:01:51 . Memory (MB): peak = 4381.590 ; gain = 1727.520 ; free physical = 59232 ; free virtual = 60856
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 16:07:00 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.407     -534.943                   3171                53255        0.071        0.000                      0                53255        1.155        0.000                       0                 18285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.407     -534.943                   3171                53255        0.071        0.000                      0                53255        1.155        0.000                       0                 18285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         3171  Failing Endpoints,  Worst Slack       -0.407ns,  Total Violation     -534.943ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.379ns (40.286%)  route 2.044ns (59.714%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.879     0.879 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=366, unplaced)       0.293     1.172    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
                         LUT2 (Prop_LUT2_I0_O)        0.089     1.261 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3906/O
                         net (fo=1, unplaced)         0.249     1.510    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3906_n_9
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.120     1.630 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2227/CO[7]
                         net (fo=1, unplaced)         0.005     1.635    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2227_n_9
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.067     1.702 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1493/O[1]
                         net (fo=4, unplaced)         0.161     1.863    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_22_U/Strassen_p_rect_packed_var_L5_2_ram_U/data88[9]
                         LUT6 (Prop_LUT6_I0_O)        0.032     1.895 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_22_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1615/O
                         net (fo=1, unplaced)         0.150     2.045    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_22_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1615_n_9
                         LUT6 (Prop_LUT6_I1_O)        0.032     2.077 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_22_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_740/O
                         net (fo=1, unplaced)         0.187     2.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_22_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_740_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.296 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_22_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_334/O
                         net (fo=1, unplaced)         0.187     2.483    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_110__1_0
                         LUT6 (Prop_LUT6_I1_O)        0.032     2.515 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_173__0/O
                         net (fo=1, unplaced)         0.187     2.702    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_173__0_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     2.734 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_110__1/O
                         net (fo=1, unplaced)         0.187     2.921    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/grp_Strassen_fu_394_p_dmemUL_data_address0[9]
                         LUT4 (Prop_LUT4_I3_O)        0.032     2.953 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_33__1/O
                         net (fo=1, unplaced)         0.187     3.140    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_33__1_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.172 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5__2/O
                         net (fo=6, unplaced)         0.251     3.423    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[9]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 -0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/Q
                         net (fo=2, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg_n_9_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[16]_i_1__1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_40_fu_637_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_13/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_13/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_13/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4381.590 ; gain = 0.000 ; free physical = 59232 ; free virtual = 60856
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.605 ; gain = 0.000 ; free physical = 59180 ; free virtual = 60837
[Sat Jan 25 16:07:15 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4413.605 ; gain = 32.016 ; free physical = 59207 ; free virtual = 60845
[Sat Jan 25 16:07:15 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1344.891 ; gain = 0.000 ; free physical = 59051 ; free virtual = 60685
INFO: [Netlist 29-17] Analyzing 3574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2740.922 ; gain = 0.000 ; free physical = 57673 ; free virtual = 59307
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2269 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2257 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:01:05 . Memory (MB): peak = 2740.922 ; gain = 1396.031 ; free physical = 57672 ; free virtual = 59306
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.922 ; gain = 0.000 ; free physical = 57646 ; free virtual = 59280
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2867.887 ; gain = 83.031 ; free physical = 57632 ; free virtual = 59266

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ea20c885

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2867.887 ; gain = 0.000 ; free physical = 57622 ; free virtual = 59256

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2228 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11fc7e340

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2920.883 ; gain = 24.012 ; free physical = 57669 ; free virtual = 59303
INFO: [Opt 31-389] Phase Retarget created 71 cells and removed 79 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 105624d80

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2920.883 ; gain = 24.012 ; free physical = 57669 ; free virtual = 59303
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 86ca152d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2920.883 ; gain = 24.012 ; free physical = 57668 ; free virtual = 59302
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 86ca152d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2920.883 ; gain = 24.012 ; free physical = 57668 ; free virtual = 59303
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 192b4dbd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2920.883 ; gain = 24.012 ; free physical = 57670 ; free virtual = 59304
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 192b4dbd8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.883 ; gain = 24.012 ; free physical = 57669 ; free virtual = 59303
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              71  |              79  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2920.883 ; gain = 0.000 ; free physical = 57670 ; free virtual = 59304
Ending Logic Optimization Task | Checksum: 192b4dbd8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.883 ; gain = 24.012 ; free physical = 57670 ; free virtual = 59304

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-552.570 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 403 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 806
Ending PowerOpt Patch Enables Task | Checksum: bd324e2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56580 ; free virtual = 58215
Ending Power Optimization Task | Checksum: bd324e2b

Time (s): cpu = 00:02:11 ; elapsed = 00:02:00 . Memory (MB): peak = 4771.859 ; gain = 1850.977 ; free physical = 56631 ; free virtual = 58265

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bd324e2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56631 ; free virtual = 58265

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56631 ; free virtual = 58265
Ending Netlist Obfuscation Task | Checksum: becac91b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56631 ; free virtual = 58265
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:16 . Memory (MB): peak = 4771.859 ; gain = 2030.938 ; free physical = 56631 ; free virtual = 58265
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56631 ; free virtual = 58266
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56542 ; free virtual = 58209
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56566 ; free virtual = 58214
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56565 ; free virtual = 58213
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56561 ; free virtual = 58205
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d6328c4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56563 ; free virtual = 58207
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56563 ; free virtual = 58207

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 41486301

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56521 ; free virtual = 58166

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 421c526c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56443 ; free virtual = 58088

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 421c526c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56446 ; free virtual = 58090
Phase 1 Placer Initialization | Checksum: 421c526c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56445 ; free virtual = 58089

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 114e8b95e

Time (s): cpu = 00:03:14 ; elapsed = 00:01:29 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56174 ; free virtual = 57818

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[21] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[26] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_26_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[24] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_24_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[31] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_31_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[4] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[14] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_14_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[27] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_27_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[12] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_12_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[11] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_11_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[29] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_29_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_8_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[3] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_3_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_4_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[16] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_16_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[17] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_17_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[1] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[6] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[8] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_8_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[19] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_19_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[0] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[9] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_9_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[16] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_16_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[18] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_18_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[15] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_15_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_6_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[22] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_22_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[2] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[30] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_30_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[5] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[25] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_25_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[27] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_27_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[23] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_23_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_10_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_1_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[25] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_25_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[20] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_20_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_3_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_2_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_1_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[13] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_13_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[10] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_10_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[31] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_31_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_6_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_12_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[29] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_29_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_9_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_14_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[31] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_31_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[7] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_7_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_7_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_8_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[20] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_20_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[17] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_17_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[19] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_19_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[20] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_20_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_2_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[24] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_11_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[17] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_17_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_13_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[26] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_26_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[28] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_28_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_13_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[19] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_19_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[27] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_27_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[30] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_30_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_11_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[21] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_21_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[18] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_18_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[17] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_17_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[21] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_21_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[28] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_28_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[28] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_28_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_14_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[15] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_15_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[24] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_24_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_8_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_10_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[15] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_15_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_12_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[23] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_23_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[29] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_29_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[24] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_24_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[26] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_26_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/p_dmemi_link_prev_d0[28] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_s_ram_U/ram_reg_0_28_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[26] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_26_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_12_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_14_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_7_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_11_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_5_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[23] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_23_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[30] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_30_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_9_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[23] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_23_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_d0[22] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_22_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[22] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_22_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_d0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_3_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_Strassen_fu_394_p_dmemi_data_d1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_34__0 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56132 ; free virtual = 57777

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c2e966f6

Time (s): cpu = 00:06:22 ; elapsed = 00:03:26 . Memory (MB): peak = 4771.859 ; gain = 0.000 ; free physical = 56131 ; free virtual = 57776
Phase 2 Global Placement | Checksum: 1804e93e4

Time (s): cpu = 00:06:36 ; elapsed = 00:03:32 . Memory (MB): peak = 4795.871 ; gain = 24.012 ; free physical = 56137 ; free virtual = 57781

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1804e93e4

Time (s): cpu = 00:06:37 ; elapsed = 00:03:32 . Memory (MB): peak = 4795.871 ; gain = 24.012 ; free physical = 56137 ; free virtual = 57781

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1215c10cd

Time (s): cpu = 00:06:52 ; elapsed = 00:03:39 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56091 ; free virtual = 57735

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15aaff5f3

Time (s): cpu = 00:06:53 ; elapsed = 00:03:40 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56088 ; free virtual = 57732

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: ff8cc72b

Time (s): cpu = 00:06:54 ; elapsed = 00:03:41 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56092 ; free virtual = 57737

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fef71e24

Time (s): cpu = 00:07:11 ; elapsed = 00:03:51 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56090 ; free virtual = 57735

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1b67435d7

Time (s): cpu = 00:07:17 ; elapsed = 00:03:56 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56047 ; free virtual = 57691

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 165fed5d8

Time (s): cpu = 00:07:19 ; elapsed = 00:03:57 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56049 ; free virtual = 57694

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 158e4f89a

Time (s): cpu = 00:07:22 ; elapsed = 00:04:00 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 55964 ; free virtual = 57609

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 917ba525

Time (s): cpu = 00:07:32 ; elapsed = 00:04:03 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56026 ; free virtual = 57671

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: a86bd127

Time (s): cpu = 00:07:35 ; elapsed = 00:04:06 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56101 ; free virtual = 57746

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 12dd24677

Time (s): cpu = 00:07:36 ; elapsed = 00:04:06 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56115 ; free virtual = 57760

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 1b5023e44

Time (s): cpu = 00:08:45 ; elapsed = 00:04:50 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56092 ; free virtual = 57736
Phase 3 Detail Placement | Checksum: 1b5023e44

Time (s): cpu = 00:08:45 ; elapsed = 00:04:50 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56092 ; free virtual = 57736

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d9948227

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d9948227

Time (s): cpu = 00:09:25 ; elapsed = 00:05:01 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56103 ; free virtual = 57748

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1d9948227

Time (s): cpu = 00:09:26 ; elapsed = 00:05:01 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56103 ; free virtual = 57748
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.342. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-2.342. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1efae5714

Time (s): cpu = 00:11:22 ; elapsed = 00:06:57 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56107 ; free virtual = 57751
Phase 4.1.1 Post Placement Optimization | Checksum: 1efae5714

Time (s): cpu = 00:11:22 ; elapsed = 00:06:57 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56112 ; free virtual = 57757
Phase 4.1 Post Commit Optimization | Checksum: 1efae5714

Time (s): cpu = 00:11:22 ; elapsed = 00:06:57 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56112 ; free virtual = 57757

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1efae5714

Time (s): cpu = 00:11:24 ; elapsed = 00:06:58 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56163 ; free virtual = 57808

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1efae5714

Time (s): cpu = 00:11:53 ; elapsed = 00:07:27 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56043 ; free virtual = 57688

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56043 ; free virtual = 57688
Phase 4.4 Final Placement Cleanup | Checksum: 19c34b61a

Time (s): cpu = 00:11:53 ; elapsed = 00:07:27 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56043 ; free virtual = 57688
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19c34b61a

Time (s): cpu = 00:11:54 ; elapsed = 00:07:28 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56043 ; free virtual = 57688
Ending Placer Task | Checksum: a949ab50

Time (s): cpu = 00:11:54 ; elapsed = 00:07:28 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56307 ; free virtual = 57952
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:04 ; elapsed = 00:07:36 . Memory (MB): peak = 4859.902 ; gain = 88.043 ; free physical = 56307 ; free virtual = 57952
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56307 ; free virtual = 57952
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56287 ; free virtual = 57947
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56236 ; free virtual = 57945
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56241 ; free virtual = 57953
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56187 ; free virtual = 57900
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56239 ; free virtual = 57952
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56215 ; free virtual = 57928

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.342 | TNS=-13020.923 |
Phase 1 Physical Synthesis Initialization | Checksum: d61801b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56168 ; free virtual = 57828
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.342 | TNS=-13020.923 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_6[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_address0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_prev_address0[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_address0[11]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_prev_address0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_prev_address0[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_2_0_i_3_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_address0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.342 | TNS=-12974.345 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56160 ; free virtual = 57820
Phase 2 Fanout Optimization | Checksum: 19979ea48

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56160 ; free virtual = 57820

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_1_0_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_348_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_348
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10_i_9_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_4[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_1_0_i_2__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606_reg[26]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_68_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_68
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_152_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_152
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_226_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_226
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_228_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_208
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[26]_i_3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[26]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_15.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606_reg[25]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[25]_i_2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[25]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_1[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_2_0_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_31.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ap_CS_fsm_reg[7]_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_mux_sel__62_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ap_CS_fsm_reg[46]_5.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_2_0_i_3__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ap_CS_fsm_reg[8]_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_mux_sel__62_i_6__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_mux_sel__62_i_9__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_mux_sel__62_i_9__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_i_9_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_11.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606_reg[29]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_p_dst_alloc_free_dm_fu_8733_p_dmemi_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_154__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_232__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_232__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_35.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_216__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[29]_i_2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[29]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_26.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_289__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_289__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_355__0_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_286__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_p_dst_alloc_free_dm_fu_8733_p_dmemi_link_prev_we0.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_143__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_358__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_358__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29_i_9_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_5[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_2_0_i_2__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_7.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/grp_p_dst_alloc_malloc_s_fu_425_p_dmemi_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_0_i_59__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_346__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_346__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/tmp_i_i_39_fu_358_p2.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_140__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_275__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_275__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20_i_10_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_6[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_3_0_i_2__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_234__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_234__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_238__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_238__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_34.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_217__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_3[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_18__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_2.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606_reg[23]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/grp_p_dst_alloc_free_dm_fu_451_p_dmemi_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_69__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_222__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_222__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_236__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_236__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_36.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_156__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[23]_i_2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[23]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_10.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_347_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_347
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31_i_9_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ap_CS_fsm_reg[46]_6.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_1_0_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_91
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_204__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_32.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_108
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/grp_p_dst_alloc_free_dm_fu_451_p_dmemi_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_61__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_144__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_242_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_242
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_288__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_288__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_357__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_357__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_address0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_15
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_28.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606_reg[1]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_20.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ap_CS_fsm_reg[7]_10.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_mux_sel__30_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/grp_MatrixMultiply_fu_8662_p_dmemi_link_prev_address0[15].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_mux_sel__30_i_21
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_Strassen_fu_394_p_dmemi_link_next_address0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_59
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_p_dst_alloc_free_dm_fu_8733_p_dmemi_link_next_address0[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_137__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_197__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_197__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ap_CS_fsm_reg[8]_10.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_mux_sel__30_i_15
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16_i_10_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_220__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_220__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_235_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_235
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_37.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_155__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[1]_i_3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[1]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_27.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_344__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_344__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_273__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_273__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_353__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_353__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_386__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_386__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_10_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2_i_10
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7_i_9_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_mux_sel__30_i_20__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_mux_sel__30_i_20__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_359__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_359__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_24.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_117
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_3.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606_reg[20]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_16.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_279
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_252_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_252
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_352_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_352
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_225__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_225__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_227_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_227
INFO: [Physopt 32-661] Optimized 59 nets.  Re-placed 59 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 59 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 59 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-12956.799 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56159 ; free virtual = 57819
Phase 3 Placement Based Optimization | Checksum: 1e00ee039

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56160 ; free virtual = 57820

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 41 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_348_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_226_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_15 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_223__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_24 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_349_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_347_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_224__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_11 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_358__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_289__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_358__0_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_355__0_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_354__0_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_238__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_354__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_225__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_387__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_351_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_235_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_344__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_273__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_24 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_356__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_287__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_356__0_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_343__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_352_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_237__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_355__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_272__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_386__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_31 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_353__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_229_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_32 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_357__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_32 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_288__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_359__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_346__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_275__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_345__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_274__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_227_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_236__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_228_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_230__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 5 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_226_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_358__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_29 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_355__0_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_353__0_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_273__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_344__0_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_289__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-77] Pass 3. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_355__0_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_353__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_288__0_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_345__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_358__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_289__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 4. Identified 8 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_356__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_31 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_287__0_n_9 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_287__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_386__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_288__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_358__0_n_9_repN. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_29 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_289__0_n_9_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 25 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 25 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56133 ; free virtual = 57793
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.305 | TNS=-12952.537 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56133 ; free virtual = 57793
Phase 4 Rewire | Checksum: 15ab11457

Time (s): cpu = 00:02:01 ; elapsed = 00:01:27 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56133 ; free virtual = 57793

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 96 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_28. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_24. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/grp_p_dst_alloc_malloc_s_fu_425_p_dmemi_link_next_we0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_21. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_8. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_29. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_68_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_11. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_15. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/grp_p_dst_alloc_free_dm_fu_451_p_dmemi_link_next_we0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_20. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ap_CS_fsm_reg[7]_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_15. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_18. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_10. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_30. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_32. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_25. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_24. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_282_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_4. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_224__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_12. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_8. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/p_dmemi_data_address0[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_20. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_205__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_27. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_344__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_9. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_10. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_354__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_2. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_18. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_31. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ap_CS_fsm_reg[7]_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_13. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_30. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_32. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/p_dmemi_data_address0[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_355__0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_281_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_343__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_17. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_19. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/prev_1_reg_692_reg[15]_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/grp_p_dst_alloc_malloc_s_fu_425_p_dmemi_link_prev_we0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/tmp_i_i_39_fu_358_p2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_31. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_14. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_1. Replicated 4 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__1_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_203__1 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_7. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_359__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_prev_address0[2]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[7]_0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_Strassen_fu_394_p_dmemi_link_prev_address0[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_29. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_21. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_346__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/grp_p_dst_alloc_free_dm_fu_451_p_dmemi_link_prev_we0. Net driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_61__1_rewire_rewire_rewire was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_290__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_386__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ap_CS_fsm_reg[7]_2. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_288__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_22. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_223__1_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_prev_address0[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_284_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_2. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_283_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_7. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_11. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_13. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_14. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_26. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_33. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/prev_1_reg_692_reg[16]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_19. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_23. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_22. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_26. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_356__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_289__0_n_9_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 74 nets. Created 156 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 74 nets or cells. Created 156 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.278 | TNS=-12675.579 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56130 ; free virtual = 57790
Phase 5 Critical Cell Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:19 ; elapsed = 00:04:23 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56130 ; free virtual = 57790

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:19 ; elapsed = 00:04:23 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56129 ; free virtual = 57789

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:19 ; elapsed = 00:04:23 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56129 ; free virtual = 57790

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:20 ; elapsed = 00:04:23 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56129 ; free virtual = 57790

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:20 ; elapsed = 00:04:23 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56129 ; free virtual = 57790

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 48 nets.  Swapped 1044 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 48 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1044 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.250 | TNS=-12567.425 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56162 ; free virtual = 57823
Phase 10 Critical Pin Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:28 ; elapsed = 00:04:40 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56162 ; free virtual = 57823

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:28 ; elapsed = 00:04:41 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56162 ; free virtual = 57823

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 99eff797

Time (s): cpu = 00:07:29 ; elapsed = 00:04:41 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56160 ; free virtual = 57821
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56162 ; free virtual = 57822
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.250 | TNS=-12567.425 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         46.578  |            4  |              0  |                     3  |           0  |           1  |  00:00:22  |
|  Placement Based    |          0.012  |         17.546  |            0  |              0  |                    59  |           0  |           1  |  00:00:46  |
|  Rewire             |          0.025  |          4.262  |            6  |              0  |                    25  |           0  |           1  |  00:00:08  |
|  Critical Cell      |          0.027  |        276.958  |          156  |              0  |                    74  |           0  |           1  |  00:02:55  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.028  |        108.153  |            0  |              0  |                    48  |           0  |           1  |  00:00:17  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.092  |        453.498  |          166  |              0  |                   209  |           0  |          11  |  00:04:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56162 ; free virtual = 57822
Ending Physical Synthesis Task | Checksum: 125ae2e90

Time (s): cpu = 00:07:29 ; elapsed = 00:04:41 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56162 ; free virtual = 57823
INFO: [Common 17-83] Releasing license: Implementation
594 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:59 ; elapsed = 00:04:49 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56260 ; free virtual = 57921
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56260 ; free virtual = 57921
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56241 ; free virtual = 57916
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56193 ; free virtual = 57915
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4859.902 ; gain = 0.000 ; free physical = 56237 ; free virtual = 57919
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9d1ac0f2 ConstDB: 0 ShapeSum: 79951fde RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10c6b48ea

Time (s): cpu = 00:03:48 ; elapsed = 00:02:40 . Memory (MB): peak = 5737.312 ; gain = 877.410 ; free physical = 55656 ; free virtual = 57331
Post Restoration Checksum: NetGraph: f267b800 NumContArr: 1a0390ea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10c6b48ea

Time (s): cpu = 00:03:49 ; elapsed = 00:02:41 . Memory (MB): peak = 5737.312 ; gain = 877.410 ; free physical = 55658 ; free virtual = 57333

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10c6b48ea

Time (s): cpu = 00:03:50 ; elapsed = 00:02:41 . Memory (MB): peak = 5737.312 ; gain = 877.410 ; free physical = 55522 ; free virtual = 57197

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10c6b48ea

Time (s): cpu = 00:03:50 ; elapsed = 00:02:41 . Memory (MB): peak = 5737.312 ; gain = 877.410 ; free physical = 55521 ; free virtual = 57196

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 10c6b48ea

Time (s): cpu = 00:03:56 ; elapsed = 00:02:48 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55504 ; free virtual = 57179

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1a023d48e

Time (s): cpu = 00:04:27 ; elapsed = 00:02:57 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55502 ; free virtual = 57177
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.108 | TNS=-10982.946| WHS=0.000  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19b4670df

Time (s): cpu = 00:04:43 ; elapsed = 00:03:03 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55489 ; free virtual = 57164

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b433fee9

Time (s): cpu = 00:08:05 ; elapsed = 00:04:45 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55416 ; free virtual = 57091

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5450
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.798 | TNS=-17315.240| WHS=0.022  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 22796ce74

Time (s): cpu = 00:10:09 ; elapsed = 00:05:43 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55427 ; free virtual = 57102

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.625 | TNS=-17267.307| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a108a43b

Time (s): cpu = 00:10:27 ; elapsed = 00:06:00 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55433 ; free virtual = 57108

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.561 | TNS=-17246.418| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e6c83302

Time (s): cpu = 00:10:42 ; elapsed = 00:06:15 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55410 ; free virtual = 57085

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.495 | TNS=-17101.225| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 225dc1d17

Time (s): cpu = 00:11:04 ; elapsed = 00:06:38 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55428 ; free virtual = 57103

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.487 | TNS=-17057.498| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1bde00e23

Time (s): cpu = 00:11:19 ; elapsed = 00:06:53 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55424 ; free virtual = 57099

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.496 | TNS=-17038.762| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 16a89ff75

Time (s): cpu = 00:11:23 ; elapsed = 00:06:56 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55434 ; free virtual = 57110
Phase 4 Rip-up And Reroute | Checksum: 16a89ff75

Time (s): cpu = 00:11:23 ; elapsed = 00:06:57 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55435 ; free virtual = 57110

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1153b2a5a

Time (s): cpu = 00:11:35 ; elapsed = 00:07:01 . Memory (MB): peak = 5846.191 ; gain = 986.289 ; free physical = 55437 ; free virtual = 57112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.487 | TNS=-17057.498| WHS=0.022  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10bb82638

Time (s): cpu = 00:12:08 ; elapsed = 00:07:07 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55385 ; free virtual = 57060

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10bb82638

Time (s): cpu = 00:12:08 ; elapsed = 00:07:07 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55385 ; free virtual = 57060
Phase 5 Delay and Skew Optimization | Checksum: 10bb82638

Time (s): cpu = 00:12:08 ; elapsed = 00:07:07 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55384 ; free virtual = 57059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16ad44bcb

Time (s): cpu = 00:12:17 ; elapsed = 00:07:11 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55394 ; free virtual = 57069
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.487 | TNS=-16891.109| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ad44bcb

Time (s): cpu = 00:12:17 ; elapsed = 00:07:11 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55393 ; free virtual = 57068
Phase 6 Post Hold Fix | Checksum: 16ad44bcb

Time (s): cpu = 00:12:18 ; elapsed = 00:07:12 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55393 ; free virtual = 57069

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.976443 %
  Global Horizontal Routing Utilization  = 0.920001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.892%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.3033%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.4615%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: eb5ca09b

Time (s): cpu = 00:12:22 ; elapsed = 00:07:14 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55379 ; free virtual = 57054

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eb5ca09b

Time (s): cpu = 00:12:23 ; elapsed = 00:07:14 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55379 ; free virtual = 57054

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eb5ca09b

Time (s): cpu = 00:12:26 ; elapsed = 00:07:18 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55377 ; free virtual = 57052

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.487 | TNS=-16891.109| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: eb5ca09b

Time (s): cpu = 00:12:27 ; elapsed = 00:07:18 . Memory (MB): peak = 5914.191 ; gain = 1054.289 ; free physical = 55391 ; free virtual = 57066
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.9e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.450 | TNS=-16344.966 | WHS=0.029 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: eb5ca09b

Time (s): cpu = 00:13:20 ; elapsed = 00:07:49 . Memory (MB): peak = 6621.191 ; gain = 1761.289 ; free physical = 55295 ; free virtual = 56970
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.450 | TNS=-16344.966 | WHS=0.029 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25_n_108.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[46]_0[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.450 | TNS=-16344.966 | WHS=0.029 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 7725ce76

Time (s): cpu = 00:13:35 ; elapsed = 00:07:57 . Memory (MB): peak = 6772.402 ; gain = 1912.500 ; free physical = 55278 ; free virtual = 56953
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6772.402 ; gain = 0.000 ; free physical = 55277 ; free virtual = 56952
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.450 | TNS=-16344.966 | WHS=0.029 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: b68140ff

Time (s): cpu = 00:13:36 ; elapsed = 00:07:58 . Memory (MB): peak = 6772.402 ; gain = 1912.500 ; free physical = 55344 ; free virtual = 57019
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:36 ; elapsed = 00:07:58 . Memory (MB): peak = 6772.402 ; gain = 1912.500 ; free physical = 55601 ; free virtual = 57276
INFO: [Common 17-83] Releasing license: Implementation
623 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:52 ; elapsed = 00:08:09 . Memory (MB): peak = 6772.402 ; gain = 1912.500 ; free physical = 55601 ; free virtual = 57276
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6772.402 ; gain = 0.000 ; free physical = 55600 ; free virtual = 57276
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6772.402 ; gain = 0.000 ; free physical = 55584 ; free virtual = 57274
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 6772.402 ; gain = 0.000 ; free physical = 55518 ; free virtual = 57275
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 6772.402 ; gain = 0.000 ; free physical = 55509 ; free virtual = 57278
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6860.445 ; gain = 88.043 ; free physical = 55580 ; free virtual = 57275
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 6860.445 ; gain = 0.000 ; free physical = 55443 ; free virtual = 57140
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
635 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 6860.445 ; gain = 0.000 ; free physical = 55391 ; free virtual = 57098
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6860.445 ; gain = 0.000 ; free physical = 55383 ; free virtual = 57090
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 16:33:27 2020...
[Sat Jan 25 16:33:32 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:26:17 . Memory (MB): peak = 4413.605 ; gain = 0.000 ; free physical = 59139 ; free virtual = 60847
INFO: [Netlist 29-17] Analyzing 3510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.574 ; gain = 48.961 ; free physical = 58742 ; free virtual = 60449
Restored from archive | CPU: 3.380000 secs | Memory: 59.199539 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.574 ; gain = 48.961 ; free physical = 58741 ; free virtual = 60449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4525.574 ; gain = 0.000 ; free physical = 58747 ; free virtual = 60454
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2269 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2257 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 4525.574 ; gain = 111.969 ; free physical = 58747 ; free virtual = 60454
Running report: report_route_status -file ./report/process_top_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4638.539 ; gain = 112.965 ; free physical = 58696 ; free virtual = 60404
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       62571 :
       # of nets not needing routing.......... :       26175 :
           # of internally routed nets........ :       24432 :
           # of nets with no loads............ :        1576 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       36396 :
           # of fully routed nets............. :       36396 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 4638.539 ; gain = 0.000 ; free physical = 58655 ; free virtual = 60362
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 16:34:05 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.430ns (26.659%)  route 3.934ns (73.341%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.094     3.597    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X52Y203        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     3.644 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_1_0_i_2/O
                         net (fo=128, routed)         1.720     5.364    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_31_1[0]
    RAMB36_X5Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X5Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.429ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_13/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.430ns (26.764%)  route 3.913ns (73.236%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.096     3.599    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X51Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.047     3.646 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_2_0_i_2/O
                         net (fo=128, routed)         1.697     5.343    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_31_1[0]
    RAMB36_X5Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X5Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_13/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y57         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_13
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                 -2.429    

Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_29/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.430ns (26.900%)  route 3.886ns (73.100%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.094     3.597    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X52Y203        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     3.644 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_1_0_i_2/O
                         net (fo=128, routed)         1.672     5.316    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_31_1[0]
    RAMB36_X7Y47         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_29/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X7Y47         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X7Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_29
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 -2.402    

Slack (VIOLATED) :        -2.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_17/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.430ns (27.017%)  route 3.863ns (72.983%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.096     3.599    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X51Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.047     3.646 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_2_0_i_2/O
                         net (fo=128, routed)         1.647     5.293    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_31_1[0]
    RAMB36_X6Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_17/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X6Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_17/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_17
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 -2.379    

Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_12/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.430ns (27.078%)  route 3.851ns (72.922%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.096     3.599    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X51Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.047     3.646 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_2_0_i_2/O
                         net (fo=128, routed)         1.635     5.281    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_31_1[0]
    RAMB36_X6Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_12/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X6Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_12/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_12
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                 -2.367    

Slack (VIOLATED) :        -2.362ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 1.430ns (27.104%)  route 3.846ns (72.896%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.093     3.596    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X52Y203        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     3.643 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_18/O
                         net (fo=128, routed)         1.633     5.276    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31_1[0]
    RAMB36_X5Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X5Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y58         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                 -2.362    

Slack (VIOLATED) :        -2.341ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 1.383ns (26.159%)  route 3.904ns (73.842%))
  Logic Levels:           6  (LUT3=3 LUT5=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X6Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/DOUTADOUT[0]
                         net (fo=1, routed)           0.781     1.687    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5_n_108
    SLICE_X64Y152        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.719 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_243/O
                         net (fo=2, routed)           0.095     1.814    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_243_n_9
    SLICE_X64Y152        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.082     1.896 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_108/O
                         net (fo=13, routed)          0.851     2.747    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/p_dmemi_link_next_q0[5]
    SLICE_X54Y188        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.047     2.794 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_0_i_247__0/O
                         net (fo=1, routed)           0.046     2.840    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_0_i_247__0_n_9
    SLICE_X54Y188        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.114     2.954 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_0_i_111__1/O
                         net (fo=2, routed)           0.300     3.254    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_p_dst_alloc_malloc_s_fu_425_p_dmemi_link_prev_address0[2]
    SLICE_X54Y200        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.114     3.368 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_42/O
                         net (fo=1, routed)           0.395     3.763    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_6
    SLICE_X54Y241        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     3.851 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_11__1_replica/O
                         net (fo=18, routed)          1.436     5.287    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_prev_address0[5]_repN_alias
    RAMB36_X5Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X5Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                 -2.341    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.430ns (27.228%)  route 3.822ns (72.772%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.093     3.596    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X52Y203        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     3.643 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_18/O
                         net (fo=128, routed)         1.609     5.252    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31_1[0]
    RAMB36_X6Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X6Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y57         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.383ns (26.178%)  route 3.900ns (73.822%))
  Logic Levels:           6  (LUT3=3 LUT5=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X6Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/DOUTADOUT[0]
                         net (fo=1, routed)           0.781     1.687    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5_n_108
    SLICE_X64Y152        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.719 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_243/O
                         net (fo=2, routed)           0.095     1.814    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_243_n_9
    SLICE_X64Y152        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.082     1.896 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_108/O
                         net (fo=13, routed)          0.851     2.747    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/p_dmemi_link_next_q0[5]
    SLICE_X54Y188        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.047     2.794 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_0_i_247__0/O
                         net (fo=1, routed)           0.046     2.840    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_0_i_247__0_n_9
    SLICE_X54Y188        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.114     2.954 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_0_i_111__1/O
                         net (fo=2, routed)           0.300     3.254    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_p_dst_alloc_malloc_s_fu_425_p_dmemi_link_prev_address0[2]
    SLICE_X54Y200        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.114     3.368 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_42/O
                         net (fo=1, routed)           0.395     3.763    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_6
    SLICE_X54Y241        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     3.851 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_11__1_replica/O
                         net (fo=18, routed)          1.432     5.283    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/p_dmemi_link_prev_address0[5]_repN_alias
    RAMB36_X5Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X5Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y58         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 -2.337    

Slack (VIOLATED) :        -2.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.360ns (25.920%)  route 3.887ns (74.080%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 f  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15/DOUTADOUT[0]
                         net (fo=1, routed)           0.775     1.681    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_n_108
    SLICE_X54Y226        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     1.712 f  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[15]_i_2/O
                         net (fo=3, routed)           0.094     1.806    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606[15]_i_2_n_9
    SLICE_X54Y224        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     1.887 f  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/request_assign_reg_606_reg[15]_i_1_replica/O
                         net (fo=1, routed)           0.321     2.208    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_mux_sel__30_19_repN_alias
    SLICE_X55Y224        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     2.290 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_mux_sel__62_i_8__1/O
                         net (fo=1, routed)           0.649     2.939    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_mux_sel__62_i_8__1_n_9
    SLICE_X54Y186        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     2.970 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_mux_sel__62_i_5__1/O
                         net (fo=2, routed)           0.149     3.119    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_p_dst_alloc_free_dm_fu_8733_p_dmemi_link_next_address0[15]
    SLICE_X53Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.047     3.166 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_mux_sel__62_i_3/O
                         net (fo=8, routed)           0.198     3.364    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/prev_1_reg_692_reg[15]_0
    SLICE_X52Y191        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.047     3.411 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_2_0_i_3/O
                         net (fo=1, routed)           0.162     3.573    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_2_31_0
    SLICE_X52Y193        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.135     3.708 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_2_0_i_2__0/O
                         net (fo=128, routed)         1.539     5.247    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_31_1[0]
    RAMB36_X6Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X6Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2_5
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 -2.333    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 16:34:08 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 21515 |     0 |   1182240 |  1.82 |
|   LUT as Logic             | 20309 |     0 |   1182240 |  1.72 |
|   LUT as Memory            |  1206 |     0 |    591840 |  0.20 |
|     LUT as Distributed RAM |  1132 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 15338 |     0 |   2364480 |  0.65 |
|   Register as Flip Flop    | 15338 |     0 |   2364480 |  0.65 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1238 |     0 |    147780 |  0.84 |
| F7 Muxes                   |     3 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 52    |          Yes |         Set |            - |
| 15286 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5349 |     0 |    147780 |  3.62 |
|   CLBL                                     |  2723 |     0 |           |       |
|   CLBM                                     |  2626 |     0 |           |       |
| LUT as Logic                               | 20309 |     0 |   1182240 |  1.72 |
|   using O5 output only                     |   101 |       |           |       |
|   using O6 output only                     | 14448 |       |           |       |
|   using O5 and O6                          |  5760 |       |           |       |
| LUT as Memory                              |  1206 |     0 |    591840 |  0.20 |
|   LUT as Distributed RAM                   |  1132 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     7 |       |           |       |
|     using O5 and O6                        |  1125 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 15338 |     0 |   2364480 |  0.65 |
|   Register driven from within the CLB      |  7378 |       |           |       |
|   Register driven from outside the CLB     |  7960 |       |           |       |
|     LUT in front of the register is unused |  4944 |       |           |       |
|     LUT in front of the register is used   |  3016 |       |           |       |
| Unique Control Sets                        |   615 |       |    295560 |  0.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  401 |     0 |      2160 | 18.56 |
|   RAMB36/FIFO*    |  399 |     0 |      2160 | 18.47 |
|     RAMB36E2 only |  399 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15286 |            Register |
| LUT4     |  7170 |                 CLB |
| LUT6     |  5618 |                 CLB |
| LUT2     |  4854 |                 CLB |
| LUT5     |  4215 |                 CLB |
| LUT3     |  3491 |                 CLB |
| RAMS32   |  2257 |                 CLB |
| CARRY8   |  1238 |                 CLB |
| LUT1     |   721 |                 CLB |
| RAMB36E2 |   399 |           Block Ram |
| SRL16E   |   134 |                 CLB |
| FDSE     |    52 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
| MUXF7    |     3 |                 CLB |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  5349 |    0 |    0 |  10.86 |   0.00 |   0.00 |
|   CLBL                     |  2723 |    0 |    0 |  11.07 |   0.00 |   0.00 |
|   CLBM                     |  2626 |    0 |    0 |  10.65 |   0.00 |   0.00 |
| CLB LUTs                   | 21515 |    0 |    0 |   5.46 |   0.00 |   0.00 |
|   LUT as Logic             | 20309 |    0 |    0 |   5.15 |   0.00 |   0.00 |
|   LUT as Memory            |  1206 |    0 |    0 |   0.61 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  1132 |    0 |    0 |   0.57 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 15338 |    0 |    0 |   1.95 |   0.00 |   0.00 |
| CARRY8                     |  1238 |    0 |    0 |   2.51 |   0.00 |   0.00 |
| F7 Muxes                   |     3 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   401 |    0 |    0 |  55.69 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   399 |    0 |    0 |  55.42 |   0.00 |   0.00 |
|   RAMB18                   |     4 |    0 |    0 |   0.28 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   615 |    0 |    0 |   0.62 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 16:34:09 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.450   -16344.966                  13797                53251        0.029        0.000                      0                53251        1.155        0.000                       0                 18285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.450   -16344.966                  13797                53251        0.029        0.000                      0                53251        1.155        0.000                       0                 18285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        13797  Failing Endpoints,  Worst Slack       -2.450ns,  Total Violation   -16344.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.430ns (26.659%)  route 3.934ns (73.341%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           0.744     1.650    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3_13_n_108
    SLICE_X57Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.681 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168/O
                         net (fo=3, routed)           0.085     1.766    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_168_n_9
    SLICE_X56Y156        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.813 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_69_replica/O
                         net (fo=1, routed)           0.713     2.526    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_mux_sel__30_5_repN
    SLICE_X47Y173        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.615 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350/O
                         net (fo=1, routed)           0.094     2.709    bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_350_n_9
    SLICE_X47Y175        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.114     2.823 r  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_277_rewire_rewire/O
                         net (fo=2, routed)           0.441     3.264    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_15_0_0_i_10_0
    SLICE_X51Y203        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.115     3.379 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141/O
                         net (fo=1, routed)           0.043     3.422    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_141_n_9
    SLICE_X51Y203        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.503 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60/O
                         net (fo=4, routed)           0.094     3.597    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_60_n_9
    SLICE_X52Y203        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     3.644 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_1_0_i_2/O
                         net (fo=128, routed)         1.720     5.364    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_31_1[0]
    RAMB36_X5Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ap_clk
    RAMB36_X5Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1_25
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 -2.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_clk
    SLICE_X96Y157        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211_reg[31]/Q
                         net (fo=3, routed)           0.037     0.076    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211[31]
    SLICE_X96Y157        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18339, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_clk
    SLICE_X96Y157        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211_reg[32]/C
                         clock pessimism              0.000     0.000    
    SLICE_X96Y157        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/size_i_reg_211_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X8Y16  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_13/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X8Y16  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_13/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X8Y16  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_13/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-2.450355, worst hold slack (WHS)=0.029000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-2.450355) is less than 0
HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (399 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 21515 15338 12 802 0 74 5349 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 16:34:09 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           5349
LUT:          21515
FF:           15338
DSP:             12
BRAM:           802
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.707
CP achieved post-implementation:    5.750
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 16:34:09 2020...
INFO: [HLS 200-112] Total elapsed time: 2729.88 seconds; peak allocated memory: 578.196 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 16:34:11 2020...
