# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \src "dut.sv:1.1-12.10"
module \ndffnr
  wire $0\q[0:0]
  attribute \src "dut.sv:8.12-8.16"
  wire $logic_not$dut.sv:8.12-8.16$1_Y
  attribute \src "dut.sv:1.25-1.28"
  wire input 2 \clk
  attribute \src "dut.sv:1.35-1.38"
  wire input 4 \clr
  attribute \src "dut.sv:1.22-1.23"
  wire input 1 \d
  attribute \src "dut.sv:1.30-1.33"
  wire input 3 \pre
  attribute \src "dut.sv:1.51-1.52"
  wire output 5 \q
  attribute \src "dut.sv:8.12-8.16"
  cell $logic_not $logic_not$dut.sv:8.12-8.16$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clr
    connect \Y $logic_not$dut.sv:8.12-8.16$1_Y
  end
  attribute \src "dut.sv:3.5-5.8"
  process $proc$dut.sv:3$1
    sync always
    sync init
      update \q 1'0
  end
  attribute \always_ff 1
  attribute \src "dut.sv:7.5-11.16"
  process $proc$dut.sv:7$1
    assign $0\q[0:0] \q
    attribute \src "dut.sv:32.9-36.12"
    switch $logic_not$dut.sv:8.12-8.16$1_Y
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:34.13-34.17"
      case 
        assign $0\q[0:0] \d
    end
    sync negedge \clk
      update \q $0\q[0:0]
  end
end
