#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun 28 23:17:37 2025
# Process ID: 1098029
# Current directory: /home/kmccourt/unit_profiler/scripts
# Command line: vivado -mode batch -source operator.tcl
# Log file: /home/kmccourt/unit_profiler/scripts/vivado.log
# Journal file: /home/kmccourt/unit_profiler/scripts/vivado.jou
# Running On: ee-tik-dynamo-eda1, OS: Linux, CPU Frequency: 3599.998 MHz, CPU Physical cores: 32, Host memory: 624283 MB
#-----------------------------------------------------------
source operator.tcl
# set unit_name $env(UNIT_NAME)
# set clock_period $env(CLOCK_PERIOD)
# set unit_dir $env(UNIT_DIR)
# set report_dir $env(REPORT_DIR)
# set dir_name [file tail $unit_dir]
# puts "Processing directory: $dir_name"
Processing directory: FloatingPointSubtractor_32_300_noIO
# if {[regexp {FloatingPoint([A-Za-z]+)_([0-9]+)_([0-9]+)_([A-Za-z]+)} $dir_name -> operator bitwidth frequency converters]} {
#     puts "Extracted info:"
#     puts "  Operator: $operator"
#     puts "  Bitwidth: $bitwidth"
#     puts "  Frequency: ${frequency}MHz"
#     puts "  Converters: $converters"
# } else {
#     puts "ERROR: Could not parse directory name format: $dir_name"
#     exit 1
# }
Extracted info:
  Operator: Subtractor
  Bitwidth: 32
  Frequency: 300MHz
  Converters: noIO
# file mkdir $report_dir/utilization
# file mkdir $report_dir/timing
# puts "Top module: $unit_name"
Top module: fsub_op
# puts "Clock period: $clock_period ns"
Clock period: 3.33333333333333333333 ns
# puts "Reading dependency files from ./dependencies directory..."
Reading dependency files from ./dependencies directory...
# set dependency_dir "../dependencies"
# if {[file exists $dependency_dir]} {
#     set dependency_files [glob -nocomplain "$dependency_dir/*.vhd"]
#     if {[llength $dependency_files] > 0} {
#         puts "Found [llength $dependency_files] dependency files"
#         foreach dep_file $dependency_files {
#             puts "Reading dependency file: $dep_file"
#             read_vhdl -vhdl2008 $dep_file
#         }
#     } else {
#         puts "WARNING: No dependency files found in $dependency_dir"
#     }
# } else {
#     puts "WARNING: Dependencies directory not found: $dependency_dir"
# }
Found 13 dependency files
Reading dependency file: ../dependencies/delay_buffer.vhd
Reading dependency file: ../dependencies/eager_fork_register_block.vhd
Reading dependency file: ../dependencies/flopoco_ip_cores.vhd
Reading dependency file: ../dependencies/join.vhd
Reading dependency file: ../dependencies/logic.vhd
Reading dependency file: ../dependencies/mc_support.vhd
Reading dependency file: ../dependencies/mem_to_bram.vhd
Reading dependency file: ../dependencies/sharing_support.vhd
Reading dependency file: ../dependencies/types.vhd
Reading dependency file: ../dependencies/elastic_fifo_inner.vhd
Reading dependency file: ../dependencies/merge_notehb.vhd
Reading dependency file: ../dependencies/oehb.vhd
Reading dependency file: ../dependencies/flipmsb.vhd
# puts "Reading VHDL files from: $unit_dir"
Reading VHDL files from: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointSubtractor_32_300_noIO
# set vhdl_files [list]
# lappend vhdl_files "$unit_dir/operator.vhd"
# lappend vhdl_files "$unit_dir/wrapper.vhd"
# puts "VHDL files to process: $vhdl_files"
VHDL files to process: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointSubtractor_32_300_noIO/wrapper.vhd
# foreach vhdl_file $vhdl_files {
#     puts "Reading VHDL file: $vhdl_file"
#     read_vhdl -vhdl2008 $vhdl_file
# }
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointSubtractor_32_300_noIO/wrapper.vhd
# puts "Synthesizing design with top module: $unit_name"
Synthesizing design with top module: fsub_op
# synth_design -top $unit_name -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top fsub_op -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1098414
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.547 ; gain = 416.598 ; free physical = 275233 ; free virtual = 544428
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fsub_op' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module '\join ' [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'FlipMSB' [/home/kmccourt/unit_profiler/dependencies/flipmsb.vhd:18]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FlipMSB' (0#1) [/home/kmccourt/unit_profiler/dependencies/flipmsb.vhd:18]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointSubtractor' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:302]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq300_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq300_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:461]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq300_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq300_uid4' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq300_uid6' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:99' bound to instance 'fracAdder' of component 'IntAdder_27_Freq300_uid6' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:474]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq300_uid6' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq300_uid6' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:107]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq300_uid8' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:160' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq300_uid8' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:484]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq300_uid8' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq300_uid8' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:167]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq300_uid11' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:237' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq300_uid11' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:500]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq300_uid11' [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq300_uid11' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointSubtractor' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'fsub_op' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2103.484 ; gain = 503.535 ; free physical = 274377 ; free virtual = 543574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2118.328 ; gain = 518.379 ; free physical = 274742 ; free virtual = 543938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.332 ; gain = 526.383 ; free physical = 275376 ; free virtual = 544572
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_c2_reg' and it is trimmed from '26' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_c2_reg' and it is trimmed from '26' to '2' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level5_c1_reg' and it is trimmed from '26' to '16' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_c2_reg' and it is trimmed from '5' to '2' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2135.238 ; gain = 535.289 ; free physical = 275309 ; free virtual = 544507
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 5     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/LZCAndShifter/level1_c5_reg' and it is trimmed from '28' to '27' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointSubtractor_32_300_noIO/operator.vhd:190]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 273897 ; free virtual = 543113
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274321 ; free virtual = 543538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 273557 ; free virtual = 542773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274826 ; free virtual = 544011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274796 ; free virtual = 543981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274602 ; free virtual = 543787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274621 ; free virtual = 543806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274501 ; free virtual = 543686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274466 ; free virtual = 543651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fsub_op     | operator/fracAdder/X_1_c3_reg[24] | 3      | 23    | NO           | NO                 | YES               | 23     | 0       | 
|fsub_op     | operator/extendedExpInc_c5_reg[8] | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|fsub_op     | operator/signR_c5_reg             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fsub_op     | operator/excRt_c5_reg[1]          | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |     5|
|3     |LUT2   |    57|
|4     |LUT3   |   153|
|5     |LUT4   |    56|
|6     |LUT5   |    70|
|7     |LUT6   |   161|
|8     |SRL16E |    35|
|9     |FDRE   |   253|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------------------------+------+
|      |Instance                  |Module                                      |Cells |
+------+--------------------------+--------------------------------------------+------+
|1     |top                       |                                            |   816|
|2     |  buff                    |delay_buffer                                |     6|
|3     |  oehb                    |oehb_dataless                               |     5|
|4     |  operator                |FloatingPointSubtractor                     |   805|
|5     |    LZCAndShifter         |Normalizer_Z_28_28_28_Freq300_uid8          |   168|
|6     |    RightShifterComponent |RightShifterSticky24_by_max_26_Freq300_uid4 |   230|
|7     |    fracAdder             |IntAdder_27_Freq300_uid6                    |   203|
+------+--------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274490 ; free virtual = 543675
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.582 ; gain = 779.633 ; free physical = 274596 ; free virtual = 543781
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2379.590 ; gain = 779.633 ; free physical = 274672 ; free virtual = 543857
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2383.770 ; gain = 0.000 ; free physical = 274839 ; free virtual = 544023
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.730 ; gain = 0.000 ; free physical = 275343 ; free virtual = 544537
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4b8ac803
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2439.766 ; gain = 845.840 ; free physical = 275344 ; free virtual = 544538
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1593.380; main = 1287.345; forked = 311.981
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4033.219; main = 2439.734; forked = 1653.633
# puts "Creating clock constraint with period: $clock_period ns"
Creating clock constraint with period: 3.33333333333333333333 ns
# create_clock -name clk -period $clock_period [get_ports clk]
WARNING: [Vivado 12-2489] -period contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond
# puts "Setting clock source properties"
Setting clock source properties
# set_property HD.CLK_SRC BUFGCTRL_X0Y0 [get_ports clk]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC. 
# puts "Running optimization..."
Running optimization...
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2503.762 ; gain = 63.996 ; free physical = 275405 ; free virtual = 544599

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6a35c2e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2790.777 ; gain = 287.016 ; free physical = 273988 ; free virtual = 543183

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 274888 ; free virtual = 544010

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 274869 ; free virtual = 543991
Phase 1 Initialization | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 274867 ; free virtual = 543989

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 275005 ; free virtual = 544127

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 274906 ; free virtual = 544028
Phase 2 Timer Update And Timing Data Collection | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 274900 ; free virtual = 544022

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 275040 ; free virtual = 544162
Retarget | Checksum: 6a35c2e0
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 6a35c2e0

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 275019 ; free virtual = 544141
Constant propagation | Checksum: 6a35c2e0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2b95fd92

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3041.684 ; gain = 0.000 ; free physical = 274987 ; free virtual = 544109
Sweep | Checksum: 2b95fd92
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2b95fd92

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3073.699 ; gain = 32.016 ; free physical = 274886 ; free virtual = 544010
BUFG optimization | Checksum: 2b95fd92
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2b95fd92

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3073.699 ; gain = 32.016 ; free physical = 274866 ; free virtual = 543989
Shift Register Optimization | Checksum: 2b95fd92
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2b95fd92

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3073.699 ; gain = 32.016 ; free physical = 274839 ; free virtual = 543963
Post Processing Netlist | Checksum: 2b95fd92
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: fcd74ee1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3073.699 ; gain = 32.016 ; free physical = 274687 ; free virtual = 543812

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.699 ; gain = 0.000 ; free physical = 274665 ; free virtual = 543791
Phase 9.2 Verifying Netlist Connectivity | Checksum: fcd74ee1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3073.699 ; gain = 32.016 ; free physical = 274665 ; free virtual = 543790
Phase 9 Finalization | Checksum: fcd74ee1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3073.699 ; gain = 32.016 ; free physical = 274662 ; free virtual = 543788
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fcd74ee1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3073.699 ; gain = 32.016 ; free physical = 274655 ; free virtual = 543780
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.699 ; gain = 0.000 ; free physical = 274640 ; free virtual = 543766

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fcd74ee1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.699 ; gain = 0.000 ; free physical = 273445 ; free virtual = 542585

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fcd74ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.699 ; gain = 0.000 ; free physical = 273482 ; free virtual = 542622

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.699 ; gain = 0.000 ; free physical = 273480 ; free virtual = 542620
Ending Netlist Obfuscation Task | Checksum: fcd74ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.699 ; gain = 0.000 ; free physical = 273480 ; free virtual = 542620
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.699 ; gain = 633.934 ; free physical = 273476 ; free virtual = 542616
# puts "Running placement..."
Running placement...
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.715 ; gain = 0.000 ; free physical = 274245 ; free virtual = 543430
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 099956c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.715 ; gain = 0.000 ; free physical = 274245 ; free virtual = 543430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.715 ; gain = 0.000 ; free physical = 274245 ; free virtual = 543430

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2d4936e5

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3105.715 ; gain = 0.000 ; free physical = 274384 ; free virtual = 543576

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 51d1cb3c

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274479 ; free virtual = 543671

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 51d1cb3c

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274433 ; free virtual = 543624
Phase 1 Placer Initialization | Checksum: 51d1cb3c

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274386 ; free virtual = 543578

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1148f8f6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273856 ; free virtual = 543048

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 119f49bde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273971 ; free virtual = 543163

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 119f49bde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273951 ; free virtual = 543143

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 37b537be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273558 ; free virtual = 542750

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 1, total 4, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 4 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 23 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.742 ; gain = 0.000 ; free physical = 274056 ; free virtual = 543248
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.742 ; gain = 0.000 ; free physical = 274301 ; free virtual = 543493

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |              1  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |              1  |                     6  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15eefdf19

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274267 ; free virtual = 543459
Phase 2.4 Global Placement Core | Checksum: 1605b5a21

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274657 ; free virtual = 543849
Phase 2 Global Placement | Checksum: 1605b5a21

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274651 ; free virtual = 543843

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 140f77853

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274958 ; free virtual = 544150

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18ee3ab1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274755 ; free virtual = 543947

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 124a4cce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274682 ; free virtual = 543874

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1216e3141

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274725 ; free virtual = 543916

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d3a9b015

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274229 ; free virtual = 543421

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e47eb406

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 275020 ; free virtual = 544212

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fbcd4fe1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274910 ; free virtual = 544101

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21cccfc3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 274865 ; free virtual = 544057

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ab3fce7a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 275391 ; free virtual = 544583
Phase 3 Detail Placement | Checksum: 1ab3fce7a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 275444 ; free virtual = 544636

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12ff60f56

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.829 | TNS=-10.089 |
Phase 1 Physical Synthesis Initialization | Checksum: d0efb287

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3112.742 ; gain = 0.000 ; free physical = 275338 ; free virtual = 544530
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: d0efb287

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3112.742 ; gain = 0.000 ; free physical = 275278 ; free virtual = 544470
Phase 4.1.1.1 BUFG Insertion | Checksum: 12ff60f56

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 275237 ; free virtual = 544429

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.406. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1339eea86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273289 ; free virtual = 542425

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273271 ; free virtual = 542406
Phase 4.1 Post Commit Optimization | Checksum: 1339eea86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273297 ; free virtual = 542432

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1339eea86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273251 ; free virtual = 542386

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1339eea86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273202 ; free virtual = 542338
Phase 4.3 Placer Reporting | Checksum: 1339eea86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273166 ; free virtual = 542302

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.742 ; gain = 0.000 ; free physical = 273130 ; free virtual = 542266

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273130 ; free virtual = 542266
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bccbdef4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273204 ; free virtual = 542340
Ending Placer Task | Checksum: 168b81e55

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 7.027 ; free physical = 273191 ; free virtual = 542326
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.742 ; gain = 39.043 ; free physical = 273050 ; free virtual = 542186
# puts "Running routing..."
Running routing...
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7a7d777 ConstDB: 0 ShapeSum: 911046de RouteDB: 0
WARNING: [Route 35-198] Port "lhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 6f4b58af | NumContArr: ff4d2eff | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f3ea7ce8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.773 ; gain = 0.000 ; free physical = 275168 ; free virtual = 544065

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f3ea7ce8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.773 ; gain = 0.000 ; free physical = 275164 ; free virtual = 544061

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f3ea7ce8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.773 ; gain = 0.000 ; free physical = 275150 ; free virtual = 544047
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 194dda903

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3204.859 ; gain = 28.086 ; free physical = 275284 ; free virtual = 544182
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.522 | TNS=-6.624 | WHS=-0.065 | THS=-0.564 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 576
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 576
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1655d8d2f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 275418 ; free virtual = 544315

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1655d8d2f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 275412 ; free virtual = 544309

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 28861ee7f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274862 ; free virtual = 543759
Phase 3 Initial Routing | Checksum: 28861ee7f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274808 ; free virtual = 543706

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.523 | TNS=-6.016 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 202174721

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274511 ; free virtual = 543410

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.415 | TNS=-4.441 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2d91e391c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274165 ; free virtual = 543064

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.479 | TNS=-5.385 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 227692bfe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274702 ; free virtual = 543600
Phase 4 Rip-up And Reroute | Checksum: 227692bfe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274697 ; free virtual = 543596

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 235b9917c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274858 ; free virtual = 543756
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.327 | TNS=-3.376 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 30aa11e15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274869 ; free virtual = 543767

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 30aa11e15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274863 ; free virtual = 543761
Phase 5 Delay and Skew Optimization | Checksum: 30aa11e15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274859 ; free virtual = 543757

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28e62b194

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274964 ; free virtual = 543862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.316 | TNS=-3.244 | WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28e62b194

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274963 ; free virtual = 543862
Phase 6 Post Hold Fix | Checksum: 28e62b194

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274963 ; free virtual = 543861

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0359577 %
  Global Horizontal Routing Utilization  = 0.0436061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 28e62b194

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 275141 ; free virtual = 544039

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28e62b194

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 275139 ; free virtual = 544037

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24a7685f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 275160 ; free virtual = 544058

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.316 | TNS=-3.244 | WHS=0.140  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 24a7685f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274797 ; free virtual = 543695
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 18e017a2a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 274698 ; free virtual = 543596
Ending Routing Task | Checksum: 18e017a2a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.508 ; gain = 30.734 ; free physical = 275000 ; free virtual = 543898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3207.508 ; gain = 94.766 ; free physical = 274952 ; free virtual = 543851
# set util_report_path "$report_dir/utilization/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# set timing_report_path "$report_dir/timing/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# puts "Generating utilization report: $util_report_path"
Generating utilization report: /home/kmccourt/unit_profiler/scripts/../reports/utilization/fsub_op_Subtractor_300MHz_noIO.rpt
# report_utilization > $util_report_path
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 23:18:39 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_utilization
| Design       : fsub_op
| Device       : xc7k160tfbg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 |  407 |     0 |          0 |    101400 |  0.40 |
|   LUT as Logic             |  387 |     0 |          0 |    101400 |  0.38 |
|   LUT as Memory            |   20 |     0 |          0 |     35000 |  0.06 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   20 |     0 |            |           |       |
| Slice Registers            |  255 |     0 |          0 |    202800 |  0.13 |
|   Register as Flip Flop    |  255 |     0 |          0 |    202800 |  0.13 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 255   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  129 |     0 |          0 |     25350 |  0.51 |
|   SLICEL                                   |   65 |     0 |            |           |       |
|   SLICEM                                   |   64 |     0 |            |           |       |
| LUT as Logic                               |  387 |     0 |          0 |    101400 |  0.38 |
|   using O5 output only                     |    1 |       |            |           |       |
|   using O6 output only                     |  271 |       |            |           |       |
|   using O5 and O6                          |  115 |       |            |           |       |
| LUT as Memory                              |   20 |     0 |          0 |     35000 |  0.06 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |   20 |     0 |            |           |       |
|     using O5 output only                   |    1 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   15 |       |            |           |       |
| Slice Registers                            |  255 |     0 |          0 |    202800 |  0.13 |
|   Register driven from within the Slice    |  170 |       |            |           |       |
|   Register driven from outside the Slice   |   85 |       |            |           |       |
|     LUT in front of the register is unused |   23 |       |            |           |       |
|     LUT in front of the register is used   |   62 |       |            |           |       |
| Unique Control Sets                        |    6 |       |          0 |     25350 |  0.02 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       600 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  255 |        Flop & Latch |
| LUT6     |  161 |                 LUT |
| LUT3     |  153 |                 LUT |
| LUT5     |   70 |                 LUT |
| LUT2     |   57 |                 LUT |
| LUT4     |   56 |                 LUT |
| SRL16E   |   35 |  Distributed Memory |
| CARRY4   |   26 |          CarryLogic |
| LUT1     |    5 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# puts "Generating timing report: $timing_report_path"
Generating timing report: /home/kmccourt/unit_profiler/scripts/../reports/timing/fsub_op_Subtractor_300MHz_noIO.rpt
# report_timing > $timing_report_path
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 23:18:39 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fsub_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 operator/fracAdder/X_1_c3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            operator/LZCAndShifter/level4_c4_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.124ns (34.800%)  route 2.106ns (65.201%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 4.673 - 3.333 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=289, unset)          1.445     1.445    operator/fracAdder/clk
    SLICE_X18Y132        FDRE                                         r  operator/fracAdder/X_1_c3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y132        FDRE (Prop_fdre_C_Q)         0.282     1.727 r  operator/fracAdder/X_1_c3_reg[7]/Q
                         net (fo=2, routed)           0.455     2.182    operator/fracAdder/X_1_c3[7]
    SLICE_X19Y133        LUT2 (Prop_lut2_I0_O)        0.157     2.339 r  operator/fracAdder/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.339    operator/fracAdder/plusOp_carry__0_i_1_n_0
    SLICE_X19Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.572 r  operator/fracAdder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    operator/fracAdder/plusOp_carry__0_n_0
    SLICE_X19Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.630 r  operator/fracAdder/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.630    operator/fracAdder/plusOp_carry__1_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     2.766 f  operator/fracAdder/plusOp_carry__2/O[2]
                         net (fo=4, routed)           0.693     3.459    operator/fracAdder/X_1_c3_reg[24]_0[3]
    SLICE_X17Y137        LUT6 (Prop_lut6_I3_O)        0.152     3.611 f  operator/fracAdder/level4_c4[18]_i_2/O
                         net (fo=3, routed)           0.259     3.870    operator/fracAdder/level4_c4[18]_i_2_n_0
    SLICE_X18Y137        LUT3 (Prop_lut3_I0_O)        0.053     3.923 f  operator/fracAdder/level4_c4[27]_i_3/O
                         net (fo=11, routed)          0.257     4.180    operator/fracAdder/level4_c4[27]_i_3_n_0
    SLICE_X18Y137        LUT3 (Prop_lut3_I1_O)        0.053     4.233 r  operator/fracAdder/level4_c4[11]_i_1/O
                         net (fo=12, routed)          0.442     4.675    operator/LZCAndShifter/level4_c4_reg[0]_0
    SLICE_X17Y136        FDRE                                         r  operator/LZCAndShifter/level4_c4_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=289, unset)          1.340     4.673    operator/LZCAndShifter/clk
    SLICE_X17Y136        FDRE                                         r  operator/LZCAndShifter/level4_c4_reg[10]/C
                         clock pessimism              0.088     4.761    
                         clock uncertainty           -0.035     4.726    
    SLICE_X17Y136        FDRE (Setup_fdre_C_R)       -0.367     4.359    operator/LZCAndShifter/level4_c4_reg[10]
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                 -0.316    




# set wns [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Worst Negative Slack (WNS): $wns ns"
Worst Negative Slack (WNS): -0.316 ns
# set timing_file [open $timing_report_path "a"]
# puts $timing_file "\nClock Frequency: ${frequency} MHz"
# puts $timing_file "Clock Period: ${clock_period} ns"
# puts $timing_file "Worst Negative Slack (WNS): ${wns} ns"
# close $timing_file
# puts "Implementation complete for $unit_name ($operator ${frequency}MHz)"
Implementation complete for fsub_op (Subtractor 300MHz)
INFO: [Common 17-206] Exiting Vivado at Sat Jun 28 23:18:39 2025...
