# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nexys4_ddr_pulse_gen.srcs/sources_1/new/pulse_generator.vhd" \
"../../../../nexys4_ddr_pulse_gen.srcs/sim_1/new/test_pulse_generator_tb.vhd" \

# Do not sort compile order
nosort
