###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Wed Mar 11 01:36:59 2020
#  Design:            arbiter
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix arbiter_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin router_port_2_reg[19]/CPN 
Endpoint:   router_port_2_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[19]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.089
= Slack Time                    4.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_2_data_out[19] v |        |       |   0.000 |    4.874 | 
     | U686                  | I1 v -> Z v             | MUX2D0 | 0.089 |   0.089 |    4.963 | 
     | router_port_2_reg[19] | D v                     | DFND1  | 0.000 |   0.089 |    4.963 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.126 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.126 | 
     | router_port_2_reg[19] | CPN v      | DFND1  | 0.000 |   5.000 |    0.126 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin router_port_6_reg[14]/CPN 
Endpoint:   router_port_6_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[14]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.087
= Slack Time                    4.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[14] v |        |       |   0.000 |    4.875 | 
     | U581                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    4.962 | 
     | router_port_6_reg[14] | D v                     | DFND1  | 0.000 |   0.087 |    4.962 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.125 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.125 | 
     | router_port_6_reg[14] | CPN v      | DFND1  | 0.000 |   5.000 |    0.125 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin router_port_6_reg[5]/CPN 
Endpoint:   router_port_6_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[5]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.086
= Slack Time                    4.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[5] v |        |       |   0.000 |    4.875 | 
     | U572                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.086 |    4.962 | 
     | router_port_6_reg[5] | D v                    | DFND1  | 0.000 |   0.086 |    4.962 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.125 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.125 | 
     | router_port_6_reg[5] | CPN v      | DFND1  | 0.000 |   5.000 |    0.125 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin router_port_6_reg[17]/CPN 
Endpoint:   router_port_6_reg[17]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[17]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.086
= Slack Time                    4.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[17] v |        |       |   0.000 |    4.876 | 
     | U584                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    4.962 | 
     | router_port_6_reg[17] | D v                     | DFND1  | 0.000 |   0.086 |    4.962 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.125 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.125 | 
     | router_port_6_reg[17] | CPN v      | DFND1  | 0.000 |   5.000 |    0.125 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin router_port_6_reg[8]/CPN 
Endpoint:   router_port_6_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[8]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.086
= Slack Time                    4.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[8] v |        |       |   0.000 |    4.876 | 
     | U575                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.086 |    4.962 | 
     | router_port_6_reg[8] | D v                    | DFND1  | 0.000 |   0.086 |    4.962 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.124 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.124 | 
     | router_port_6_reg[8] | CPN v      | DFND1  | 0.000 |   5.000 |    0.124 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin router_port_6_reg[3]/CPN 
Endpoint:   router_port_6_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[3]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.086
= Slack Time                    4.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[3] v |        |       |   0.000 |    4.876 | 
     | U570                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.086 |    4.962 | 
     | router_port_6_reg[3] | D v                    | DFND1  | 0.000 |   0.086 |    4.962 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.124 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.124 | 
     | router_port_6_reg[3] | CPN v      | DFND1  | 0.000 |   5.000 |    0.124 | 
     +-------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin router_port_6_reg[10]/CPN 
Endpoint:   router_port_6_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[10]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.085
= Slack Time                    4.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[10] v |        |       |   0.000 |    4.877 | 
     | U577                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.962 | 
     | router_port_6_reg[10] | D v                     | DFND1  | 0.000 |   0.085 |    4.962 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.123 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.123 | 
     | router_port_6_reg[10] | CPN v      | DFND1  | 0.000 |   5.000 |    0.123 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin router_port_2_reg[15]/CPN 
Endpoint:   router_port_2_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[15]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.087
= Slack Time                    4.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_2_data_out[15] v |        |       |   0.000 |    4.877 | 
     | U682                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    4.964 | 
     | router_port_2_reg[15] | D v                     | DFND1  | 0.000 |   0.087 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.123 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.123 | 
     | router_port_2_reg[15] | CPN v      | DFND1  | 0.000 |   5.000 |    0.123 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin router_port_7_reg[15]/CPN 
Endpoint:   router_port_7_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[15]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.087
= Slack Time                    4.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[15] v |        |       |   0.000 |    4.877 | 
     | U557                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    4.964 | 
     | router_port_7_reg[15] | D v                     | DFND1  | 0.000 |   0.087 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.123 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.123 | 
     | router_port_7_reg[15] | CPN v      | DFND1  | 0.000 |   5.000 |    0.123 | 
     +--------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin router_port_0_reg[11]/CPN 
Endpoint:   router_port_0_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.087
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[11] v |        |       |   0.000 |    4.878 | 
     | U731                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    4.964 | 
     | router_port_0_reg[11] | D v                     | DFND1  | 0.000 |   0.087 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_0_reg[11] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin router_port_6_reg[12]/CPN 
Endpoint:   router_port_6_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[12]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.084
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[12] v |        |       |   0.000 |    4.878 | 
     | U579                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    4.962 | 
     | router_port_6_reg[12] | D v                     | DFND1  | 0.000 |   0.084 |    4.962 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_6_reg[12] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin router_port_6_reg[15]/CPN 
Endpoint:   router_port_6_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[15]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.084
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[15] v |        |       |   0.000 |    4.878 | 
     | U582                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    4.962 | 
     | router_port_6_reg[15] | D v                     | DFND1  | 0.000 |   0.084 |    4.962 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_6_reg[15] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin router_port_7_reg[8]/CPN 
Endpoint:   router_port_7_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[8]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.087
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[8] v |        |       |   0.000 |    4.878 | 
     | U550                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.087 |    4.964 | 
     | router_port_7_reg[8] | D v                    | DFND1  | 0.000 |   0.087 |    4.964 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_7_reg[8] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin router_port_7_reg[17]/CPN 
Endpoint:   router_port_7_reg[17]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[17]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.087
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[17] v |        |       |   0.000 |    4.878 | 
     | U559                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.087 |    4.964 | 
     | router_port_7_reg[17] | D v                     | DFND1  | 0.000 |   0.087 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_7_reg[17] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin router_port_5_reg[16]/CPN 
Endpoint:   router_port_5_reg[16]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_data_out[16]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.087
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_5_data_out[16] v |        |       |   0.000 |    4.878 | 
     | U608                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    4.964 | 
     | router_port_5_reg[16] | D v                     | DFND1  | 0.000 |   0.087 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_5_reg[16] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin router_port_3_reg[2]/CPN 
Endpoint:   router_port_3_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[2]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.034
+ Phase Shift                   0.000
= Required Time                 4.966
- Arrival Time                  0.088
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[2] v |        |       |   0.000 |    4.878 | 
     | U644                 | I1 v -> Z v            | MUX2D0 | 0.088 |   0.088 |    4.966 | 
     | router_port_3_reg[2] | D v                    | DFND1  | 0.000 |   0.088 |    4.966 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_3_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin router_port_1_reg[19]/CPN 
Endpoint:   router_port_1_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_1_data_out[19]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.034
+ Phase Shift                   0.000
= Required Time                 4.966
- Arrival Time                  0.088
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_1_data_out[19] v |        |       |   0.000 |    4.878 | 
     | U712                  | I1 v -> Z v             | MUX2D0 | 0.088 |   0.088 |    4.966 | 
     | router_port_1_reg[19] | D v                     | DFND1  | 0.000 |   0.088 |    4.966 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_1_reg[19] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin router_port_6_reg[9]/CPN 
Endpoint:   router_port_6_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[9]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.084
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[9] v |        |       |   0.000 |    4.878 | 
     | U576                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.084 |    4.962 | 
     | router_port_6_reg[9] | D v                    | DFND1  | 0.000 |   0.084 |    4.962 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_6_reg[9] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin router_port_1_reg[15]/CPN 
Endpoint:   router_port_1_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_1_data_out[15]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.034
+ Phase Shift                   0.000
= Required Time                 4.966
- Arrival Time                  0.088
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_1_data_out[15] v |        |       |   0.000 |    4.878 | 
     | U708                  | I1 v -> Z v             | MUX2D0 | 0.088 |   0.088 |    4.966 | 
     | router_port_1_reg[15] | D v                     | DFND1  | 0.000 |   0.088 |    4.966 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_1_reg[15] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin router_port_6_reg[2]/CPN 
Endpoint:   router_port_6_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[2]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.084
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[2] v |        |       |   0.000 |    4.878 | 
     | U569                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.084 |    4.962 | 
     | router_port_6_reg[2] | D v                    | DFND1  | 0.000 |   0.084 |    4.962 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_6_reg[2] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin router_port_6_reg[18]/CPN 
Endpoint:   router_port_6_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[18]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.084
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[18] v |        |       |   0.000 |    4.878 | 
     | U585                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    4.962 | 
     | router_port_6_reg[18] | D v                     | DFND1  | 0.000 |   0.084 |    4.962 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_6_reg[18] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin router_port_7_reg[19]/CPN 
Endpoint:   router_port_7_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[19]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.086
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[19] v |        |       |   0.000 |    4.878 | 
     | U561                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    4.964 | 
     | router_port_7_reg[19] | D v                     | DFND1  | 0.000 |   0.086 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_7_reg[19] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin router_port_6_reg[0]/CPN 
Endpoint:   router_port_6_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[0]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.084
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[0] v |        |       |   0.000 |    4.878 | 
     | U567                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.084 |    4.962 | 
     | router_port_6_reg[0] | D v                    | DFND1  | 0.000 |   0.084 |    4.962 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_6_reg[0] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin router_port_0_reg[9]/CPN 
Endpoint:   router_port_0_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[9]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.086
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_0_data_out[9] v |        |       |   0.000 |    4.878 | 
     | U728                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.086 |    4.964 | 
     | router_port_0_reg[9] | D v                    | DFND1  | 0.000 |   0.086 |    4.964 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_0_reg[9] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +-------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin router_port_7_reg[18]/CPN 
Endpoint:   router_port_7_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[18]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.086
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[18] v |        |       |   0.000 |    4.878 | 
     | U560                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    4.964 | 
     | router_port_7_reg[18] | D v                     | DFND1  | 0.000 |   0.086 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.122 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.122 | 
     | router_port_7_reg[18] | CPN v      | DFND1  | 0.000 |   5.000 |    0.122 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin router_port_0_reg[14]/CPN 
Endpoint:   router_port_0_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[14]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.086
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[14] v |        |       |   0.000 |    4.879 | 
     | U734                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    4.964 | 
     | router_port_0_reg[14] | D v                     | DFND1  | 0.000 |   0.086 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_0_reg[14] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin router_port_4_reg[16]/CPN 
Endpoint:   router_port_4_reg[16]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_4_data_out[16]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.086
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_4_data_out[16] v |        |       |   0.000 |    4.879 | 
     | U633                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    4.965 | 
     | router_port_4_reg[16] | D v                     | DFND1  | 0.000 |   0.086 |    4.965 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_4_reg[16] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin router_port_7_reg[12]/CPN 
Endpoint:   router_port_7_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[12]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.086
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[12] v |        |       |   0.000 |    4.879 | 
     | U554                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    4.964 | 
     | router_port_7_reg[12] | D v                     | DFND1  | 0.000 |   0.086 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_7_reg[12] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin router_port_0_reg[12]/CPN 
Endpoint:   router_port_0_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[12]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[12] v |        |       |   0.000 |    4.879 | 
     | U732                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_0_reg[12] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_0_reg[12] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin router_port_2_reg[6]/CPN 
Endpoint:   router_port_2_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[6]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_2_data_out[6] v |        |       |   0.000 |    4.879 | 
     | U673                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_2_reg[6] | D v                    | DFND1  | 0.000 |   0.085 |    4.964 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_2_reg[6] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin router_port_0_reg[17]/CPN 
Endpoint:   router_port_0_reg[17]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[17]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[17] v |        |       |   0.000 |    4.879 | 
     | U737                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_0_reg[17] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_0_reg[17] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin router_port_0_reg[19]/CPN 
Endpoint:   router_port_0_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[19]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[19] v |        |       |   0.000 |    4.879 | 
     | U739                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_0_reg[19] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_0_reg[19] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin router_port_2_reg[11]/CPN 
Endpoint:   router_port_2_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_2_data_out[11] v |        |       |   0.000 |    4.879 | 
     | U678                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_2_reg[11] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_2_reg[11] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin router_port_6_reg[7]/CPN 
Endpoint:   router_port_6_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[7]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.038
+ Phase Shift                   0.000
= Required Time                 4.962
- Arrival Time                  0.083
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[7] v |        |       |   0.000 |    4.879 | 
     | U574                 | I1 v -> Z v            | MUX2D0 | 0.083 |   0.083 |    4.962 | 
     | router_port_6_reg[7] | D v                    | DFND1  | 0.000 |   0.083 |    4.962 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_6_reg[7] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin router_port_7_reg[9]/CPN 
Endpoint:   router_port_7_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[9]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[9] v |        |       |   0.000 |    4.879 | 
     | U551                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_7_reg[9] | D v                    | DFND1  | 0.000 |   0.085 |    4.964 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_7_reg[9] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin router_port_2_reg[14]/CPN 
Endpoint:   router_port_2_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[14]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_2_data_out[14] v |        |       |   0.000 |    4.879 | 
     | U681                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_2_reg[14] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_2_reg[14] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin router_port_3_reg[8]/CPN 
Endpoint:   router_port_3_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[8]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.034
+ Phase Shift                   0.000
= Required Time                 4.966
- Arrival Time                  0.087
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[8] v |        |       |   0.000 |    4.879 | 
     | U650                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.087 |    4.966 | 
     | router_port_3_reg[8] | D v                    | DFND1  | 0.000 |   0.087 |    4.966 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_3_reg[8] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin router_port_2_reg[5]/CPN 
Endpoint:   router_port_2_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[5]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_2_data_out[5] v |        |       |   0.000 |    4.879 | 
     | U672                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_2_reg[5] | D v                    | DFND1  | 0.000 |   0.085 |    4.964 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_2_reg[5] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin router_port_5_reg[7]/CPN 
Endpoint:   router_port_5_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_data_out[7]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_5_data_out[7] v |        |       |   0.000 |    4.879 | 
     | U599                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    4.965 | 
     | router_port_5_reg[7] | D v                    | DFND1  | 0.000 |   0.085 |    4.965 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_5_reg[7] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin router_port_7_reg[4]/CPN 
Endpoint:   router_port_7_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[4]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[4] v |        |       |   0.000 |    4.879 | 
     | U546                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_7_reg[4] | D v                    | DFND1  | 0.000 |   0.085 |    4.964 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.121 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.121 | 
     | router_port_7_reg[4] | CPN v      | DFND1  | 0.000 |   5.000 |    0.121 | 
     +-------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin router_port_2_reg[3]/CPN 
Endpoint:   router_port_2_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[3]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_2_data_out[3] v |        |       |   0.000 |    4.880 | 
     | U670                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_2_reg[3] | D v                    | DFND1  | 0.000 |   0.085 |    4.964 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_2_reg[3] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +-------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin router_port_7_reg[5]/CPN 
Endpoint:   router_port_7_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[5]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.035
+ Phase Shift                   0.000
= Required Time                 4.965
- Arrival Time                  0.085
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[5] v |        |       |   0.000 |    4.880 | 
     | U547                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    4.965 | 
     | router_port_7_reg[5] | D v                    | DFND1  | 0.000 |   0.085 |    4.965 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_7_reg[5] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +-------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin router_port_0_reg[13]/CPN 
Endpoint:   router_port_0_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[13]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[13] v |        |       |   0.000 |    4.880 | 
     | U733                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_0_reg[13] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_0_reg[13] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +--------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin router_port_0_reg[16]/CPN 
Endpoint:   router_port_0_reg[16]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[16]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[16] v |        |       |   0.000 |    4.880 | 
     | U736                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_0_reg[16] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_0_reg[16] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin router_port_2_reg[10]/CPN 
Endpoint:   router_port_2_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_data_out[10]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.036
+ Phase Shift                   0.000
= Required Time                 4.964
- Arrival Time                  0.085
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_2_data_out[10] v |        |       |   0.000 |    4.880 | 
     | U677                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    4.964 | 
     | router_port_2_reg[10] | D v                     | DFND1  | 0.000 |   0.085 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_2_reg[10] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +--------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin router_port_6_reg[1]/CPN 
Endpoint:   router_port_6_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[1]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.083
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[1] v |        |       |   0.000 |    4.880 | 
     | U568                 | I1 v -> Z v            | MUX2D0 | 0.083 |   0.083 |    4.963 | 
     | router_port_6_reg[1] | D v                    | DFND1  | 0.000 |   0.083 |    4.963 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_6_reg[1] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +-------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin router_port_6_reg[4]/CPN 
Endpoint:   router_port_6_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[4]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.083
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[4] v |        |       |   0.000 |    4.880 | 
     | U571                 | I1 v -> Z v            | MUX2D0 | 0.083 |   0.083 |    4.963 | 
     | router_port_6_reg[4] | D v                    | DFND1  | 0.000 |   0.083 |    4.963 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_6_reg[4] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +-------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin router_port_6_reg[6]/CPN 
Endpoint:   router_port_6_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[6]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.083
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[6] v |        |       |   0.000 |    4.880 | 
     | U573                 | I1 v -> Z v            | MUX2D0 | 0.083 |   0.083 |    4.963 | 
     | router_port_6_reg[6] | D v                    | DFND1  | 0.000 |   0.083 |    4.963 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_6_reg[6] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +-------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin router_port_6_reg[11]/CPN 
Endpoint:   router_port_6_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.083
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[11] v |        |       |   0.000 |    4.880 | 
     | U578                  | I1 v -> Z v             | MUX2D0 | 0.083 |   0.083 |    4.963 | 
     | router_port_6_reg[11] | D v                     | DFND1  | 0.000 |   0.083 |    4.963 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_6_reg[11] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +--------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin router_port_6_reg[13]/CPN 
Endpoint:   router_port_6_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[13]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.000
- Setup                         0.037
+ Phase Shift                   0.000
= Required Time                 4.963
- Arrival Time                  0.083
= Slack Time                    4.880
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[13] v |        |       |   0.000 |    4.880 | 
     | U580                  | I1 v -> Z v             | MUX2D0 | 0.083 |   0.083 |    4.963 | 
     | router_port_6_reg[13] | D v                     | DFND1  | 0.000 |   0.083 |    4.963 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.120 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.000 |   5.000 |    0.120 | 
     | router_port_6_reg[13] | CPN v      | DFND1  | 0.000 |   5.000 |    0.120 | 
     +--------------------------------------------------------------------------+ 

