;redcode
;assert 1
	SPL 0, <54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-1, 0
	MOV -0, 923
	DAT #0, #2
	MOV #50, 50
	DAT <0, #0
	SUB @-12, @70
	SUB @121, 103
	ADD 210, 30
	JMN <121, 103
	CMP -100, 0
	SPL 210, 30
	DAT <0, <2
	SUB -6, -212
	SUB 0, @20
	DJN -1, @-20
	ADD 210, 30
	CMP -1, <-20
	SUB @121, 106
	SPL 210, 30
	DAT <0, #0
	SUB @121, 103
	SUB @10, 0
	SUB @-12, @70
	SPL 210, 30
	DAT <0, <2
	DJN @50, 50
	ADD -100, 0
	SUB 0, -700
	DAT <0, <0
	ADD <127, 706
	ADD <127, 706
	SLT @10, 0
	SUB 1, -210
	CMP #0, -5
	CMP #0, -5
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, #21
	MOV -7, <-32
	ADD 270, 1
	ADD 270, 1
	CMP -0, 200
	ADD 270, 1
	ADD 270, 1
	DJN -1, @-20
	DAT <0, <2
	SUB <0, @2
	MOV -7, <-20
	DJN -1, @-20
