# Pipelined Implementation of Color Correction Matrix
* Device: AMD/Xilinx Zynq Ultrascale+ (xczu9eg-ffvb1156-2-e)
* Tool: Vivado 2022.2
* Language: VHDL
* Objective: Maximum pixel throughput

![result1](images/result1.png) 

![result2](images/result2.png)

![schematic](images/schematic.png)

![sim1](images/sim1.png)

![sim2](images/sim2.png)