Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/muslim/HDD/Xilinx_Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a487c6913c184d7dbb8b854c1927e984 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sort_tb_behav xil_defaultlib.Sort_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'RAdd' [/home/muslim/interview/interview.srcs/sim_1/new/Sort_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'WrInit' [/home/muslim/interview/interview.srcs/sources_1/new/Sort.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller_FSM
Compiling module xil_defaultlib.memory(L=4)
Compiling module xil_defaultlib.Datapath(L=4,K=16)
Compiling module xil_defaultlib.Sort
Compiling module xil_defaultlib.Sort_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sort_tb_behav
