/* $NetBSD$ */

/*-
 * Copyright (c) 2019 Jason R. Thorpe
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#ifndef _MEDIATEK_MT2701_PERICFG_H_
#define	_MEDIATEK_MT2701_PERICFG_H_

/*
 * Reset IDs - must match DT bindings.
 *
 * These also happen to map to the PERICFG Software Reset Register(s)
 * bits.
 */
#define	MT2701_RST_PERI_UART0_SW_RST		0
#define	MT2701_RST_PERI_UART1_SW_RST		1
#define	MT2701_RST_PERI_UART2_SW_RST		2
#define	MT2701_RST_PERI_UART3_SW_RST		3
#define	MT2701_RST_PERI_GCPU_SW_RST		5
#define	MT2701_RST_PERI_BTIF_SW_RST		6
#define	MT2701_RST_PERI_PWM_SW_RST		8
#define	MT2701_RST_PERI_AUXADC_SW_RST		10
#define	MT2701_RST_PERI_DMA_SW_RST		11
#define	MT2701_RST_PERI_NFI_SW_RST		14
#define	MT2701_RST_PERI_NLI_SW_RST		15
#define	MT2701_RST_PERI_THERM_SW_RST		16
#define	MT2701_RST_PERI_MSDC2_SW_RST		17
#define	MT2701_RST_PERI_MSDC0_SW_RST		19
#define	MT2701_RST_PERI_MSDC1_SW_RST		20
#define	MT2701_RST_PERI_I2C0_SW_RST		22
#define	MT2701_RST_PERI_I2C1_SW_RST		23
#define	MT2701_RST_PERI_I2C2_SW_RST		24
#define	MT2701_RST_PERI_I2C3_SW_RST		25
#define	MT2701_RST_PERI_USB_SW_RST		28
#define	MT2701_RST_PERI_ETH_SW_RST		29
#define	MT2701_RST_PERI_SPI0_SW_RST		33

/*
 * Clock IDs - must match DT bindings.
 */
#define	MT2701_CLK_PERI_NFI			1
#define	MT2701_CLK_PERI_THERM			2
#define	MT2701_CLK_PERI_PWM1			3
#define	MT2701_CLK_PERI_PWM2			4
#define	MT2701_CLK_PERI_PWM3			5
#define	MT2701_CLK_PERI_PWM4			6
#define	MT2701_CLK_PERI_PWM5			7
#define	MT2701_CLK_PERI_PWM6			8
#define	MT2701_CLK_PERI_PWM7			9
#define	MT2701_CLK_PERI_PWM			10
#define	MT2701_CLK_PERI_USB0			11
#define	MT2701_CLK_PERI_USB1			12
#define	MT2701_CLK_PERI_AP_DMA			13
#define	MT2701_CLK_PERI_MSDC30_0		14
#define	MT2701_CLK_PERI_MSDC30_1		15
#define	MT2701_CLK_PERI_MSDC30_2		16
#define	MT2701_CLK_PERI_MSDC30_3		17
#define	MT2701_CLK_PERI_MSDC50_3		18
#define	MT2701_CLK_PERI_NLI			19
#define	MT2701_CLK_PERI_UART0			20
#define	MT2701_CLK_PERI_UART1			21
#define	MT2701_CLK_PERI_UART2			22
#define	MT2701_CLK_PERI_UART3			23
#define	MT2701_CLK_PERI_BTIF			24
#define	MT2701_CLK_PERI_I2C0			25
#define	MT2701_CLK_PERI_I2C1			26
#define	MT2701_CLK_PERI_I2C2			27
#define	MT2701_CLK_PERI_I2C3			28
#define	MT2701_CLK_PERI_AUXADC			29
#define	MT2701_CLK_PERI_SPI0			30
#define	MT2701_CLK_PERI_ETH			31
#define	MT2701_CLK_PERI_USB0_MCU		32
#define	MT2701_CLK_PERI_USB1_MCU		33
#define	MT2701_CLK_PERI_USB_SLV			34
#define	MT2701_CLK_PERI_GCPU			35
#define	MT2701_CLK_PERI_NFI_ECC			36
#define	MT2701_CLK_PERI_NFI_PAD			37
#define	MT2701_CLK_PERI_FLASH			38
#define	MT2701_CLK_PERI_HOST89_INT		39
#define	MT2701_CLK_PERI_HOST89_SPI		40
#define	MT2701_CLK_PERI_HOST89_DVD		41
#define	MT2701_CLK_PERI_SPI1			42
#define	MT2701_CLK_PERI_SPI2			43
#define	MT2701_CLK_PERI_FCI			44

#define	MT2701_CLK_PERI_UART0_SEL		45
#define	MT2701_CLK_PERI_UART1_SEL		46
#define	MT2701_CLK_PERI_UART2_SEL		47
#define	MT2701_CLK_PERI_UART3_SEL		48

#endif /* _MEDIATEK_MT2701_PERICFG_H_ */
