module Passes

using ..NodesGraphs: find_runs_two_wires
using ..Circuits: Circuit, remove_block!
using ..RemoveVertices: VertexMap, index_type
using ..Elements: CX

export cx_cancellation!

"""
    cx_cancellation!(qc::Circuit)

Remove `CX` gates according the the rule `CX CX â†’ I`.

Replace each sequences of `CX` gates by one `CX` gate if the length of the
sequence is even, and by nothing if it is odd.
"""
function cx_cancellation!(qc::Circuit)
    runs = find_runs_two_wires(qc, CX)
    vmap = VertexMap(index_type(qc.graph))
    while !isempty(runs)
        run = pop!(runs)
        remove_block!(qc, iseven(length(run)) ? run : run[2:end], vmap)
    end
end

end # module Passes
