Classic Timing Analyzer report for JK_ff
Mon Nov 13 10:07:40 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                         ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.579 ns                         ; T                                            ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.031 ns                         ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q    ; Q                                         ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.363 ns                         ; T                                            ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 288.35 MHz ( period = 3.468 ns ) ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                              ;                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                         ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 288.35 MHz ( period = 3.468 ns ) ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q    ; Clk        ; Clk      ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; 296.38 MHz ( period = 3.374 ns ) ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q    ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ ; Clk        ; Clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; 297.44 MHz ( period = 3.362 ns ) ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q    ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q    ; Clk        ; Clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A   ; 311.33 MHz ( period = 3.212 ns ) ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q    ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q    ; Clk        ; Clk      ; None                        ; None                      ; 0.796 ns                ;
+-------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; tsu                                                                                             ;
+-------+--------------+------------+------+-------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                        ; To Clock ;
+-------+--------------+------------+------+-------------------------------------------+----------+
; N/A   ; None         ; 0.579 ns   ; T    ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q ; Clk      ;
+-------+--------------+------------+------+-------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------+
; tco                                                                                                  ;
+-------+--------------+------------+----------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                         ; To   ; From Clock ;
+-------+--------------+------------+----------------------------------------------+------+------------+
; N/A   ; None         ; 6.031 ns   ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q    ; Q    ; Clk        ;
; N/A   ; None         ; 6.020 ns   ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ ; notQ ; Clk        ;
+-------+--------------+------------+----------------------------------------------+------+------------+


+-------------------------------------------------------------------------------------------------------+
; th                                                                                                    ;
+---------------+-------------+-----------+------+-------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                        ; To Clock ;
+---------------+-------------+-----------+------+-------------------------------------------+----------+
; N/A           ; None        ; 0.363 ns  ; T    ; Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q ; Clk      ;
+---------------+-------------+-----------+------+-------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 13 10:07:39 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ" is a latch
    Warning: Node "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q" is a latch
    Warning: Node "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is a latch enable. Will not compute fmax for this pin.
Info: Clock "Clk" has Internal fmax of 288.35 MHz between source register "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ" and destination register "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q" (period= 3.468 ns)
    Info: + Longest register to register delay is 0.923 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ'
        Info: 2: + IC(0.261 ns) + CELL(0.271 ns) = 0.532 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'
        Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 0.923 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q'
        Info: Total cell delay = 0.421 ns ( 45.61 % )
        Info: Total interconnect delay = 0.502 ns ( 54.39 % )
    Info: - Smallest clock skew is 0.131 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 2.787 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q'
            Info: Total cell delay = 1.274 ns ( 45.71 % )
            Info: Total interconnect delay = 1.513 ns ( 54.29 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.656 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(1.389 ns) + CELL(0.150 ns) = 2.656 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ'
            Info: Total cell delay = 1.149 ns ( 43.26 % )
            Info: Total interconnect delay = 1.507 ns ( 56.74 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.942 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q" (data pin = "T", clock pin = "Clk") is 0.579 ns
    Info: + Longest pin to register delay is 2.424 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'T'
        Info: 2: + IC(0.635 ns) + CELL(0.419 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'
        Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q'
        Info: Total cell delay = 1.548 ns ( 63.86 % )
        Info: Total interconnect delay = 0.876 ns ( 36.14 % )
    Info: + Micro setup delay of destination is 0.942 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.787 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q'
        Info: Total cell delay = 1.274 ns ( 45.71 % )
        Info: Total interconnect delay = 1.513 ns ( 54.29 % )
Info: tco from clock "Clk" to destination pin "Q" through register "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q" is 6.031 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.388 ns) + CELL(0.150 ns) = 2.655 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q'
        Info: Total cell delay = 1.149 ns ( 43.28 % )
        Info: Total interconnect delay = 1.506 ns ( 56.72 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q'
        Info: 2: + IC(0.578 ns) + CELL(2.798 ns) = 3.376 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.798 ns ( 82.88 % )
        Info: Total interconnect delay = 0.578 ns ( 17.12 % )
Info: th for register "Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q" (data pin = "T", clock pin = "Clk") is 0.363 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.787 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q'
        Info: Total cell delay = 1.274 ns ( 45.71 % )
        Info: Total interconnect delay = 1.513 ns ( 54.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.424 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'T'
        Info: 2: + IC(0.635 ns) + CELL(0.419 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'
        Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q'
        Info: Total cell delay = 1.548 ns ( 63.86 % )
        Info: Total interconnect delay = 0.876 ns ( 36.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Mon Nov 13 10:07:40 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


