(function() {var implementors = {};
implementors["tartan_acpi"] = [{"text":"impl Default for MethodSignature","synthetic":false,"types":[]},{"text":"impl&lt;'a&gt; Default for ParserState&lt;'a&gt;","synthetic":false,"types":[]},{"text":"impl Default for AddressSpace","synthetic":false,"types":[]},{"text":"impl Default for AccessSize","synthetic":false,"types":[]},{"text":"impl Default for FixedFlags","synthetic":false,"types":[]}];
implementors["tartan_arch"] = [{"text":"impl Default for ControlRegister8","synthetic":false,"types":[]},{"text":"impl Default for ExtendedFeatureEnableRegister","synthetic":false,"types":[]},{"text":"impl Default for BasicFeatures","synthetic":false,"types":[]},{"text":"impl Default for ExtendedFeatures","synthetic":false,"types":[]},{"text":"impl Default for AddressSpaceSizes","synthetic":false,"types":[]},{"text":"impl Default for InterruptVector","synthetic":false,"types":[]},{"text":"impl Default for InterruptDescriptorTableRegister","synthetic":false,"types":[]},{"text":"impl Default for APICBaseRegister","synthetic":false,"types":[]},{"text":"impl Default for ControlRegister2","synthetic":false,"types":[]},{"text":"impl Default for ControlRegister3","synthetic":false,"types":[]},{"text":"impl Default for Level2PageTableEntry","synthetic":false,"types":[]},{"text":"impl Default for Level1PageTableEntry","synthetic":false,"types":[]},{"text":"impl Default for GlobalDescriptorTableRegister","synthetic":false,"types":[]},{"text":"impl Default for Selector","synthetic":false,"types":[]},{"text":"impl Default for ApplicationDescriptorFlags","synthetic":false,"types":[]},{"text":"impl Default for SystemDescriptorType","synthetic":false,"types":[]},{"text":"impl Default for GenericDescriptorFlags","synthetic":false,"types":[]},{"text":"impl Default for SegmentDescriptorFlags","synthetic":false,"types":[]},{"text":"impl Default for GateDescriptorFlags","synthetic":false,"types":[]},{"text":"impl Default for FlagRegister","synthetic":false,"types":[]},{"text":"impl Default for ControlRegister0","synthetic":false,"types":[]},{"text":"impl Default for ControlRegister4","synthetic":false,"types":[]},{"text":"impl Default for ExtendedControlRegister0","synthetic":false,"types":[]}];
implementors["tartan_devicetree"] = [{"text":"impl&lt;'a&gt; Default for Tree&lt;'a&gt;","synthetic":false,"types":[]},{"text":"impl Default for MemoryReservation","synthetic":false,"types":[]}];
implementors["tartan_elf"] = [{"text":"impl&lt;Addr:&nbsp;Default + Copy&gt; Default for Header&lt;Addr&gt;","synthetic":false,"types":[]},{"text":"impl Default for HeaderIdent","synthetic":false,"types":[]},{"text":"impl Default for FileClass","synthetic":false,"types":[]},{"text":"impl Default for Endianness","synthetic":false,"types":[]},{"text":"impl Default for OSABI","synthetic":false,"types":[]},{"text":"impl Default for FileType","synthetic":false,"types":[]},{"text":"impl Default for Machine","synthetic":false,"types":[]},{"text":"impl Default for ProgramHeader32","synthetic":false,"types":[]},{"text":"impl Default for ProgramHeader64","synthetic":false,"types":[]},{"text":"impl Default for ProgramSegmentType","synthetic":false,"types":[]},{"text":"impl Default for ProgramSegmentFlags","synthetic":false,"types":[]},{"text":"impl&lt;Addr:&nbsp;Default + Copy&gt; Default for SectionHeader&lt;Addr&gt;","synthetic":false,"types":[]},{"text":"impl Default for SectionType","synthetic":false,"types":[]},{"text":"impl Default for SectionFlags","synthetic":false,"types":[]}];
implementors["tartan_kernel"] = [{"text":"impl Default for BlockHeader","synthetic":false,"types":[]}];
implementors["tartan_pci"] = [{"text":"impl Default for ConfigSelector","synthetic":false,"types":[]},{"text":"impl Default for IOConfigAccess","synthetic":false,"types":[]},{"text":"impl Default for HeaderRegister0","synthetic":false,"types":[]},{"text":"impl Default for HeaderRegister1","synthetic":false,"types":[]},{"text":"impl Default for HeaderRegister2","synthetic":false,"types":[]},{"text":"impl Default for HeaderRegister3","synthetic":false,"types":[]},{"text":"impl Default for Type0HeaderRegister11","synthetic":false,"types":[]},{"text":"impl Default for Type0HeaderRegister13","synthetic":false,"types":[]},{"text":"impl Default for Type0HeaderRegister15","synthetic":false,"types":[]},{"text":"impl Default for CommandRegister","synthetic":false,"types":[]},{"text":"impl Default for StatusRegister","synthetic":false,"types":[]},{"text":"impl Default for SelfTest","synthetic":false,"types":[]},{"text":"impl Default for BaseAddressRegister","synthetic":false,"types":[]},{"text":"impl Default for GenericCapabilityRegister","synthetic":false,"types":[]}];
implementors["tartan_serial"] = [{"text":"impl Default for ActualRegisterAccess","synthetic":false,"types":[]},{"text":"impl Default for LineMode","synthetic":false,"types":[]},{"text":"impl Default for Parity","synthetic":false,"types":[]}];
implementors["tartan_uefi"] = [{"text":"impl Default for Revision","synthetic":false,"types":[]},{"text":"impl Default for Status","synthetic":false,"types":[]},{"text":"impl Default for MemoryMap","synthetic":false,"types":[]},{"text":"impl Default for MemoryType","synthetic":false,"types":[]},{"text":"impl Default for AllocateType","synthetic":false,"types":[]},{"text":"impl Default for MemoryAttributes","synthetic":false,"types":[]},{"text":"impl Default for OpenProtocolAttributes","synthetic":false,"types":[]},{"text":"impl Default for FileMode","synthetic":false,"types":[]},{"text":"impl Default for FileAttributes","synthetic":false,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()