---
title: "RTL Documentation - Quick Start"
description: "HÄ±zlÄ± baÅŸlangÄ±Ã§ ve navigasyon rehberi"
date: 2025-12-01
draft: false
weight: 10
---

# ğŸš€ RTL Documentation - HÄ±zlÄ± BaÅŸlangÄ±Ã§

Ceres RISC-V RTL belgelerine hoÅŸgeldiniz. Burada doÄŸru baÅŸlangÄ±Ã§ noktasÄ±nÄ± bulabilirsiniz.

---

## âš¡ 30 Saniye Kurulumu

```bash
# DokÃ¼man dizinine gidin
cd /home/kerim/level-v/docs/rtl

# Ana index'i aÃ§Ä±n
cat INDEX.md        # TÃ¼m belgeler hakkÄ±nda
# VEYA
cat README.md       # RTL modÃ¼llerine Ã¶zel
```

---

## ğŸ¯ Benim Durumum Ne?

### ğŸ‘¨â€ğŸ“ Tamamen Yeni BaÅŸlayanÄ±m (RISC-V/Pipeline ilk kez)

**SÃ¼resi**: ~6 saat | **Sayfa**: ~260

```
1. docs/architecture.md          (30 min)
   â””â”€ Architecture basics
   
2. docs/rtl/INDEX.md             (10 min)
   â””â”€ BugÃ¼n neler Ã¶ÄŸreneceÄŸiniz
   
3. docs/rtl/RTL_OVERVIEW.md      (30 min)
   â””â”€ RTL yapÄ±sÄ± ve modÃ¼ller
   
4. docs/rtl/CERES_WRAPPER.md     (45 min)
   â””â”€ Sistem entegrasyonu
   
5. docs/rtl/CPU_TOP_MODULE.md    (45 min)
   â””â”€ Pipeline nasÄ±l Ã§alÄ±ÅŸÄ±r
   
6. docs/rtl/stages/FETCH_STAGE.md         (45 min)
7. docs/rtl/stages/DECODE_STAGE.md        (45 min)
8. docs/rtl/stages/EXECUTE_STAGE.md       (60 min)
9. docs/rtl/stages/MEMORY_WRITEBACK_STAGES.md (45 min)
   â””â”€ Her stage detaylÄ±
   
10. docs/rtl/HAZARD_UNIT.md      (45 min)
    â””â”€ Pipeline gÃ¼venliÄŸi
```

âœ… **SonuÃ§**: Tam Pipeline anlayÄ±ÅŸÄ±

---

### ğŸ“ Orta Seviye (Pipeline temellerini biliyorum)

**SÃ¼resi**: ~2-4 saat | **Sayfa**: ~50-100

```
1. docs/rtl/README.md            (10 min)
   â””â”€ ModÃ¼l haritasÄ±

2. docs/rtl/CERES_WRAPPER.md +
   docs/rtl/CPU_TOP_MODULE.md    (1.5 hours)
   â””â”€ System & Pipeline

3. Ä°lgilendiÄŸiniz stage:         (1-2 hours)
   â”œâ”€ FETCH_STAGE.md            (ALU/instruction?)
   â”œâ”€ DECODE_STAGE.md           (register/immediate?)
   â”œâ”€ EXECUTE_STAGE.md          (computation?)
   â””â”€ MEMORY_WRITEBACK_STAGES.md (load/store?)

4. docs/rtl/HAZARD_UNIT.md       (30 min)
   â””â”€ Side effects
```

âœ… **SonuÃ§**: Spesifik modÃ¼ler bilgi

---

### ğŸš€ Ä°leri Seviye (Bug fix, optimization, yeni feature)

**SÃ¼resi**: ~30 min - 2 saat | **Sayfa**: ~20-50

```
HIZLI BAÅLANGAÃ‡:

1. docs/rtl/README.md (5 min)
   â†“ ModÃ¼l tablosu kullanarak
   
2. Ä°lgili belgeyi aÃ§:
   â””â”€ Ã–rn: EXECUTE_STAGE.md ALU baÅŸlÄ±ÄŸÄ±na git
   
3. docs/rtl/HAZARD_UNIT.md (10 min)
   â””â”€ Yan etkileri kontrol et
```

âœ… **SonuÃ§**: HÄ±zlÄ± problem Ã§Ã¶zÃ¼mÃ¼

---

## ğŸ“ Konuma GÃ¶re Navigasyon

### "Pipeline nasÄ±l Ã§alÄ±ÅŸÄ±r?"
â†’ `docs/rtl/CPU_TOP_MODULE.md`

### "Instruction'Ä± decode nasÄ±l yapÄ±yorum?"
â†’ `docs/rtl/stages/DECODE_STAGE.md`

### "ALU iÅŸlemleri neler?"
â†’ `docs/rtl/stages/EXECUTE_STAGE.md` â†’ ALU bÃ¶lÃ¼mÃ¼

### "Load/Store nasÄ±l iÅŸliyor?"
â†’ `docs/rtl/stages/MEMORY_WRITEBACK_STAGES.md`

### "Branch nasÄ±l Ã§alÄ±ÅŸÄ±yor?"
â†’ `docs/rtl/stages/FETCH_STAGE.md` (prediction)
â†’ `docs/rtl/stages/EXECUTE_STAGE.md` (resolution)

### "Veri hazardlarÄ± nasÄ±l Ã§Ã¶zÃ¼lÃ¼yor?"
â†’ `docs/rtl/HAZARD_UNIT.md`

### "Register forwarding nedir?"
â†’ `docs/rtl/HAZARD_UNIT.md` â†’ Data Forwarding bÃ¶lÃ¼mÃ¼

### "Pipeline neden duruyor?"
â†’ `docs/rtl/HAZARD_UNIT.md` â†’ Stalling bÃ¶lÃ¼mÃ¼

### "Sistem memory map'i nedir?"
â†’ `docs/rtl/CERES_WRAPPER.md` â†’ Memory Map bÃ¶lÃ¼mÃ¼

---

## ğŸ—‚ï¸ Dosya YapÄ±sÄ±

```
ğŸ“ /home/kerim/level-v/docs/rtl/

ğŸ“„ INDEX.md              â† TÃ¼m belgeler arasÄ±nda geziÅŸ
ğŸ“„ README.md             â† RTL modÃ¼lleri kÄ±lavuzu
ğŸ“„ RTL_OVERVIEW.md       â† Proje yapÄ±sÄ± haritasÄ±
ğŸ“„ CERES_WRAPPER.md      â† SoC top module (282 L RTL)
ğŸ“„ CPU_TOP_MODULE.md     â† CPU orchestration (698 L RTL)
ğŸ“„ HAZARD_UNIT.md        â† Hazard detection (150 L RTL)

ğŸ“ stages/
  ğŸ“„ FETCH_STAGE.md                (IF - 344 L RTL)
  ğŸ“„ DECODE_STAGE.md               (ID - 1,808 L RTL)
  ğŸ“„ EXECUTE_STAGE.md              (EX - 554 L RTL)
  ğŸ“„ MEMORY_WRITEBACK_STAGES.md    (MEM/WB - 220 L RTL)
```

**NasÄ±l KullanÄ±lÄ±r:**
1. BaÅŸlamak: `INDEX.md` aÃ§Ä±n
2. HÄ±zlÄ± referans: `README.md` kullanÄ±n
3. Detay: Ä°lgili belgeyi aÃ§Ä±n
4. Kod: RTL dosyalarÄ±na bakÄ±n

---

## ğŸ“ Ã–rnek Ã–ÄŸrenme SeanslarÄ±

### Seans 1: Pipeline TasarÄ±mÄ± Ã–ÄŸreniyorum (90 min)

```
1. architecture.md (20 min)
   â”œâ”€ 5-stage pipeline
   â””â”€ pipe1-4 registers
   
2. CPU_TOP_MODULE.md (50 min)
   â”œâ”€ Pipeline orchestration
   â”œâ”€ Data forwarding
   â””â”€ Stall control
   
3. HAZARD_UNIT.md (20 min)
   â””â”€ Hazard detection
```

### Seans 2: ADD Instruction'Ä± Takip Ediyorum (60 min)

```
1. DECODE_STAGE.md (20 min)
   â””â”€ "Ã–rnek: ADD x3, x1, x2"
   
2. EXECUTE_STAGE.md (20 min)
   â””â”€ ALU ADD operation
   
3. MEMORY_WRITEBACK_STAGES.md (10 min)
   â””â”€ WriteBack
   
4. Kod inspeksiyonu:
   rtl/core/stage02_decode/control_unit.sv
   rtl/core/stage03_execute/alu.sv
```

### Seans 3: Cache Miss Debug (60 min)

```
1. MEMORY_WRITEBACK_STAGES.md (20 min)
   â””â”€ Memory operations
   
2. HAZARD_UNIT.md (15 min)
   â””â”€ Stalling analysis
   
3. CPU_TOP_MODULE.md (15 min)
   â””â”€ Pipeline timing
   
4. Waveform/trace inceleme
```

---

## ğŸ“š Belgeler Ã–zeti

| Belge | Konusu | Saat | Detay |
|-------|--------|------|-------|
| **INDEX.md** | TÃ¼m belgeler | 10 min | Navigation hub |
| **README.md** | RTL modÃ¼lleri | 20 min | Module map |
| **RTL_OVERVIEW.md** | Proje yapÄ±sÄ± | 30 min | File structure |
| **CERES_WRAPPER.md** | SoC top | 45 min | Memory, CPU, peripherals |
| **CPU_TOP_MODULE.md** | Pipeline | 45 min | Orchestration, timing |
| **FETCH_STAGE.md** | IF stage | 45 min | PC, prediction, exceptions |
| **DECODE_STAGE.md** | ID stage | 45 min | Decode, registers, immediate |
| **EXECUTE_STAGE.md** | EX stage | 60 min | ALU, CSR, MUL/DIV |
| **MEMORY_WRITEBACK_STAGES.md** | MEM/WB | 45 min | Load/store, register write |
| **HAZARD_UNIT.md** | Hazards | 45 min | Forward, stall, flush |

---

## ğŸ”— SÄ±k KullanÄ±lan Linkler

**BaÅŸlangÄ±Ã§:**
- [RTL INDEX](./INDEX.md) - TÃ¼m belgeler
- [RTL README](./README.md) - ModÃ¼l guide

**Top Level:**
- [CERES_WRAPPER](./CERES_WRAPPER.md) - SoC
- [CPU_TOP_MODULE](./CPU_TOP_MODULE.md) - Pipeline

**Pipeline Stages:**
- [FETCH_STAGE](./stages/FETCH_STAGE.md) - IF
- [DECODE_STAGE](./stages/DECODE_STAGE.md) - ID
- [EXECUTE_STAGE](./stages/EXECUTE_STAGE.md) - EX
- [MEMORY_WRITEBACK](./stages/MEMORY_WRITEBACK_STAGES.md) - MEM/WB

**Support:**
- [HAZARD_UNIT](./HAZARD_UNIT.md) - Hazards

---

## âŒš Zaman Tahmini

Konuya baÄŸlÄ± olarak:

| Hedef | Zaman | Kaynak |
|-------|-------|--------|
| Pipeline temellerini anla | 2 saat | PATH 2 |
| TÃ¼m RTL'yi Ã¶ÄŸren | 6 saat | PATH 1 |
| Belirli modÃ¼lÃ¼ anla | 30-60 min | PATH 2 (specific) |
| Bug'Ä± hÄ±zlÄ± bulma | 15-30 min | INDEX â†’ modÃ¼l â†’ kod |
| Performance optimize | 1-2 saat | Timing analysis |

---

## ğŸ’¡ Ä°puÃ§larÄ±

### Verimli Okuma Ä°Ã§in:

1. **HiyerarÅŸi takip edin**: BaÅŸlangÄ±Ã§ â†’ Ä°lgili â†’ Detay
2. **Kod Ã¶rneklerini inceleyin**: AnlaÅŸÄ±lmasÄ± iÃ§in kritik
3. **Diyagramlar Ã¶nemli**: ASCII diagrams Ã§oÄŸu ÅŸeyi aÃ§Ä±klar
4. **ZamanÄ± planla**: Aceleye getirmeyin, anla
5. **AlÄ±ÅŸtÄ±rma yap**: Sadece oku, mutlaka kod yaz

### Navigasyon Ä°puÃ§larÄ±:

1. README.md'deki tablolarÄ± kullanÄ±n
2. Cross-references'i takip edin
3. "Sonraki AdÄ±mlar" bÃ¶lÃ¼mlerini okuyun
4. Belirsiz bÃ¶lÃ¼mleri yeniden okuyun
5. Kod ile karÅŸÄ±laÅŸtÄ±rÄ±n

### Kod Ä°nceleme:

```bash
# Fetch stage bakÄ±mÄ±:
cat /home/kerim/level-v/rtl/core/stage01_fetch/fetch.sv

# Decode stage:
cat /home/kerim/level-v/rtl/core/stage02_decode/control_unit.sv

# Execute stage:
cat /home/kerim/level-v/rtl/core/stage03_execute/alu.sv

# Hazard unit:
cat /home/kerim/level-v/rtl/core/hazard_unit.sv
```

---

## â“ SÄ±k Sorulan Sorular

**S: Nereden baÅŸlamalÄ±yÄ±m?**
C: Bu sayfadaki durumunuza uygun PATH'i seÃ§in

**S: TÃ¼m belgeyi mi okumam gerek?**
C: HayÄ±r - PATH 2 veya 3 seÃ§in

**S: Bir modÃ¼lÃ¼ hÄ±zlÄ± Ã¶ÄŸrenmek istiyorum**
C: README.md modÃ¼l tablosunu kullanÄ±n

**S: Belirli bir sorunu Ã§Ã¶zmek istiyorum**
C: INDEX.md â†’ ModÃ¼l â†’ Detay â†’ Kod

**S: RTL kodunu nasÄ±l bulurum?**
C: Belgeler dizini tanÄ±mlarÄ±nÄ± gÃ¶sterir, sonra kodunu ararsÄ±nÄ±z

---

## ğŸ“ Destek

Belgelerde sorun bulursanÄ±z:

1. Ä°lgili belgenin "Sonraki AdÄ±mlar" bÃ¶lÃ¼mÃ¼nÃ¼ kontrol edin
2. INDEX.md veya README.md'deki tablolarÄ± kullanÄ±n
3. Cross-references'i takip edin
4. AynÄ± konudaki diÄŸer belgeleri okuyun

---

## ğŸš€ Ä°leri AdÄ±mlar

Temel RTL'yi anladÄ±ktan sonra:

1. **Compute Units** (Phase 2)
   - ALU deep dive
   - Multiplier/Divider
   - Branch Predictor

2. **Memory System** (Phase 3)
   - Cache architecture
   - TLB & PMA
   - CSR detailed

3. **Peripherals** (Phase 4)
   - UART integration
   - CLINT
   - GPIO/SPI/I2C

---

**Durumu**: Phase 1 TamamlandÄ± âœ…  
**Sonraki**: Phase 2 - Compute Units  
**TarafÄ±ndan oluÅŸturuldu**: 1 AralÄ±k 2025

**BaÅŸlamaya hazÄ±r mÄ±sÄ±nÄ±z?** â†’ [INDEX.md](./INDEX.md) aÃ§Ä±n

