<!DOCTYPE HTML>
<html lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

  <title>Ahmad Rezaei</title>
  
  <meta name="author" content="Jon Barron">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  
  <link rel="stylesheet" type="text/css" href="stylesheet.css">
  <link rel="icon" type="image/png" href="images/seal_icon.png">
</head>

<body>
  <table style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
    <tr style="padding:0px">
      <td style="padding:0px">
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr style="padding:0px">
            <td style="padding:2.5%;width:63%;vertical-align:middle">
              <p style="text-align:center">
                <name>Ahmad Rezaei</name>
              </p>
              <p>I work as a research assistant in Reliable & Smart Systems (RSS) Laboratory since Jan. 2019. At RSS, I've worked on Secure Hardware Design, Hardware Accelaration and Enhancement of DNA Basecaller, and Computer Architecture.
              </p>
              <p>
                I did my B.Sc. at <a href="https://uk.ac.ir/en/home">SBUK University</a>, where I was advised by <a href="https://scholar.google.com/citations?user=2S80kpsAAAAJ&hl=en&oi=ao">prof. Ali Mahani</a>.
              </p>
              <p style="text-align:center">
                <a href="mailto:ahmadrezaeiq@gmail.com">Email</a> &nbsp/&nbsp
                <a href="dat/A_Rezaei_CV.pdf">CV</a> &nbsp/&nbsp
                <a href="dat/bio.txt">Bio</a> &nbsp/&nbsp
                <a href="https://www.linkedin.com/in/ahmad-rezaei-aa3162113/">Linkedin</a> &nbsp/&nbsp
                <a href="https://www.researchgate.net/profile/Ahmad_Rezaei5">Research Gate</a> &nbsp/&nbsp
                <a href="https://github.com/ahmadr75/">Github</a>
              </p>
            </td>
            <td style="padding:2.5%;width:40%;max-width:40%">
              <a href="Imgs/IMG_5066.jpg"><img style="width:100%;max-width:100%" alt="profile photo" src="Imgs/IMG_5066.jpg" class="hoverZoomLink"></a>
            </td>
          </tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
            <td style="padding:20px;width:100%;vertical-align:middle">
            <heading>Research</heading>
              <p>
                I am a young researcher with a HUGE interest in Hardware Accelaration, Machine Learning, Computer Architecture. 
                Seeking experience and appropriate education in field these, and desire to proceed on my career as a full-fledged researcher in near future. 
                I am motivated to use these techniques and also combine technical knowledge with interpersonal skills to address challenges.
              </p>
            </td>
          </tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
            <td style="padding:20px;width:100%;vertical-align:middle">
            <heading>Academic Projects</heading>
            </td>
          </tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr>  
          <td style="padding:20px;width:75%;vertical-align:middle">
                <papertitle>Design and implementation of Piplined MIPS processor</papertitle>
              <br>
              "Computer Architecture" Course, February 2018
              <br>
               Final Project/ Verilog, Assembly
              <p></p>
              <p>This computer was designed using Verilog VHDL language, after proceeding with synthesis procedure was implemented on Xillinx Spartan 6 FPGA using ISE design suite, and the outcome was scrutinized with ChipOscope.
              </p>
            </td>
          <td style="padding:20px;width:25%;vertical-align:middle">
                <papertitle>"Computer Architecture" Course, February 2018</papertitle>
              <br>
               Final Project/ Verilog, Assembly
            </td>
          </tr> 


          <tr>
            <td style="padding:20px;width:75%;vertical-align:middle">
              <a>
                <papertitle>Design of tanh/sinh activation function hardware for neural networks</papertitle>
              </a>
              <br>
                "Digital System Design(FPGA, ASIC)" Course, May 2018
              <br>
              Final Project/ Verilog
              <p></p>
              <p>
              Taking advantage of CORDIC algorithms to minimize the time consumed.
              </p>
            </td>
          </tr>


          <tr>
            <td style="padding:20px;width:75%;vertical-align:middle">
              <a>
                <papertitle>Test pattern generation using Synopsys TetraMAX software</papertitle>
              </a>
              <br>
              "Test and Testable Design" Course, February 2019
              <br>
              Class Project
              <p></p>
              <p>
                Obtaining fault coverage of the circuit with specified patterns and multiple fault centers. 
              </p>
            </td>
          </tr> 

          <tr>
            <td style="padding:20px;width:75%;vertical-align:middle">
              <a>
                <papertitle>Reliability analysis of extra-stage butterfly network</papertitle>
              </a>
              <br>
              "Fault Diagnosis and Tolerance" Course, May 2019
              <br>  
              Class Project/ SHARPE
              <p></p>
              <p>
                RBD of this network was implemented in SHARPE program and several factors were obtained
              </p>
            </td>
          </tr> 


          <tr>
            <td style="padding:20px;width:75%;vertical-align:middle">
              <a>
                <papertitle>Reliability analysis of different schemes with MATLAB</papertitle>
              </a>
              <br>
              "Fault Diagnosis and Tolerance" Course, May 2019
              <br>
              Class Project/ MATLAB
              <p></p>
              <p>
              Various Schemes e.g. TMR, TMR simplex, and original circuit and also, apparent reliability were analysed based on exponential distribution
              </p>
            </td>
          </tr> 

          <tr>
            <td style="padding:20px;width:75%;vertical-align:middle">
              <a>
                <papertitle>Making an autonomous waitor robot</papertitle>
              </a>
              <br>
              "Fundamentals of Mechatronics" Course, May 2018
              <br>
              Final Project/ Arduino
              <p></p>
              <p>
              Won first place in moving an object to the destination and simultaneously avoiding static forbidden zones and dynamic obstacles.
              </p>
            </td>
          </tr> 

  </table>
</body>

</html>
