5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always12.vcd -o always12.cdd -v always12.v
3 0 $root $root NA 0 0 1
3 0 main main always12.v 1 38 1
2 1 5 90009 2 1 4 0 0 a
2 2 5 90009 0 2a 20000 0 0 1 2 2
2 3 5 90009 4 29 2100a 1 2 1 2 2
2 4 6 20006 2 3d 12600a 0 0 1 2 1102 $u0
1 a 3 30006 1 0 0 0 1 1 2
1 b 3 30009 1 0 0 0 1 1 2
4 4 3 0
4 3 4 0
3 1 main.$u0 main.$u0 always12.v 0 16 1
2 5 7 b000e 1 0 20004 0 0 1 4 0
2 6 7 b000e 1 47 4 5 0 foobar.b
2 7 7 30011 2 3b 13100a 0 6 1 2 1102 foobar
2 8 8 70007 1 1 4 0 0 a
2 9 8 30009 1 39 6 8 0
2 10 9 50009 0 3d 120002 0 0 1 2 2 $u1
4 10 0 0
4 9 10 0
4 7 9 0
3 1 main.$u0.$u1 main.$u0.$u1 always12.v 0 15 1
2 11 10 a000a 0 1 10 0 0 b
2 12 10 6000c 0 39 11022 11 0
2 13 14 c000f 0 0 20010 0 0 1 4 0
2 14 14 80008 0 1 400 0 0 b
2 15 14 8000f 0 37 22 13 14
2 16 11 8000c 0 3d 126002 0 0 1 2 2 $u2
4 15 0 0
4 16 15 0
4 12 16 15
3 1 main.$u0.$u1.$u2 main.$u0.$u1.$u2 always12.v 0 13 1
2 17 12 d0010 0 0 20010 0 0 1 4 0
2 18 12 90009 0 1 400 0 0 a
2 19 12 90010 0 37 11022 17 18
4 19 0 0
3 1 main.$u3 main.$u3 always12.v 0 28 1
3 3 main.foobar main.foobar always12.v 30 36 1
2 20 33 4 2 3d 13100a 0 0 1 2 1102 $u4
1 b 31 800006 1 0 0 0 1 1 2
1 a 32 830004 1 0 0 0 1 1 2
4 20 0 0
3 1 main.foobar.$u4 main.foobar.$u4 always12.v 0 35 1
2 21 34 50005 1 1 4 0 0 b
2 22 34 10001 0 1 400 0 0 a
2 23 34 10005 1 37 11006 21 22
4 23 0 0
