# Day 06: CPU å®Ÿè£… Part 1 - ãƒ‡ã‚³ãƒ¼ãƒ€ã¨ALU

## ğŸ¯ å­¦ç¿’ç›®æ¨™

- å®Œå…¨ãªå‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€ã®è¨­è¨ˆã¨å®Ÿè£…
- 6502äº’æ›ALUã®è©³ç´°å®Ÿè£…
- ãƒ•ãƒ©ã‚°ç”Ÿæˆãƒ­ã‚¸ãƒƒã‚¯ã®æ­£ç¢ºãªå®Ÿè£…
- ãƒã‚¤ã‚¯ãƒ­å‘½ä»¤åˆ¶å¾¡ã®æ¦‚å¿µç†è§£

## ğŸ“š ç†è«–å­¦ç¿’

### å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€ã®è¨­è¨ˆæ–¹é‡

**éšå±¤çš„ãƒ‡ã‚³ãƒ¼ãƒ‰:**
1. **ç¬¬1æ®µéš**: å‘½ä»¤ã‚¿ã‚¤ãƒ—ã®åˆ¤å®š (Load/Store/ALUç­‰)
2. **ç¬¬2æ®µéš**: ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã®åˆ¤å®š
3. **ç¬¬3æ®µéš**: åˆ¶å¾¡ä¿¡å·ã®ç”Ÿæˆ

**åˆ¶å¾¡ä¿¡å·ã®ç¨®é¡:**
- ALUæ“ä½œé¸æŠ
- ãƒ¬ã‚¸ã‚¹ã‚¿æ›¸ãè¾¼ã¿åˆ¶å¾¡
- ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹åˆ¶å¾¡
- ãƒ•ãƒ©ã‚°æ›´æ–°åˆ¶å¾¡

### ALUã®è¨­è¨ˆè¦ä»¶

**å¯¾å¿œæ¼”ç®—:**
- ç®—è¡“æ¼”ç®—: ADD, SUB (ã‚­ãƒ£ãƒªãƒ¼ä»˜ã)
- è«–ç†æ¼”ç®—: AND, OR, XOR
- ã‚·ãƒ•ãƒˆæ¼”ç®—: ASL, LSR, ROL, ROR
- æ¯”è¼ƒæ¼”ç®—: CMP, CPX, CPY
- ã‚¤ãƒ³ã‚¯ãƒªãƒ¡ãƒ³ãƒˆ/ãƒ‡ã‚¯ãƒªãƒ¡ãƒ³ãƒˆ: INC, DEC

## ğŸ› ï¸ å®Ÿç¿’1: å®Œå…¨ãªå‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€

```systemverilog
module cpu_decoder (
    input  logic [7:0] opcode,
    input  logic [7:0] status_reg,

    // ALUåˆ¶å¾¡
    output logic [3:0] alu_op,
    output logic       alu_carry_in,

    // ãƒ¬ã‚¸ã‚¹ã‚¿åˆ¶å¾¡
    output logic reg_a_write,
    output logic reg_x_write,
    output logic reg_y_write,
    output logic reg_sp_write,
    output logic reg_pc_write,

    // ãƒ¡ãƒ¢ãƒªåˆ¶å¾¡
    output logic mem_read,
    output logic mem_write,

    // ãƒ•ãƒ©ã‚°åˆ¶å¾¡
    output logic update_nz,
    output logic update_c,
    output logic update_v,

    // ãƒ‡ãƒ¼ã‚¿ãƒ‘ã‚¹åˆ¶å¾¡
    output logic [2:0] reg_src_sel,    // ãƒ¬ã‚¸ã‚¹ã‚¿å…¥åŠ›é¸æŠ
    output logic [1:0] alu_a_sel,     // ALU Aå…¥åŠ›é¸æŠ
    output logic [1:0] alu_b_sel,     // ALU Bå…¥åŠ›é¸æŠ

    // ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°
    output logic [2:0] addr_mode,
    output logic [1:0] instruction_length
);

    // ALUæ“ä½œå®šç¾©
    localparam ALU_ADD = 4'b0000;
    localparam ALU_SUB = 4'b0001;
    localparam ALU_AND = 4'b0010;
    localparam ALU_OR  = 4'b0011;
    localparam ALU_XOR = 4'b0100;
    localparam ALU_ASL = 4'b0101;
    localparam ALU_LSR = 4'b0110;
    localparam ALU_ROL = 4'b0111;
    localparam ALU_ROR = 4'b1000;
    localparam ALU_INC = 4'b1001;
    localparam ALU_DEC = 4'b1010;
    localparam ALU_PASS_A = 4'b1011;
    localparam ALU_PASS_B = 4'b1100;

    always_comb begin
        // ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤
        alu_op = ALU_PASS_A;
        alu_carry_in = 1'b0;

        {reg_a_write, reg_x_write, reg_y_write} = 3'b000;
        {reg_sp_write, reg_pc_write} = 2'b00;

        {mem_read, mem_write} = 2'b00;
        {update_nz, update_c, update_v} = 3'b000;

        reg_src_sel = 3'b000;
        alu_a_sel = 2'b00;
        alu_b_sel = 2'b00;

        addr_mode = 3'b000;
        instruction_length = 2'd1;

        case (opcode)
            // LDA Immediate
            8'hA9: begin
                reg_a_write = 1'b1;
                mem_read = 1'b1;
                update_nz = 1'b1;
                alu_op = ALU_PASS_B;
                reg_src_sel = 3'b001;  // ALUçµæœ
                addr_mode = 3'b000;    // Immediate
                instruction_length = 2'd2;
            end

            // ADC Immediate
            8'h69: begin
                reg_a_write = 1'b1;
                mem_read = 1'b1;
                update_nz = 1'b1;
                update_c = 1'b1;
                update_v = 1'b1;
                alu_op = ALU_ADD;
                alu_carry_in = status_reg[0];  // Cãƒ•ãƒ©ã‚°
                alu_a_sel = 2'b00;    // A ãƒ¬ã‚¸ã‚¹ã‚¿
                alu_b_sel = 2'b01;    // ãƒ¡ãƒ¢ãƒªãƒ‡ãƒ¼ã‚¿
                reg_src_sel = 3'b001; // ALUçµæœ
                addr_mode = 3'b000;
                instruction_length = 2'd2;
            end

            // STA Zero Page
            8'h85: begin
                mem_write = 1'b1;
                alu_op = ALU_PASS_A;
                alu_a_sel = 2'b00;    // A ãƒ¬ã‚¸ã‚¹ã‚¿
                addr_mode = 3'b001;   // Zero Page
                instruction_length = 2'd2;
            end

            // TAX
            8'hAA: begin
                reg_x_write = 1'b1;
                update_nz = 1'b1;
                alu_op = ALU_PASS_A;
                alu_a_sel = 2'b00;    // A ãƒ¬ã‚¸ã‚¹ã‚¿
                reg_src_sel = 3'b001; // ALUçµæœ
                instruction_length = 2'd1;
            end

            // TODO: ä»–ã®é‡è¦ãªå‘½ä»¤ã‚’å®Ÿè£…

            default: begin
                // NOP ã¾ãŸã¯æœªå®Ÿè£…å‘½ä»¤
                instruction_length = 2'd1;
            end
        endcase
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’2: 6502 ALUå®Ÿè£…

```systemverilog
module cpu_alu (
    input  logic [7:0]  operand_a,
    input  logic [7:0]  operand_b,
    input  logic [3:0]  operation,
    input  logic        carry_in,

    output logic [7:0]  result,
    output logic        carry_out,
    output logic        overflow,
    output logic        negative,
    output logic        zero
);

    logic [8:0] temp_result;

    always_comb begin
        // ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤
        temp_result = 9'b000000000;
        overflow = 1'b0;

        case (operation)
            4'b0000: begin // ADD
                temp_result = {1'b0, operand_a} + {1'b0, operand_b} + {8'b0, carry_in};
                // ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼æ¤œå‡º (ç¬¦å·ä»˜ãæ¼”ç®—)
                overflow = (operand_a[7] == operand_b[7]) &&
                          (operand_a[7] != temp_result[7]);
            end

            4'b0001: begin // SUB
                temp_result = {1'b0, operand_a} - {1'b0, operand_b} - {8'b0, ~carry_in};
                // æ¸›ç®—ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼
                overflow = (operand_a[7] != operand_b[7]) &&
                          (operand_a[7] != temp_result[7]);
            end

            4'b0010: begin // AND
                temp_result = {1'b0, operand_a & operand_b};
            end

            4'b0011: begin // OR
                temp_result = {1'b0, operand_a | operand_b};
            end

            4'b0100: begin // XOR
                temp_result = {1'b0, operand_a ^ operand_b};
            end

            4'b0101: begin // ASL (Arithmetic Shift Left)
                temp_result = {operand_a, 1'b0};
            end

            4'b0110: begin // LSR (Logical Shift Right)
                temp_result = {operand_a[0], 1'b0, operand_a[7:1]};
            end

            4'b0111: begin // ROL (Rotate Left)
                temp_result = {operand_a, carry_in};
            end

            4'b1000: begin // ROR (Rotate Right)
                temp_result = {operand_a[0], carry_in, operand_a[7:1]};
            end

            4'b1001: begin // INC
                temp_result = {1'b0, operand_a} + 9'b000000001;
            end

            4'b1010: begin // DEC
                temp_result = {1'b0, operand_a} - 9'b000000001;
            end

            4'b1011: begin // PASS A
                temp_result = {1'b0, operand_a};
            end

            4'b1100: begin // PASS B
                temp_result = {1'b0, operand_b};
            end

            default: begin
                temp_result = {1'b0, operand_a};
            end
        endcase

        // çµæœã¨ãƒ•ãƒ©ã‚°ã®ç”Ÿæˆ
        result = temp_result[7:0];
        carry_out = temp_result[8];
        negative = temp_result[7];
        zero = (temp_result[7:0] == 8'h00);
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’3: ãƒ•ãƒ©ã‚°ãƒ¬ã‚¸ã‚¹ã‚¿ç®¡ç†

```systemverilog
module status_register (
    input  logic clk,
    input  logic rst_n,

    // ãƒ•ãƒ©ã‚°æ›´æ–°åˆ¶å¾¡
    input  logic update_n,
    input  logic update_z,
    input  logic update_c,
    input  logic update_v,

    // æ–°ã—ã„ãƒ•ãƒ©ã‚°å€¤
    input  logic new_n,
    input  logic new_z,
    input  logic new_c,
    input  logic new_v,

    // ç‰¹æ®Šãƒ•ãƒ©ã‚°åˆ¶å¾¡
    input  logic set_i,     // å‰²ã‚Šè¾¼ã¿ç¦æ­¢ã‚»ãƒƒãƒˆ
    input  logic clear_i,   // å‰²ã‚Šè¾¼ã¿ç¦æ­¢ã‚¯ãƒªã‚¢
    input  logic set_d,     // ãƒ‡ã‚·ãƒãƒ«ãƒ¢ãƒ¼ãƒ‰ã‚»ãƒƒãƒˆ
    input  logic clear_d,   // ãƒ‡ã‚·ãƒãƒ«ãƒ¢ãƒ¼ãƒ‰ã‚¯ãƒªã‚¢

    // ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿
    output logic [7:0] status_reg
);

    // ãƒ•ãƒ©ã‚°ãƒ“ãƒƒãƒˆå®šç¾©
    // Bit 7: N (Negative)
    // Bit 6: V (Overflow)
    // Bit 5: - (æœªä½¿ç”¨ã€å¸¸ã«1)
    // Bit 4: B (Break)
    // Bit 3: D (Decimal)
    // Bit 2: I (Interrupt)
    // Bit 1: Z (Zero)
    // Bit 0: C (Carry)

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            status_reg <= 8'b00100100;  // I=1, unused=1
        end else begin
            // æ¡ä»¶ä»˜ããƒ•ãƒ©ã‚°æ›´æ–°
            if (update_n) status_reg[7] <= new_n;
            if (update_v) status_reg[6] <= new_v;
            // Bit 5ã¯å¸¸ã«1
            status_reg[5] <= 1'b1;
            // Break ãƒ•ãƒ©ã‚°ã¯å‘½ä»¤ã«ã‚ˆã‚Šåˆ¶å¾¡
            if (update_z) status_reg[1] <= new_z;
            if (update_c) status_reg[0] <= new_c;

            // ç‰¹æ®Šåˆ¶å¾¡
            if (set_i)    status_reg[2] <= 1'b1;
            if (clear_i)  status_reg[2] <= 1'b0;
            if (set_d)    status_reg[3] <= 1'b1;
            if (clear_d)  status_reg[3] <= 1'b0;
        end
    end

endmodule
```

## ğŸ“ èª²é¡Œ

### åŸºç¤èª²é¡Œ
1. æ®‹ã‚Šã®ç®—è¡“ãƒ»è«–ç†å‘½ä»¤ã®å®Ÿè£…
2. å…¨ã‚·ãƒ•ãƒˆãƒ»ãƒ­ãƒ¼ãƒ†ãƒ¼ãƒˆå‘½ä»¤ã®å®Ÿè£…
3. æ¯”è¼ƒå‘½ä»¤ (CMP, CPX, CPY) ã®å®Ÿè£…

### ç™ºå±•èª²é¡Œ
1. BCD (Binary Coded Decimal) æ¼”ç®—ã®å®Ÿè£…
2. æœªå®Ÿè£…å‘½ä»¤ã®å‹•ä½œå®šç¾©
3. å‘½ä»¤å®Ÿè¡Œã‚µã‚¤ã‚¯ãƒ«æœ€é©åŒ–

## ğŸ“š ä»Šæ—¥å­¦ã‚“ã ã“ã¨

- [ ] éšå±¤çš„å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€ã®è¨­è¨ˆ
- [ ] ALUã®å®Œå…¨å®Ÿè£…
- [ ] ãƒ•ãƒ©ã‚°ç”Ÿæˆãƒ­ã‚¸ãƒƒã‚¯
- [ ] åˆ¶å¾¡ä¿¡å·ã®ä½“ç³»çš„è¨­è¨ˆ

## ğŸ¯ æ˜æ—¥ã®äºˆç¿’

Day 07ã§ã¯ãƒ¡ãƒ¢ãƒªã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã¨ã‚¹ã‚¿ãƒƒã‚¯åˆ¶å¾¡ã‚’å®Ÿè£…ã—ã¾ã™:
- ãƒ¡ãƒ¢ãƒªãƒã‚¹è¨­è¨ˆ
- ã‚¹ã‚¿ãƒƒã‚¯æ“ä½œã®å®Ÿè£…
- ã‚¢ãƒ‰ãƒ¬ã‚¹ç”Ÿæˆãƒ¦ãƒ‹ãƒƒãƒˆ