

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Thu Sep 12 16:27:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.586 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32785|    32785|  0.164 ms|  0.164 ms|  32785|  32785|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6  |    32783|    32783|        17|          1|          1|  32768|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      459|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|      696|      596|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      668|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    10|     1364|     1336|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U57  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U58  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  696|  596|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_local_C_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                             |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln705_fu_277_p2                 |         +|   0|  0|  23|          16|           1|
    |add_ln706_fu_713_p2                 |         +|   0|  0|  22|          15|           1|
    |add_ln707_1_fu_699_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln710_1_fu_685_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln712_1_fu_671_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln712_fu_772_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln714_fu_665_p2                 |         +|   0|  0|  12|           4|           1|
    |c2_3_fu_499_p2                      |         +|   0|  0|  10|           3|           1|
    |c5_3_fu_571_p2                      |         +|   0|  0|  12|           4|           1|
    |empty_fu_796_p2                     |         +|   0|  0|  13|           6|           6|
    |and_ln705_1_fu_413_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_2_fu_487_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_3_fu_431_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_fu_401_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln706_1_fu_481_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_2_fu_493_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_fu_475_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln707_1_fu_557_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln707_fu_551_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln710_fu_621_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i99_not_fu_350_p2             |      icmp|   0|  0|  10|           3|           2|
    |cmp_i_i99_not_mid1_fu_525_p2        |      icmp|   0|  0|  10|           3|           2|
    |cmp_i_i_not_fu_356_p2               |      icmp|   0|  0|  12|           4|           3|
    |cmp_i_i_not_mid1_fu_589_p2          |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln705_fu_271_p2                |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln706_fu_371_p2                |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln707_fu_425_p2                |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln710_fu_419_p2                |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln712_fu_407_p2                |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln714_fu_395_p2                |      icmp|   0|  0|  12|           4|           5|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_362_p2                   |        or|   0|  0|   2|           1|           1|
    |brmerge_mid1_fu_595_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln705_1_fu_383_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln705_fu_377_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln706_1_fu_451_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_2_fu_457_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_3_fu_469_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_fu_437_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln707_1_fu_511_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_2_fu_539_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_fu_505_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln710_1_fu_583_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_2_fu_615_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_fu_577_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln712_1_fu_641_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln712_2_fu_647_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln712_fu_635_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln706_1_fu_719_p3            |    select|   0|  0|  15|           1|           1|
    |select_ln706_fu_443_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln707_1_fu_531_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln707_2_fu_563_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln707_3_fu_705_p3            |    select|   0|  0|  13|           1|           1|
    |select_ln707_fu_517_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln710_1_fu_601_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln710_2_fu_627_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln710_3_fu_691_p3            |    select|   0|  0|  11|           1|           1|
    |select_ln710_fu_765_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln712_1_fu_778_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln712_2_fu_677_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln712_fu_653_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln705_fu_389_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln706_fu_463_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln707_fu_545_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln710_fu_609_p2                 |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 459|         215|         149|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten115_load  |   9|          2|   16|         32|
    |c2_fu_136                                |   9|          2|    3|          6|
    |c5_fu_128                                |   9|          2|    4|          8|
    |c6_fu_120                                |   9|          2|    4|          8|
    |c7_fu_116                                |   9|          2|    4|          8|
    |fifo_A_PE_1_12_blk_n                     |   9|          2|    1|          2|
    |fifo_A_PE_1_2_blk_n                      |   9|          2|    1|          2|
    |fifo_B_PE_1_1_blk_n                      |   9|          2|    1|          2|
    |fifo_B_PE_2_1_blk_n                      |   9|          2|    1|          2|
    |fifo_C_drain_PE_1_1_blk_n                |   9|          2|    1|          2|
    |indvar_flatten115_fu_148                 |   9|          2|   16|         32|
    |indvar_flatten12_fu_132                  |   9|          2|   11|         22|
    |indvar_flatten37_fu_140                  |   9|          2|   13|         26|
    |indvar_flatten72_fu_144                  |   9|          2|   15|         30|
    |indvar_flatten_fu_124                    |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 153|         34|  101|        202|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_1_reg_968                      |  32|   0|   32|          0|
    |add_reg_963                        |  32|   0|   32|          0|
    |and_ln710_reg_932                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c2_fu_136                          |   3|   0|    3|          0|
    |c5_fu_128                          |   4|   0|    4|          0|
    |c6_fu_120                          |   4|   0|    4|          0|
    |c7_fu_116                          |   4|   0|    4|          0|
    |icmp_ln705_reg_879                 |   1|   0|    1|          0|
    |indvar_flatten115_fu_148           |  16|   0|   16|          0|
    |indvar_flatten12_fu_132            |  11|   0|   11|          0|
    |indvar_flatten37_fu_140            |  13|   0|   13|          0|
    |indvar_flatten72_fu_144            |  15|   0|   15|          0|
    |indvar_flatten_fu_124              |   8|   0|    8|          0|
    |local_C_addr_reg_942               |   6|   0|    6|          0|
    |local_C_load_reg_948               |  32|   0|   32|          0|
    |mul_1_reg_958                      |  32|   0|   32|          0|
    |mul_reg_953                        |  32|   0|   32|          0|
    |or_ln710_1_reg_923                 |   1|   0|    1|          0|
    |select_ln710_1_reg_928             |   1|   0|    1|          0|
    |trunc_ln712_reg_937                |   3|   0|    3|          0|
    |u_1_reg_888                        |  32|   0|   32|          0|
    |u_2_reg_893                        |  32|   0|   32|          0|
    |u_3_reg_898                        |  32|   0|   32|          0|
    |u_reg_883                          |  32|   0|   32|          0|
    |icmp_ln705_reg_879                 |  64|  32|    1|          0|
    |local_C_addr_reg_942               |  64|  32|    6|          0|
    |mul_1_reg_958                      |  64|  32|   32|          0|
    |select_ln710_1_reg_928             |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 668| 128|  452|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|                   PE|  return value|
|fifo_A_PE_1_12_dout                 |   in|   64|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_num_data_valid       |   in|    2|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_fifo_cap             |   in|    2|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_empty_n              |   in|    1|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_read                 |  out|    1|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_B_PE_1_1_dout                  |   in|   64|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_num_data_valid        |   in|    2|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_fifo_cap              |   in|    2|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_empty_n               |   in|    1|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_read                  |  out|    1|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_2_1_din                   |  out|   64|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_num_data_valid        |   in|    2|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_fifo_cap              |   in|    2|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_full_n                |   in|    1|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_write                 |  out|    1|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_A_PE_1_2_din                   |  out|   64|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_num_data_valid        |   in|    2|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_fifo_cap              |   in|    2|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_full_n                |   in|    1|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_write                 |  out|    1|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_C_drain_PE_1_1_din             |  out|   32|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_full_n          |   in|    1|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_write           |  out|    1|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

