

================================================================
== Vitis HLS Report for 'Block_entry3947_proc'
================================================================
* Date:           Sun Nov 13 22:40:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CORDIC_original
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.35 ns|  3.903 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  90.950 ns|  90.950 ns|   17|   17|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|     152|   1318|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |        -|    -|     560|    484|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    120|    -|
|Register         |        -|    -|    1151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    2061|   2058|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |lshr_64ns_32ns_64_2_1_U35  |lshr_64ns_32ns_64_2_1  |        0|   0|  140|  121|    0|
    |lshr_64ns_32ns_64_2_1_U37  |lshr_64ns_32ns_64_2_1  |        0|   0|  140|  121|    0|
    |shl_64ns_32ns_64_2_1_U36   |shl_64ns_32ns_64_2_1   |        0|   0|  140|  121|    0|
    |shl_64ns_32ns_64_2_1_U38   |shl_64ns_32ns_64_2_1   |        0|   0|  140|  121|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|   0|  560|  484|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_16s_10ns_26_4_1_U39  |mul_mul_16s_10ns_26_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |outStream_r_fifo_U      |        0|  99|   0|    -|     1|   16|       16|
    |outStream_theta_fifo_U  |        0|  99|   0|    -|     1|   16|       16|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        0| 198|   0|    0|     2|   32|       32|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+----+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+----+----+------------+------------+
    |add_ln1150_1_fu_687_p2     |         +|   0|   0|  23|          16|           6|
    |add_ln1150_fu_585_p2       |         +|   0|   0|  23|          16|           6|
    |add_ln1159_1_fu_531_p2     |         +|   0|   0|  39|          32|           6|
    |add_ln1159_fu_501_p2       |         +|   0|   0|  39|          32|           6|
    |add_ln1170_1_fu_867_p2     |         +|   0|   0|   8|           8|           8|
    |add_ln1170_fu_831_p2       |         +|   0|   0|   8|           8|           8|
    |add_ln423_fu_333_p2        |         +|   0|   0|  23|          16|          16|
    |add_ln859_13_fu_250_p2     |         +|   0|   0|  23|          16|          16|
    |add_ln859_14_fu_274_p2     |         +|   0|   0|  16|          16|          16|
    |add_ln859_15_fu_278_p2     |         +|   0|   0|  16|          16|          16|
    |add_ln859_fu_238_p2        |         +|   0|   0|  23|          16|          16|
    |lsb_index_1_fu_511_p2      |         +|   0|   0|  39|          32|           6|
    |lsb_index_fu_481_p2        |         +|   0|   0|  39|          32|           6|
    |m_3_fu_753_p2              |         +|   0|   0|  71|          64|          64|
    |m_8_fu_785_p2              |         +|   0|   0|  71|          64|          64|
    |sub_ln1145_1_fu_463_p2     |         -|   0|   0|  39|           5|          32|
    |sub_ln1145_fu_405_p2       |         -|   0|   0|  39|           5|          32|
    |sub_ln1148_1_fu_526_p2     |         -|   0|   0|  13|           4|           5|
    |sub_ln1148_fu_496_p2       |         -|   0|   0|  13|           4|           5|
    |sub_ln1160_1_fu_536_p2     |         -|   0|   0|  39|           5|          32|
    |sub_ln1160_fu_506_p2       |         -|   0|   0|  39|           5|          32|
    |sub_ln1165_1_fu_862_p2     |         -|   0|   0|   8|           2|           8|
    |sub_ln1165_fu_826_p2       |         -|   0|   0|   8|           2|           8|
    |sub_ln859_7_fu_255_p2      |         -|   0|   0|  23|          16|          16|
    |sub_ln859_fu_233_p2        |         -|   0|   0|  23|          16|          16|
    |tmp_V_4_fu_360_p2          |         -|   0|   0|  23|           1|          16|
    |tmp_V_fu_355_p2            |         -|   0|   0|  23|           1|          16|
    |a_1_fu_668_p2              |       and|   0|   0|   2|           1|           1|
    |a_fu_566_p2                |       and|   0|   0|   2|           1|           1|
    |and_ln1150_1_fu_699_p2     |       and|   0|   0|   2|           1|           1|
    |and_ln1150_fu_597_p2       |       and|   0|   0|   2|           1|           1|
    |and_ln420_fu_323_p2        |       and|   0|   0|   2|           1|           1|
    |p_Result_17_fu_555_p2      |       and|   0|   0|  16|          16|          16|
    |p_Result_24_fu_657_p2      |       and|   0|   0|  16|          16|          16|
    |icmp_ln1136_1_fu_423_p2    |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1136_fu_365_p2      |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1147_1_fu_643_p2    |      icmp|   0|   0|  17|          31|           1|
    |icmp_ln1147_fu_541_p2      |      icmp|   0|   0|  17|          31|           1|
    |icmp_ln1148_1_fu_662_p2    |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1148_fu_560_p2      |      icmp|   0|   0|  13|          16|           1|
    |icmp_ln1159_1_fu_722_p2    |      icmp|   0|   0|  18|          32|           1|
    |icmp_ln1159_fu_620_p2      |      icmp|   0|   0|  18|          32|           1|
    |r_5_fu_312_p2              |      icmp|   0|   0|  11|           9|           1|
    |lshr_ln1148_1_fu_651_p2    |      lshr|   0|  76|  49|           2|          16|
    |lshr_ln1148_fu_549_p2      |      lshr|   0|  76|  49|           2|          16|
    |ap_block_state1            |        or|   0|   0|   2|           1|           1|
    |ap_block_state8            |        or|   0|   0|   2|           1|           1|
    |ap_block_state9            |        or|   0|   0|   2|           1|           1|
    |or_ln1150_1_fu_705_p2      |        or|   0|   0|   2|           1|           1|
    |or_ln1150_fu_603_p2        |        or|   0|   0|   2|           1|           1|
    |or_ln420_fu_317_p2         |        or|   0|   0|   2|           1|           1|
    |m_2_fu_745_p3              |    select|   0|   0|  64|           1|          64|
    |m_7_fu_777_p3              |    select|   0|   0|  64|           1|          64|
    |r_V_fu_243_p3              |    select|   0|   0|  16|           1|          16|
    |select_ln1136_1_fu_902_p3  |    select|   0|   0|  32|           1|           1|
    |select_ln1136_fu_895_p3    |    select|   0|   0|  32|           1|           1|
    |select_ln1144_1_fu_816_p3  |    select|   0|   0|   7|           1|           7|
    |select_ln1144_fu_809_p3    |    select|   0|   0|   7|           1|           7|
    |select_ln859_13_fu_260_p3  |    select|   0|   0|  16|           1|          16|
    |select_ln859_14_fu_267_p3  |    select|   0|   0|   8|           1|           8|
    |tmp_V_7_fu_370_p3          |    select|   0|   0|  16|           1|          16|
    |tmp_V_9_fu_428_p3          |    select|   0|   0|  16|           1|          16|
    |xor_ln1150_1_fu_681_p2     |       xor|   0|   0|   2|           1|           2|
    |xor_ln1150_fu_579_p2       |       xor|   0|   0|   2|           1|           2|
    +---------------------------+----------+----+----+----+------------+------------+
    |Total                      |          |   0| 152|1318|         709|         782|
    +---------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  93|         19|    1|         19|
    |ap_done    |   9|          2|    1|          2|
    |r          |   9|          2|   32|         64|
    |theta      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      | 120|         25|   66|        149|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln1159_1_reg_1149     |  32|   0|   32|          0|
    |add_ln1159_reg_1123       |  32|   0|   32|          0|
    |add_ln423_reg_998         |  16|   0|   16|          0|
    |add_ln859_15_reg_976      |  16|   0|   16|          0|
    |ap_CS_fsm                 |  18|   0|   18|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |icmp_ln1136_1_reg_1073    |   1|   0|    1|          0|
    |icmp_ln1136_reg_1039      |   1|   0|    1|          0|
    |icmp_ln1159_1_reg_1196    |   1|   0|    1|          0|
    |icmp_ln1159_reg_1170      |   1|   0|    1|          0|
    |lsb_index_1_reg_1133      |  32|   0|   32|          0|
    |lsb_index_reg_1107        |  32|   0|   32|          0|
    |lshr_ln1159_1_reg_1221    |  64|   0|   64|          0|
    |lshr_ln1159_reg_1211      |  64|   0|   64|          0|
    |m_10_reg_1241             |  63|   0|   63|          0|
    |m_9_reg_1231              |  63|   0|   63|          0|
    |or_ln1150_1_i_reg_1185    |   1|   0|    2|          1|
    |or_ln_i_reg_1159          |   1|   0|    2|          1|
    |p_Repl2_s_reg_928         |   1|   0|    1|          0|
    |p_Result_19_reg_1236      |   1|   0|    1|          0|
    |p_Result_26_reg_1246      |   1|   0|    1|          0|
    |p_Result_29_reg_1010      |   1|   0|    1|          0|
    |p_Result_32_reg_1023      |   1|   0|    1|          0|
    |r_V_3_reg_946             |   9|   0|    9|          0|
    |r_V_4_reg_986             |  26|   0|   26|          0|
    |r_V_reg_961               |  16|   0|   16|          0|
    |r_preg                    |  32|   0|   32|          0|
    |select_ln1144_1_reg_1256  |   1|   0|    8|          7|
    |select_ln1144_reg_1251    |   1|   0|    8|          7|
    |select_ln859_13_reg_966   |  16|   0|   16|          0|
    |select_ln859_14_reg_971   |   9|   0|   16|          7|
    |shl_ln1160_1_reg_1226     |  64|   0|   64|          0|
    |shl_ln1160_reg_1216       |  64|   0|   64|          0|
    |sub_ln1145_1_reg_1085     |  32|   0|   32|          0|
    |sub_ln1145_reg_1051       |  32|   0|   32|          0|
    |sub_ln1148_1_reg_1144     |   5|   0|    5|          0|
    |sub_ln1148_reg_1118       |   5|   0|    5|          0|
    |sub_ln1160_1_reg_1154     |  32|   0|   32|          0|
    |sub_ln1160_reg_1128       |  32|   0|   32|          0|
    |theta_preg                |  32|   0|   32|          0|
    |tmp_23_reg_951            |   1|   0|    1|          0|
    |tmp_27_reg_1113           |  31|   0|   31|          0|
    |tmp_31_reg_1139           |  31|   0|   31|          0|
    |tmp_V_4_reg_1034          |  16|   0|   16|          0|
    |tmp_V_6_reg_1003          |  16|   0|   16|          0|
    |tmp_V_7_reg_1044          |  16|   0|   16|          0|
    |tmp_V_8_reg_1016          |  16|   0|   16|          0|
    |tmp_V_9_reg_1078          |  16|   0|   16|          0|
    |tmp_V_reg_1029            |  16|   0|   16|          0|
    |tmp_reg_941               |   9|   0|    9|          0|
    |trunc_ln1144_1_reg_1102   |   8|   0|    8|          0|
    |trunc_ln1144_reg_1068     |   8|   0|    8|          0|
    |trunc_ln1145_1_reg_1092   |  16|   0|   16|          0|
    |trunc_ln1145_reg_1058     |  16|   0|   16|          0|
    |trunc_ln1148_1_reg_1097   |   5|   0|    5|          0|
    |trunc_ln1148_reg_1063     |   5|   0|    5|          0|
    |trunc_ln809_1_reg_1266    |  32|   0|   32|          0|
    |trunc_ln809_reg_1261      |  32|   0|   32|          0|
    |trunc_ln874_reg_993       |   9|   0|    9|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1151|   0| 1174|         23|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Block_entry3947_proc|  return value|
|p_read        |   in|   16|     ap_none|                p_read|        scalar|
|p_read1       |   in|   16|     ap_none|               p_read1|        scalar|
|p_read2       |   in|   16|     ap_none|               p_read2|        scalar|
|r             |  out|   32|      ap_vld|                     r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|                     r|       pointer|
|theta         |  out|   32|      ap_vld|                 theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|                 theta|       pointer|
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 19 [1/1] (1.95ns)   --->   "%p_read15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 19 'read' 'p_read15' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.95ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 20 'read' 'p_read_10' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Repl2_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read15, i32 15"   --->   Operation 21 'bitselect' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read15, i32 7, i32 15"   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_10, i32 7, i32 15"   --->   Operation 23 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read15, i32 15"   --->   Operation 24 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 25 [1/1] (1.95ns)   --->   "%p_read26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 25 'read' 'p_read26' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%y_sft_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i9, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i9 %tmp"   --->   Operation 26 'bitconcatenate' 'y_sft_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1534 = sext i9 %r_V_3"   --->   Operation 27 'sext' 'sext_ln1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%sub_ln859 = sub i16 %p_read_10, i16 %y_sft_V"   --->   Operation 28 'sub' 'sub_ln859' <Predicate = (p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %y_sft_V, i16 %p_read_10"   --->   Operation 29 'add' 'add_ln859' <Predicate = (!p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%r_V = select i1 %p_Repl2_s, i16 %sub_ln859, i16 %add_ln859"   --->   Operation 30 'select' 'r_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%add_ln859_13 = add i16 %sext_ln1534, i16 %p_read15"   --->   Operation 31 'add' 'add_ln859_13' <Predicate = (p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%sub_ln859_7 = sub i16 %p_read15, i16 %sext_ln1534"   --->   Operation 32 'sub' 'sub_ln859_7' <Predicate = (!p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%select_ln859_13 = select i1 %p_Repl2_s, i16 %add_ln859_13, i16 %sub_ln859_7"   --->   Operation 33 'select' 'select_ln859_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln859_14 = select i1 %tmp_23, i16 65472, i16 64"   --->   Operation 34 'select' 'select_ln859_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_14 = add i16 %select_ln859_14, i16 %p_read26"   --->   Operation 35 'add' 'add_ln859_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_15 = add i16 %select_ln859_13, i16 %add_ln859_14"   --->   Operation 36 'add' 'add_ln859_15' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i16 %r_V"   --->   Operation 37 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 38 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 39 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 39 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 40 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 40 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 41 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln874 = trunc i26 %r_V_4"   --->   Operation 42 'trunc' 'trunc_ln874' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.73>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %r_V_4, i32 10"   --->   Operation 43 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Val2_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_4, i32 10, i32 25"   --->   Operation 44 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %r_V_4, i32 9"   --->   Operation 45 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (1.66ns)   --->   "%r_5 = icmp_ne  i9 %trunc_ln874, i9 0"   --->   Operation 46 'icmp' 'r_5' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%or_ln420 = or i1 %p_Result_s, i1 %r_5"   --->   Operation 47 'or' 'or_ln420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%and_ln420 = and i1 %or_ln420, i1 %p_Result_28"   --->   Operation 48 'and' 'and_ln420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%zext_ln423 = zext i1 %and_ln420"   --->   Operation 49 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln423 = add i16 %p_Val2_8, i16 %zext_ln423"   --->   Operation 50 'add' 'add_ln423' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.95>
ST_8 : Operation 51 [1/1] (1.95ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %outStream_theta, i16 %add_ln859_15" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 52 [1/1] (1.95ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %outStream_r, i16 %add_ln423" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 9 <SV = 8> <Delay = 1.95>
ST_9 : Operation 53 [1/1] (1.95ns)   --->   "%tmp_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %outStream_r" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_V_6' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_6, i32 15"   --->   Operation 54 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (1.95ns)   --->   "%tmp_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %outStream_theta" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'read' 'tmp_V_8' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_8, i32 15"   --->   Operation 56 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.07>
ST_10 : Operation 57 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, i16 %tmp_V_6"   --->   Operation 57 'sub' 'tmp_V' <Predicate = (p_Result_29)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (2.07ns)   --->   "%tmp_V_4 = sub i16 0, i16 %tmp_V_8"   --->   Operation 58 'sub' 'tmp_V_4' <Predicate = (p_Result_32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln1136 = icmp_eq  i16 %tmp_V_6, i16 0"   --->   Operation 59 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.80ns)   --->   "%tmp_V_7 = select i1 %p_Result_29, i16 %tmp_V, i16 %tmp_V_6"   --->   Operation 60 'select' 'tmp_V_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_7, i32 15, i32 0"   --->   Operation 61 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_15"   --->   Operation 62 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1244 = sext i17 %p_Result_30"   --->   Operation 63 'sext' 'sext_ln1244' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1"   --->   Operation 64 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 16, i32 %l"   --->   Operation 65 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1145 = trunc i32 %sub_ln1145"   --->   Operation 66 'trunc' 'trunc_ln1145' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 67 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 68 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (2.42ns)   --->   "%icmp_ln1136_1 = icmp_eq  i16 %tmp_V_8, i16 0"   --->   Operation 69 'icmp' 'icmp_ln1136_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.80ns)   --->   "%tmp_V_9 = select i1 %p_Result_32, i16 %tmp_V_4, i16 %tmp_V_8"   --->   Operation 70 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_9, i32 15, i32 0"   --->   Operation 71 'partselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_22"   --->   Operation 72 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1244_1 = sext i17 %p_Result_33"   --->   Operation 73 'sext' 'sext_ln1244_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244_1, i1 1"   --->   Operation 74 'cttz' 'l_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (2.55ns)   --->   "%sub_ln1145_1 = sub i32 16, i32 %l_1"   --->   Operation 75 'sub' 'sub_ln1145_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1145_1 = trunc i32 %sub_ln1145_1"   --->   Operation 76 'trunc' 'trunc_ln1145_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = trunc i32 %sub_ln1145_1"   --->   Operation 77 'trunc' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1144_1 = trunc i32 %l_1"   --->   Operation 78 'trunc' 'trunc_ln1144_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 79 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 79 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 80 'partselect' 'tmp_27' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.78ns)   --->   "%sub_ln1148 = sub i5 9, i5 %trunc_ln1148"   --->   Operation 81 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 82 'add' 'add_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (2.55ns)   --->   "%sub_ln1160 = sub i32 25, i32 %sub_ln1145"   --->   Operation 83 'sub' 'sub_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (2.55ns)   --->   "%lsb_index_1 = add i32 %sub_ln1145_1, i32 4294967272"   --->   Operation 84 'add' 'lsb_index_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 85 'partselect' 'tmp_31' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.78ns)   --->   "%sub_ln1148_1 = sub i5 9, i5 %trunc_ln1148_1"   --->   Operation 86 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln1159_1 = add i32 %sub_ln1145_1, i32 4294967271"   --->   Operation 87 'add' 'add_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.55ns)   --->   "%sub_ln1160_1 = sub i32 25, i32 %sub_ln1145_1"   --->   Operation 88 'sub' 'sub_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp_27, i31 0"   --->   Operation 89 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i5 %sub_ln1148"   --->   Operation 90 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i16 65535, i16 %zext_ln1148"   --->   Operation 91 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_17 = and i16 %tmp_V_7, i16 %lshr_ln1148"   --->   Operation 92 'and' 'p_Result_17' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i16 %p_Result_17, i16 0"   --->   Operation 93 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 94 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 95 'bitselect' 'tmp_28' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln1150 = xor i1 %tmp_28, i1 1"   --->   Operation 96 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (2.07ns)   --->   "%add_ln1150 = add i16 %trunc_ln1145, i16 65512"   --->   Operation 97 'add' 'add_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_7, i16 %add_ln1150"   --->   Operation 98 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln1150 = and i1 %p_Result_18, i1 %xor_ln1150"   --->   Operation 99 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 100 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 101 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i16 %tmp_V_7"   --->   Operation 102 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 103 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 104 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 105 [2/2] (3.60ns)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 105 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1160 = zext i32 %sub_ln1160"   --->   Operation 106 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (3.60ns)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 107 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln1147_1 = icmp_sgt  i31 %tmp_31, i31 0"   --->   Operation 108 'icmp' 'icmp_ln1147_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148_1)   --->   "%zext_ln1148_1 = zext i5 %sub_ln1148_1"   --->   Operation 109 'zext' 'zext_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148_1)   --->   "%lshr_ln1148_1 = lshr i16 65535, i16 %zext_ln1148_1"   --->   Operation 110 'lshr' 'lshr_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148_1)   --->   "%p_Result_24 = and i16 %tmp_V_9, i16 %lshr_ln1148_1"   --->   Operation 111 'and' 'p_Result_24' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148_1 = icmp_ne  i16 %p_Result_24, i16 0"   --->   Operation 112 'icmp' 'icmp_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%a_1 = and i1 %icmp_ln1147_1, i1 %icmp_ln1148_1"   --->   Operation 113 'and' 'a_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 114 'bitselect' 'tmp_32' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%xor_ln1150_1 = xor i1 %tmp_32, i1 1"   --->   Operation 115 'xor' 'xor_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (2.07ns)   --->   "%add_ln1150_1 = add i16 %trunc_ln1145_1, i16 65512"   --->   Operation 116 'add' 'add_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_9, i16 %add_ln1150_1"   --->   Operation 117 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%and_ln1150_1 = and i1 %p_Result_25, i1 %xor_ln1150_1"   --->   Operation 118 'and' 'and_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%or_ln1150_1 = or i1 %and_ln1150_1, i1 %a_1"   --->   Operation 119 'or' 'or_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1150_1_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150_1"   --->   Operation 120 'bitconcatenate' 'or_ln1150_1_i' <Predicate = (!icmp_ln1136_1)> <Delay = 0.97>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1158_1 = zext i16 %tmp_V_9"   --->   Operation 121 'zext' 'zext_ln1158_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.47ns)   --->   "%icmp_ln1159_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 122 'icmp' 'icmp_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1159_1 = zext i32 %add_ln1159_1"   --->   Operation 123 'zext' 'zext_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (3.60ns)   --->   "%lshr_ln1159_1 = lshr i64 %zext_ln1158_1, i64 %zext_ln1159_1"   --->   Operation 124 'lshr' 'lshr_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1160_1 = zext i32 %sub_ln1160_1"   --->   Operation 125 'zext' 'zext_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (3.60ns)   --->   "%shl_ln1160_1 = shl i64 %zext_ln1158_1, i64 %zext_ln1160_1"   --->   Operation 126 'shl' 'shl_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.60>
ST_14 : Operation 127 [1/2] (3.60ns)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 127 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/2] (3.60ns)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 128 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/2] (3.60ns)   --->   "%lshr_ln1159_1 = lshr i64 %zext_ln1158_1, i64 %zext_ln1159_1"   --->   Operation 129 'lshr' 'lshr_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/2] (3.60ns)   --->   "%shl_ln1160_1 = shl i64 %zext_ln1158_1, i64 %zext_ln1160_1"   --->   Operation 130 'shl' 'shl_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.52>
ST_15 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 131 'select' 'm_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1162 = zext i2 %or_ln_i"   --->   Operation 132 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1162"   --->   Operation 133 'add' 'm_3' <Predicate = (!icmp_ln1136)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%m_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 134 'partselect' 'm_9' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 135 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln1159_1, i64 %lshr_ln1159_1, i64 %shl_ln1160_1"   --->   Operation 136 'select' 'm_7' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln1162_1 = zext i2 %or_ln1150_1_i"   --->   Operation 137 'zext' 'zext_ln1162_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_8 = add i64 %m_7, i64 %zext_ln1162_1"   --->   Operation 138 'add' 'm_8' <Predicate = (!icmp_ln1136_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%m_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_8, i32 1, i32 63"   --->   Operation 139 'partselect' 'm_10' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_8, i32 25"   --->   Operation 140 'bitselect' 'p_Result_26' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.24>
ST_16 : Operation 141 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_19, i8 127, i8 126"   --->   Operation 141 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (1.24ns)   --->   "%select_ln1144_1 = select i1 %p_Result_26, i8 127, i8 126"   --->   Operation 142 'select' 'select_ln1144_1' <Predicate = (!icmp_ln1136_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.66>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m_9"   --->   Operation 143 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 3, i8 %trunc_ln1144"   --->   Operation 144 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 145 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 145 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_9_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_29, i8 %add_ln1170"   --->   Operation 146 'bitconcatenate' 'tmp_9_i' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_31 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_9_i, i32 23, i32 31"   --->   Operation 147 'partset' 'p_Result_31' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln809 = trunc i64 %p_Result_31"   --->   Operation 148 'trunc' 'trunc_ln809' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1163_1 = zext i63 %m_10"   --->   Operation 149 'zext' 'zext_ln1163_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165_1 = sub i8 3, i8 %trunc_ln1144_1"   --->   Operation 150 'sub' 'sub_ln1165_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 151 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170_1 = add i8 %sub_ln1165_1, i8 %select_ln1144_1"   --->   Operation 151 'add' 'add_ln1170_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_32, i8 %add_ln1170_1"   --->   Operation 152 'bitconcatenate' 'tmp_11_i' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_34 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163_1, i9 %tmp_11_i, i32 23, i32 31"   --->   Operation 153 'partset' 'p_Result_34' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln809_1 = trunc i64 %p_Result_34"   --->   Operation 154 'trunc' 'trunc_ln809_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.69>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %outStream_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %outStream_theta, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.69ns)   --->   "%select_ln1136 = select i1 %icmp_ln1136, i32 0, i32 %trunc_ln809"   --->   Operation 157 'select' 'select_ln1136' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r, i32 %select_ln1136" [cordiccart2pol.cpp:156]   --->   Operation 158 'write' 'write_ln156' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln1136_1 = select i1 %icmp_ln1136_1, i32 0, i32 %trunc_ln809_1"   --->   Operation 159 'select' 'select_ln1136_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %theta, i32 %select_ln1136_1" [cordiccart2pol.cpp:157]   --->   Operation 160 'write' 'write_ln157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_r_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i16 %outStream_r, i16 %outStream_r"   --->   Operation 161 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_theta_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i16 %outStream_theta, i16 %outStream_theta"   --->   Operation 162 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outStream_theta]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read15          (read          ) [ 0010000000000000000]
p_read_10         (read          ) [ 0010000000000000000]
p_Repl2_s         (bitselect     ) [ 0010000000000000000]
tmp               (partselect    ) [ 0010000000000000000]
r_V_3             (partselect    ) [ 0010000000000000000]
tmp_23            (bitselect     ) [ 0010000000000000000]
p_read26          (read          ) [ 0001000000000000000]
y_sft_V           (bitconcatenate) [ 0000000000000000000]
sext_ln1534       (sext          ) [ 0000000000000000000]
sub_ln859         (sub           ) [ 0000000000000000000]
add_ln859         (add           ) [ 0000000000000000000]
r_V               (select        ) [ 0001000000000000000]
add_ln859_13      (add           ) [ 0000000000000000000]
sub_ln859_7       (sub           ) [ 0000000000000000000]
select_ln859_13   (select        ) [ 0001000000000000000]
select_ln859_14   (select        ) [ 0001000000000000000]
add_ln859_14      (add           ) [ 0000000000000000000]
add_ln859_15      (add           ) [ 0000111110000000000]
sext_ln1317       (sext          ) [ 0000111000000000000]
r_V_4             (mul           ) [ 0000000100000000000]
trunc_ln874       (trunc         ) [ 0000000100000000000]
p_Result_s        (bitselect     ) [ 0000000000000000000]
p_Val2_8          (partselect    ) [ 0000000000000000000]
p_Result_28       (bitselect     ) [ 0000000000000000000]
r_5               (icmp          ) [ 0000000000000000000]
or_ln420          (or            ) [ 0000000000000000000]
and_ln420         (and           ) [ 0000000000000000000]
zext_ln423        (zext          ) [ 0000000000000000000]
add_ln423         (add           ) [ 0000000010000000000]
write_ln174       (write         ) [ 0000000000000000000]
write_ln174       (write         ) [ 0000000000000000000]
tmp_V_6           (read          ) [ 0000000000110000000]
p_Result_29       (bitselect     ) [ 0000000000111111110]
tmp_V_8           (read          ) [ 0000000000110000000]
p_Result_32       (bitselect     ) [ 0000000000111111110]
tmp_V             (sub           ) [ 0000000000010000000]
tmp_V_4           (sub           ) [ 0000000000010000000]
icmp_ln1136       (icmp          ) [ 0000000000001111111]
tmp_V_7           (select        ) [ 0000000000001100000]
p_Result_15       (partselect    ) [ 0000000000000000000]
p_Result_30       (bitconcatenate) [ 0000000000000000000]
sext_ln1244       (sext          ) [ 0000000000000000000]
l                 (cttz          ) [ 0000000000000000000]
sub_ln1145        (sub           ) [ 0000000000001000000]
trunc_ln1145      (trunc         ) [ 0000000000001100000]
trunc_ln1148      (trunc         ) [ 0000000000001000000]
trunc_ln1144      (trunc         ) [ 0000000000001111110]
icmp_ln1136_1     (icmp          ) [ 0000000000001111111]
tmp_V_9           (select        ) [ 0000000000001100000]
p_Result_22       (partselect    ) [ 0000000000000000000]
p_Result_33       (bitconcatenate) [ 0000000000000000000]
sext_ln1244_1     (sext          ) [ 0000000000000000000]
l_1               (cttz          ) [ 0000000000000000000]
sub_ln1145_1      (sub           ) [ 0000000000001000000]
trunc_ln1145_1    (trunc         ) [ 0000000000001100000]
trunc_ln1148_1    (trunc         ) [ 0000000000001000000]
trunc_ln1144_1    (trunc         ) [ 0000000000001111110]
lsb_index         (add           ) [ 0000000000000100000]
tmp_27            (partselect    ) [ 0000000000000100000]
sub_ln1148        (sub           ) [ 0000000000000100000]
add_ln1159        (add           ) [ 0000000000000100000]
sub_ln1160        (sub           ) [ 0000000000000100000]
lsb_index_1       (add           ) [ 0000000000000100000]
tmp_31            (partselect    ) [ 0000000000000100000]
sub_ln1148_1      (sub           ) [ 0000000000000100000]
add_ln1159_1      (add           ) [ 0000000000000100000]
sub_ln1160_1      (sub           ) [ 0000000000000100000]
icmp_ln1147       (icmp          ) [ 0000000000000000000]
zext_ln1148       (zext          ) [ 0000000000000000000]
lshr_ln1148       (lshr          ) [ 0000000000000000000]
p_Result_17       (and           ) [ 0000000000000000000]
icmp_ln1148       (icmp          ) [ 0000000000000000000]
a                 (and           ) [ 0000000000000000000]
tmp_28            (bitselect     ) [ 0000000000000000000]
xor_ln1150        (xor           ) [ 0000000000000000000]
add_ln1150        (add           ) [ 0000000000000000000]
p_Result_18       (bitselect     ) [ 0000000000000000000]
and_ln1150        (and           ) [ 0000000000000000000]
or_ln1150         (or            ) [ 0000000000000000000]
or_ln_i           (bitconcatenate) [ 0000000000000011000]
zext_ln1158       (zext          ) [ 0000000000000010000]
icmp_ln1159       (icmp          ) [ 0000000000000011000]
zext_ln1159       (zext          ) [ 0000000000000010000]
zext_ln1160       (zext          ) [ 0000000000000010000]
icmp_ln1147_1     (icmp          ) [ 0000000000000000000]
zext_ln1148_1     (zext          ) [ 0000000000000000000]
lshr_ln1148_1     (lshr          ) [ 0000000000000000000]
p_Result_24       (and           ) [ 0000000000000000000]
icmp_ln1148_1     (icmp          ) [ 0000000000000000000]
a_1               (and           ) [ 0000000000000000000]
tmp_32            (bitselect     ) [ 0000000000000000000]
xor_ln1150_1      (xor           ) [ 0000000000000000000]
add_ln1150_1      (add           ) [ 0000000000000000000]
p_Result_25       (bitselect     ) [ 0000000000000000000]
and_ln1150_1      (and           ) [ 0000000000000000000]
or_ln1150_1       (or            ) [ 0000000000000000000]
or_ln1150_1_i     (bitconcatenate) [ 0000000000000011000]
zext_ln1158_1     (zext          ) [ 0000000000000010000]
icmp_ln1159_1     (icmp          ) [ 0000000000000011000]
zext_ln1159_1     (zext          ) [ 0000000000000010000]
zext_ln1160_1     (zext          ) [ 0000000000000010000]
lshr_ln1159       (lshr          ) [ 0000000000000001000]
shl_ln1160        (shl           ) [ 0000000000000001000]
lshr_ln1159_1     (lshr          ) [ 0000000000000001000]
shl_ln1160_1      (shl           ) [ 0000000000000001000]
m_2               (select        ) [ 0000000000000000000]
zext_ln1162       (zext          ) [ 0000000000000000000]
m_3               (add           ) [ 0000000000000000000]
m_9               (partselect    ) [ 0000000000000000110]
p_Result_19       (bitselect     ) [ 0000000000000000100]
m_7               (select        ) [ 0000000000000000000]
zext_ln1162_1     (zext          ) [ 0000000000000000000]
m_8               (add           ) [ 0000000000000000000]
m_10              (partselect    ) [ 0000000000000000110]
p_Result_26       (bitselect     ) [ 0000000000000000100]
select_ln1144     (select        ) [ 0000000000000000010]
select_ln1144_1   (select        ) [ 0000000000000000010]
zext_ln1163       (zext          ) [ 0000000000000000000]
sub_ln1165        (sub           ) [ 0000000000000000000]
add_ln1170        (add           ) [ 0000000000000000000]
tmp_9_i           (bitconcatenate) [ 0000000000000000000]
p_Result_31       (partset       ) [ 0000000000000000000]
trunc_ln809       (trunc         ) [ 0000000000000000001]
zext_ln1163_1     (zext          ) [ 0000000000000000000]
sub_ln1165_1      (sub           ) [ 0000000000000000000]
add_ln1170_1      (add           ) [ 0000000000000000000]
tmp_11_i          (bitconcatenate) [ 0000000000000000000]
p_Result_34       (partset       ) [ 0000000000000000000]
trunc_ln809_1     (trunc         ) [ 0000000000000000001]
specinterface_ln0 (specinterface ) [ 0000000000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000000000]
select_ln1136     (select        ) [ 0000000000000000000]
write_ln156       (write         ) [ 0000000000000000000]
select_ln1136_1   (select        ) [ 0000000000000000000]
write_ln157       (write         ) [ 0000000000000000000]
empty             (specchannel   ) [ 0000000000000000000]
empty_175         (specchannel   ) [ 0000000000000000000]
ret_ln0           (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="theta">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStream_theta">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_theta"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outStream_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_r_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_theta_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="p_read15_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_10_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read26_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln174_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="5"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln174_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="1"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_V_6_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_V_8_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_8/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln156_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/18 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln157_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/18 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Repl2_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="5" slack="0"/>
<pin id="195" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_V_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="0" index="3" bw="5" slack="0"/>
<pin id="205" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_23_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="y_sft_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="1"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="1" slack="1"/>
<pin id="223" dir="0" index="4" bw="1" slack="1"/>
<pin id="224" dir="0" index="5" bw="1" slack="1"/>
<pin id="225" dir="0" index="6" bw="1" slack="1"/>
<pin id="226" dir="0" index="7" bw="1" slack="1"/>
<pin id="227" dir="0" index="8" bw="9" slack="1"/>
<pin id="228" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y_sft_V/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln1534_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="1"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1534/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sub_ln859_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln859/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln859_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="1"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="r_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="0"/>
<pin id="247" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln859_13_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="1"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_13/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_ln859_7_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="0" index="1" bw="9" slack="0"/>
<pin id="258" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln859_7/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln859_13_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="16" slack="0"/>
<pin id="264" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln859_13/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln859_14_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="16" slack="0"/>
<pin id="271" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln859_14/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln859_14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_14/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln859_15_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_15/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln1317_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln874_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="26" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln874/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="26" slack="1"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Val2_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="26" slack="1"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Result_28_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="26" slack="1"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="r_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="1"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln420_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln420/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="and_ln420_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln420/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln423_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln423_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln423/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_29_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_32_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="1"/>
<pin id="358" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_V_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="1"/>
<pin id="363" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_4/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln1136_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="2"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1136/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_V_7_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2"/>
<pin id="372" dir="0" index="1" bw="16" slack="1"/>
<pin id="373" dir="0" index="2" bw="16" slack="2"/>
<pin id="374" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Result_15_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="1" slack="0"/>
<pin id="380" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_Result_30_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="17" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="16" slack="0"/>
<pin id="389" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/11 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln1244_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1244/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="l_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="17" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sub_ln1145_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1145/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln1145_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1145/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln1148_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1148/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln1144_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1144/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln1136_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="2"/>
<pin id="425" dir="0" index="1" bw="16" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1136_1/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_V_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="2"/>
<pin id="430" dir="0" index="1" bw="16" slack="1"/>
<pin id="431" dir="0" index="2" bw="16" slack="2"/>
<pin id="432" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_22_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="0" index="3" bw="1" slack="0"/>
<pin id="438" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_33_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="17" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="16" slack="0"/>
<pin id="447" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln1244_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1244_1/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="l_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="17" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln1145_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1145_1/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln1145_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1145_1/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln1148_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1148_1/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln1144_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1144_1/11 "/>
</bind>
</comp>

<comp id="481" class="1004" name="lsb_index_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_27_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln1148_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="1"/>
<pin id="499" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln1159_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="6" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1159/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln1160_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1160/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="lsb_index_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/12 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_31_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="31" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sub_ln1148_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="5" slack="1"/>
<pin id="529" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_1/12 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln1159_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1159_1/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln1160_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1160_1/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln1147_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="31" slack="1"/>
<pin id="543" dir="0" index="1" bw="31" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1147/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln1148_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/13 "/>
</bind>
</comp>

<comp id="549" class="1004" name="lshr_ln1148_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1148/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Result_17_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="2"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_17/13 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln1148_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1148/13 "/>
</bind>
</comp>

<comp id="566" class="1004" name="a_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/13 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_28_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/13 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln1150_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1150/13 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln1150_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="2"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1150/13 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Result_18_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="2"/>
<pin id="593" dir="0" index="2" bw="16" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="and_ln1150_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1150/13 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln1150_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1150/13 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/13 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln1158_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="2"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1158/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln1159_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1159/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln1159_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1159/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln1160_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1160/13 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1160/13 "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln1147_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="31" slack="1"/>
<pin id="645" dir="0" index="1" bw="31" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1147_1/13 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln1148_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="1"/>
<pin id="650" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148_1/13 "/>
</bind>
</comp>

<comp id="651" class="1004" name="lshr_ln1148_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1148_1/13 "/>
</bind>
</comp>

<comp id="657" class="1004" name="p_Result_24_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="2"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_24/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln1148_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1148_1/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="a_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_32_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/13 "/>
</bind>
</comp>

<comp id="681" class="1004" name="xor_ln1150_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1150_1/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln1150_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="2"/>
<pin id="689" dir="0" index="1" bw="6" slack="0"/>
<pin id="690" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1150_1/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Result_25_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="2"/>
<pin id="695" dir="0" index="2" bw="16" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln1150_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1150_1/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln1150_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1150_1/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="or_ln1150_1_i_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1150_1_i/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln1158_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="2"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1158_1/13 "/>
</bind>
</comp>

<comp id="722" class="1004" name="icmp_ln1159_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1159_1/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln1159_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159_1/13 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1159_1/13 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln1160_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1160_1/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1160_1/13 "/>
</bind>
</comp>

<comp id="745" class="1004" name="m_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="2"/>
<pin id="747" dir="0" index="1" bw="64" slack="1"/>
<pin id="748" dir="0" index="2" bw="64" slack="1"/>
<pin id="749" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/15 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln1162_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="2"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1162/15 "/>
</bind>
</comp>

<comp id="753" class="1004" name="m_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/15 "/>
</bind>
</comp>

<comp id="759" class="1004" name="m_9_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="63" slack="0"/>
<pin id="761" dir="0" index="1" bw="64" slack="0"/>
<pin id="762" dir="0" index="2" bw="1" slack="0"/>
<pin id="763" dir="0" index="3" bw="7" slack="0"/>
<pin id="764" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_9/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_Result_19_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="64" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/15 "/>
</bind>
</comp>

<comp id="777" class="1004" name="m_7_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="2"/>
<pin id="779" dir="0" index="1" bw="64" slack="1"/>
<pin id="780" dir="0" index="2" bw="64" slack="1"/>
<pin id="781" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_7/15 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln1162_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="2"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1162_1/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="m_8_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="0"/>
<pin id="787" dir="0" index="1" bw="2" slack="0"/>
<pin id="788" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_8/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="m_10_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="63" slack="0"/>
<pin id="793" dir="0" index="1" bw="64" slack="0"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="0" index="3" bw="7" slack="0"/>
<pin id="796" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_10/15 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_Result_26_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="64" slack="0"/>
<pin id="804" dir="0" index="2" bw="6" slack="0"/>
<pin id="805" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln1144_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="0" index="2" bw="8" slack="0"/>
<pin id="813" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1144/16 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln1144_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="0" index="2" bw="8" slack="0"/>
<pin id="820" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1144_1/16 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln1163_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="63" slack="2"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1163/17 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sub_ln1165_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="6"/>
<pin id="829" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1165/17 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln1170_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="1"/>
<pin id="834" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1170/17 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_9_i_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="8"/>
<pin id="839" dir="0" index="2" bw="8" slack="0"/>
<pin id="840" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_i/17 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_Result_31_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="0"/>
<pin id="845" dir="0" index="1" bw="63" slack="0"/>
<pin id="846" dir="0" index="2" bw="9" slack="0"/>
<pin id="847" dir="0" index="3" bw="6" slack="0"/>
<pin id="848" dir="0" index="4" bw="6" slack="0"/>
<pin id="849" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_31/17 "/>
</bind>
</comp>

<comp id="855" class="1004" name="trunc_ln809_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="0"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln809/17 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln1163_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="63" slack="2"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1163_1/17 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sub_ln1165_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="6"/>
<pin id="865" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1165_1/17 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln1170_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="1"/>
<pin id="870" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1170_1/17 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_11_i_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="9" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="8"/>
<pin id="875" dir="0" index="2" bw="8" slack="0"/>
<pin id="876" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/17 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_Result_34_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="0"/>
<pin id="881" dir="0" index="1" bw="63" slack="0"/>
<pin id="882" dir="0" index="2" bw="9" slack="0"/>
<pin id="883" dir="0" index="3" bw="6" slack="0"/>
<pin id="884" dir="0" index="4" bw="6" slack="0"/>
<pin id="885" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_34/17 "/>
</bind>
</comp>

<comp id="891" class="1004" name="trunc_ln809_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="0"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln809_1/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="select_ln1136_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="7"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="0" index="2" bw="32" slack="1"/>
<pin id="899" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1136/18 "/>
</bind>
</comp>

<comp id="902" class="1004" name="select_ln1136_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="7"/>
<pin id="904" dir="0" index="1" bw="32" slack="0"/>
<pin id="905" dir="0" index="2" bw="32" slack="1"/>
<pin id="906" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1136_1/18 "/>
</bind>
</comp>

<comp id="909" class="1007" name="grp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="0" index="1" bw="10" slack="0"/>
<pin id="912" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="916" class="1005" name="p_read15_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="1"/>
<pin id="918" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="922" class="1005" name="p_read_10_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="1"/>
<pin id="924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="928" class="1005" name="p_Repl2_s_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="1"/>
<pin id="943" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="946" class="1005" name="r_V_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="1"/>
<pin id="948" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_23_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="956" class="1005" name="p_read26_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

<comp id="961" class="1005" name="r_V_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="1"/>
<pin id="963" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="966" class="1005" name="select_ln859_13_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="1"/>
<pin id="968" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln859_13 "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln859_14_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="1"/>
<pin id="973" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln859_14 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln859_15_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="5"/>
<pin id="978" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="add_ln859_15 "/>
</bind>
</comp>

<comp id="981" class="1005" name="sext_ln1317_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="26" slack="1"/>
<pin id="983" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317 "/>
</bind>
</comp>

<comp id="986" class="1005" name="r_V_4_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="26" slack="1"/>
<pin id="988" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="993" class="1005" name="trunc_ln874_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="9" slack="1"/>
<pin id="995" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln874 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln423_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="1"/>
<pin id="1000" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln423 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_V_6_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="1"/>
<pin id="1005" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="p_Result_29_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_29 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_V_8_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="1"/>
<pin id="1018" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="p_Result_32_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_V_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="1"/>
<pin id="1031" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_V_4_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="icmp_ln1136_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1136 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_V_7_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="2"/>
<pin id="1046" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="sub_ln1145_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1145 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="trunc_ln1145_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="2"/>
<pin id="1060" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1145 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="trunc_ln1148_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="5" slack="1"/>
<pin id="1065" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="trunc_ln1144_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="6"/>
<pin id="1070" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln1144 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="icmp_ln1136_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1136_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_V_9_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="2"/>
<pin id="1080" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="sub_ln1145_1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1145_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="trunc_ln1145_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="2"/>
<pin id="1094" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1145_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="trunc_ln1148_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_1 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="trunc_ln1144_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="6"/>
<pin id="1104" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln1144_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="lsb_index_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp_27_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="31" slack="1"/>
<pin id="1115" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sub_ln1148_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="5" slack="1"/>
<pin id="1120" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1148 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="add_ln1159_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1159 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="sub_ln1160_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1160 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="lsb_index_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tmp_31_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="31" slack="1"/>
<pin id="1141" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="sub_ln1148_1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="5" slack="1"/>
<pin id="1146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1148_1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="add_ln1159_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1159_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="sub_ln1160_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1160_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="or_ln_i_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="2" slack="2"/>
<pin id="1161" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="1164" class="1005" name="zext_ln1158_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="64" slack="1"/>
<pin id="1166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1158 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="icmp_ln1159_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="2"/>
<pin id="1172" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1159 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="zext_ln1159_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="64" slack="1"/>
<pin id="1177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1159 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="zext_ln1160_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="64" slack="1"/>
<pin id="1182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1160 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="or_ln1150_1_i_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="2" slack="2"/>
<pin id="1187" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="or_ln1150_1_i "/>
</bind>
</comp>

<comp id="1190" class="1005" name="zext_ln1158_1_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="1"/>
<pin id="1192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1158_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="icmp_ln1159_1_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="2"/>
<pin id="1198" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1159_1 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="zext_ln1159_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="64" slack="1"/>
<pin id="1203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1159_1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="zext_ln1160_1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="64" slack="1"/>
<pin id="1208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1160_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="lshr_ln1159_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="64" slack="1"/>
<pin id="1213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1159 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="shl_ln1160_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="64" slack="1"/>
<pin id="1218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1160 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="lshr_ln1159_1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="64" slack="1"/>
<pin id="1223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1159_1 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="shl_ln1160_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="1"/>
<pin id="1228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1160_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="m_9_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="63" slack="2"/>
<pin id="1233" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_9 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="p_Result_19_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="m_10_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="63" slack="2"/>
<pin id="1243" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_10 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="p_Result_26_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="1"/>
<pin id="1248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="select_ln1144_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="1"/>
<pin id="1253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1144 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="select_ln1144_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1144_1 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="trunc_ln809_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln809 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="trunc_ln809_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln809_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="114" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="114" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="124" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="124" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="130" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="124" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="237"><net_src comp="218" pin="9"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="218" pin="9"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="233" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="230" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="230" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="250" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="289" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="305" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="296" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="156" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="18" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="16" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="162" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="56" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="375" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="56" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="60" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="397" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="397" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="18" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="433" pin="4"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="455" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="455" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="62" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="72" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="38" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="511" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="530"><net_src comp="70" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="72" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="38" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="48" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="541" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="78" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="68" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="56" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="80" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="82" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="579" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="566" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="84" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="86" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="603" pin="2"/><net_sink comp="609" pin=2"/></net>

<net id="624"><net_src comp="52" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="617" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="641"><net_src comp="617" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="74" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="76" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="48" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="643" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="78" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="68" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="56" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="80" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="82" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="687" pin="2"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="681" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="668" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="84" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="86" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="705" pin="2"/><net_sink comp="711" pin=2"/></net>

<net id="726"><net_src comp="52" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="719" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="743"><net_src comp="719" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="757"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="750" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="88" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="66" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="90" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="774"><net_src comp="92" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="753" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="38" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="789"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="88" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="90" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="806"><net_src comp="92" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="785" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="38" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="814"><net_src comp="94" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="96" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="94" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="96" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="830"><net_src comp="98" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="100" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="836" pin=2"/></net>

<net id="850"><net_src comp="102" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="823" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="836" pin="3"/><net_sink comp="843" pin=2"/></net>

<net id="853"><net_src comp="104" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="854"><net_src comp="68" pin="0"/><net_sink comp="843" pin=4"/></net>

<net id="858"><net_src comp="843" pin="5"/><net_sink comp="855" pin=0"/></net>

<net id="866"><net_src comp="98" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="100" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="872" pin=2"/></net>

<net id="886"><net_src comp="102" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="859" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="872" pin="3"/><net_sink comp="879" pin=2"/></net>

<net id="889"><net_src comp="104" pin="0"/><net_sink comp="879" pin=3"/></net>

<net id="890"><net_src comp="68" pin="0"/><net_sink comp="879" pin=4"/></net>

<net id="894"><net_src comp="879" pin="5"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="52" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="895" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="907"><net_src comp="52" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="902" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="913"><net_src comp="283" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="30" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="915"><net_src comp="909" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="919"><net_src comp="124" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="925"><net_src comp="130" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="931"><net_src comp="182" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="934"><net_src comp="928" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="935"><net_src comp="928" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="936"><net_src comp="928" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="937"><net_src comp="928" pin="1"/><net_sink comp="218" pin=6"/></net>

<net id="938"><net_src comp="928" pin="1"/><net_sink comp="218" pin=7"/></net>

<net id="939"><net_src comp="928" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="940"><net_src comp="928" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="944"><net_src comp="190" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="949"><net_src comp="200" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="954"><net_src comp="210" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="959"><net_src comp="136" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="964"><net_src comp="243" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="969"><net_src comp="260" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="974"><net_src comp="267" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="979"><net_src comp="278" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="984"><net_src comp="283" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="989"><net_src comp="909" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="996"><net_src comp="286" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1001"><net_src comp="333" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1006"><net_src comp="156" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1013"><net_src comp="339" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1019"><net_src comp="162" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1026"><net_src comp="347" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1032"><net_src comp="355" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1037"><net_src comp="360" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1042"><net_src comp="365" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1047"><net_src comp="370" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1054"><net_src comp="405" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1061"><net_src comp="411" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1066"><net_src comp="415" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1071"><net_src comp="419" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1076"><net_src comp="423" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1081"><net_src comp="428" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1084"><net_src comp="1078" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1088"><net_src comp="463" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1091"><net_src comp="1085" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1095"><net_src comp="469" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1100"><net_src comp="473" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1105"><net_src comp="477" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1110"><net_src comp="481" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1116"><net_src comp="486" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1121"><net_src comp="496" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1126"><net_src comp="501" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1131"><net_src comp="506" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1136"><net_src comp="511" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1142"><net_src comp="516" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1147"><net_src comp="526" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1152"><net_src comp="531" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1157"><net_src comp="536" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1162"><net_src comp="609" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1167"><net_src comp="617" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1173"><net_src comp="620" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1178"><net_src comp="625" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1183"><net_src comp="634" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1188"><net_src comp="711" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1193"><net_src comp="719" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1199"><net_src comp="722" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1204"><net_src comp="727" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1209"><net_src comp="736" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1214"><net_src comp="628" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1219"><net_src comp="637" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="1224"><net_src comp="730" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1229"><net_src comp="739" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="1234"><net_src comp="759" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1239"><net_src comp="769" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1244"><net_src comp="791" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1249"><net_src comp="801" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1254"><net_src comp="809" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1259"><net_src comp="816" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1264"><net_src comp="855" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="1269"><net_src comp="891" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="902" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {18 }
	Port: theta | {18 }
	Port: outStream_theta | {8 }
	Port: outStream_r | {8 }
 - Input state : 
	Port: Block_entry3947_proc : p_read | {1 }
	Port: Block_entry3947_proc : p_read1 | {1 }
	Port: Block_entry3947_proc : p_read2 | {2 }
	Port: Block_entry3947_proc : r | {}
	Port: Block_entry3947_proc : theta | {}
	Port: Block_entry3947_proc : outStream_theta | {9 }
	Port: Block_entry3947_proc : outStream_r | {9 }
  - Chain level:
	State 1
	State 2
		sub_ln859 : 1
		add_ln859 : 1
		r_V : 2
		add_ln859_13 : 1
		sub_ln859_7 : 1
		select_ln859_13 : 2
	State 3
		add_ln859_15 : 1
		r_V_4 : 1
	State 4
	State 5
	State 6
		trunc_ln874 : 1
	State 7
		or_ln420 : 1
		and_ln420 : 1
		zext_ln423 : 1
		add_ln423 : 2
	State 8
	State 9
	State 10
	State 11
		p_Result_15 : 1
		p_Result_30 : 2
		sext_ln1244 : 3
		l : 4
		sub_ln1145 : 5
		trunc_ln1145 : 6
		trunc_ln1148 : 6
		trunc_ln1144 : 5
		p_Result_22 : 1
		p_Result_33 : 2
		sext_ln1244_1 : 3
		l_1 : 4
		sub_ln1145_1 : 5
		trunc_ln1145_1 : 6
		trunc_ln1148_1 : 6
		trunc_ln1144_1 : 5
	State 12
		tmp_27 : 1
		tmp_31 : 1
	State 13
		lshr_ln1148 : 1
		p_Result_17 : 2
		icmp_ln1148 : 2
		a : 3
		xor_ln1150 : 1
		p_Result_18 : 1
		and_ln1150 : 2
		or_ln1150 : 3
		or_ln_i : 3
		lshr_ln1159 : 1
		shl_ln1160 : 1
		lshr_ln1148_1 : 1
		p_Result_24 : 2
		icmp_ln1148_1 : 2
		a_1 : 3
		xor_ln1150_1 : 1
		p_Result_25 : 1
		and_ln1150_1 : 2
		or_ln1150_1 : 3
		or_ln1150_1_i : 3
		lshr_ln1159_1 : 1
		shl_ln1160_1 : 1
	State 14
	State 15
		m_3 : 1
		m_9 : 2
		p_Result_19 : 2
		m_8 : 1
		m_10 : 2
		p_Result_26 : 2
	State 16
	State 17
		add_ln1170 : 1
		tmp_9_i : 2
		p_Result_31 : 3
		trunc_ln809 : 4
		add_ln1170_1 : 1
		tmp_11_i : 2
		p_Result_34 : 3
		trunc_ln809_1 : 4
	State 18
		write_ln156 : 1
		write_ln157 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    lshr_ln1148_fu_549    |    0    |    0    |    11   |
|   lshr   |        grp_fu_628        |    0    |   140   |   121   |
|          |   lshr_ln1148_1_fu_651   |    0    |    0    |    11   |
|          |        grp_fu_730        |    0    |   140   |   121   |
|----------|--------------------------|---------|---------|---------|
|    shl   |        grp_fu_637        |    0    |   140   |   121   |
|          |        grp_fu_739        |    0    |   140   |   121   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln859_fu_238     |    0    |    0    |    23   |
|          |    add_ln859_13_fu_250   |    0    |    0    |    23   |
|          |    add_ln859_14_fu_274   |    0    |    0    |    16   |
|          |    add_ln859_15_fu_278   |    0    |    0    |    16   |
|          |     add_ln423_fu_333     |    0    |    0    |    23   |
|          |     lsb_index_fu_481     |    0    |    0    |    39   |
|          |     add_ln1159_fu_501    |    0    |    0    |    39   |
|    add   |    lsb_index_1_fu_511    |    0    |    0    |    39   |
|          |    add_ln1159_1_fu_531   |    0    |    0    |    39   |
|          |     add_ln1150_fu_585    |    0    |    0    |    23   |
|          |    add_ln1150_1_fu_687   |    0    |    0    |    23   |
|          |        m_3_fu_753        |    0    |    0    |    71   |
|          |        m_8_fu_785        |    0    |    0    |    71   |
|          |     add_ln1170_fu_831    |    0    |    0    |    8    |
|          |    add_ln1170_1_fu_867   |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln859_fu_233     |    0    |    0    |    23   |
|          |    sub_ln859_7_fu_255    |    0    |    0    |    23   |
|          |       tmp_V_fu_355       |    0    |    0    |    23   |
|          |      tmp_V_4_fu_360      |    0    |    0    |    23   |
|          |     sub_ln1145_fu_405    |    0    |    0    |    39   |
|    sub   |    sub_ln1145_1_fu_463   |    0    |    0    |    39   |
|          |     sub_ln1148_fu_496    |    0    |    0    |    13   |
|          |     sub_ln1160_fu_506    |    0    |    0    |    39   |
|          |    sub_ln1148_1_fu_526   |    0    |    0    |    13   |
|          |    sub_ln1160_1_fu_536   |    0    |    0    |    39   |
|          |     sub_ln1165_fu_826    |    0    |    0    |    8    |
|          |    sub_ln1165_1_fu_862   |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_243        |    0    |    0    |    16   |
|          |  select_ln859_13_fu_260  |    0    |    0    |    16   |
|          |  select_ln859_14_fu_267  |    0    |    0    |    16   |
|          |      tmp_V_7_fu_370      |    0    |    0    |    16   |
|          |      tmp_V_9_fu_428      |    0    |    0    |    16   |
|  select  |        m_2_fu_745        |    0    |    0    |    64   |
|          |        m_7_fu_777        |    0    |    0    |    64   |
|          |   select_ln1144_fu_809   |    0    |    0    |    8    |
|          |  select_ln1144_1_fu_816  |    0    |    0    |    8    |
|          |   select_ln1136_fu_895   |    0    |    0    |    32   |
|          |  select_ln1136_1_fu_902  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |        r_5_fu_312        |    0    |    0    |    11   |
|          |    icmp_ln1136_fu_365    |    0    |    0    |    13   |
|          |   icmp_ln1136_1_fu_423   |    0    |    0    |    13   |
|          |    icmp_ln1147_fu_541    |    0    |    0    |    17   |
|   icmp   |    icmp_ln1148_fu_560    |    0    |    0    |    13   |
|          |    icmp_ln1159_fu_620    |    0    |    0    |    18   |
|          |   icmp_ln1147_1_fu_643   |    0    |    0    |    17   |
|          |   icmp_ln1148_1_fu_662   |    0    |    0    |    13   |
|          |   icmp_ln1159_1_fu_722   |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln420_fu_323     |    0    |    0    |    2    |
|          |    p_Result_17_fu_555    |    0    |    0    |    16   |
|          |         a_fu_566         |    0    |    0    |    2    |
|    and   |     and_ln1150_fu_597    |    0    |    0    |    2    |
|          |    p_Result_24_fu_657    |    0    |    0    |    16   |
|          |        a_1_fu_668        |    0    |    0    |    2    |
|          |    and_ln1150_1_fu_699   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln420_fu_317     |    0    |    0    |    2    |
|    or    |     or_ln1150_fu_603     |    0    |    0    |    2    |
|          |    or_ln1150_1_fu_705    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln1150_fu_579    |    0    |    0    |    2    |
|          |    xor_ln1150_1_fu_681   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_909        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   p_read15_read_fu_124   |    0    |    0    |    0    |
|          |   p_read_10_read_fu_130  |    0    |    0    |    0    |
|   read   |   p_read26_read_fu_136   |    0    |    0    |    0    |
|          |    tmp_V_6_read_fu_156   |    0    |    0    |    0    |
|          |    tmp_V_8_read_fu_162   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln174_write_fu_142 |    0    |    0    |    0    |
|   write  | write_ln174_write_fu_149 |    0    |    0    |    0    |
|          | write_ln156_write_fu_168 |    0    |    0    |    0    |
|          | write_ln157_write_fu_175 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Repl2_s_fu_182     |    0    |    0    |    0    |
|          |       tmp_23_fu_210      |    0    |    0    |    0    |
|          |     p_Result_s_fu_289    |    0    |    0    |    0    |
|          |    p_Result_28_fu_305    |    0    |    0    |    0    |
|          |    p_Result_29_fu_339    |    0    |    0    |    0    |
| bitselect|    p_Result_32_fu_347    |    0    |    0    |    0    |
|          |       tmp_28_fu_572      |    0    |    0    |    0    |
|          |    p_Result_18_fu_590    |    0    |    0    |    0    |
|          |       tmp_32_fu_674      |    0    |    0    |    0    |
|          |    p_Result_25_fu_692    |    0    |    0    |    0    |
|          |    p_Result_19_fu_769    |    0    |    0    |    0    |
|          |    p_Result_26_fu_801    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_190        |    0    |    0    |    0    |
|          |       r_V_3_fu_200       |    0    |    0    |    0    |
|          |      p_Val2_8_fu_296     |    0    |    0    |    0    |
|          |    p_Result_15_fu_375    |    0    |    0    |    0    |
|partselect|    p_Result_22_fu_433    |    0    |    0    |    0    |
|          |       tmp_27_fu_486      |    0    |    0    |    0    |
|          |       tmp_31_fu_516      |    0    |    0    |    0    |
|          |        m_9_fu_759        |    0    |    0    |    0    |
|          |        m_10_fu_791       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      y_sft_V_fu_218      |    0    |    0    |    0    |
|          |    p_Result_30_fu_385    |    0    |    0    |    0    |
|          |    p_Result_33_fu_443    |    0    |    0    |    0    |
|bitconcatenate|      or_ln_i_fu_609      |    0    |    0    |    0    |
|          |   or_ln1150_1_i_fu_711   |    0    |    0    |    0    |
|          |      tmp_9_i_fu_836      |    0    |    0    |    0    |
|          |      tmp_11_i_fu_872     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1534_fu_230    |    0    |    0    |    0    |
|   sext   |    sext_ln1317_fu_283    |    0    |    0    |    0    |
|          |    sext_ln1244_fu_393    |    0    |    0    |    0    |
|          |   sext_ln1244_1_fu_451   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln874_fu_286    |    0    |    0    |    0    |
|          |    trunc_ln1145_fu_411   |    0    |    0    |    0    |
|          |    trunc_ln1148_fu_415   |    0    |    0    |    0    |
|          |    trunc_ln1144_fu_419   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1145_1_fu_469  |    0    |    0    |    0    |
|          |   trunc_ln1148_1_fu_473  |    0    |    0    |    0    |
|          |   trunc_ln1144_1_fu_477  |    0    |    0    |    0    |
|          |    trunc_ln809_fu_855    |    0    |    0    |    0    |
|          |   trunc_ln809_1_fu_891   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln423_fu_329    |    0    |    0    |    0    |
|          |    zext_ln1148_fu_546    |    0    |    0    |    0    |
|          |    zext_ln1158_fu_617    |    0    |    0    |    0    |
|          |    zext_ln1159_fu_625    |    0    |    0    |    0    |
|          |    zext_ln1160_fu_634    |    0    |    0    |    0    |
|          |   zext_ln1148_1_fu_648   |    0    |    0    |    0    |
|   zext   |   zext_ln1158_1_fu_719   |    0    |    0    |    0    |
|          |   zext_ln1159_1_fu_727   |    0    |    0    |    0    |
|          |   zext_ln1160_1_fu_736   |    0    |    0    |    0    |
|          |    zext_ln1162_fu_750    |    0    |    0    |    0    |
|          |   zext_ln1162_1_fu_782   |    0    |    0    |    0    |
|          |    zext_ln1163_fu_823    |    0    |    0    |    0    |
|          |   zext_ln1163_1_fu_859   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   cttz   |         l_fu_397         |    0    |    0    |    0    |
|          |        l_1_fu_455        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  partset |    p_Result_31_fu_843    |    0    |    0    |    0    |
|          |    p_Result_34_fu_879    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |   560   |   1730  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln1159_1_reg_1149 |   32   |
|   add_ln1159_reg_1123  |   32   |
|    add_ln423_reg_998   |   16   |
|  add_ln859_15_reg_976  |   16   |
| icmp_ln1136_1_reg_1073 |    1   |
|  icmp_ln1136_reg_1039  |    1   |
| icmp_ln1159_1_reg_1196 |    1   |
|  icmp_ln1159_reg_1170  |    1   |
|  lsb_index_1_reg_1133  |   32   |
|   lsb_index_reg_1107   |   32   |
| lshr_ln1159_1_reg_1221 |   64   |
|  lshr_ln1159_reg_1211  |   64   |
|      m_10_reg_1241     |   63   |
|      m_9_reg_1231      |   63   |
| or_ln1150_1_i_reg_1185 |    2   |
|    or_ln_i_reg_1159    |    2   |
|    p_Repl2_s_reg_928   |    1   |
|  p_Result_19_reg_1236  |    1   |
|  p_Result_26_reg_1246  |    1   |
|  p_Result_29_reg_1010  |    1   |
|  p_Result_32_reg_1023  |    1   |
|    p_read15_reg_916    |   16   |
|    p_read26_reg_956    |   16   |
|    p_read_10_reg_922   |   16   |
|      r_V_3_reg_946     |    9   |
|      r_V_4_reg_986     |   26   |
|       r_V_reg_961      |   16   |
|select_ln1144_1_reg_1256|    8   |
| select_ln1144_reg_1251 |    8   |
| select_ln859_13_reg_966|   16   |
| select_ln859_14_reg_971|   16   |
|   sext_ln1317_reg_981  |   26   |
|  shl_ln1160_1_reg_1226 |   64   |
|   shl_ln1160_reg_1216  |   64   |
|  sub_ln1145_1_reg_1085 |   32   |
|   sub_ln1145_reg_1051  |   32   |
|  sub_ln1148_1_reg_1144 |    5   |
|   sub_ln1148_reg_1118  |    5   |
|  sub_ln1160_1_reg_1154 |   32   |
|   sub_ln1160_reg_1128  |   32   |
|     tmp_23_reg_951     |    1   |
|     tmp_27_reg_1113    |   31   |
|     tmp_31_reg_1139    |   31   |
|    tmp_V_4_reg_1034    |   16   |
|    tmp_V_6_reg_1003    |   16   |
|    tmp_V_7_reg_1044    |   16   |
|    tmp_V_8_reg_1016    |   16   |
|    tmp_V_9_reg_1078    |   16   |
|     tmp_V_reg_1029     |   16   |
|       tmp_reg_941      |    9   |
| trunc_ln1144_1_reg_1102|    8   |
|  trunc_ln1144_reg_1068 |    8   |
| trunc_ln1145_1_reg_1092|   16   |
|  trunc_ln1145_reg_1058 |   16   |
| trunc_ln1148_1_reg_1097|    5   |
|  trunc_ln1148_reg_1063 |    5   |
| trunc_ln809_1_reg_1266 |   32   |
|  trunc_ln809_reg_1261  |   32   |
|   trunc_ln874_reg_993  |    9   |
| zext_ln1158_1_reg_1190 |   64   |
|  zext_ln1158_reg_1164  |   64   |
| zext_ln1159_1_reg_1201 |   64   |
|  zext_ln1159_reg_1175  |   64   |
| zext_ln1160_1_reg_1206 |   64   |
|  zext_ln1160_reg_1180  |   64   |
+------------------------+--------+
|          Total         |  1549  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_628 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_628 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_637 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_637 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_730 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_730 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_739 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_739 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_909 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   416  ||  14.292 ||    81   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   560  |  1730  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   81   |
|  Register |    -   |    -   |  1549  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |  2109  |  1811  |
+-----------+--------+--------+--------+--------+
