


@ARTICLE{singlelatch,
	author={Sheth, A.M. and Savir, J.},
	journal={Instrumentation and Measurement, IEEE Transactions on},
	title={Single-clock, single-latch, scan design},
	year={2003},
	month={oct.},
	volume={52},
	number={5},
	pages={ 1455 - 1457},
	keywords={ design for testability; single-clock single-latch scan design; test mode signal; clocks; design for testability; flip-flops; logic design; logic testing;},
	doi={10.1109/TIM.2003.818550},
	ISSN={0018-9456},}

% address, title, year 	author, organization, edition, month, note
@manual{mb_ref,
	address={\url{http://www.xilinx.com/support/documentation/sw\_manuals/xilinx14\_1/mb\_ref\_guide.pdf}},
	title={MicroBlaze Processor Reference Guide (UG081)},
	year={2012},
	author={Xilinx},
	organization={Xilinx},
	month={4},
	edition={14.1},}
	
@manual{fpga_ni,
	address={\url{http://www.ni.com/white-paper/6983/en}},
	title={FPGA Fundamentals},
	year={},
	author={National Instruments},
	month={},
	note={called 08/28/2012}}
		
@Manual{xupv5manual,
	address={\url{http://www.xilinx.com/univ/xupv5-lx110T-manual.htm}},
	title={XUPV5-LX110T User Manual},
	year={},
	author={Xilinx},
	month={},
	note={called 09/06/2012}}
	
@manual{ug347,
	address={\url{http://www.xilinx.com/support/documentation/boards\_and\_kits/ug347.pdf}},
	title={ML505/ML506/ML507 Evaluation Platform - User Guid (UG347)},
	year={2011},
	author={Xilinx},
	organization={Xilinx},
	month={5},
	edition={v3.1.2},}
	
@manual{xps_ll_temac,
	address={\url{http://www.xilinx.com/support/documentation/ip\_documentation/xps\_ll\_temac.pdf}},
	title={LogiCORE IP XPS LL TEMAC},
	year={2010},
	author={Xilinx},
	organization={Xilinx},
	month={12},
	edition={v2.03a},}
	
@manual{axi_interconnect,
	address={\url{http://www.xilinx.com/support/documentation/ip\_documentation/axi\_interconnect/v1\_06\_a/ds768\_axi\_interconnect.pdf}},
	title={LogiCORE IP AXI Interconnect},
	year={2012},
	author={Xilinx},
	organization={Xilinx},
	month={4},
	edition={v1.06a},}
	
@manual{mpmc,
	address={\url{http://www.xilinx.com/support/documentation/ip\_documentation/mpmc.pdf}},
	title={LogiCORE IP Multi-Port Memory Controller (DS643)},
	year={2011},
	author={Xilinx},
	organization={Xilinx},
	month={10},
	edition={v6.05a},}
	
@manual{virtex5,
	address={\url{http://www.xilinx.com/support/documentation/data\_sheets/ds100.pdf}},
	title={Virtex-5 Family Overview (DS100)},
	year={2009},
	author={Xilinx},
	organization={Xilinx},
	month={2},
	edition={v5.0},}
	
@manual{intel_endiannness,
	address={\url{http://www.intel.com/design/intarch/papers/endian.pdf}},
	title={Endianness White Paper},
	year={2004},
	author={Intel Corporation},
	organization={Intel Corporation},
	month={11},
	edition={},}

	
@ARTICLE{ieee802_3, 
	author={}, 
	journal={IEEE Std 802.3, 2000 Edition}, title={802.3-2000 - Part 3: Carrier Sense Multiple Access With Collision Detect on (CSMA/CD) Access Method and Physical Layer Specifications}, 
	year={2000}, 
	month={ }, 
	volume={}, 
	number={}, 
	pages={i -1515}, 
	keywords={aggregated link; aggregator; auto negotiation; category 5; copper; data processing; ethernet; gigabit; information interchange, link aggregation; local area networks, management; MASTER-SLAVE; medium dependent interface; mode of data transmission; models; network interconnection; physical coding sublayer; physical layer; physical medium attachment; repeater; type field; VLAN TAG;}, 
	doi={10.1109/IEEESTD.2000.91946}, 
	ISSN={},}


	