    Lattice Mapping Report File for Design Module 'Addatone_ICE40_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.0.1.281.2
Mapped on: Thu Mar 26 11:53:44 2020

Design Information
------------------

Command line:   map Addatone_ICE40_impl_1_syn.udb
     D:/Eurorack/Addatone/Addatone_ICE40/src/constraints.pdc -o
     Addatone_ICE40_impl_1_map.udb -mp Addatone_ICE40_impl_1.mrp -hierrpt -gui
     -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

Design Summary
--------------

   Number of slice registers: 469 out of  5280 (9%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           909 out of  5280 (17%)
      Number of logic LUT4s:             509
      Number of inserted feedthru LUT4s: 214
      Number of replicated LUT4s:          2
      Number of ripple logic:             92 (184 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIOs: 10
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 10 out of 36 (28%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             9 out of 30 (30%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net ADC_Data_Received: 59 loads, 59 rising, 0 falling (Driver: Pin
     adc.o_Data_Received/Q)
      Net Main_Clock: 329 loads, 329 rising, 0 falling (Driver: Pin
     pll_48.u_PLL_B/OUTCORE)
      Net i_Clock_c: 1 loads, 1 rising, 0 falling (Driver: Port i_Clock)
      Net adc.Clock_Stable: 68 loads, 68 rising, 0 falling (Driver: Pin
     adc.Clock_Stable_c/Q)
   Number of Clock Enables:  100
      Net VCC_net: 26 loads, 0 SLICEs
      Net n7657: 1 loads, 1 SLICEs
      Net n2957: 8 loads, 8 SLICEs
      Net n5443: 9 loads, 9 SLICEs
      Net mult.n5452: 2 loads, 2 SLICEs
      Net n6052: 8 loads, 8 SLICEs
      Net n5522: 3 loads, 3 SLICEs
      Net n5489: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Pin reset_n: 3 loads, 3 SLICEs (Net: reset_n_c)
      Net n2994: 24 loads, 24 SLICEs
      Net n5310: 17 loads, 17 SLICEs
      Net n6038: 3 loads, 3 SLICEs
      Net n4678: 4 loads, 4 SLICEs
      Net sample_output.dac.n5536: 5 loads, 5 SLICEs
      Net sample_output.dac.n2955: 20 loads, 20 SLICEs
      Net sample_output.dac.n5465: 1 loads, 1 SLICEs
      Net n1857: 2 loads, 2 SLICEs
      Net n6046: 1 loads, 1 SLICEs
      Net sample_output.dac.n5321: 1 loads, 1 SLICEs
      Net n13_adj_1206: 1 loads, 1 SLICEs
      Net n2949: 32 loads, 32 SLICEs
      Net n6022: 9 loads, 9 SLICEs
      Net n5299: 1 loads, 1 SLICEs
      Net n5306: 3 loads, 3 SLICEs
      Net n7913: 1 loads, 1 SLICEs
      Net n6007: 11 loads, 11 SLICEs
      Net n7_adj_1208: 1 loads, 1 SLICEs
      Net genadder[1].adder.n2989: 19 loads, 19 SLICEs
      Net genadder[0].adder.n2984: 19 loads, 19 SLICEs
      Net adc.n5202: 1 loads, 1 SLICEs
      Net adc.n5201: 1 loads, 1 SLICEs
      Net adc.n5249: 1 loads, 1 SLICEs
      Net adc.n5260: 1 loads, 1 SLICEs
      Net adc.n5240: 1 loads, 1 SLICEs
      Net adc.n5213: 1 loads, 1 SLICEs
      Net adc.n5230: 1 loads, 1 SLICEs
      Net adc.n5219: 1 loads, 1 SLICEs
      Net adc.n5220: 1 loads, 1 SLICEs
      Net adc.n5212: 1 loads, 1 SLICEs
      Net adc.n5221: 1 loads, 1 SLICEs
      Net adc.n5222: 1 loads, 1 SLICEs
      Net adc.n7569: 1 loads, 1 SLICEs
      Net adc.n5243: 1 loads, 1 SLICEs
      Net adc.n5261: 1 loads, 1 SLICEs
      Net adc.n5250: 1 loads, 1 SLICEs
      Net adc.n5210: 1 loads, 1 SLICEs
      Net adc.n5251: 1 loads, 1 SLICEs
      Net adc.n5238: 1 loads, 1 SLICEs
      Net adc.n5252: 1 loads, 1 SLICEs
      Net adc.n7571: 1 loads, 1 SLICEs
      Net adc.n5245: 1 loads, 1 SLICEs
      Net adc.n5254: 1 loads, 1 SLICEs
      Net adc.n5205: 1 loads, 1 SLICEs
      Net adc.n5255: 1 loads, 1 SLICEs
      Net adc.n5267: 1 loads, 1 SLICEs
      Net adc.n5256: 1 loads, 1 SLICEs
      Net adc.n5209: 1 loads, 1 SLICEs
      Net adc.n5266: 1 loads, 1 SLICEs
      Net adc.n5262: 1 loads, 1 SLICEs
      Net adc.n5239: 1 loads, 1 SLICEs
      Net adc.n5237: 1 loads, 1 SLICEs
      Net adc.n5257: 1 loads, 1 SLICEs
      Net adc.n5246: 1 loads, 1 SLICEs
      Net adc.n5259: 1 loads, 1 SLICEs
      Net adc.n5206: 1 loads, 1 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net adc.n5265: 1 loads, 1 SLICEs
      Net adc.n4201: 1 loads, 1 SLICEs
      Net adc.n3701: 1 loads, 1 SLICEs
      Net adc.n5214: 1 loads, 1 SLICEs
      Net adc.n8217: 1 loads, 1 SLICEs
      Net adc.n5264: 1 loads, 1 SLICEs
      Net adc.n5247: 1 loads, 1 SLICEs
      Net adc.n5203: 1 loads, 1 SLICEs
      Net adc.n5207: 1 loads, 1 SLICEs
      Net adc.n5215: 1 loads, 1 SLICEs
      Net adc.n2976: 4 loads, 4 SLICEs
      Net adc.n5217: 1 loads, 1 SLICEs
      Net adc.n5211: 1 loads, 1 SLICEs
      Net adc.n5204: 1 loads, 1 SLICEs
      Net adc.n3707: 1 loads, 1 SLICEs
      Net adc.n5218: 1 loads, 1 SLICEs
      Net adc.n5224: 1 loads, 1 SLICEs
      Net adc.n5228: 1 loads, 1 SLICEs
      Net adc.n5225: 1 loads, 1 SLICEs
      Net adc.n5226: 1 loads, 1 SLICEs
      Net adc.n5227: 1 loads, 1 SLICEs
      Net adc.n5231: 1 loads, 1 SLICEs
      Net adc.n5232: 1 loads, 1 SLICEs
      Net adc.n5233: 1 loads, 1 SLICEs
      Net adc.n5234: 1 loads, 1 SLICEs
      Net adc.n5235: 1 loads, 1 SLICEs
      Net adc.n3709: 1 loads, 1 SLICEs
      Net adc.n4543: 1 loads, 1 SLICEs
      Net sample_position.Sample_Pos_WE: 1 loads, 0 SLICEs
      Net sample_position.n5291: 1 loads, 1 SLICEs
      Net sample_position.n5414: 10 loads, 10 SLICEs
      Net sample_position.n5288: 16 loads, 16 SLICEs
      Net sample_position.n5289: 1 loads, 1 SLICEs
      Net sample_position.n5451: 9 loads, 9 SLICEs
      Net sample_position.sp_ram.lscc_ram_dq_inst.inst0.PRIM_MODE.xADDR[0].xDATA
     [0].mem_file.mem0.wr_en_i_N_389: 1 loads, 0 SLICEs
   Number of LSRs:  20
      Net reset_n_N_191: 70 loads, 70 SLICEs
      Net Reset_Mult_Scaler: 8 loads, 8 SLICEs
      Net o_Mult_Ready_N_797: 2 loads, 2 SLICEs
      Net n7919: 1 loads, 1 SLICEs
      Net CS_Stable: 1 loads, 1 SLICEs
      Net sample_output.n5763: 1 loads, 1 SLICEs
      Net sample_output.dac.n5764: 5 loads, 5 SLICEs
      Net sample_output.dac.n6231: 1 loads, 1 SLICEs
      Net n5636: 1 loads, 1 SLICEs
      Net n5632: 9 loads, 9 SLICEs
      Net Adder_Clear: 40 loads, 40 SLICEs
      Net n5756: 3 loads, 3 SLICEs
      Net adc.n6211: 1 loads, 1 SLICEs
      Net adc.n5875: 3 loads, 3 SLICEs
      Net adc.n5765: 3 loads, 3 SLICEs
      Net sample_position.n7865: 1 loads, 1 SLICEs
      Net sample_position.n7_adj_1092: 4 loads, 4 SLICEs
      Net sample_position.n5743: 10 loads, 10 SLICEs
      Net sample_position.n7807: 1 loads, 1 SLICEs
      Net sample_position.n5664: 16 loads, 16 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
      Net reset_n_c: 90 loads
      Net reset_n_N_191: 70 loads
      Net adc.Data_State: 60 loads
      Net Adder_Clear: 43 loads
      Net VCC_net: 37 loads
      Net SM_Sample_Position[2]: 34 loads
      Net CS_Stable: 33 loads
      Net SM_ADC_In: 33 loads
      Net n2949: 32 loads
      Net SM_Sample_Output[0]: 30 loads




   Number of warnings:  1
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: The clock port [i_ADC_CS] is assigned to a non clock dedicated
     pin [10], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_CS            | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_MOSI          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| test                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_Clock         | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_Data          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset_n             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_Clock             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_CS            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_SCK           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value

                                    Page 4





PLL/DLL Summary (cont)
----------------------
  PLL Instance Name:                            pll_48.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               PIN      i_Clock_c
  Output Clock(CoreA):                 NODE     Main_Clock
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll_48.Feedback
  Internal Feedback output:            NODE     pll_48.Feedback
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             0
  VCO Divider:                                  1
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          SHIFTREG_0deg
  PLLOUT_SELECT_PORTB:                          SHIFTREG_0deg
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 0
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: pll_48.u_PLL_B
         Type: PLL
Instance Name: genadder[0].adder.mult_3
         Type: DSP
Instance Name: sample_position.sp_ram.lscc_ram_dq_inst.inst0.PRIM_MODE.xADDR[0].
     xDATA[0].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[7].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[6].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[5].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[4].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[3].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[2].mem_file.mem0.iCE40UP.sp4k

                                    Page 5





ASIC Components (cont)
----------------------
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[1].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[0].mem_file.mem0.iCE40UP.sp4k
         Type: EBR

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 74 MB












































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
