{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_aresetn:true|/processing_system7_0_FCLK_CLK0:true|/RV32I_ControlUnit_Ve_0_CTL_Interrupt:true|",
   "Default View_ScaleFactor":"0.0837696",
   "Default View_TopLeft":"-3056,24",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_100M_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK0:false|/RV32I_ControlUnit_Ve_0_CTL_Interrupt:false|",
   "Interfaces View_ScaleFactor":"0.588073",
   "Interfaces View_TopLeft":"-80,-439",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 12 -x 6520 -y 1520 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 12 -x 6520 -y 1550 -defaultsOSRD
preplace port leds_8bits -pg 1 -lvl 12 -x 6520 -y 1920 -defaultsOSRD
preplace port uart_rtl -pg 1 -lvl 12 -x 6520 -y 2050 -defaultsOSRD
preplace port meip -pg 1 -lvl 0 -x 0 -y 3220 -defaultsOSRD
preplace port seip -pg 1 -lvl 0 -x 0 -y 3190 -defaultsOSRD
preplace port ueip -pg 1 -lvl 0 -x 0 -y 3160 -defaultsOSRD
preplace inst RV32_AXI_Timer_Count_0 -pg 1 -lvl 11 -x 6360 -y 1750 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 11 -x 6360 -y 1920 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 11 -x 6360 -y 2060 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -x 5620 -y 1620 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 2970 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 10 -x 6070 -y 1710 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -x 5270 -y 1590 -defaultsOSRD
preplace inst RV32I_EXBranch_Branc_0 -pg 1 -lvl 2 -x 720 -y 1640 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 10 -x 6070 -y 780 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 10 -x 6070 -y 1350 -defaultsOSRD
preplace inst RV32I_HazardUnit_Ver_0 -pg 1 -lvl 3 -x 1330 -y 1510 -defaultsOSRD
preplace inst RV32I_ControlUnit_Ve_0 -pg 1 -lvl 5 -x 3000 -y 2180 -defaultsOSRD
preplace inst RV32_Local_Interrupt_0 -pg 1 -lvl 2 -x 720 -y 3320 -defaultsOSRD
preplace inst RV32_CSR_Verilog_RTL_0 -pg 1 -lvl 3 -x 1330 -y 3250 -defaultsOSRD
preplace inst RISCV32I_EXBranch_Da_0 -pg 1 -lvl 4 -x 2330 -y 2350 -defaultsOSRD
preplace inst DCache -pg 1 -lvl 5 -x 3000 -y 740 -defaultsOSRD
preplace inst ICache -pg 1 -lvl 5 -x 3000 -y 1210 -defaultsOSRD
preplace inst RV32I_Memory_Interfa_0 -pg 1 -lvl 7 -x 4930 -y 980 -defaultsOSRD
preplace inst Cache_Controller -pg 1 -lvl 6 -x 4130 -y 440 -defaultsOSRD
preplace netloc Cache_Controller_DCache_Req_valid_o 1 4 3 2780 920 NJ 920 4390
preplace netloc Cache_Controller_DMEM_data_o 1 4 3 2810 2770 NJ 2770 4530
preplace netloc Cache_Controller_ICache_Req_valid_o 1 4 3 2790 970 NJ 970 4470
preplace netloc Cache_Controller_IMEM_data_o 1 4 3 2800 2780 NJ 2780 4540
preplace netloc Cache_Controller_MEM_err_o 1 4 3 2790 2800 NJ 2800 4550
preplace netloc Cache_Controller_MEM_rdy_o 1 4 3 2780 2790 NJ 2790 4560
preplace netloc Cache_Controller_MIC_DBLK_ADDR_o 1 6 1 4580 770n
preplace netloc Cache_Controller_MIC_DBLK_DATA_o 1 6 1 4570 790n
preplace netloc Cache_Controller_MIC_DBLK_VALID_o 1 6 1 4590 750n
preplace netloc Cache_Controller_MIC_DREQ_ADDR_o 1 6 1 4690 650n
preplace netloc Cache_Controller_MIC_DREQ_VALID_o 1 6 1 4740 590n
preplace netloc Cache_Controller_MIC_IBLK_ADDR_o 1 6 1 4620 710n
preplace netloc Cache_Controller_MIC_IBLK_DATA_o 1 6 1 4600 730n
preplace netloc Cache_Controller_MIC_IBLK_VALID_o 1 6 1 4630 690n
preplace netloc Cache_Controller_MIC_INIT_TXN_o 1 6 1 4660 530n
preplace netloc Cache_Controller_MIC_IREQ_ADDR_o 1 6 1 4750 570n
preplace netloc Cache_Controller_MIC_IREQ_VALID_o 1 6 1 4760 550n
preplace netloc DCache_blk_addr_o 1 5 1 3790 620n
preplace netloc DCache_blk_data_o 1 5 1 3820 640n
preplace netloc DCache_blk_valid_o 1 5 1 3730 600n
preplace netloc DCache_req_data_o 1 5 1 3700 580n
preplace netloc DCache_req_hit_o 1 5 1 3660 560n
preplace netloc HarvardCacheControll_0_DCache_Blk_addr_o 1 4 3 2810 940 NJ 940 4350
preplace netloc HarvardCacheControll_0_DCache_Blk_data_o 1 4 3 2800 980 NJ 980 4400
preplace netloc HarvardCacheControll_0_DCache_Blk_valid_o 1 4 3 2770 990 NJ 990 4380
preplace netloc HarvardCacheControll_0_DCache_Req_addr_o 1 4 3 2730 1000 NJ 1000 4420
preplace netloc HarvardCacheControll_0_DCache_Req_data_o 1 4 3 2800 30 NJ 30 4440
preplace netloc HarvardCacheControll_0_DCache_Req_re_o 1 4 3 2810 560 3620J 890 4370
preplace netloc HarvardCacheControll_0_DCache_Req_we_o 1 4 3 2760 950 NJ 950 4410
preplace netloc HarvardCacheControll_0_ICache_Blk_addr_o 1 4 3 2790 1400 NJ 1400 4460
preplace netloc HarvardCacheControll_0_ICache_Blk_data_o 1 4 3 2800 1410 NJ 1410 4450
preplace netloc HarvardCacheControll_0_ICache_Blk_valid_o 1 4 3 2770 1420 NJ 1420 4500
preplace netloc HarvardCacheControll_0_ICache_Req_addr_o 1 4 3 2770 1010 NJ 1010 4490
preplace netloc HarvardCacheControll_0_ICache_Req_data_o 1 4 3 2780 1020 NJ 1020 4480
preplace netloc HarvardCacheControll_0_ICache_Req_re_o 1 4 3 2760 1430 NJ 1430 4520
preplace netloc HarvardCacheControll_0_ICache_Req_we_o 1 4 3 2810 1030 NJ 1030 4510
preplace netloc ICache_blk_addr_o 1 5 1 3780 520n
preplace netloc ICache_blk_data_o 1 5 1 3810 540n
preplace netloc ICache_blk_valid_o 1 5 1 3720 500n
preplace netloc ICache_req_data_o 1 5 1 3690 480n
preplace netloc ICache_req_hit_o 1 5 1 3650 460n
preplace netloc RV32I_ControlUnit_Ve_0_ALU_Ctl 1 3 3 2130 2980 NJ 2980 3230
preplace netloc RV32I_ControlUnit_Ve_0_ALU_DataMode 1 3 3 2090 3100 NJ 3100 3320
preplace netloc RV32I_ControlUnit_Ve_0_ALU_SrcA 1 3 3 2050 3110 NJ 3110 3300
preplace netloc RV32I_ControlUnit_Ve_0_ALU_SrcB 1 3 3 2060 3120 NJ 3120 3290
preplace netloc RV32I_ControlUnit_Ve_0_ALU_Unsigned 1 1 5 400 2770 NJ 2770 1910 2850 NJ 2850 3200
preplace netloc RV32I_ControlUnit_Ve_0_BU_BrJSrc 1 3 3 2100 2990 NJ 2990 3360
preplace netloc RV32I_ControlUnit_Ve_0_BU_BranchOp 1 1 5 510 2760 NJ 2760 1890 3000 NJ 3000 3350
preplace netloc RV32I_ControlUnit_Ve_0_BU_Jump 1 1 5 430 2750 NJ 2750 1900 2920 NJ 2920 3260
preplace netloc RV32I_ControlUnit_Ve_0_BU_PC 1 3 3 2120 2930 NJ 2930 3240
preplace netloc RV32I_ControlUnit_Ve_0_CC_Daddr_o 1 5 1 3830 380n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dbypass_o 1 5 1 3710 320n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ddata_o 1 5 1 3850 400n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dre_o 1 5 1 3740 340n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dvalid_o 1 5 1 3670 300n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dwe_o 1 5 1 3800 360n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Iaddr_o 1 5 1 3630 260n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ire_o 1 5 1 3640 280n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ivalid_o 1 5 1 3610 240n
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_addr_o 1 2 4 1100 3610 NJ 3610 NJ 3610 3570
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_data_o 1 2 4 1110 3620 NJ 3620 NJ 3620 3560
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_mode_o 1 2 4 1120 3590 NJ 3590 NJ 3590 3550
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_o 1 2 4 1060 3660 NJ 3660 NJ 3660 3590
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Val_addr_o 1 2 4 1070 3600 NJ 3600 NJ 3600 3580
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Val_en_o 1 2 4 1050 3720 NJ 3720 NJ 3720 3600
preplace netloc RV32I_ControlUnit_Ve_0_CTL_EPCSrc 1 3 3 2010 2940 NJ 2940 3340
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Exception 1 1 5 420 2820 NJ 2820 1770 2950 NJ 2950 3190
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Inst_Done 1 2 4 1080 3760 NJ 3760 NJ 3760 3400
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Inst_Event 1 2 4 1090 3770 NJ 3770 NJ 3770 3390
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Interrupt 1 3 3 1940 3130 NJ 3130 3250
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Priv_o 1 1 5 540 3000 1040 2910 1610J 3140 NJ 3140 3220
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Ret_o 1 1 5 400 2860 NJ 2860 1760 3150 NJ 3150 3210
preplace netloc RV32I_ControlUnit_Ve_0_DMEM_data_o 1 3 3 2110 3160 NJ 3160 3280
preplace netloc RV32I_ControlUnit_Ve_0_EX2MEM_Flush 1 3 3 1950 3180 NJ 3180 3520
preplace netloc RV32I_ControlUnit_Ve_0_EX2MEM_RegWr 1 2 4 1090 2690 1670J 3190 NJ 3190 3370
preplace netloc RV32I_ControlUnit_Ve_0_EX_CSR_Val 1 3 3 2080 3170 NJ 3170 3420
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_Flush 1 3 3 2020 2960 NJ 2960 3410
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_MemRd 1 2 4 1030 2730 1680J 2970 NJ 2970 3270
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_Src 1 3 3 2070 3010 NJ 3010 3330
preplace netloc RV32I_ControlUnit_Ve_0_ID_RegWr 1 3 3 1980 3200 NJ 3200 3500
preplace netloc RV32I_ControlUnit_Ve_0_IF2ID_Flush 1 3 3 1970 3040 NJ 3040 3490
preplace netloc RV32I_ControlUnit_Ve_0_IF2ID_Write 1 3 3 1960 3210 NJ 3210 3510
preplace netloc RV32I_ControlUnit_Ve_0_IF_PCSrc 1 3 3 2030 3020 NJ 3020 3430
preplace netloc RV32I_ControlUnit_Ve_0_IF_PCWrite 1 3 3 2000 3030 NJ 3030 3450
preplace netloc RV32I_ControlUnit_Ve_0_IMEM_data_o 1 3 3 2040 3220 NJ 3220 3380
preplace netloc RV32I_ControlUnit_Ve_0_LIC_IP_Ack 1 1 5 430 2870 NJ 2870 1620J 3230 NJ 3230 3310
preplace netloc RV32I_ControlUnit_Ve_0_MEM2WB_Flush 1 3 3 1930 3240 NJ 3240 3530
preplace netloc RV32I_ControlUnit_Ve_0_Stall 1 3 3 1920 3250 NJ 3250 3540
preplace netloc RV32I_ControlUnit_Ve_0_WB_MEMToGPR 1 3 3 1990 3260 NJ 3260 3440
preplace netloc RV32I_ControlUnit_Ve_0_ecausevec 1 1 5 490 3780 NJ 3780 NJ 3780 NJ 3780 3460
preplace netloc RV32I_ControlUnit_Ve_0_epc 1 1 5 380 3790 NJ 3790 NJ 3790 NJ 3790 3480
preplace netloc RV32I_ControlUnit_Ve_0_tval 1 1 5 470 3800 NJ 3800 NJ 3800 NJ 3800 3470
preplace netloc RV32I_HazardUnit_Ver_0_ALU_ForwardA 1 3 1 1880 1510n
preplace netloc RV32I_HazardUnit_Ver_0_ALU_ForwardB 1 3 1 1870 1530n
preplace netloc RV32I_HazardUnit_Ver_0_Hazard_Stall 1 3 2 2120 1860 2700J
preplace netloc RV32I_IDBranch_Branc_0_Branch_Taken 1 2 3 1000 1870 NJ 1870 2740
preplace netloc RV32I_Memory_Interfa_0_dreq_rdata_o 1 5 3 3910 1200 NJ 1200 5090
preplace netloc RV32I_Memory_Interfa_0_ireq_rdata_o 1 5 3 3900 1210 NJ 1210 5110
preplace netloc RV32I_Memory_Interfa_0_m00_axi_txn_done 1 5 3 3890 1220 NJ 1220 5100
preplace netloc RV32_AXI_Timer_Count_0_mtip 1 1 11 530 3010 1030 2900 1640J 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 6490
preplace netloc RV32_AXI_Timer_Count_0_stip 1 1 11 510 2970 990 2890 1650J 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 6480
preplace netloc RV32_AXI_Timer_Count_0_utip 1 1 11 520 2990 1010 2880 1660J 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 6470
preplace netloc RV32_CSR_Verilog_RTL_0_CSR_DATA_o 1 3 2 NJ 3090 2690
preplace netloc RV32_CSR_Verilog_RTL_0_CSR_Val_o 1 3 2 1630J 1900 N
preplace netloc RV32_CSR_Verilog_RTL_0_illegal 1 3 2 NJ 3070 2670
preplace netloc RV32_CSR_Verilog_RTL_0_medeleg 1 1 3 540 3630 NJ 3630 1500
preplace netloc RV32_CSR_Verilog_RTL_0_mepc 1 3 1 1800 2200n
preplace netloc RV32_CSR_Verilog_RTL_0_mideleg 1 1 3 530 3640 NJ 3640 1510
preplace netloc RV32_CSR_Verilog_RTL_0_mie 1 1 3 480 3670 NJ 3670 1560
preplace netloc RV32_CSR_Verilog_RTL_0_mip 1 1 3 500 3650 NJ 3650 1540
preplace netloc RV32_CSR_Verilog_RTL_0_mstatus 1 1 3 440 3680 NJ 3680 1550
preplace netloc RV32_CSR_Verilog_RTL_0_mtvec 1 3 1 1700 2140n
preplace netloc RV32_CSR_Verilog_RTL_0_rsvec 1 3 1 1690 2120n
preplace netloc RV32_CSR_Verilog_RTL_0_sedeleg 1 1 3 520 3690 NJ 3690 1520
preplace netloc RV32_CSR_Verilog_RTL_0_sepc 1 3 1 1830 2220n
preplace netloc RV32_CSR_Verilog_RTL_0_sideleg 1 1 3 510 3700 NJ 3700 1530
preplace netloc RV32_CSR_Verilog_RTL_0_sie 1 1 3 410 3730 NJ 3730 1590
preplace netloc RV32_CSR_Verilog_RTL_0_sip 1 1 3 460 3710 NJ 3710 1570
preplace netloc RV32_CSR_Verilog_RTL_0_stvec 1 3 1 1710 2160n
preplace netloc RV32_CSR_Verilog_RTL_0_uepc 1 3 1 1860 2240n
preplace netloc RV32_CSR_Verilog_RTL_0_uie 1 1 3 390 3740 NJ 3740 1600
preplace netloc RV32_CSR_Verilog_RTL_0_uip 1 1 3 450 3750 NJ 3750 1580
preplace netloc RV32_CSR_Verilog_RTL_0_utvec 1 3 1 1750 2180n
preplace netloc RV32_Local_Interrupt_0_CSR_Commit 1 2 1 880 3470n
preplace netloc RV32_Local_Interrupt_0_CSR_Commit_Lvl 1 2 3 960 2830 1790J 2820 2760
preplace netloc RV32_Local_Interrupt_0_New_IP 1 2 3 920J 2840 1820J 2830 2750
preplace netloc RV32_Local_Interrupt_0_mcause 1 2 3 980 2850 1850J 2840 2770
preplace netloc RV32_Local_Interrupt_0_mepc 1 2 1 990 3270n
preplace netloc RV32_Local_Interrupt_0_mip_o 1 2 1 1030 3210n
preplace netloc RV32_Local_Interrupt_0_mstatus_o 1 2 1 930 3250n
preplace netloc RV32_Local_Interrupt_0_mtval 1 2 1 940 3390n
preplace netloc RV32_Local_Interrupt_0_scause 1 2 1 950 3350n
preplace netloc RV32_Local_Interrupt_0_sepc 1 2 1 970 3290n
preplace netloc RV32_Local_Interrupt_0_sip_o 1 2 1 1010 3230n
preplace netloc RV32_Local_Interrupt_0_stval 1 2 1 910 3410n
preplace netloc RV32_Local_Interrupt_0_ucause 1 2 1 900 3370n
preplace netloc RV32_Local_Interrupt_0_uepc 1 2 1 910 3310n
preplace netloc RV32_Local_Interrupt_0_uip_o 1 2 1 920 3250n
preplace netloc RV32_Local_Interrupt_0_utval 1 2 1 890 3430n
preplace netloc meip_1 1 0 2 20J 3210 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 30 2870 370 2880 1000 2700 1610 1880 2710 550 3760 1110 4750 1240 5100 1460 5420 1460 5870 1870 6220
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 10 30 3810 NJ 3810 NJ 3810 NJ 3810 NJ 3810 NJ 3810 NJ 3810 NJ 3810 NJ 3810 5820
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 10 380 2980 1020 2720 1620 1890 2720 540 3770 1130 4720 1280 5090 1470 NJ 1470 5850 1880 6230
preplace netloc seip_1 1 0 2 NJ 3190 NJ
preplace netloc ueip_1 1 0 2 NJ 3160 370J
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Zero 1 1 4 530 1920 NJ 1920 NJ 1920 2560
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_LTS 1 1 4 520 2790 NJ 2790 NJ 2790 2560
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_LTU 1 1 4 540 1910 NJ 1910 NJ 1910 2580
preplace netloc RISCV32I_EXBranch_Da_0_HU_ID_Rs1_o 1 2 3 1040 2670 1810J 2890 2620
preplace netloc RISCV32I_EXBranch_Da_0_HU_ID_Rs2_o 1 2 3 1020 2710 1720J 2900 2610
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rs1_o 1 2 3 1100 2650 1870J 2870 2580
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rs2_o 1 2 3 1110 2660 1840J 2880 2570
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rd_o 1 2 3 1060 2740 1780J 2860 2550
preplace netloc RISCV32I_EXBranch_Da_0_HU_MEM_Rd_o 1 2 3 1120 2680 1740J 2910 2590
preplace netloc RISCV32I_EXBranch_Da_0_HU_WB_Rd_o 1 2 3 1070 2810 NJ 2810 2540
preplace netloc RISCV32I_EXBranch_Da_0_HU_WB_RegWr 1 2 3 1080 2800 1730J 2780 2530
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ID_PC 1 4 1 2590 2040n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ID_Instruction 1 4 1 2600 2060n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Funct3 1 4 1 2660 2120n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Opcode 1 1 4 420 2780 NJ 2780 1620J 2800 2600
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Overflow 1 4 1 2680 2290n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Err 1 4 1 2660 2310n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_DMEM_addr_o 1 4 1 2640 2390n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_IMEM_addr_o 1 4 1 2650 2370n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_DMEM_data_o 1 4 1 2630 2410n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Funct7 1 4 1 2680 2140n
preplace netloc ICache_bram_dina 1 5 5 NJ 1230 NJ 1230 NJ 1230 NJ 1230 5920
preplace netloc ICache_bram_addra 1 5 5 3880J 1190 NJ 1190 NJ 1190 NJ 1190 5930
preplace netloc ICache_bram_wea 1 5 5 NJ 1250 NJ 1250 NJ 1250 NJ 1250 5910
preplace netloc blk_mem_gen_1_douta 1 4 6 2810 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 5930J
preplace netloc blk_mem_gen_1_doutb 1 4 6 2780 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ
preplace netloc ICache_bram_addrb 1 5 5 NJ 1270 NJ 1270 NJ 1270 NJ 1270 5900
preplace netloc ICache_bram_dinb 1 5 5 NJ 1290 NJ 1290 NJ 1290 NJ 1290 5890
preplace netloc ICache_bram_web 1 5 5 3620 1380 NJ 1380 NJ 1380 NJ 1380 5880J
preplace netloc DCache_bram_addra 1 5 5 3840J 850 4610J 720 NJ 720 NJ 720 5820
preplace netloc DCache_bram_dina 1 5 5 3820J 860 4640J 740 NJ 740 NJ 740 5830
preplace netloc blk_mem_gen_0_douta 1 4 6 2740 10 NJ 10 NJ 10 NJ 10 NJ 10 5930
preplace netloc DCache_bram_wea 1 5 5 3750J 880 4700J 760 NJ 760 NJ 760 5910
preplace netloc DCache_bram_addrb 1 5 5 3680J 910 4680J 730 NJ 730 NJ 730 5820
preplace netloc DCache_bram_dinb 1 5 5 3730J 870 4670J 750 NJ 750 NJ 750 5900
preplace netloc DCache_bram_web 1 5 5 3660J 900 4720J 770 NJ 770 NJ 770 5890
preplace netloc blk_mem_gen_0_doutb 1 4 6 2750 20 NJ 20 NJ 20 NJ 20 NJ 20 5920
preplace netloc processing_system7_0_FCLK_CLK1 1 9 1 5840 710n
preplace netloc Cache_Controller_ICache_Req_datamode_o 1 4 3 2750 960 NJ 960 4430
preplace netloc Cache_Controller_DCache_Req_datamode_o 1 4 3 2790 930 NJ 930 4360
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dmode_o 1 5 1 3860 420n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dunsigned_o 1 5 1 3870 440n
preplace netloc Cache_Controller_MIC_DREQ_DATA_o 1 6 1 4650 670n
preplace netloc Cache_Controller_MIC_DREQ_DATAMODE_o 1 6 1 4710 630n
preplace netloc Cache_Controller_MIC_DREQ_RW_o 1 6 1 4730 610n
preplace netloc ps7_0_axi_periph_M02_AXI 1 10 1 N 1730
preplace netloc processing_system7_0_FIXED_IO 1 9 3 NJ 1550 NJ 1550 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 9 1 5860 1590n
preplace netloc axi_gpio_0_GPIO 1 11 1 NJ 1920
preplace netloc ps7_0_axi_periph_M00_AXI 1 10 1 6240 1690n
preplace netloc axi_uartlite_0_UART 1 11 1 NJ 2050
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 5410 1590n
preplace netloc RV32I_Memory_Interfa_0_M00_AXI 1 7 1 5120 940n
preplace netloc ps7_0_axi_periph_M01_AXI 1 10 1 6210 1710n
preplace netloc processing_system7_0_DDR 1 9 3 5920J 1520 NJ 1520 NJ
levelinfo -pg 1 0 200 720 1330 2330 3000 4130 4930 5270 5620 6070 6360 6520
pagesize -pg 1 -db -bbox -sgen -80 0 6640 3820
"
}
{
   "da_axi4_cnt":"21",
   "da_clkrst_cnt":"10"
}
