{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "20. A method of manipulating an electronic memory device including:\n\na plurality memory together with a modular structure, wherein each of the basic memory blocks includes a plurality lookup tables (LUT) arranged to operate as an memory element for storing a plurality of bits of logic levels; and\n\n16. A method of manipulating an electronic memory device including:\n\na plurality of basic memory blocks connected together with a modular structure, wherein each of the basic memory blocks includes a plurality lookup tables (LUT) arranged to operate as an memory element for storing a plurality of bits of logic levels; and\n\nplurality of registers each pairing up with a respective lookup table in the basic memory blocks,\n\nwherein the plurality of pairs of lookup tables and registers combine to form a pipelining memory structure,\n\na plurality of registers each pairing up with a respective lookup table in the basic memory blocks,\n\nwherein the plurality of pairs of lookup tables and registers combine to form a pipelining memory structure,\n\nplurality lookup plurality of registers are provided in a plurality of configur- able logic blocks,\n\nwherein the plurality of lookup tables and the plurality of registers are provided in a plurality of configur- able logic blocks,\n\nwherein the plurality of pairs of lookup tables and registers define a plurality of slices in a field pro- grammable gate array (FPGA) device, and\n\nwherein the plurality of pairs of lookup tables and registers define a plurality of slices in a field pro- grammable gate array (FPGA) device, and\n\nwherein the plurality of registers includes a plurality of flip-flops,\n\nwherein the plurality of registers includes a plurality of flip-flops,\n\nplurality flip-flops are between two stages of the pipelining memory struc- ture, and\n\nthe method comprising the steps of:\n\nconfiguring the FPGA device including assigning the LUTs in each of the slices to operate as the memory element; and", "type": "Document"}}