/********************************************************************************/
/*   The  Software  is  proprietary,  confidential,  and  valuable to Realtek   */
/*   Semiconductor  Corporation  ("Realtek").  All  rights, including but not   */
/*   limited  to  copyrights,  patents,  trademarks, trade secrets, mask work   */
/*   rights, and other similar rights and interests, are reserved to Realtek.   */
/*   Without  prior  written  consent  from  Realtek,  copying, reproduction,   */
/*   modification,  distribution,  or  otherwise  is strictly prohibited. The   */
/*   Software  shall  be  kept  strictly  in  confidence,  and  shall  not be   */
/*   disclosed to or otherwise accessed by any third party.                     */
/*   c<2003> - <2011>                                                           */
/*   The Software is provided "AS IS" without any warranty of any kind,         */
/*   express, implied, statutory or otherwise.                                  */
/********************************************************************************/

//----------------------------------------------------------------------------------------------------
// ID Code      : ScalerCommonTypeCRx0PdInclude.h No.0000
// Update Note  :
//----------------------------------------------------------------------------------------------------
#if(_D0_DP_TYPE_C_PORT_CTRL_TYPE == _PORT_CONTROLLER_EMBEDDED)
//****************************************************************************
// LAYER DEFINITIONS / MACROS
//****************************************************************************
// Definitions of SVID
#define _PD_SID                                 0xFF00
#define _DP_SID                                 0xFF01

// POWER OPTION
#define _VCONN_1W                               0
#define _VCONN_1P5W                             1
#define _VCONN_2W                               2
#define _VCONN_3W                               3
#define _VCONN_4W                               4
#define _VCONN_5W                               5
#define _VCONN_6W                               6

#define _VBUS_REQUIRE                           _FALSE
#define _VCONN_REQUIRE                          _FALSE
#define _VCONN_POW                              _VCONN_1W

// POWER ROLE SWAP OPTIONS (If DRP Must Support One Kind Of Swap)
#define _SRC_ACCEPT_SWAP_TO_SNK                 _FALSE
#define _SRC_REQUEST_SWAP_TO_SNK                _FALSE
#define _SNK_ACCEPT_SWAP_TO_SRC                 _TRUE
#define _SNK_REQUEST_SWAP_TO_SRC                _TRUE

// DATA ROLE SWAP OPTIONS
#define _DFP_SWAP_TO_UFP                        _TRUE
#define _UFP_SWAP_TO_DFP                        _FALSE

// USB Related Capability
#define _USB_SUSPEND                            _FALSE

// ALT MODE SUPPORT OPTION
#define _MODAL_OPERATION_SUPPORT                _TRUE
#define _PD_HW_VERSION                          0x0
#define _PD_FW_VERSION                          0x0

// PD3.0 Related Capability
#define _MANUFACTURER_INFO_SUPPORT              _TRUE

// Definitions of Specification Counters
#define _MAX_SRC_CAP_CNT                        60
#define _MAX_CBL_DISCOVER_CNT                   20
#define _CBL_VERSION_CHG_CNT                    3
#define _MAX_HARD_RST_CNT                       2

// Definitions of FW Usage Counters
#define _MAX_DATA_OBJ_CNT                       7
#define _SNK_CAP_PDO_CNT                        1
#define _HPD_QUEUE_DEPTH                        4

// Definitions of Specification Timer
#define _SRC_INIT_AMS_TIMER                     16      // 16 ~ 20ms (Source Wait After switch Rp to TxSinkNG)
#define _SWAP_SRC_START_TIMER                   20      // After PR_SWAP SRC should Wait At Least 20ms, After Power On, Cable Will Be Stable After 50ms
#define _SENDER_RESP_TIMER                      25      // 24 ~ 30ms
#define _SRC_ADJUST_POWER_TIMER                 30      // 25 ~ 35ms
#define _CBL_WAIT_TIMER                         50      // 40 ~ 50ms
#define _SINK_WAIT_CAP_TIMER                    500     // 310 ~ 620ms
#define _SRC_RECOVER_TIMER                      700     // 660 ~ 1000ms
#define _WAIT_TIMER                             100
#define _WAIT_VCONN_ON_TIMER                    100
#define _PS_TRANSITION_TIMER                    450     // 450 ~ 550ms
#define _PS_SRC_ON_TIMER                        400     // 390 ~ 480ms
#define _PS_SRC_OFF_TIMER                       750     // 750 ~ 920ms

// Definitions of FW Usage Timer
#define _PD_SEND_MSG_TIMEOUT                    10

// Definitions of Other Default Value
#define _PD_DEFAULT_MAX_CUR                     300      // 300 * 10mA = 3.0A

// Definition of PD Capability
#define _SRC_CAP_NO_RETRY                       _TRUE
#define _HIGHER_CAP                             _FALSE
#define _GIVE_BACK                              _FALSE
#define _UNCHUNK_SUPPORT                        _FALSE

// Definitions of PD Data(USB) DFP/UFP Role
#define _PD_DATA_UFP                            0x00
#define _PD_DATA_DFP                            0x01

// Definitions of PD Power SRC/SNK Role
#define _PD_POWER_SNK                           0x00
#define _PD_POWER_SRC                           0x01


// Definitions of PD Vconn SRC/SNK Role
#define _PD_VCONN_SRC                           0x00
#define _PD_VCONN_NOT_SRC                       0x01

// Definitions of PD DP Alt. Mode Tx/Rx Role
#define _PD_DP_TX                               0x00
#define _PD_DP_RX                               0x01

// Definitions of PD Cable Plug Role
#define _PD_DEVICE                              0x00
#define _PD_CABLE                               0x01

// Definitions of DP Alt Mode USB/DP Config
#define _PD_USB_CONFIG                          0x00
#define _PD_DP_CONFIG                           0x01


// Definitions of PD SinkTxOK/NG
#define _PD_SINK_TX_NG                          _BIT6
#define _PD_SINK_TX_OK                          _BIT7

//****************************************************************************
// STRUCT / TYPE / ENUM DEFINITTIONS
//****************************************************************************
// Enumeration of PD HPD State
typedef enum
{
    _PD_HPD_NONE = 0x00,
    _PD_HPD_IRQ = 0x01,
    _PD_HPD_LOW = 0x02,
    _PD_HPD_HIGH = 0x03,
}EnumPDHpdType;

// PD Current Status Info
typedef struct
{
    BYTE ucPDState;
    // -----------------------------
    BYTE ucPDSubState;
    // -----------------------------
    BYTE b6PDDpAltState : 6;
    BYTE b2PDAmsStatus : 2;
    // -----------------------------
    BYTE b1PDPowerContract : 1;
    BYTE b1UnconstrainedPower : 1;
    BYTE b6SrcCapCnt : 6;
    // -----------------------------
    BYTE b2HardRstCnt : 2;
    BYTE b2SpecVersion : 2;
    BYTE b3PDNumOfSrcCap : 3;
    BYTE b1PDPowerRole : 1;
    // -----------------------------
    BYTE b1PDDataRole : 1;
    BYTE b1PDVconnRole : 1;
    BYTE b1PDVconnSwapReject : 1;
    BYTE b1InitVconnSwap : 1;
    BYTE b1GetSnkCapSent : 1;
    BYTE b1RcvSnkCap : 1;
    BYTE b1GetSrcCapSent : 1;
    BYTE b1RcvSrcCap : 1;
    // -----------------------------
    BYTE b1VconnSwapReq : 1;
    BYTE b1VconnSwapSent : 1;
    BYTE b1DRSwapReq : 1;
    BYTE b1ReqWait : 1;
    BYTE b1PRSwapWait : 1;
    BYTE b1DRSwapWait : 1;
    BYTE b1SrcCapSent : 1;
    BYTE b1SnkCapWait : 1;
    // -----------------------------
    BYTE b1VCSwapWait : 1;
    BYTE b4BistMode : 4;
    BYTE b1RcvBistMsgCnt : 1;
    BYTE b1HRST_Pwr_Off : 1;
    BYTE b1PRS_Processing : 1;
    BYTE b1InteropS8 : 1;
}StructPDStatus;

// PD Cable Status Info
typedef struct
{
    BYTE ucDiscoverCnt;
    // -----------------------------
    WORD b10CableMaxCur : 10;
    WORD b4CableState : 4;
    WORD b2CableSpecVer : 2;
    // -----------------------------
    BYTE b1CableDiscover : 1;
    BYTE b1CableWait : 1;
}StructCableStatus;

// PD Alt. Mode Info
typedef struct
{
    BYTE ucRcvVdmMsg;
    // -----------------------------
    EnumTypeCPinCfgType enumDpRxPinAssignment : 8;
    // -----------------------------
    BYTE ucPartnerPinAssignmentCap;
    // -----------------------------
    EnumTypeCPinCfgCapType enumPinAssignmentCap : 8;
    // -----------------------------
    BYTE ucVdmSVID_H;
    // -----------------------------
    BYTE ucVdmSVID_L;
    // -----------------------------
    BYTE b3VdmObjPos : 3;
    BYTE b3DpObjPos : 3;
    BYTE b1DpSvidSearchFinish : 1;
    BYTE b1DpAltModeEnter : 1;
    // -----------------------------
    BYTE b1MultiFunctionBit : 1;
    BYTE b1DpAltModeConfig : 1;
    BYTE b1DpAltModeTargetConfig : 1;
    BYTE b1DpAltModeExit : 1;
    BYTE b1DpAltModeFunc : 1;
    BYTE b1InitAltMode : 1;
}StructAltModeInfo;

// PD 3.0 Extended Message Header
typedef struct
{
    WORD b1Chunked : 1;
    WORD b4ChunkNum : 4;
    WORD b1ChunkRequest : 1;
    WORD b9DataSize : 9;
}StructExtMsgInfo;

// PD Message Transmit / Receive Info
typedef struct
{
    BYTE ucRcvMsg;
    // -----------------------------
    BYTE ucFifoRcvErrStatus;
    // -----------------------------
    BYTE b3RcvNodCnt : 3;
    BYTE b5TxResult : 5;
    // -----------------------------
    BYTE b5TxResult_EXINT : 5;
    BYTE b1IntOverWrite : 1;
    BYTE b1SrcInitAms : 1;
    BYTE b1FifoClr : 1;
    // -----------------------------
    BYTE b1BusIdle : 1;
}StructMsgInfo;

//--------------------------------------------------
// Struct for Type-C Source Capability PDO Content
//--------------------------------------------------
typedef struct
{
    EnumPDPdoType enumPdoType : 8;
    // -----------------------------
    WORD b2PeakCurrent : 2;
    WORD b12MaxVoltage : 12;   // Unit = 10mV
    WORD b12MinVoltage : 12;   // Unit = 10mV
    WORD b10MaxCurrent : 10;
}StructTypeCSrcPDO;

// USB-C PD SNK Fixed Supply PDO Struct
typedef struct
{
    WORD b12Voltage : 12;
    WORD b2PeakCurrent : 2;
    WORD b10OpCurrent : 10;
}StructSnkCap;

// USB-C PD SNK Request Normal RDO Struct
typedef struct
{
    WORD b12Voltage : 12;
    WORD b3ObjPos : 3;
    WORD b1CapMis : 1;
    // -----------------------------
    WORD b1GiveBack : 1;
    WORD b1SmallStep : 1;
    WORD b10OpCurrent : 10;
    WORD b10MaxCurrent : 10;
    WORD usOcpCurrent;
}StructSnkRDO;

// PD Power Contract Negotiated Status
typedef struct
{
    WORD usVoltage;
    WORD usCurrent;
}StructPdoStatus;

// PD Power Protect Info
typedef struct
{
    BYTE ucOcpCurRatio;
}StructPDProtectInfo;

// PD Info From Port Partner Src/Snk Capability
typedef struct
{
    BYTE b3NumOfSrcCap : 3;
    BYTE b3NumOfSnkCap : 3;
    BYTE b2FrsCurrent : 2;
    // -----------------------------
    BYTE b1DualRolePower : 1;
    BYTE b1DualRoleData : 1;
    BYTE b1SuspendSupport : 1;
    BYTE b1ExtPower : 1;
    BYTE b1UsbCapable : 1;
    BYTE b1UnchkSupport : 1;
    BYTE b1HigherCap : 1;
}StructPdPartnerInfo;

// Power Delivery Alt. Mode HPD Queue
typedef struct
{
    BYTE b1HpdStatus : 1;
    BYTE b2HpdCnt : 2;
    BYTE b2HpdWptr : 2;
    BYTE b2HpdRptr : 2;
    EnumPDHpdType penumHpdType[_HPD_QUEUE_DEPTH];
}StructHpdQueue;

// Power Delivery Alt. Mode HPD Queue
typedef struct
{
    BYTE b1Valid : 1;
    EnumScalerTimerEventID enumEventID;
    WORD usEventTime;
}StructPdTimerEvent;

// Power Delivery System Request Event
typedef struct
{
    EnumPDSysEvent enumSystemEvent;
}StructPdSysEvent;

// Enumeration of PD State
typedef enum
{
    _PD_SRC_START_UP = 0x01,
    _PD_SRC_DISCOVER_CBL = 0x02,
    _PD_SRC_SEND_CAP = 0x03,
    _PD_SRC_INT_WAIT_REQ = 0x04,
    _PD_SRC_INT_SEND_ACCEPT_REQ = 0x05,
    _PD_SRC_INT_SEND_REJECT_REQ = 0x06,
    _PD_SRC_INT_SEND_WAIT_REQ = 0x07,
    _PD_SRC_INT_TRANSIT_POWER = 0x08,
    _PD_SRC_INT_SEND_PSRDY = 0x09,
    _PD_SRC_READY = 0x0A,
    _PD_SNK_START_UP = 0x11,
    _PD_SNK_INT_WAIT_SRC_CAP = 0x12,
    _PD_SNK_INT_SEND_REQUEST = 0x13,
    _PD_SNK_INT_WAIT_REQ_RESP = 0x14,
    _PD_SNK_INT_WAIT_PS_RDY = 0x15,
    _PD_SNK_READY = 0x16,
    _PD_INT_SEND_SOFTRESET = 0xF0,
    _PD_INT_WAIT_SOFTRESET_RESP = 0xF1,
    _PD_INT_SEND_SOFTRESET_RESP = 0xF2,
    _PD_HARDRESET = 0xFE,
    _PD_NO_RESPONSE = 0xFF,
}EnumPDState;

// Enumeration of PD Sub-State (Running Under _PE_SRC_READY/_PE_SNK_READY)
typedef enum
{
    _PD_SUB_STATE_NONE = 0x00,
    _PD_SUB_SNK_READY = 0x01,
    _PD_SUB_SRC_READY = 0x10,
    _PD_SUB_SEND_GET_SNK_CAP = 0x31,
    _PD_SUB_INT_WAIT_SNK_CAP = 0x32,
    _PD_SUB_SEND_GET_SRC_CAP = 0x33,
    _PD_SUB_INT_WAIT_SRC_CAP = 0x34,
    _PD_SUB_INT_SEND_SRC_CAP = 0x35,
    _PD_SUB_INT_SEND_SNK_CAP = 0x36,

    // PR_SWAP States
    _PD_SUB_SEND_PR_SWAP = 0x40,
    _PD_SUB_INT_WAIT_PRS_RESP = 0x41,
    _PD_SUB_INT_SEND_ACCEPT_PRS = 0x42,
    _PD_SUB_INT_WAIT_SRC_ON = 0x43,
    _PD_SUB_INT_WAIT_SRC_OFF = 0x44,
    _PD_SUB_INT_SEND_SRC_ON_PSRDY = 0x45,
    _PD_SUB_PRS_SRC_OFF = 0x46,

    // DR_SWAP States
    _PD_SUB_SEND_DR_SWAP = 0x47,
    _PD_SUB_INT_WAIT_DRS_RESP = 0x48,
    _PD_SUB_INT_SEND_ACCEPT_DRS = 0x49,

    // VCONN_SWAP States
    _PD_SUB_SEND_VCONN_SWAP = 0x4A,
    _PD_SUB_INT_WAIT_VCS_RESP = 0x4B,
    _PD_SUB_INT_SEND_ACCEPT_VCS = 0x4C,
    _PD_SUB_INT_WAIT_VCONN_ON = 0x4D,
    _PD_SUB_INT_SEND_VCONN_ON_PSRDY = 0x4E,

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
    // PD 3.0 EXTENDED MSG States
    _PD_SUB_INT_SEND_SRC_CAP_EXT = 0x60,
    _PD_SUB_INT_SEND_STATUS = 0x61,
    _PD_SUB_INT_SEND_MFC_INFO = 0x62,
    _PD_SUB_INT_SEND_CHK_TEST_REQ = 0x63,
    _PD_SUB_INT_WAIT_CHK_TEST_RESP = 0x64,
    _PD_SUB_INT_WAIT_STATUS = 0x65,
    _PD_SUB_INT_SEND_GET_BAT_STATUS = 0x66,
    _PD_SUB_INT_WAIT_BAT_STATUS = 0x67,
    _PD_SUB_INT_SEND_PPS_STATUS = 0x68,
    _PD_SUB_SEND_GET_STATUS = 0x69,
#endif

    // SUB STATE FOR ALT MODE
    _PD_SUB_INT_SEND_VDM_RESP = 0xA1,
    _PD_SUB_INT_WAIT_VDM_RESP = 0xA2,
    _PD_SUB_BIST_MODE = 0xB0,
    _PD_SUB_INT_SEND_REJECT = 0xF0,
    _PD_SUB_INT_SEND_WAIT = 0xF1,
    _PD_SUB_INT_SEND_NOT_SUPPORT = 0xF2,
}EnumPDSubState;

// Enumeration of PD Cable State
typedef enum
{
    _PD_CBL_STATE_NONE = 0x00,
    _PD_CBL_SEND_DISCOVER_ID = 0x01,
    _PD_CBL_INT_WAIT_DISCOVER_ID_RESP = 0x02,
    _PD_CBL_SEND_SOFT_RST = 0x05,
    _PD_CBL_INT_WAIT_SOFT_RST_RESP = 0x06,
    _PD_CBL_SEND_CBL_RST = 0x0A,
    _PD_CBL_NO_RESPONSE = 0x0F,
}EnumPDCableState;

// Enumeration of DP Alt. Mode State Machine
typedef enum
{
    _PD_ALT_MODE_NONE = 0x00,
    _PD_ALT_MODE_SEND_DISCOVER_ID = 0x01,
    _PD_ALT_MODE_INT_WAIT_DISCOVER_ID_RESP = 0x02,
    _PD_ALT_MODE_INT_SEND_DISCOVER_ID_ACK = 0x03,
    _PD_ALT_MODE_INT_SEND_DISCOVER_ID_NAK = 0x04,
    _PD_ALT_MODE_SEND_DISCOVER_SVID = 0x05,
    _PD_ALT_MODE_INT_WAIT_DISCOVER_SVID_RESP = 0x06,
    _PD_ALT_MODE_INT_SEND_DISCOVER_SVID_ACK = 0x07,
    _PD_ALT_MODE_INT_SEND_DISCOVER_SVID_NAK = 0x08,
    _PD_ALT_MODE_SEND_DISCOVER_MODE = 0x09,
    _PD_ALT_MODE_INT_WAIT_DISCOVER_MODE_RESP = 0x0A,
    _PD_ALT_MODE_INT_SEND_DISCOVER_MODE_ACK = 0x0B,
    _PD_ALT_MODE_INT_SEND_DISCOVER_MODE_NAK = 0x0C,
    _PD_ALT_MODE_SEND_ENTER_MODE = 0x0D,
    _PD_ALT_MODE_INT_WAIT_ENTER_MODE_RESP = 0x0E,
    _PD_ALT_MODE_INT_SEND_ENTER_MODE_ACK = 0x0F,
    _PD_ALT_MODE_INT_SEND_ENTER_MODE_NAK = 0x10,
    _PD_ALT_MODE_SEND_EXIT_MODE = 0x11,
    _PD_ALT_MODE_INT_WAIT_EXIT_MODE_RESP = 0x12,
    _PD_ALT_MODE_INT_SEND_EXIT_MODE_ACK = 0x13,
    _PD_ALT_MODE_INT_SEND_EXIT_MODE_NAK = 0x14,
    _PD_ALT_MODE_SEND_DP_STATUS = 0x15,
    _PD_ALT_MODE_INT_WAIT_DP_STATUS_RESP = 0x16,
    _PD_ALT_MODE_INT_SEND_DP_STATUS_ACK = 0x17,
    _PD_ALT_MODE_INT_SEND_DP_STATUS_NAK = 0x18,
    _PD_ALT_MODE_SEND_DP_CONFIG = 0x19,
    _PD_ALT_MODE_INT_WAIT_DP_CONFIG_RESP = 0x1A,
    _PD_ALT_MODE_INT_SEND_DP_CONFIG_ACK = 0x1B,
    _PD_ALT_MODE_INT_SEND_DP_CONFIG_NAK = 0x1C,
    _PD_ALT_MODE_INT_WAIT_ATTENTION = 0x1D,
    _PD_ALT_MODE_READY = 0x1E,
    _PD_ALT_MODE_ERROR = 0x1F,
}EnumDPAltModeState;

// Enumeration of PD Atomic Message Sequence Status
typedef enum
{
    _PD_AMS_NONE = 0x00,
    _PD_AMS_INTERRUPTIBLE = 0x01,
    _PD_AMS_NON_INTERRUPTIBLE = 0x02,
    _PD_AMS_POWER_TRANSITION = 0x03,
}EnumPDAmsState;

// Enumeration of PD Packet Type
typedef enum
{
    _PD_SOP_PKT = 0x00,
    _PD_SOP_P_PKT = 0x01,
    _PD_SOP_PP_PKT = 0x02,
    _PD_HARD_RESET_PKT = 0x03,
    _PD_CABLE_RESET_PKT = 0x04,
    _PD_VS1_SOP_PKT = 0x05,
    _PD_VS2_SOP_PKT = 0x06,
    _PD_VS3_SOP_PKT = 0x07,
}EnumPDPacketType;

// Enumeration of PD Tx Transmission Result
typedef enum
{
    _PD_SENT_CONFLICT = _BIT4,
    _PD_SENT_SUCCESS = _BIT3,
    _PD_SENT_RETRY_FAIL = _BIT2,
    _PD_SENT_DISCARDED = _BIT1,
    _PD_SENT_HARD_RST = _BIT0,
}EnumTxSentResult;

// Enumeration of PD Rx FIFO
typedef enum
{
    _PD_RX_FIFO_0 = 0x00,
    _PD_RX_FIFO_1 = 0x01,
    _PD_RX_FIFO_2 = 0x02,
    _PD_RX_FIFO_RSV = 0x03,
}EnumRxFifoIndex;

// Enumeration of PD Message Command Type
typedef enum
{
    _PD_CMD_TYPE_CTRL = 0x00,
    _PD_CMD_TYPE_DATA = _BIT6,
    _PD_CMD_TYPE_EXT = _BIT7,
}EnumPDCmdType;

// Enumeration of PD Message Command
// Control Msg 0x01 - 1F / Data Msg. 0x40 - 5F / Ext Msg. 0x80 - 9F
typedef enum
{
    _PD_CMD_RSV = 0x00,
    _PD_CMD_GOODCRC = 0x01,
    _PD_CMD_GOTOMIN = 0x02,
    _PD_CMD_ACCEPT = 0x03,
    _PD_CMD_REJECT = 0x04,
    _PD_CMD_PING = 0x05,
    _PD_CMD_PS_RDY = 0x06,
    _PD_CMD_GET_SRC_CAP = 0x07,
    _PD_CMD_GET_SNK_CAP = 0x08,
    _PD_CMD_DR_SWAP = 0x09,
    _PD_CMD_PR_SWAP = 0x0A,
    _PD_CMD_VCONN_SWAP = 0x0B,
    _PD_CMD_WAIT = 0x0C,
    _PD_CMD_SOFT_RESET = 0x0D,
    _PD_CMD_NOT_SUPPORT = 0x10,
#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
    _PD_CMD_GET_SRC_CAP_EXT = 0x11,
    _PD_CMD_GET_STATUS = 0x12,
    _PD_CMD_FR_SWAP = 0x13,
    _PD_CMD_GET_PPS_STATUS = 0x14,
    _PD_CMD_GET_COUNTRY_CODES = 0x15,
#endif

    _PD_CMD_SRC_CAP = 0x41,
    _PD_CMD_REQUEST = 0x42,
    _PD_CMD_BIST = 0x43,
    _PD_CMD_SNK_CAP = 0x44,
#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
    _PD_CMD_BAT_STATUS = 0x45,
    _PD_CMD_ALERT = 0x46,
    _PD_CMD_GET_COUNTRY_INFO = 0x47,
#endif
    _PD_CMD_VDM = 0x4F,

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
    _PD_CMD_SRC_CAP_EXT = 0x81,
    _PD_CMD_STATUS = 0x82,
    _PD_CMD_GET_BAT_CAP = 0x83,
    _PD_CMD_GET_BAT_STATUS = 0x84,
    _PD_CMD_BAT_CAP = 0x85,
    _PD_CMD_GET_MFC_INFO = 0x86,
    _PD_CMD_MFC_INFO = 0x87,
    _PD_CMD_SEC_REQ = 0x88,
    _PD_CMD_SEC_RESP = 0x89,
    _PD_CMD_FW_UPDATE_REQ = 0x8A,
    _PD_CMD_FW_UPDATE_RESP = 0x8B,
    _PD_CMD_PPS_STATUS = 0x8C,
    _PD_CMD_COUNTRY_INFO = 0x8D,
    _PD_CMD_COUNTRY_CODES = 0x8E,
    _PD_CMD_CHUNK_TEST = 0x9F,
#endif

    _PD_CMD_UNDEFINED = 0xFF,
}EnumPDCmd;

// Enumeration of VDM Message Command Type
typedef enum
{
    _PD_VDM_CMD_TYPE_REQ = 0x00,
    _PD_VDM_CMD_TYPE_ACK = _BIT6,
    _PD_VDM_CMD_TYPE_NAK = _BIT7,
    _PD_VDM_CMD_TYPE_BUSY = (_BIT7 | _BIT6),
}EnumPDVdmCmdType;

// Enumeration of PD VDM Message Command Type
typedef enum
{
    _PD_VDM_CMD_RESERVED = 0x00,
    _PD_VDM_CMD_DISCOVER_ID_REQ = 0x01,
    _PD_VDM_CMD_DISCOVER_SVID_REQ = 0x02,
    _PD_VDM_CMD_DISCOVER_MODE_REQ = 0x03,
    _PD_VDM_CMD_ENTER_MODE_REQ = 0x04,
    _PD_VDM_CMD_EXIT_MODE_REQ = 0x05,
    _PD_VDM_CMD_ATTENTION_REQ = 0x06,
    _PD_VDM_CMD_DP_STATUS_REQ = 0x10,
    _PD_VDM_CMD_DP_CONFIG_REQ = 0x11,
    _PD_VDM_CMD_DISCOVER_ID_ACK = 0x41,
    _PD_VDM_CMD_DISCOVER_SVID_ACK = 0x42,
    _PD_VDM_CMD_DISCOVER_MODE_ACK = 0x43,
    _PD_VDM_CMD_ENTER_MODE_ACK = 0x44,
    _PD_VDM_CMD_EXIT_MODE_ACK = 0x45,
    _PD_VDM_CMD_DP_STATUS_ACK = 0x50,
    _PD_VDM_CMD_DP_CONFIG_ACK = 0x51,
    _PD_VDM_CMD_DISCOVER_ID_NAK = 0x81,
    _PD_VDM_CMD_DISCOVER_SVID_NAK = 0x82,
    _PD_VDM_CMD_DISCOVER_MODE_NAK = 0x83,
    _PD_VDM_CMD_ENTER_MODE_NAK = 0x84,
    _PD_VDM_CMD_EXIT_MODE_NAK = 0x85,
    _PD_VDM_CMD_DP_STATUS_NAK = 0x90,
    _PD_VDM_CMD_DP_CONFIG_NAK = 0x91,
    _PD_VDM_CMD_DISCOVER_ID_BUSY = 0xC1,
    _PD_VDM_CMD_DISCOVER_SVID_BUSY = 0xC2,
    _PD_VDM_CMD_DISCOVER_MODE_BUSY = 0xC3,
    _PD_VDM_CMD_ENTER_MODE_BUSY = 0xC4,
    _PD_VDM_CMD_EXIT_MODE_BUSY = 0xC5,
    _PD_VDM_CMD_DP_STATUS_BUSY = 0xD0,
    _PD_VDM_CMD_DP_CONFIG_BUSY = 0xD1,
}EnumVdmCmd;

// Enumeration of PDO Peak Current Types
typedef enum
{
    _PD_PEAK_CUR_NONE = 0x00,  // Peak Current = Ioc
    _PD_PEAK_CUR_1 = 0x01,     // 150%(1ms) / 125%(2ms) / 110%(10ms)
    _PD_PEAK_CUR_2 = 0x02,     // 200%(1ms) / 150%(2ms) / 125%(10ms)
    _PD_PEAK_CUR_3 = 0x03,     // 200%(1ms) / 175%(2ms) / 150%(10ms)
}EnumPDPeakCurType;

// Enumeration of PD Rx FIFO Receive Error Status
typedef enum
{
    _PD_RX_MSG_CORRECT = 0x00,
    _PD_RX_MSG_NOD_MIS = _BIT0,
    _PD_RX_MSG_SEPC_VER_MIS = _BIT3,
    _PD_RX_MSG_DR_MIS = _BIT4,
    _PD_RX_MSG_CP_MIS = _BIT5,
    _PD_RX_MSG_PR_MIS = _BIT6,
}EnumRxFifoErrStatus;

// Enumeration of Check DP Status Result
typedef enum
{
    _PD_CONFIG_NOT_REQUIRED = 0x00,
    _PD_CONFIG_REQUIRED = 0x01,
}EnumDpStatusCheckResult;

//****************************************************************************
// VARIABLE EXTERN
//****************************************************************************

//****************************************************************************
// FUNCTION EXTERN
//****************************************************************************
extern void ScalerTypeCRx0PdClkSel(BYTE ucClockSel);
extern void ScalerTypeCRx0PdInitial(void);
extern void ScalerTypeCRx0PdSrcPdoInitial(void);
extern void ScalerTypeCRx0PdReset(void);
extern void ScalerTypeCRx0PdAttachedSetting(void);
extern void ScalerTypeCRx0PdHandler(void);
extern void ScalerTypeCRx0PdIntHandler_EXINT0(void);
extern BYTE ScalerTypeCRx0PdIntClrCheck_EXINT0(void);
extern void ScalerTypeCRx0PdTimerEventProc(EnumScalerTimerEventID enumEventID);
extern void ScalerTypeCRx0PdWDTimerEventProc_WDINT(EnumScalerWDTimerEventID enumEventID, BYTE *pucActiveWDID, BYTE *pucActiveWDTime);
extern void ScalerTypeCRx0PdPowerSwitch(EnumPowerAction enumPowerAction);
extern EnumPdoCheck ScalerTypeCRx0PdCheckPdoCountChange(BYTE ucPdoCount);
extern EnumPdoCheck ScalerTypeCRx0PdCheckPdoChange(BYTE ucPdoIndex, StructTypeCUserSrcPDO stTypeCUserPdo);
extern void ScalerTypeCRx0PdSetFixPdo(BYTE ucPdoIndex, WORD usVoltage, WORD usMaxCur);
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
extern void ScalerTypeCRx0PdSetArgumentedPdo(BYTE ucPdoIndex, BYTE ucMinVol, BYTE ucMaxVol, BYTE ucMaxCur);
#endif
#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
extern void ScalerTypeCRx0PdSetProtectInfo(BYTE ucPdoIndex, StructTypeCUserProtectInfo stTypeCUserProtectInfo);
#endif
extern bit ScalerTypeCRx0PdGetAltModeReady(void);
extern EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment(void);
extern EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment_EXINT0(void);

#if(_WD_TIMER_INT_SUPPORT == _ON)
extern EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment_WDINT(void);
#endif

extern void ScalerTypeCRx0PdSetPinAssignmentCapability(EnumTypeCPinCfgCapType enumPinAssignmentCap);
extern void ScalerTypeCRx0PdSetMultiFunctionBit(EnumTypeCMultiFuncStatus enumMultiFunc);
extern void ScalerTypeCRx0PdPushHpd(EnumPDHpdType enumHpdType);
extern void ScalerTypeCRx0PdPushHpd_EXINT0(EnumPDHpdType enumHpdType);

extern void ScalerTypeCRx0PdSendHardRst(void);
extern void ScalerTypeCRx0PdSendHardRst_EXINT0(void);
extern void ScalerTypeCRx0PdSendHardRst_WDINT(BYTE *pucActiveWDID, BYTE *pucActiveWDTime);

extern void ScalerTypeCRx0PdSetMaxPower(WORD usMaxPower);
extern void ScalerTypeCRx0PdSetPdoCnt(BYTE ucPdoCnt);
#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
extern BYTE ScalerTypeCRx0PdGetPdoCnt(void);
#endif
extern void ScalerTypeCRx0PdSetSystemEvent(EnumPDSysEvent enumPdSysEvent);
extern bit ScalerTypeCRx0PdGetPowerRole(void);
extern void ScalerTypeCRx0PdSetPowerRole(bit bRole);
extern WORD ScalerTypeCRx0PdGetCableMaxCurrent(void);
extern WORD ScalerTypeCRx0PdGetCableMaxCurrent_EXINT0(void);
extern WORD ScalerTypeCRx0PdGetCableMaxCurrent_WDINT(void);
extern bit ScalerTypeCRx0PdGetPowerRoleSwapProcessing(void);
extern void ScalerTypeCRx0PdClrInteropS8Flag(void);
extern EnumPDHpdType ScalerTypeCRx0PdGetHPDQueue(BYTE ucIndex);
extern BYTE ScalerTypeCRx0PdGetHPDQueReadPointer(void);
extern bit ScalerTypeCRx0PdGetSRCCapSentStatus(void);
#endif  // End of #if(_D0_DP_TYPE_C_PORT_CTRL_TYPE == _PORT_CONTROLLER_EMBEDDED)

