# TCL File Generated by Component Editor 23.3
# Mon Jul 08 15:20:41 IST 2024
# DO NOT MODIFY


# 
# ts_chs_compl "ts_chs_compl" v1.0
#  2024.07.08.15:20:41
# 
# 

# 
# request TCL package from ACDS 23.3
# 
package require -exact qsys 23.3


# 
# module ts_chs_compl
# 
set_module_property DESCRIPTION ""
set_module_property NAME ts_chs_compl
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME ts_chs_compl
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ts_chs_compl
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file ts_chs_compl.sv SYSTEM_VERILOG PATH ts_chs_compl.sv TOP_LEVEL_FILE
add_fileset_file dc_fifo_param.sv SYSTEM_VERILOG PATH dc_fifo_param.sv
add_fileset_file dc_fifo_param_ts_compl.sdc SDC PATH dc_fifo_param_ts_compl.sdc

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL ts_chs_compl
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file ts_chs_compl.sv SYSTEM_VERILOG PATH ts_chs_compl.sv TOP_LEVEL_FILE
add_fileset_file dc_fifo_param.sv SYSTEM_VERILOG PATH dc_fifo_param.sv
add_fileset_file dc_fifo_param_ts_compl.sdc SDC PATH dc_fifo_param_ts_compl.sdc


# 
# parameters
# 
add_parameter NUM_PORTS INTEGER 1 ""
set_parameter_property NUM_PORTS DEFAULT_VALUE 1
set_parameter_property NUM_PORTS DISPLAY_NAME NUM_PORTS
set_parameter_property NUM_PORTS WIDTH ""
set_parameter_property NUM_PORTS UNITS None
set_parameter_property NUM_PORTS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_PORTS DESCRIPTION ""
set_parameter_property NUM_PORTS AFFECTS_GENERATION false
set_parameter_property NUM_PORTS HDL_PARAMETER true
set_parameter_property NUM_PORTS EXPORT true
add_parameter ID_WIDTH INTEGER 20 ""
set_parameter_property ID_WIDTH DEFAULT_VALUE 20
set_parameter_property ID_WIDTH DISPLAY_NAME ID_WIDTH
set_parameter_property ID_WIDTH WIDTH ""
set_parameter_property ID_WIDTH UNITS None
set_parameter_property ID_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ID_WIDTH DESCRIPTION ""
set_parameter_property ID_WIDTH AFFECTS_GENERATION false
set_parameter_property ID_WIDTH HDL_PARAMETER true
set_parameter_property ID_WIDTH EXPORT true
add_parameter DATA_WIDTH INTEGER 96 ""
set_parameter_property DATA_WIDTH DEFAULT_VALUE 96
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH WIDTH ""
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH DESCRIPTION ""
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
set_parameter_property DATA_WIDTH EXPORT true
add_parameter TO_CNTR_WIDTH INTEGER 11 ""
set_parameter_property TO_CNTR_WIDTH DEFAULT_VALUE 11
set_parameter_property TO_CNTR_WIDTH DISPLAY_NAME TO_CNTR_WIDTH
set_parameter_property TO_CNTR_WIDTH WIDTH ""
set_parameter_property TO_CNTR_WIDTH UNITS None
set_parameter_property TO_CNTR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TO_CNTR_WIDTH DESCRIPTION ""
set_parameter_property TO_CNTR_WIDTH AFFECTS_GENERATION false
set_parameter_property TO_CNTR_WIDTH HDL_PARAMETER true
set_parameter_property TO_CNTR_WIDTH EXPORT true
add_parameter CHANNEL_WIDTH INTEGER 0 ""
set_parameter_property CHANNEL_WIDTH DEFAULT_VALUE 0
set_parameter_property CHANNEL_WIDTH DISPLAY_NAME CHANNEL_WIDTH
set_parameter_property CHANNEL_WIDTH WIDTH ""
set_parameter_property CHANNEL_WIDTH UNITS None
set_parameter_property CHANNEL_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CHANNEL_WIDTH DESCRIPTION ""
set_parameter_property CHANNEL_WIDTH AFFECTS_GENERATION false
set_parameter_property CHANNEL_WIDTH HDL_PARAMETER true
set_parameter_property CHANNEL_WIDTH EXPORT true
add_parameter FP_WIDTH INTEGER 0 ""
set_parameter_property FP_WIDTH DEFAULT_VALUE 0
set_parameter_property FP_WIDTH DISPLAY_NAME FP_WIDTH
set_parameter_property FP_WIDTH WIDTH ""
set_parameter_property FP_WIDTH UNITS None
set_parameter_property FP_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property FP_WIDTH DESCRIPTION ""
set_parameter_property FP_WIDTH AFFECTS_GENERATION false
set_parameter_property FP_WIDTH HDL_PARAMETER true
set_parameter_property FP_WIDTH EXPORT true
add_parameter AVST_DATA_WIDTH INTEGER 128 ""
set_parameter_property AVST_DATA_WIDTH DEFAULT_VALUE 128
set_parameter_property AVST_DATA_WIDTH DISPLAY_NAME AVST_DATA_WIDTH
set_parameter_property AVST_DATA_WIDTH WIDTH ""
set_parameter_property AVST_DATA_WIDTH UNITS None
set_parameter_property AVST_DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AVST_DATA_WIDTH DESCRIPTION ""
set_parameter_property AVST_DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property AVST_DATA_WIDTH HDL_PARAMETER true
set_parameter_property AVST_DATA_WIDTH EXPORT true
add_parameter AVST_ERROR_WIDTH INTEGER 6 ""
set_parameter_property AVST_ERROR_WIDTH DEFAULT_VALUE 6
set_parameter_property AVST_ERROR_WIDTH DISPLAY_NAME AVST_ERROR_WIDTH
set_parameter_property AVST_ERROR_WIDTH WIDTH ""
set_parameter_property AVST_ERROR_WIDTH UNITS None
set_parameter_property AVST_ERROR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AVST_ERROR_WIDTH DESCRIPTION ""
set_parameter_property AVST_ERROR_WIDTH AFFECTS_GENERATION false
set_parameter_property AVST_ERROR_WIDTH HDL_PARAMETER true
set_parameter_property AVST_ERROR_WIDTH EXPORT true
add_parameter AVST_EMPTY_WIDTH INTEGER 4 ""
set_parameter_property AVST_EMPTY_WIDTH DEFAULT_VALUE 4
set_parameter_property AVST_EMPTY_WIDTH DISPLAY_NAME AVST_EMPTY_WIDTH
set_parameter_property AVST_EMPTY_WIDTH WIDTH ""
set_parameter_property AVST_EMPTY_WIDTH UNITS None
set_parameter_property AVST_EMPTY_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AVST_EMPTY_WIDTH DESCRIPTION ""
set_parameter_property AVST_EMPTY_WIDTH AFFECTS_GENERATION false
set_parameter_property AVST_EMPTY_WIDTH HDL_PARAMETER true
set_parameter_property AVST_EMPTY_WIDTH EXPORT true


# 
# display items
# 


# 
# connection point ts_req_clk
# 
add_interface ts_req_clk clock end
set_interface_property ts_req_clk ENABLED true
set_interface_property ts_req_clk EXPORT_OF ""
set_interface_property ts_req_clk PORT_NAME_MAP ""
set_interface_property ts_req_clk CMSIS_SVD_VARIABLES ""
set_interface_property ts_req_clk SVD_ADDRESS_GROUP ""
set_interface_property ts_req_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ts_req_clk SV_INTERFACE_TYPE ""
set_interface_property ts_req_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ts_req_clk i_ts_req_clk clk Input 1


# 
# connection point ts_req_reset
# 
add_interface ts_req_reset reset end
set_interface_property ts_req_reset associatedClock ts_req_clk
set_interface_property ts_req_reset synchronousEdges DEASSERT
set_interface_property ts_req_reset ENABLED true
set_interface_property ts_req_reset EXPORT_OF ""
set_interface_property ts_req_reset PORT_NAME_MAP ""
set_interface_property ts_req_reset CMSIS_SVD_VARIABLES ""
set_interface_property ts_req_reset SVD_ADDRESS_GROUP ""
set_interface_property ts_req_reset IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ts_req_reset SV_INTERFACE_TYPE ""
set_interface_property ts_req_reset SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ts_req_reset i_ts_req_rst reset Input 1


# 
# connection point clk_bus_in
# 
add_interface clk_bus_in clock end
set_interface_property clk_bus_in ENABLED true
set_interface_property clk_bus_in EXPORT_OF ""
set_interface_property clk_bus_in PORT_NAME_MAP ""
set_interface_property clk_bus_in CMSIS_SVD_VARIABLES ""
set_interface_property clk_bus_in SVD_ADDRESS_GROUP ""
set_interface_property clk_bus_in IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clk_bus_in SV_INTERFACE_TYPE ""
set_interface_property clk_bus_in SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clk_bus_in i_clk_bus clk Input "((NUM_PORTS - 1)) - (0) + 1"
set_port_property i_clk_bus VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point rst_bus_in
# 
add_interface rst_bus_in reset end
set_interface_property rst_bus_in associatedClock clk_bus_in
set_interface_property rst_bus_in synchronousEdges DEASSERT
set_interface_property rst_bus_in ENABLED true
set_interface_property rst_bus_in EXPORT_OF ""
set_interface_property rst_bus_in PORT_NAME_MAP ""
set_interface_property rst_bus_in CMSIS_SVD_VARIABLES ""
set_interface_property rst_bus_in SVD_ADDRESS_GROUP ""
set_interface_property rst_bus_in IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_bus_in SV_INTERFACE_TYPE ""
set_interface_property rst_bus_in SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_bus_in i_rst_bus reset_n Input "((NUM_PORTS - 1)) - (0) + 1"
set_port_property i_rst_bus VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point in_st
# 
add_interface in_st avalon_streaming end
set_interface_property in_st dataBitsPerSymbol 8
set_interface_property in_st errorDescriptor ""
set_interface_property in_st firstSymbolInHighOrderBits true
set_interface_property in_st maxChannel 0
set_interface_property in_st readyAllowance 0
set_interface_property in_st readyLatency 0
set_interface_property in_st ENABLED true
set_interface_property in_st EXPORT_OF ""
set_interface_property in_st PORT_NAME_MAP ""
set_interface_property in_st CMSIS_SVD_VARIABLES ""
set_interface_property in_st SVD_ADDRESS_GROUP ""
set_interface_property in_st IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property in_st SV_INTERFACE_TYPE ""
set_interface_property in_st SV_INTERFACE_MODPORT_TYPE ""

add_interface_port in_st in_st_ready ready Output 1
add_interface_port in_st in_st_sop startofpacket Input 1
add_interface_port in_st in_st_valid valid Input 1
add_interface_port in_st in_st_eop endofpacket Input 1
add_interface_port in_st in_st_data data Input "((AVST_DATA_WIDTH - 1)) - (0) + 1"
add_interface_port in_st in_st_empty empty Input "((AVST_EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port in_st in_st_error error Input "((AVST_ERROR_WIDTH - 1)) - (0) + 1"


# 
# connection point out_st
# 
add_interface out_st avalon_streaming start
set_interface_property out_st dataBitsPerSymbol 8
set_interface_property out_st errorDescriptor ""
set_interface_property out_st firstSymbolInHighOrderBits true
set_interface_property out_st maxChannel 0
set_interface_property out_st readyAllowance 0
set_interface_property out_st readyLatency 0
set_interface_property out_st ENABLED true
set_interface_property out_st EXPORT_OF ""
set_interface_property out_st PORT_NAME_MAP ""
set_interface_property out_st CMSIS_SVD_VARIABLES ""
set_interface_property out_st SVD_ADDRESS_GROUP ""
set_interface_property out_st IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property out_st SV_INTERFACE_TYPE ""
set_interface_property out_st SV_INTERFACE_MODPORT_TYPE ""

add_interface_port out_st out_st_ready ready Input 1
add_interface_port out_st out_st_sop startofpacket Output 1
add_interface_port out_st out_st_valid valid Output 1
add_interface_port out_st out_st_eop endofpacket Output 1
add_interface_port out_st out_st_data data Output "((AVST_DATA_WIDTH - 1)) - (0) + 1"
add_interface_port out_st out_st_empty empty Output "((AVST_EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port out_st out_st_error error Output "((AVST_ERROR_WIDTH - 1)) - (0) + 1"


# 
# connection point i_ts
# 
add_interface i_ts conduit end
set_interface_property i_ts associatedClock ""
set_interface_property i_ts associatedReset ""
set_interface_property i_ts ENABLED true
set_interface_property i_ts EXPORT_OF ""
set_interface_property i_ts PORT_NAME_MAP ""
set_interface_property i_ts CMSIS_SVD_VARIABLES ""
set_interface_property i_ts SVD_ADDRESS_GROUP ""
set_interface_property i_ts IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_ts SV_INTERFACE_TYPE ""
set_interface_property i_ts SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_ts i_ts_valid valid Input "((NUM_PORTS - 1)) - (0) + 1"
set_port_property i_ts_valid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port i_ts i_ts_fp fingerprint Input "(((NUM_PORTS * FP_WIDTH) - 1)) - (0) + 1"
add_interface_port i_ts i_ts_data data Input "(((NUM_PORTS * DATA_WIDTH) - 1)) - (0) + 1"


# 
# connection point o_ts
# 
add_interface o_ts conduit end
set_interface_property o_ts associatedClock ""
set_interface_property o_ts associatedReset ""
set_interface_property o_ts ENABLED true
set_interface_property o_ts EXPORT_OF ""
set_interface_property o_ts PORT_NAME_MAP ""
set_interface_property o_ts CMSIS_SVD_VARIABLES ""
set_interface_property o_ts SVD_ADDRESS_GROUP ""
set_interface_property o_ts IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property o_ts SV_INTERFACE_TYPE ""
set_interface_property o_ts SV_INTERFACE_MODPORT_TYPE ""

add_interface_port o_ts o_ts_valid valid Output "((NUM_PORTS - 1)) - (0) + 1"
set_port_property o_ts_valid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port o_ts o_ts_fp fingerprint Output "(((NUM_PORTS * ID_WIDTH) - 1)) - (0) + 1"
add_interface_port o_ts o_ts_data data Output "(((NUM_PORTS * DATA_WIDTH) - 1)) - (0) + 1"

