CPU System Project 
  CPU Wrapper supporting full RV32I instruction set
  Xilinx IP Wrappers for UART, SPI Controller, AXI Block Memory for ICCM, DCCM Memory, PLL, Flash Memory
  Custom Modules for ALU, Control Unit, Instruction Fetch Unit, Instruction Decode Unit, CPU CSR 
  Simulated using Vivado on Basys 3 FPGA board 
