/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6dl.dtsi"
#include "icorem6qdl.dtsi"

/ {
	model = "Engicam i.CoreM6 DualLite/Solo OpenFrame Cap 7";
	compatible = "fsl,imx6-icore", "fsl,imx6dl";

	sound {
		compatible = "fsl,imx6-icore-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-icore-sgtl5000";
		cpu-dai = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <4>;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		crtc = "ipu1-di0";
		primary;

		display-timings {
                        native-mode = <&timing1>;
                        timing1: hsd100pxn1 {
                                clock-frequency = <40000000>;
                                hactive = <800>;
                                vactive = <480>;
                                hback-porch = <30>;
                                hfront-porch = <30>;
                                vback-porch = <5>;
                                vfront-porch = <5>;
                                hsync-len = <64>;
                                vsync-len = <20>;
                        };
                };
	};
};


&mxcfb1 {
	status = "okay";
};

&mxcfb2 {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&uart3 {
	fsl,uart-has-rtscts;
	status = "okay";
};

&flexcan2 {
	status = "okay";
};

&usbotg {
	status = "okay";
};


&i2c3 {

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
		VDDD-supply = <&reg_1p8v>;
	};
	
	pcf8563: rtc@51 {
		compatible = "pcf8563";
		reg = <0x51>;
	};
};
