============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Fri Sep 15 20:15:24 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "open_project CortexM0_SOC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../../../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../../../rtl/CortexM0_SoC.v' in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(70)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(73)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(96)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 96 in ../../../rtl/CortexM0_SoC.v(136)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 70 in ../../../rtl/CortexM0_SoC.v(216)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(965)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/out/AND.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../../../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file ../../key_16.v
HDL-1007 : analyze verilog file ../../../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../../../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../../../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../../../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../../AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/PLL.v(96)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SOC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SOC_gate.db" in  1.959157s wall, 1.718750s user + 0.062500s system = 1.781250s CPU (90.9%)

RUN-1004 : used memory is 209 MB, reserved memory is 185 MB, peak memory is 212 MB
RUN-1002 : start command "read_sdc ../../../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CLK_gen/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_dup_1 is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net kb/HCLK is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_dup_4 is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_dup_4 is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "keyboard/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_gen/clk0_out as clock net
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net kb/HCLK as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7904 instances
RUN-0007 : 6001 luts, 1631 seqs, 105 mslices, 62 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8468 nets
RUN-1001 : 4302 nets have 2 pins
RUN-1001 : 3049 nets have [3 - 5] pins
RUN-1001 : 682 nets have [6 - 10] pins
RUN-1001 : 242 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     275     
RUN-1001 :   No   |  No   |  Yes  |     419     
RUN-1001 :   No   |  Yes  |  No   |      8      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     158     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  39   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7902 instances, 6001 luts, 1631 seqs, 167 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38060, tnet num: 8422, tinst num: 7902, tnode num: 43134, tedge num: 61656.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.490017s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (97.5%)

RUN-1004 : used memory is 295 MB, reserved memory is 273 MB, peak memory is 295 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.072557s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (96.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.03673e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7902.
PHY-3001 : End clustering;  0.000063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.78508e+06, overlap = 49.5
PHY-3002 : Step(2): len = 1.54881e+06, overlap = 54
PHY-3002 : Step(3): len = 1.50084e+06, overlap = 54
PHY-3002 : Step(4): len = 1.46947e+06, overlap = 51.75
PHY-3002 : Step(5): len = 1.44163e+06, overlap = 51.75
PHY-3002 : Step(6): len = 1.4189e+06, overlap = 51.75
PHY-3002 : Step(7): len = 1.40141e+06, overlap = 52.0312
PHY-3002 : Step(8): len = 1.26843e+06, overlap = 71.25
PHY-3002 : Step(9): len = 1.17638e+06, overlap = 74.2188
PHY-3002 : Step(10): len = 1.15256e+06, overlap = 81.0312
PHY-3002 : Step(11): len = 1.1337e+06, overlap = 82.2812
PHY-3002 : Step(12): len = 1.12048e+06, overlap = 82.75
PHY-3002 : Step(13): len = 1.10142e+06, overlap = 91.2188
PHY-3002 : Step(14): len = 1.08164e+06, overlap = 91.375
PHY-3002 : Step(15): len = 1.07247e+06, overlap = 96.125
PHY-3002 : Step(16): len = 1.05753e+06, overlap = 97.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101024
PHY-3002 : Step(17): len = 1.07001e+06, overlap = 97.5312
PHY-3002 : Step(18): len = 1.07708e+06, overlap = 87.2812
PHY-3002 : Step(19): len = 1.07182e+06, overlap = 86.125
PHY-3002 : Step(20): len = 1.06086e+06, overlap = 87.4062
PHY-3002 : Step(21): len = 1.05104e+06, overlap = 87.875
PHY-3002 : Step(22): len = 1.0445e+06, overlap = 82.125
PHY-3002 : Step(23): len = 1.0429e+06, overlap = 79.4375
PHY-3002 : Step(24): len = 1.0366e+06, overlap = 74.3438
PHY-3002 : Step(25): len = 1.0304e+06, overlap = 65.5625
PHY-3002 : Step(26): len = 1.02601e+06, overlap = 71.4688
PHY-3002 : Step(27): len = 1.01787e+06, overlap = 73.7188
PHY-3002 : Step(28): len = 1.00994e+06, overlap = 70.6562
PHY-3002 : Step(29): len = 1.00548e+06, overlap = 69
PHY-3002 : Step(30): len = 1.00059e+06, overlap = 64.6562
PHY-3002 : Step(31): len = 993226, overlap = 63.625
PHY-3002 : Step(32): len = 988911, overlap = 62.9375
PHY-3002 : Step(33): len = 981754, overlap = 63
PHY-3002 : Step(34): len = 972372, overlap = 63.8438
PHY-3002 : Step(35): len = 966058, overlap = 62.8438
PHY-3002 : Step(36): len = 962502, overlap = 65.375
PHY-3002 : Step(37): len = 959204, overlap = 65.625
PHY-3002 : Step(38): len = 944823, overlap = 61
PHY-3002 : Step(39): len = 933333, overlap = 58.7188
PHY-3002 : Step(40): len = 930285, overlap = 56.0938
PHY-3002 : Step(41): len = 925108, overlap = 55.5938
PHY-3002 : Step(42): len = 852871, overlap = 50.1875
PHY-3002 : Step(43): len = 841769, overlap = 48.5938
PHY-3002 : Step(44): len = 833793, overlap = 41.4688
PHY-3002 : Step(45): len = 829953, overlap = 41.9062
PHY-3002 : Step(46): len = 824066, overlap = 48.625
PHY-3002 : Step(47): len = 817628, overlap = 46.25
PHY-3002 : Step(48): len = 813726, overlap = 51.8438
PHY-3002 : Step(49): len = 807024, overlap = 44.9688
PHY-3002 : Step(50): len = 798240, overlap = 44.5312
PHY-3002 : Step(51): len = 795140, overlap = 49.0938
PHY-3002 : Step(52): len = 789633, overlap = 53.3125
PHY-3002 : Step(53): len = 783593, overlap = 53.0625
PHY-3002 : Step(54): len = 778815, overlap = 47.125
PHY-3002 : Step(55): len = 775469, overlap = 47.2812
PHY-3002 : Step(56): len = 772023, overlap = 45.1562
PHY-3002 : Step(57): len = 760276, overlap = 54.4375
PHY-3002 : Step(58): len = 753500, overlap = 50.7188
PHY-3002 : Step(59): len = 751361, overlap = 48.4375
PHY-3002 : Step(60): len = 747518, overlap = 47.5
PHY-3002 : Step(61): len = 741137, overlap = 47.2812
PHY-3002 : Step(62): len = 736947, overlap = 46.9688
PHY-3002 : Step(63): len = 731269, overlap = 46.25
PHY-3002 : Step(64): len = 724389, overlap = 54.5
PHY-3002 : Step(65): len = 722839, overlap = 50.3125
PHY-3002 : Step(66): len = 721701, overlap = 43.3438
PHY-3002 : Step(67): len = 718838, overlap = 47.5
PHY-3002 : Step(68): len = 714218, overlap = 47.5
PHY-3002 : Step(69): len = 710935, overlap = 31.9688
PHY-3002 : Step(70): len = 707698, overlap = 43.2812
PHY-3002 : Step(71): len = 704149, overlap = 50.375
PHY-3002 : Step(72): len = 701118, overlap = 45.7188
PHY-3002 : Step(73): len = 696037, overlap = 43.1875
PHY-3002 : Step(74): len = 693823, overlap = 48.0312
PHY-3002 : Step(75): len = 688264, overlap = 40.2812
PHY-3002 : Step(76): len = 681292, overlap = 41.5938
PHY-3002 : Step(77): len = 678625, overlap = 34.7812
PHY-3002 : Step(78): len = 675729, overlap = 41.375
PHY-3002 : Step(79): len = 670103, overlap = 39.7812
PHY-3002 : Step(80): len = 669209, overlap = 42.0938
PHY-3002 : Step(81): len = 667770, overlap = 42.375
PHY-3002 : Step(82): len = 666758, overlap = 47.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202049
PHY-3002 : Step(83): len = 667919, overlap = 46.875
PHY-3002 : Step(84): len = 670148, overlap = 42.2812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092566s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (33.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 835240, over cnt = 2159(6%), over = 7634, worst = 53
PHY-1001 : End global iterations;  1.720292s wall, 2.140625s user + 0.031250s system = 2.171875s CPU (126.3%)

PHY-1001 : Congestion index: top1 = 97.80, top5 = 77.07, top10 = 67.96, top15 = 62.45.
PHY-3001 : End congestion estimation;  2.438754s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (101.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.722586s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.11294e-05
PHY-3002 : Step(85): len = 664822, overlap = 49.9062
PHY-3002 : Step(86): len = 641900, overlap = 66.2188
PHY-3002 : Step(87): len = 626283, overlap = 75.5
PHY-3002 : Step(88): len = 608315, overlap = 88.9375
PHY-3002 : Step(89): len = 592507, overlap = 101.812
PHY-3002 : Step(90): len = 574870, overlap = 108.156
PHY-3002 : Step(91): len = 557574, overlap = 117.156
PHY-3002 : Step(92): len = 541056, overlap = 127.5
PHY-3002 : Step(93): len = 523438, overlap = 135.438
PHY-3002 : Step(94): len = 509865, overlap = 136.031
PHY-3002 : Step(95): len = 497908, overlap = 141.719
PHY-3002 : Step(96): len = 484379, overlap = 139.469
PHY-3002 : Step(97): len = 473884, overlap = 142.625
PHY-3002 : Step(98): len = 460082, overlap = 145.406
PHY-3002 : Step(99): len = 448373, overlap = 149.781
PHY-3002 : Step(100): len = 441287, overlap = 155.75
PHY-3002 : Step(101): len = 433652, overlap = 160.156
PHY-3002 : Step(102): len = 426563, overlap = 164.844
PHY-3002 : Step(103): len = 421760, overlap = 168.719
PHY-3002 : Step(104): len = 416238, overlap = 174.375
PHY-3002 : Step(105): len = 412972, overlap = 178.625
PHY-3002 : Step(106): len = 411813, overlap = 179.312
PHY-3002 : Step(107): len = 408519, overlap = 182.906
PHY-3002 : Step(108): len = 405464, overlap = 184.312
PHY-3002 : Step(109): len = 403913, overlap = 183.5
PHY-3002 : Step(110): len = 402854, overlap = 182.031
PHY-3002 : Step(111): len = 400496, overlap = 182.875
PHY-3002 : Step(112): len = 399100, overlap = 183.375
PHY-3002 : Step(113): len = 398121, overlap = 182.5
PHY-3002 : Step(114): len = 397406, overlap = 183.125
PHY-3002 : Step(115): len = 395611, overlap = 179.812
PHY-3002 : Step(116): len = 394568, overlap = 180.844
PHY-3002 : Step(117): len = 394558, overlap = 179.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.22588e-05
PHY-3002 : Step(118): len = 400641, overlap = 172.656
PHY-3002 : Step(119): len = 413184, overlap = 153.312
PHY-3002 : Step(120): len = 413991, overlap = 151.5
PHY-3002 : Step(121): len = 415072, overlap = 148.625
PHY-3002 : Step(122): len = 417940, overlap = 144.156
PHY-3002 : Step(123): len = 421509, overlap = 140.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.45176e-05
PHY-3002 : Step(124): len = 436768, overlap = 117.094
PHY-3002 : Step(125): len = 457074, overlap = 95.2188
PHY-3002 : Step(126): len = 463823, overlap = 82.5938
PHY-3002 : Step(127): len = 466173, overlap = 78.3125
PHY-3002 : Step(128): len = 468984, overlap = 73.5
PHY-3002 : Step(129): len = 476466, overlap = 64.6875
PHY-3002 : Step(130): len = 483049, overlap = 56.9062
PHY-3002 : Step(131): len = 485637, overlap = 53.3438
PHY-3002 : Step(132): len = 487638, overlap = 51.6875
PHY-3002 : Step(133): len = 490514, overlap = 47.2812
PHY-3002 : Step(134): len = 492498, overlap = 44.5
PHY-3002 : Step(135): len = 495423, overlap = 39.7812
PHY-3002 : Step(136): len = 496785, overlap = 40.1875
PHY-3002 : Step(137): len = 497267, overlap = 39.7812
PHY-3002 : Step(138): len = 497297, overlap = 40.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000169035
PHY-3002 : Step(139): len = 512888, overlap = 24.5625
PHY-3002 : Step(140): len = 517114, overlap = 20.5312
PHY-3002 : Step(141): len = 522275, overlap = 17.8125
PHY-3002 : Step(142): len = 532346, overlap = 10.6562
PHY-3002 : Step(143): len = 541194, overlap = 8.53125
PHY-3002 : Step(144): len = 542909, overlap = 7.0625
PHY-3002 : Step(145): len = 543827, overlap = 8.75
PHY-3002 : Step(146): len = 545749, overlap = 8.9375
PHY-3002 : Step(147): len = 548638, overlap = 11.875
PHY-3002 : Step(148): len = 548437, overlap = 10.875
PHY-3002 : Step(149): len = 548282, overlap = 11.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000326471
PHY-3002 : Step(150): len = 564342, overlap = 7.9375
PHY-3002 : Step(151): len = 567306, overlap = 8.5625
PHY-3002 : Step(152): len = 573247, overlap = 6.84375
PHY-3002 : Step(153): len = 578904, overlap = 7.84375
PHY-3002 : Step(154): len = 582538, overlap = 7.78125
PHY-3002 : Step(155): len = 585811, overlap = 5.65625
PHY-3002 : Step(156): len = 588283, overlap = 3.8125
PHY-3002 : Step(157): len = 591701, overlap = 1.75
PHY-3002 : Step(158): len = 592763, overlap = 1.40625
PHY-3002 : Step(159): len = 593246, overlap = 1.21875
PHY-3002 : Step(160): len = 594664, overlap = 1.65625
PHY-3002 : Step(161): len = 597974, overlap = 1.25
PHY-3002 : Step(162): len = 598442, overlap = 1.34375
PHY-3002 : Step(163): len = 598310, overlap = 1.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 26/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 705584, over cnt = 1686(4%), over = 5621, worst = 29
PHY-1001 : End global iterations;  2.109346s wall, 2.765625s user + 0.078125s system = 2.843750s CPU (134.8%)

PHY-1001 : Congestion index: top1 = 70.52, top5 = 55.93, top10 = 48.95, top15 = 44.79.
PHY-3001 : End congestion estimation;  2.687856s wall, 3.187500s user + 0.093750s system = 3.281250s CPU (122.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.760330s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (96.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000394422
PHY-3002 : Step(164): len = 600267, overlap = 13.5938
PHY-3002 : Step(165): len = 595754, overlap = 15.125
PHY-3002 : Step(166): len = 590122, overlap = 11.1562
PHY-3002 : Step(167): len = 585385, overlap = 13.8438
PHY-3002 : Step(168): len = 579062, overlap = 10.5
PHY-3002 : Step(169): len = 571347, overlap = 15.5938
PHY-3002 : Step(170): len = 565569, overlap = 16.4062
PHY-3002 : Step(171): len = 561691, overlap = 18.0312
PHY-3002 : Step(172): len = 556472, overlap = 19.3125
PHY-3002 : Step(173): len = 552718, overlap = 17.7812
PHY-3002 : Step(174): len = 549710, overlap = 21.9062
PHY-3002 : Step(175): len = 546232, overlap = 20.3125
PHY-3002 : Step(176): len = 543719, overlap = 23.3438
PHY-3002 : Step(177): len = 541606, overlap = 22.7812
PHY-3002 : Step(178): len = 539715, overlap = 22.7188
PHY-3002 : Step(179): len = 539262, overlap = 25.5
PHY-3002 : Step(180): len = 538428, overlap = 21.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000788844
PHY-3002 : Step(181): len = 547776, overlap = 19.375
PHY-3002 : Step(182): len = 555896, overlap = 14.0938
PHY-3002 : Step(183): len = 560990, overlap = 14.1562
PHY-3002 : Step(184): len = 566834, overlap = 12.875
PHY-3002 : Step(185): len = 572908, overlap = 13.0938
PHY-3002 : Step(186): len = 574500, overlap = 12.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156348
PHY-3002 : Step(187): len = 582766, overlap = 10
PHY-3002 : Step(188): len = 593055, overlap = 9.28125
PHY-3002 : Step(189): len = 598731, overlap = 9.65625
PHY-3002 : Step(190): len = 602656, overlap = 8.46875
PHY-3002 : Step(191): len = 607134, overlap = 7.34375
PHY-3002 : Step(192): len = 612683, overlap = 6.53125
PHY-3002 : Step(193): len = 616894, overlap = 7.28125
PHY-3002 : Step(194): len = 618666, overlap = 6.75
PHY-3002 : Step(195): len = 620447, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0030932
PHY-3002 : Step(196): len = 624432, overlap = 6.46875
PHY-3002 : Step(197): len = 630430, overlap = 6.8125
PHY-3002 : Step(198): len = 634884, overlap = 5.5625
PHY-3002 : Step(199): len = 639597, overlap = 7.0625
PHY-3002 : Step(200): len = 644965, overlap = 5.75
PHY-3002 : Step(201): len = 647085, overlap = 6.21875
PHY-3002 : Step(202): len = 648369, overlap = 5.71875
PHY-3002 : Step(203): len = 649513, overlap = 5.65625
PHY-3002 : Step(204): len = 651644, overlap = 4.15625
PHY-3002 : Step(205): len = 652536, overlap = 5.21875
PHY-3002 : Step(206): len = 653561, overlap = 4.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00549441
PHY-3002 : Step(207): len = 655514, overlap = 3.8125
PHY-3002 : Step(208): len = 658179, overlap = 2.9375
PHY-3002 : Step(209): len = 661748, overlap = 3.53125
PHY-3002 : Step(210): len = 664873, overlap = 2.5625
PHY-3002 : Step(211): len = 666884, overlap = 3.03125
PHY-3002 : Step(212): len = 668909, overlap = 1.5
PHY-3002 : Step(213): len = 670776, overlap = 2.15625
PHY-3002 : Step(214): len = 672495, overlap = 1.96875
PHY-3002 : Step(215): len = 674618, overlap = 1.875
PHY-3002 : Step(216): len = 675867, overlap = 2
PHY-3002 : Step(217): len = 678329, overlap = 2.71875
PHY-3002 : Step(218): len = 679806, overlap = 2.34375
PHY-3002 : Step(219): len = 680478, overlap = 3.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.010302
PHY-3002 : Step(220): len = 682067, overlap = 3.03125
PHY-3002 : Step(221): len = 684081, overlap = 2.5625
PHY-3002 : Step(222): len = 686063, overlap = 2.46875
PHY-3002 : Step(223): len = 688072, overlap = 2.84375
PHY-3002 : Step(224): len = 689360, overlap = 2.875
PHY-3002 : Step(225): len = 691013, overlap = 2.78125
PHY-3002 : Step(226): len = 693079, overlap = 1.96875
PHY-3002 : Step(227): len = 694298, overlap = 3.5625
PHY-3002 : Step(228): len = 695168, overlap = 3.6875
PHY-3002 : Step(229): len = 696121, overlap = 3.34375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0169286
PHY-3002 : Step(230): len = 696530, overlap = 3.3125
PHY-3002 : Step(231): len = 698584, overlap = 3.09375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38060, tnet num: 8422, tinst num: 7902, tnode num: 43134, tedge num: 61656.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.465955s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (98.1%)

RUN-1004 : used memory is 340 MB, reserved memory is 322 MB, peak memory is 397 MB
OPT-1001 : Total overflow 95.94 peak overflow 1.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/8468.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 826296, over cnt = 1535(4%), over = 4299, worst = 22
PHY-1001 : End global iterations;  1.576393s wall, 2.531250s user + 0.062500s system = 2.593750s CPU (164.5%)

PHY-1001 : Congestion index: top1 = 63.41, top5 = 51.05, top10 = 45.25, top15 = 41.63.
PHY-1001 : End incremental global routing;  1.819989s wall, 2.765625s user + 0.062500s system = 2.828125s CPU (155.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.618022s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (96.1%)

OPT-1001 : 18 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7797 has valid locations, 114 needs to be replaced
PHY-3001 : design contains 7998 instances, 6011 luts, 1717 seqs, 167 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 711340
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7923/8564.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 834200, over cnt = 1564(4%), over = 4310, worst = 19
PHY-1001 : End global iterations;  0.230046s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (115.5%)

PHY-1001 : Congestion index: top1 = 63.97, top5 = 51.48, top10 = 45.48, top15 = 41.85.
PHY-3001 : End congestion estimation;  0.508950s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (107.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 38404, tnet num: 8518, tinst num: 7998, tnode num: 43684, tedge num: 62152.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.523545s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (97.4%)

RUN-1004 : used memory is 365 MB, reserved memory is 352 MB, peak memory is 404 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8518 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.175127s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(232): len = 710767, overlap = 0
PHY-3002 : Step(233): len = 710457, overlap = 0
PHY-3002 : Step(234): len = 710275, overlap = 0
PHY-3002 : Step(235): len = 710049, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7980/8564.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 833136, over cnt = 1559(4%), over = 4332, worst = 19
PHY-1001 : End global iterations;  0.162645s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (134.5%)

PHY-1001 : Congestion index: top1 = 64.22, top5 = 51.39, top10 = 45.49, top15 = 41.91.
PHY-3001 : End congestion estimation;  0.450502s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (114.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8518 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.587458s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00288093
PHY-3002 : Step(236): len = 710082, overlap = 3.09375
PHY-3002 : Step(237): len = 710285, overlap = 3.09375
PHY-3001 : Final: Len = 710285, Over = 3.09375
PHY-3001 : End incremental placement;  4.382570s wall, 4.250000s user + 0.234375s system = 4.484375s CPU (102.3%)

OPT-1001 : Total overflow 96.59 peak overflow 1.28
OPT-1001 : End high-fanout net optimization;  7.253407s wall, 8.093750s user + 0.296875s system = 8.390625s CPU (115.7%)

OPT-1001 : Current memory(MB): used = 400, reserve = 385, peak = 408.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7983/8564.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 833400, over cnt = 1537(4%), over = 4147, worst = 19
PHY-1002 : len = 843288, over cnt = 1016(2%), over = 2475, worst = 17
PHY-1002 : len = 855816, over cnt = 373(1%), over = 841, worst = 17
PHY-1002 : len = 858056, over cnt = 197(0%), over = 471, worst = 15
PHY-1002 : len = 857816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.220707s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (137.0%)

PHY-1001 : Congestion index: top1 = 54.53, top5 = 46.51, top10 = 42.14, top15 = 39.48.
OPT-1001 : End congestion update;  1.477823s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (131.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8518 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.455351s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (89.2%)

OPT-0007 : Start: WNS 685 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 785 TNS 0 NUM_FEPS 0 with 26 cells processed and 3200 slack improved
OPT-0007 : Iter 2: improved WNS 785 TNS 0 NUM_FEPS 0 with 12 cells processed and 3384 slack improved
OPT-0007 : Iter 3: improved WNS 785 TNS 0 NUM_FEPS 0 with 5 cells processed and 2650 slack improved
OPT-0007 : Iter 4: improved WNS 785 TNS 0 NUM_FEPS 0 with 5 cells processed and 4250 slack improved
OPT-0007 : Iter 5: improved WNS 785 TNS 0 NUM_FEPS 0 with 9 cells processed and 5834 slack improved
OPT-0007 : Iter 6: improved WNS 785 TNS 0 NUM_FEPS 0 with 9 cells processed and 4750 slack improved
OPT-0007 : Iter 7: improved WNS 785 TNS 0 NUM_FEPS 0 with 4 cells processed and 2500 slack improved
OPT-0007 : Iter 8: improved WNS 785 TNS 0 NUM_FEPS 0 with 13 cells processed and 5406 slack improved
OPT-0007 : Iter 9: improved WNS 785 TNS 0 NUM_FEPS 0 with 11 cells processed and 2768 slack improved
OPT-1001 : End global optimization;  2.053870s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (118.7%)

OPT-1001 : Current memory(MB): used = 402, reserve = 386, peak = 408.
OPT-1001 : End physical optimization;  12.430813s wall, 13.500000s user + 0.343750s system = 13.843750s CPU (111.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6011 LUT to BLE ...
SYN-4008 : Packed 6011 LUT and 786 SEQ to BLE.
SYN-4003 : Packing 931 remaining SEQ's ...
SYN-4005 : Packed 853 SEQ with LUT/SLICE
SYN-4006 : 4381 single LUT's are left
SYN-4006 : 78 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6089/6361 primitive instances ...
PHY-3001 : End packing;  1.097409s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (89.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3891 instances
RUN-1001 : 1893 mslices, 1893 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 7925 nets
RUN-1001 : 3108 nets have 2 pins
RUN-1001 : 3444 nets have [3 - 5] pins
RUN-1001 : 804 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3889 instances, 3786 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 726044, Over = 34.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4339/7925.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 861096, over cnt = 872(2%), over = 1223, worst = 5
PHY-1002 : len = 864040, over cnt = 453(1%), over = 571, worst = 5
PHY-1002 : len = 866552, over cnt = 175(0%), over = 224, worst = 4
PHY-1002 : len = 868000, over cnt = 56(0%), over = 65, worst = 2
PHY-1002 : len = 868656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.596472s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (153.7%)

PHY-1001 : Congestion index: top1 = 57.78, top5 = 48.26, top10 = 43.23, top15 = 40.16.
PHY-3001 : End congestion estimation;  1.930570s wall, 2.750000s user + 0.046875s system = 2.796875s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39335, tnet num: 7879, tinst num: 3889, tnode num: 43891, tedge num: 66394.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.839807s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (100.2%)

RUN-1004 : used memory is 381 MB, reserved memory is 366 MB, peak memory is 408 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.414626s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000138284
PHY-3002 : Step(238): len = 699068, overlap = 37.5
PHY-3002 : Step(239): len = 686941, overlap = 36.25
PHY-3002 : Step(240): len = 677440, overlap = 40.25
PHY-3002 : Step(241): len = 667590, overlap = 40.5
PHY-3002 : Step(242): len = 659225, overlap = 46
PHY-3002 : Step(243): len = 650929, overlap = 49.5
PHY-3002 : Step(244): len = 644606, overlap = 50.75
PHY-3002 : Step(245): len = 638525, overlap = 52.75
PHY-3002 : Step(246): len = 630070, overlap = 55.25
PHY-3002 : Step(247): len = 627176, overlap = 58.25
PHY-3002 : Step(248): len = 623581, overlap = 59.25
PHY-3002 : Step(249): len = 621863, overlap = 61.5
PHY-3002 : Step(250): len = 620185, overlap = 59
PHY-3002 : Step(251): len = 618455, overlap = 60.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000276568
PHY-3002 : Step(252): len = 631180, overlap = 49.5
PHY-3002 : Step(253): len = 637811, overlap = 43.75
PHY-3002 : Step(254): len = 644835, overlap = 41
PHY-3002 : Step(255): len = 649227, overlap = 34.25
PHY-3002 : Step(256): len = 652806, overlap = 30
PHY-3002 : Step(257): len = 654037, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000553136
PHY-3002 : Step(258): len = 664677, overlap = 25.5
PHY-3002 : Step(259): len = 671498, overlap = 20.75
PHY-3002 : Step(260): len = 680758, overlap = 21.25
PHY-3002 : Step(261): len = 684661, overlap = 17.25
PHY-3002 : Step(262): len = 686330, overlap = 18
PHY-3002 : Step(263): len = 687237, overlap = 17.25
PHY-3002 : Step(264): len = 689383, overlap = 16.25
PHY-3002 : Step(265): len = 690823, overlap = 16
PHY-3002 : Step(266): len = 691731, overlap = 19.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00110627
PHY-3002 : Step(267): len = 698482, overlap = 17
PHY-3002 : Step(268): len = 701803, overlap = 16
PHY-3002 : Step(269): len = 706918, overlap = 18
PHY-3002 : Step(270): len = 709684, overlap = 15.75
PHY-3002 : Step(271): len = 711466, overlap = 14.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00213837
PHY-3002 : Step(272): len = 715406, overlap = 12
PHY-3002 : Step(273): len = 718546, overlap = 12.75
PHY-3002 : Step(274): len = 722387, overlap = 10.25
PHY-3002 : Step(275): len = 724345, overlap = 10.5
PHY-3002 : Step(276): len = 726410, overlap = 9.75
PHY-3002 : Step(277): len = 728511, overlap = 9.75
PHY-3002 : Step(278): len = 729766, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.674671s wall, 1.234375s user + 2.515625s system = 3.750000s CPU (223.9%)

PHY-3001 : Trial Legalized: Len = 741267
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 148/7925.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 868200, over cnt = 1053(2%), over = 1615, worst = 7
PHY-1002 : len = 874080, over cnt = 536(1%), over = 698, worst = 4
PHY-1002 : len = 878664, over cnt = 131(0%), over = 165, worst = 4
PHY-1002 : len = 879512, over cnt = 61(0%), over = 73, worst = 3
PHY-1002 : len = 880256, over cnt = 6(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  2.133483s wall, 3.500000s user + 0.062500s system = 3.562500s CPU (167.0%)

PHY-1001 : Congestion index: top1 = 59.53, top5 = 51.69, top10 = 46.96, top15 = 43.61.
PHY-3001 : End congestion estimation;  2.513369s wall, 3.859375s user + 0.062500s system = 3.921875s CPU (156.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.579725s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000345617
PHY-3002 : Step(279): len = 718264, overlap = 9.25
PHY-3002 : Step(280): len = 707647, overlap = 11.75
PHY-3002 : Step(281): len = 698785, overlap = 14.5
PHY-3002 : Step(282): len = 691209, overlap = 18
PHY-3002 : Step(283): len = 685452, overlap = 20
PHY-3002 : Step(284): len = 681206, overlap = 21.75
PHY-3002 : Step(285): len = 678468, overlap = 23
PHY-3002 : Step(286): len = 676655, overlap = 24.25
PHY-3002 : Step(287): len = 675419, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000691234
PHY-3002 : Step(288): len = 685761, overlap = 21.25
PHY-3002 : Step(289): len = 689660, overlap = 16.75
PHY-3002 : Step(290): len = 694686, overlap = 17.5
PHY-3002 : Step(291): len = 697022, overlap = 17.75
PHY-3002 : Step(292): len = 698614, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.140296s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.1%)

PHY-3001 : Legalized: Len = 703542, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037964s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.3%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 703602, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39335, tnet num: 7879, tinst num: 3889, tnode num: 43891, tedge num: 66394.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.150393s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (99.5%)

RUN-1004 : used memory is 391 MB, reserved memory is 384 MB, peak memory is 436 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 856/7925.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 832688, over cnt = 1052(2%), over = 1624, worst = 8
PHY-1002 : len = 838552, over cnt = 508(1%), over = 704, worst = 5
PHY-1002 : len = 842888, over cnt = 176(0%), over = 228, worst = 4
PHY-1002 : len = 843984, over cnt = 87(0%), over = 111, worst = 4
PHY-1002 : len = 845136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.277323s wall, 3.578125s user + 0.093750s system = 3.671875s CPU (161.2%)

PHY-1001 : Congestion index: top1 = 58.32, top5 = 49.88, top10 = 44.89, top15 = 41.66.
PHY-1001 : End incremental global routing;  2.584843s wall, 3.875000s user + 0.093750s system = 3.968750s CPU (153.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.618023s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.1%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3797 has valid locations, 23 needs to be replaced
PHY-3001 : design contains 3907 instances, 3804 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 706767
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7523/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 849464, over cnt = 50(0%), over = 62, worst = 3
PHY-1002 : len = 849760, over cnt = 12(0%), over = 15, worst = 3
PHY-1002 : len = 849864, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 849872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.510940s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (104.0%)

PHY-1001 : Congestion index: top1 = 58.38, top5 = 50.05, top10 = 45.13, top15 = 41.93.
PHY-3001 : End congestion estimation;  0.808094s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (102.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39531, tnet num: 7897, tinst num: 3907, tnode num: 44138, tedge num: 66679.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.401999s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (97.6%)

RUN-1004 : used memory is 442 MB, reserved memory is 432 MB, peak memory is 442 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.052557s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(293): len = 705481, overlap = 0
PHY-3002 : Step(294): len = 705151, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7510/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 846992, over cnt = 52(0%), over = 64, worst = 4
PHY-1002 : len = 847224, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 847320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 847320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.509040s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (107.4%)

PHY-1001 : Congestion index: top1 = 58.32, top5 = 49.98, top10 = 45.01, top15 = 41.79.
PHY-3001 : End congestion estimation;  0.824716s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (106.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.592392s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198235
PHY-3002 : Step(295): len = 705127, overlap = 0.25
PHY-3002 : Step(296): len = 705150, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 705127, Over = 0
PHY-3001 : End spreading;  0.032348s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.6%)

PHY-3001 : Final: Len = 705127, Over = 0
PHY-3001 : End incremental placement;  5.708639s wall, 6.015625s user + 0.062500s system = 6.078125s CPU (106.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.396097s wall, 11.031250s user + 0.156250s system = 11.187500s CPU (119.1%)

OPT-1001 : Current memory(MB): used = 449, reserve = 438, peak = 450.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7516/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 847320, over cnt = 32(0%), over = 43, worst = 3
PHY-1002 : len = 847400, over cnt = 17(0%), over = 24, worst = 3
PHY-1002 : len = 847600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.410752s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (91.3%)

PHY-1001 : Congestion index: top1 = 58.32, top5 = 50.00, top10 = 45.13, top15 = 41.87.
OPT-1001 : End congestion update;  0.702921s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (93.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.455669s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.4%)

OPT-0007 : Start: WNS 811 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3820 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3907 instances, 3804 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 714675, Over = 0
PHY-3001 : End spreading;  0.029405s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.3%)

PHY-3001 : Final: Len = 714675, Over = 0
PHY-3001 : End incremental legalization;  0.300470s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (98.8%)

OPT-0007 : Iter 1: improved WNS 2761 TNS 0 NUM_FEPS 0 with 33 cells processed and 16362 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3820 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3907 instances, 3804 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 715167, Over = 0
PHY-3001 : End spreading;  0.036959s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.6%)

PHY-3001 : Final: Len = 715167, Over = 0
PHY-3001 : End incremental legalization;  0.317770s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.3%)

OPT-0007 : Iter 2: improved WNS 2999 TNS 0 NUM_FEPS 0 with 3 cells processed and 1948 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3820 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3907 instances, 3804 slices, 24 macros(167 instances: 105 mslices 62 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Initial: Len = 715565, Over = 0
PHY-3001 : End spreading;  0.039546s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.0%)

PHY-3001 : Final: Len = 715565, Over = 0
PHY-3001 : End incremental legalization;  0.313772s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (139.4%)

OPT-0007 : Iter 3: improved WNS 3012 TNS 0 NUM_FEPS 0 with 1 cells processed and 900 slack improved
OPT-1001 : End path based optimization;  3.823281s wall, 3.906250s user + 0.046875s system = 3.953125s CPU (103.4%)

OPT-1001 : Current memory(MB): used = 449, reserve = 437, peak = 451.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.504119s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (96.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7422/7943.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 858992, over cnt = 80(0%), over = 108, worst = 7
PHY-1002 : len = 859304, over cnt = 44(0%), over = 49, worst = 3
PHY-1002 : len = 859640, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 859672, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 859664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.904172s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 60.60, top5 = 51.20, top10 = 46.01, top15 = 42.63.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.558438s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 3012 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 60.137931
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 3012ps with logic level 17 
RUN-1001 :       #2 path slack 3012ps with logic level 17 
OPT-1001 : End physical optimization;  17.867499s wall, 19.593750s user + 0.218750s system = 19.812500s CPU (110.9%)

RUN-1003 : finish command "place" in  95.128062s wall, 142.031250s user + 11.546875s system = 153.578125s CPU (161.4%)

RUN-1004 : used memory is 415 MB, reserved memory is 401 MB, peak memory is 451 MB
RUN-1002 : start command "export_db CortexM0_SOC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_place.db" in  1.769182s wall, 2.890625s user + 0.046875s system = 2.937500s CPU (166.0%)

RUN-1004 : used memory is 415 MB, reserved memory is 402 MB, peak memory is 468 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3909 instances
RUN-1001 : 1900 mslices, 1904 lslices, 81 pads, 13 brams, 3 dsps
RUN-1001 : There are total 7943 nets
RUN-1001 : 3105 nets have 2 pins
RUN-1001 : 3444 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 274 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39531, tnet num: 7897, tinst num: 3907, tnode num: 44138, tedge num: 66679.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.142397s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (98.5%)

RUN-1004 : used memory is 409 MB, reserved memory is 393 MB, peak memory is 468 MB
PHY-1001 : 1900 mslices, 1904 lslices, 81 pads, 13 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 838768, over cnt = 1038(2%), over = 1686, worst = 8
PHY-1002 : len = 845672, over cnt = 532(1%), over = 734, worst = 6
PHY-1002 : len = 850056, over cnt = 216(0%), over = 281, worst = 4
PHY-1002 : len = 853024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.977242s wall, 3.109375s user + 0.078125s system = 3.187500s CPU (161.2%)

PHY-1001 : Congestion index: top1 = 60.73, top5 = 50.76, top10 = 45.71, top15 = 42.32.
PHY-1001 : End global routing;  2.339325s wall, 3.468750s user + 0.078125s system = 3.546875s CPU (151.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 434, reserve = 419, peak = 468.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : Current memory(MB): used = 693, reserve = 685, peak = 693.
PHY-1001 : End build detailed router design. 7.554726s wall, 7.031250s user + 0.156250s system = 7.187500s CPU (95.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 92376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.740038s wall, 3.437500s user + 0.015625s system = 3.453125s CPU (92.3%)

PHY-1001 : Current memory(MB): used = 728, reserve = 720, peak = 728.
PHY-1001 : End phase 1; 3.746480s wall, 3.437500s user + 0.015625s system = 3.453125s CPU (92.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 96% nets.
PHY-1022 : len = 2.0973e+06, over cnt = 418(0%), over = 418, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 736, reserve = 727, peak = 736.
PHY-1001 : End initial routed; 100.700594s wall, 168.093750s user + 0.890625s system = 168.984375s CPU (167.8%)

PHY-1001 : Update timing.....
PHY-1001 : 1050/7681(13%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.595   |  -678.767  |  567  
RUN-1001 :   Hold   |  -0.853   |   -1.414   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 4.370412s wall, 4.031250s user + 0.000000s system = 4.031250s CPU (92.2%)

PHY-1001 : Current memory(MB): used = 743, reserve = 734, peak = 743.
PHY-1001 : End phase 2; 105.071649s wall, 172.125000s user + 0.890625s system = 173.015625s CPU (164.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 103 pins with SWNS -1.778ns STNS -498.706ns FEP 541.
PHY-1001 : End OPT Iter 1; 7.396581s wall, 7.312500s user + 0.000000s system = 7.312500s CPU (98.9%)

PHY-1022 : len = 2.09805e+06, over cnt = 497(0%), over = 498, worst = 2, crit = 0
PHY-1001 : End optimize timing; 7.577575s wall, 7.500000s user + 0.000000s system = 7.500000s CPU (99.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.08686e+06, over cnt = 166(0%), over = 166, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.562769s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (163.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.08222e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.829904s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (103.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.08206e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.265995s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (111.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.08142e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.464016s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.08142e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.522639s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (95.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.08142e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.304937s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.08142e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.534752s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.08142e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.159175s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.08142e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.150064s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.7%)

PHY-1001 : Update timing.....
PHY-1001 : 949/7681(12%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.114   |  -511.060  |  541  
RUN-1001 :   Hold   |  -0.853   |   -1.414   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.763511s wall, 3.750000s user + 0.000000s system = 3.750000s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 133 feed throughs used by 99 nets
PHY-1001 : End commit to database; 2.930292s wall, 2.671875s user + 0.046875s system = 2.718750s CPU (92.8%)

PHY-1001 : Current memory(MB): used = 808, reserve = 801, peak = 808.
PHY-1001 : End phase 3; 19.709525s wall, 20.203125s user + 0.046875s system = 20.250000s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 86 pins with SWNS -1.493ns STNS -435.927ns FEP 526.
PHY-1001 : End OPT Iter 1; 6.196960s wall, 6.125000s user + 0.000000s system = 6.125000s CPU (98.8%)

PHY-1022 : len = 2.08152e+06, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End optimize timing; 6.352223s wall, 6.265625s user + 0.000000s system = 6.265625s CPU (98.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.493ns, -435.927ns, 526}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.08071e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.181478s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.08035e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.149332s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.2%)

PHY-1001 : Update timing.....
PHY-1001 : 827/7681(10%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.176   |  -514.195  |  541  
RUN-1001 :   Hold   |  -0.853   |   -1.414   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.706377s wall, 3.671875s user + 0.000000s system = 3.671875s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 813, reserve = 806, peak = 813.
PHY-1001 : End phase 4; 10.431229s wall, 10.312500s user + 0.000000s system = 10.312500s CPU (98.9%)

PHY-1003 : Routed, final wirelength = 2.08035e+06
PHY-1001 : Current memory(MB): used = 813, reserve = 806, peak = 813.
PHY-1001 : End export database. 0.204338s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.9%)

PHY-1001 : End detail routing;  147.215307s wall, 213.640625s user + 1.109375s system = 214.750000s CPU (145.9%)

RUN-1003 : finish command "route" in  152.587221s wall, 219.953125s user + 1.203125s system = 221.156250s CPU (144.9%)

RUN-1004 : used memory is 770 MB, reserved memory is 763 MB, peak memory is 813 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        88
  #input                   21
  #output                  48
  #inout                   19

Utilization Statistics
#lut                     7151   out of  19600   36.48%
#reg                     1766   out of  19600    9.01%
#le                      7228
  #lut only              5462   out of   7228   75.57%
  #reg only                77   out of   7228    1.07%
  #lut&reg               1689   out of   7228   23.37%
#dsp                        3   out of     29   10.34%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       81   out of    188   43.09%
  #ireg                     3
  #oreg                    22
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                            Fanout
#1        System_clk_dup_4           GCLK               io                 System_clk_syn_5.di               1298
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                    80
#3        kb/HCLK                    GCLK               pll                CLK_gen/pll_inst.clkc4            40
#4        LED_Interface/light_clk    GCLK               lslice             keyboard/key_b_n5_syn_7.q0        16
#5        keyboard/scan_clk          GCLK               lslice             keyboard/scan_clk_reg_syn_9.q1    3
#6        CLK_gen/clk0_buf           GCLK               pll                CLK_gen/pll_inst.clkc0            0
#7        QN_REF24MHz_dup_1          GCLK               pll                CLK_gen/pll_inst.clkc1            0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT         R5        LVCMOS33          N/A          PULLUP      IREG    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         P6        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         M6        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         B8        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        J12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D3        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         A4        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT        P10        LVCMOS33           8            N/A        OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
   Row_beep[0]      OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT         T4        LVCMOS33           8            NONE       OREG    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       OREG    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS25           8            N/A        NONE    
   IO_READ[6]        INOUT        J16        LVCMOS25           8            N/A        NONE    
   IO_READ[5]        INOUT        G12        LVCMOS25           8            N/A        NONE    
   IO_READ[4]        INOUT         C8        LVCMOS25           8            N/A        NONE    
   IO_READ[3]        INOUT         E6        LVCMOS25           8            N/A        NONE    
   IO_READ[2]        INOUT        T15        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         B1        LVCMOS25           8            N/A        NONE    
   IO_READ[0]        INOUT         H5        LVCMOS25           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C2        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |7228   |6996    |155     |1791    |13      |3       |
|  BlockROM1            |BlockROM1            |0      |0       |0       |0       |1       |0       |
|  BlockROM2            |BlockROM2            |0      |0       |0       |0       |1       |0       |
|  BlockROM3            |BlockROM3            |0      |0       |0       |0       |1       |0       |
|  CLK_gen              |PLL                  |0      |0       |0       |0       |0       |0       |
|  GPIO_Interface       |AHBlite_GPIO         |16     |16      |0       |6       |0       |0       |
|  Interconncet         |AHBlite_Interconnect |14     |14      |0       |11      |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |14     |14      |0       |11      |0       |0       |
|  LCD_INI              |LCD_INI              |70     |39      |31      |24      |2       |0       |
|    AddrIni            |AddrIni              |62     |31      |31      |21      |0       |0       |
|    BlockROM_Data      |BlockROM16           |0      |0       |0       |0       |1       |0       |
|    BlockROM_Flag      |BlockROM9            |0      |0       |0       |0       |1       |0       |
|    WriteCtrl          |WriteCtrl            |4      |4       |0       |2       |0       |0       |
|  LCD_Interface        |AHBlite_LCD          |86     |86      |0       |31      |0       |0       |
|  LED_Interface        |AHBlite_LED          |96     |82      |9       |60      |0       |0       |
|  PAJ_IIC_Interface    |AHBlite_PAJ_IIC      |13     |13      |0       |3       |0       |0       |
|  QN8027_IIC_Interface |AHBlite_QN8027_IIC   |12     |12      |0       |4       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |33     |32      |0       |19      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |20     |20      |0       |9       |0       |0       |
|  RAM_CODE             |Block_RAM            |8      |8       |0       |0       |4       |0       |
|  RAM_DATA             |Block_RAM            |6      |6       |0       |0       |4       |0       |
|  SPI_Interface        |AHBlite_SPI          |42     |35      |7       |16      |0       |0       |
|  UART1_RX             |UART_RX              |35     |35      |0       |18      |0       |0       |
|  UART1_TX             |UART_TX              |74     |74      |0       |14      |0       |0       |
|    FIFO               |FIFO                 |50     |50      |0       |10      |0       |0       |
|  UART_Interface       |AHBlite_UART         |33     |33      |0       |5       |0       |0       |
|  addr_cnt             |addr_cnt             |16     |11      |5       |6       |0       |0       |
|  beat_cnt             |beat_cnt             |41     |33      |8       |27      |0       |0       |
|  bzmusic_ctrl         |bzmusic_ctrl         |64     |64      |0       |12      |0       |0       |
|  clkuart1_pwm         |clkuart_pwm          |23     |18      |5       |9       |0       |0       |
|  keyboard             |key_16               |103    |71      |20      |52      |0       |0       |
|  tune_pwm             |tune_pwm             |118    |107     |11      |19      |0       |0       |
|  u_logic              |cortexm0ds_logic     |6254   |6137    |59      |1412    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3022  
    #2         2       1958  
    #3         3       904   
    #4         4       581   
    #5        5-10     874   
    #6       11-50     494   
    #7       51-100     19   
  Average     3.83           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.054183s wall, 3.437500s user + 0.000000s system = 3.437500s CPU (167.3%)

RUN-1004 : used memory is 771 MB, reserved memory is 764 MB, peak memory is 824 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 36, tpin num: 39531, tnet num: 7897, tinst num: 3907, tnode num: 44138, tedge num: 66679.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.785160s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (96.3%)

RUN-1004 : used memory is 773 MB, reserved memory is 766 MB, peak memory is 824 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7897 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_gen/clk0_out
		LED_Interface/light_clk_syn_4
		QN_REF24MHz_dup_1
		SWCLK_syn_4
		keyboard/scan_clk_syn_4
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing" in  1.758692s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (96.0%)

RUN-1004 : used memory is 774 MB, reserved memory is 768 MB, peak memory is 824 MB
RUN-1002 : start command "export_bid CortexM0_SOC_inst.bid"
PRG-1000 : <!-- HMAC is: 11bc7c323afab1d7e114d7e7edd9ebf5577451e27f34aa74fd59c14c344b2a0a -->
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3907
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7943, pip num: 115714
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 133
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3140 valid insts, and 294560 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit" in  21.782489s wall, 110.046875s user + 0.328125s system = 110.375000s CPU (506.7%)

RUN-1004 : used memory is 869 MB, reserved memory is 861 MB, peak memory is 984 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230915_201523.log"
