# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../memory_subsystem.srcs/sources_1/new/mem_subsys.vhd" \
"../../../../memory_subsystem.srcs/sim_1/new/mem_subsys_tb.vhd" \

# Do not sort compile order
nosort
