<profile>

<section name = "Vitis HLS Report for 'init_block_AB_proc_Pipeline_init_block_AB'" level="0">
<item name = "Date">Tue Sep  5 11:39:51 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.888 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init_block_AB">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln174_1_fu_292_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln174_fu_278_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln71_fu_268_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln71_fu_262_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_24">9, 2, 7, 14</column>
<column name="block_A_loader_01_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_12_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_23_blk_n">9, 2, 1, 2</column>
<column name="block_A_loader_34_blk_n">9, 2, 1, 2</column>
<column name="block_B_loader_05_blk_n">9, 2, 1, 2</column>
<column name="block_B_loader_16_blk_n">9, 2, 1, 2</column>
<column name="block_B_loader_27_blk_n">9, 2, 1, 2</column>
<column name="block_B_loader_38_blk_n">9, 2, 1, 2</column>
<column name="k_fu_70">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="k_fu_70">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, init_block_AB_proc_Pipeline_init_block_AB, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, init_block_AB_proc_Pipeline_init_block_AB, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, init_block_AB_proc_Pipeline_init_block_AB, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, init_block_AB_proc_Pipeline_init_block_AB, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, init_block_AB_proc_Pipeline_init_block_AB, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, init_block_AB_proc_Pipeline_init_block_AB, return value</column>
<column name="block_A_loader_01_din">out, 24, ap_fifo, block_A_loader_01, pointer</column>
<column name="block_A_loader_01_num_data_valid">in, 2, ap_fifo, block_A_loader_01, pointer</column>
<column name="block_A_loader_01_fifo_cap">in, 2, ap_fifo, block_A_loader_01, pointer</column>
<column name="block_A_loader_01_full_n">in, 1, ap_fifo, block_A_loader_01, pointer</column>
<column name="block_A_loader_01_write">out, 1, ap_fifo, block_A_loader_01, pointer</column>
<column name="block_A_loader_12_din">out, 24, ap_fifo, block_A_loader_12, pointer</column>
<column name="block_A_loader_12_num_data_valid">in, 2, ap_fifo, block_A_loader_12, pointer</column>
<column name="block_A_loader_12_fifo_cap">in, 2, ap_fifo, block_A_loader_12, pointer</column>
<column name="block_A_loader_12_full_n">in, 1, ap_fifo, block_A_loader_12, pointer</column>
<column name="block_A_loader_12_write">out, 1, ap_fifo, block_A_loader_12, pointer</column>
<column name="block_A_loader_23_din">out, 24, ap_fifo, block_A_loader_23, pointer</column>
<column name="block_A_loader_23_num_data_valid">in, 2, ap_fifo, block_A_loader_23, pointer</column>
<column name="block_A_loader_23_fifo_cap">in, 2, ap_fifo, block_A_loader_23, pointer</column>
<column name="block_A_loader_23_full_n">in, 1, ap_fifo, block_A_loader_23, pointer</column>
<column name="block_A_loader_23_write">out, 1, ap_fifo, block_A_loader_23, pointer</column>
<column name="block_A_loader_34_din">out, 24, ap_fifo, block_A_loader_34, pointer</column>
<column name="block_A_loader_34_num_data_valid">in, 2, ap_fifo, block_A_loader_34, pointer</column>
<column name="block_A_loader_34_fifo_cap">in, 2, ap_fifo, block_A_loader_34, pointer</column>
<column name="block_A_loader_34_full_n">in, 1, ap_fifo, block_A_loader_34, pointer</column>
<column name="block_A_loader_34_write">out, 1, ap_fifo, block_A_loader_34, pointer</column>
<column name="block_B_loader_05_din">out, 24, ap_fifo, block_B_loader_05, pointer</column>
<column name="block_B_loader_05_num_data_valid">in, 2, ap_fifo, block_B_loader_05, pointer</column>
<column name="block_B_loader_05_fifo_cap">in, 2, ap_fifo, block_B_loader_05, pointer</column>
<column name="block_B_loader_05_full_n">in, 1, ap_fifo, block_B_loader_05, pointer</column>
<column name="block_B_loader_05_write">out, 1, ap_fifo, block_B_loader_05, pointer</column>
<column name="block_B_loader_16_din">out, 24, ap_fifo, block_B_loader_16, pointer</column>
<column name="block_B_loader_16_num_data_valid">in, 2, ap_fifo, block_B_loader_16, pointer</column>
<column name="block_B_loader_16_fifo_cap">in, 2, ap_fifo, block_B_loader_16, pointer</column>
<column name="block_B_loader_16_full_n">in, 1, ap_fifo, block_B_loader_16, pointer</column>
<column name="block_B_loader_16_write">out, 1, ap_fifo, block_B_loader_16, pointer</column>
<column name="block_B_loader_27_din">out, 24, ap_fifo, block_B_loader_27, pointer</column>
<column name="block_B_loader_27_num_data_valid">in, 2, ap_fifo, block_B_loader_27, pointer</column>
<column name="block_B_loader_27_fifo_cap">in, 2, ap_fifo, block_B_loader_27, pointer</column>
<column name="block_B_loader_27_full_n">in, 1, ap_fifo, block_B_loader_27, pointer</column>
<column name="block_B_loader_27_write">out, 1, ap_fifo, block_B_loader_27, pointer</column>
<column name="block_B_loader_38_din">out, 24, ap_fifo, block_B_loader_38, pointer</column>
<column name="block_B_loader_38_num_data_valid">in, 2, ap_fifo, block_B_loader_38, pointer</column>
<column name="block_B_loader_38_fifo_cap">in, 2, ap_fifo, block_B_loader_38, pointer</column>
<column name="block_B_loader_38_full_n">in, 1, ap_fifo, block_B_loader_38, pointer</column>
<column name="block_B_loader_38_write">out, 1, ap_fifo, block_B_loader_38, pointer</column>
<column name="zext_ln174">in, 8, ap_none, zext_ln174, scalar</column>
<column name="A_0_address0">out, 8, ap_memory, A_0, array</column>
<column name="A_0_ce0">out, 1, ap_memory, A_0, array</column>
<column name="A_0_q0">in, 24, ap_memory, A_0, array</column>
<column name="A_1_address0">out, 8, ap_memory, A_1, array</column>
<column name="A_1_ce0">out, 1, ap_memory, A_1, array</column>
<column name="A_1_q0">in, 24, ap_memory, A_1, array</column>
<column name="A_2_address0">out, 8, ap_memory, A_2, array</column>
<column name="A_2_ce0">out, 1, ap_memory, A_2, array</column>
<column name="A_2_q0">in, 24, ap_memory, A_2, array</column>
<column name="A_3_address0">out, 8, ap_memory, A_3, array</column>
<column name="A_3_ce0">out, 1, ap_memory, A_3, array</column>
<column name="A_3_q0">in, 24, ap_memory, A_3, array</column>
<column name="zext_ln174_7">in, 8, ap_none, zext_ln174_7, scalar</column>
<column name="B_0_address0">out, 8, ap_memory, B_0, array</column>
<column name="B_0_ce0">out, 1, ap_memory, B_0, array</column>
<column name="B_0_q0">in, 24, ap_memory, B_0, array</column>
<column name="B_1_address0">out, 8, ap_memory, B_1, array</column>
<column name="B_1_ce0">out, 1, ap_memory, B_1, array</column>
<column name="B_1_q0">in, 24, ap_memory, B_1, array</column>
<column name="B_2_address0">out, 8, ap_memory, B_2, array</column>
<column name="B_2_ce0">out, 1, ap_memory, B_2, array</column>
<column name="B_2_q0">in, 24, ap_memory, B_2, array</column>
<column name="B_3_address0">out, 8, ap_memory, B_3, array</column>
<column name="B_3_ce0">out, 1, ap_memory, B_3, array</column>
<column name="B_3_q0">in, 24, ap_memory, B_3, array</column>
</table>
</item>
</section>
</profile>
