// Seed: 2968391615
module module_0;
  logic id_1;
  ;
  always @(posedge 1) begin : LABEL_0
    id_1 <= #id_1(id_1);
  end
  assign id_1 = id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_7 = 32'd54
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [id_2 : id_7] id_8;
  ;
  always @(-1) id_8 = -1;
  module_0 modCall_1 ();
endmodule
