

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Sun Nov 10 15:48:05 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |      128|      128|        17|         16|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      709|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      477|    -|
|Register             |        -|     -|       98|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       98|     1186|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_780_p2                |         +|   0|  0|  16|           9|           6|
    |add_ln30_10_fu_1129_p2            |         +|   0|  0|  15|           8|           3|
    |add_ln30_11_fu_1182_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln30_12_fu_1211_p2            |         +|   0|  0|  15|           8|           2|
    |add_ln30_13_fu_1246_p2            |         +|   0|  0|  15|           8|           2|
    |add_ln30_14_fu_1280_p2            |         +|   0|  0|  15|           8|           3|
    |add_ln30_15_fu_1314_p2            |         +|   0|  0|  15|           8|           3|
    |add_ln30_16_fu_1348_p2            |         +|   0|  0|  15|           8|           3|
    |add_ln30_17_fu_1382_p2            |         +|   0|  0|  15|           8|           3|
    |add_ln30_18_fu_1416_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_19_fu_1450_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_1_fu_806_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln30_20_fu_1484_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_21_fu_1518_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_22_fu_1552_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_23_fu_1586_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_24_fu_1620_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_25_fu_1654_p2            |         +|   0|  0|  15|           8|           4|
    |add_ln30_2_fu_841_p2              |         +|   0|  0|  15|           8|           2|
    |add_ln30_3_fu_875_p2              |         +|   0|  0|  15|           8|           2|
    |add_ln30_4_fu_924_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln30_5_fu_959_p2              |         +|   0|  0|  15|           8|           2|
    |add_ln30_6_fu_993_p2              |         +|   0|  0|  15|           8|           2|
    |add_ln30_7_fu_1027_p2             |         +|   0|  0|  15|           8|           3|
    |add_ln30_8_fu_1061_p2             |         +|   0|  0|  15|           8|           3|
    |add_ln30_9_fu_1095_p2             |         +|   0|  0|  15|           8|           3|
    |add_ln30_fu_504_p2                |         +|   0|  0|  15|           8|           1|
    |i_2_fu_438_p2                     |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_432_p2               |      icmp|   0|  0|   9|           4|           5|
    |div_udiv_31_fu_1687_p2            |        or|   0|  0|   4|           4|           1|
    |or_ln29_10_fu_1016_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_11_fu_1050_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_12_fu_1084_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_13_fu_1118_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_14_fu_1152_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_15_fu_1235_p2             |        or|   0|  0|   8|           8|           1|
    |or_ln29_16_fu_1269_p2             |        or|   0|  0|   8|           8|           2|
    |or_ln29_17_fu_1303_p2             |        or|   0|  0|   8|           8|           2|
    |or_ln29_18_fu_1337_p2             |        or|   0|  0|   8|           8|           3|
    |or_ln29_19_fu_1371_p2             |        or|   0|  0|   8|           8|           3|
    |or_ln29_1_fu_791_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln29_20_fu_1405_p2             |        or|   0|  0|   8|           8|           3|
    |or_ln29_21_fu_1439_p2             |        or|   0|  0|   8|           8|           3|
    |or_ln29_22_fu_1473_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_23_fu_1507_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_24_fu_1541_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_25_fu_1575_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_26_fu_1609_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_27_fu_1643_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_28_fu_1676_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_29_fu_1700_p2             |        or|   0|  0|   8|           8|           4|
    |or_ln29_2_fu_909_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln29_3_fu_1167_p2              |        or|   0|  0|   8|           8|           4|
    |or_ln29_4_fu_537_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln29_5_fu_830_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln29_6_fu_864_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln29_7_fu_898_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln29_8_fu_948_p2               |        or|   0|  0|   8|           8|           4|
    |or_ln29_9_fu_982_p2               |        or|   0|  0|   8|           8|           4|
    |or_ln29_fu_478_p2                 |        or|   0|  0|   8|           8|           1|
    |or_ln30_1_fu_801_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln30_2_fu_919_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln30_3_fu_1177_p2              |        or|   0|  0|   8|           8|           4|
    |or_ln30_fu_489_p2                 |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 709|         504|         197|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    4|          8|
    |bitcount_fu_144              |   9|          2|    9|         18|
    |i_fu_140                     |   9|          2|    4|          8|
    |input_0_address0             |  81|         17|    8|        136|
    |input_0_address1             |  81|         17|    8|        136|
    |input_0_d0                   |  81|         17|    1|         17|
    |input_0_d1                   |  81|         17|    1|         17|
    |strm_in_blk_n                |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 477|        101|   41|        367|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bitcount_fu_144              |   9|   0|    9|          0|
    |div_udiv_25_reg_1932         |   4|   0|    4|          0|
    |div_udiv_reg_1741            |   4|   0|    4|          0|
    |empty_21_reg_1729            |   8|   0|    8|          0|
    |i_fu_140                     |   4|   0|    4|          0|
    |icmp_ln26_reg_1725           |   1|   0|    1|          0|
    |or_ln30_1_reg_1899           |   6|   0|    8|          2|
    |or_ln30_2_reg_1905           |   5|   0|    8|          3|
    |or_ln30_3_reg_1915           |   4|   0|    8|          4|
    |tmp_10_reg_1774              |   1|   0|    1|          0|
    |tmp_11_reg_1779              |   1|   0|    1|          0|
    |tmp_13_reg_1784              |   1|   0|    1|          0|
    |tmp_15_reg_1789              |   1|   0|    1|          0|
    |tmp_17_reg_1794              |   1|   0|    1|          0|
    |tmp_19_reg_1799              |   1|   0|    1|          0|
    |tmp_21_reg_1804              |   1|   0|    1|          0|
    |tmp_23_reg_1809              |   1|   0|    1|          0|
    |tmp_25_reg_1814              |   1|   0|    1|          0|
    |tmp_26_reg_1819              |   1|   0|    1|          0|
    |tmp_28_reg_1824              |   1|   0|    1|          0|
    |tmp_30_reg_1829              |   1|   0|    1|          0|
    |tmp_32_reg_1834              |   1|   0|    1|          0|
    |tmp_34_reg_1839              |   1|   0|    1|          0|
    |tmp_36_reg_1844              |   1|   0|    1|          0|
    |tmp_38_reg_1849              |   1|   0|    1|          0|
    |tmp_3_reg_1754               |   1|   0|    1|          0|
    |tmp_40_reg_1854              |   1|   0|    1|          0|
    |tmp_42_reg_1859              |   1|   0|    1|          0|
    |tmp_44_reg_1864              |   1|   0|    1|          0|
    |tmp_46_reg_1869              |   1|   0|    1|          0|
    |tmp_48_reg_1874              |   1|   0|    1|          0|
    |tmp_4_reg_1759               |   1|   0|    1|          0|
    |tmp_50_reg_1879              |   1|   0|    1|          0|
    |tmp_52_reg_1884              |   1|   0|    1|          0|
    |tmp_54_reg_1889              |   1|   0|    1|          0|
    |tmp_56_reg_1894              |   1|   0|    1|          0|
    |tmp_6_reg_1764               |   1|   0|    1|          0|
    |tmp_8_reg_1769               |   1|   0|    1|          0|
    |tmp_s_reg_1746               |   4|   0|    8|          4|
    |trunc_ln714_reg_1736         |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  98|   0|  111|         13|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_26_1|  return value|
|strm_in_dout      |   in|   32|     ap_fifo|                       strm_in|       pointer|
|strm_in_empty_n   |   in|    1|     ap_fifo|                       strm_in|       pointer|
|strm_in_read      |  out|    1|     ap_fifo|                       strm_in|       pointer|
|input_0_address0  |  out|    8|   ap_memory|                       input_0|         array|
|input_0_ce0       |  out|    1|   ap_memory|                       input_0|         array|
|input_0_we0       |  out|    1|   ap_memory|                       input_0|         array|
|input_0_d0        |  out|    1|   ap_memory|                       input_0|         array|
|input_0_address1  |  out|    8|   ap_memory|                       input_0|         array|
|input_0_ce1       |  out|    1|   ap_memory|                       input_0|         array|
|input_0_we1       |  out|    1|   ap_memory|                       input_0|         array|
|input_0_d1        |  out|    1|   ap_memory|                       input_0|         array|
+------------------+-----+-----+------------+------------------------------+--------------+

