library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL; 
entity updown_ctr is
    Port ( clk: in std_logic; 
           rst: in std_logic; 
     up_down: in std_logic;  
           count: out std_logic_vector(3 downto 0)
     );
end updown_ctr;

architecture Behavioral of updown_ctr is
signal ctr_updown: std_logic_vector(3 downto 0);
begin
process(clk,rst)
begin
if(rising_edge(clk)) then
    if(rst='1') then
         ctr_updown <= x"0";
    elsif(up_down='1') then
         ctr_updown <= ctr_updown - x"1"; 
  else 
   ctr_updown <= ctr_updown + x"1";
    end if;
 end if;
end process;
 count <= ctr_updown;

end Behavioral;
