

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Mon Jan  6 16:50:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        raiz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%square = alloca i32 1" [raiz/raiz.cpp:23]   --->   Operation 4 'alloca' 'square' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%root = alloca i32 1" [raiz/raiz.cpp:21]   --->   Operation 5 'alloca' 'root' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_2 = alloca i32 1" [raiz/raiz.cpp:22]   --->   Operation 6 'alloca' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [raiz/raiz.cpp:19]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [raiz/raiz.cpp:19]   --->   Operation 11 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 2, i32 %sum_2" [raiz/raiz.cpp:22]   --->   Operation 12 'store' 'store_ln22' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 13 [1/1] (1.17ns)   --->   "%store_ln21 = store i32 1, i32 %root" [raiz/raiz.cpp:21]   --->   Operation 13 'store' 'store_ln21' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 14 [1/1] (1.17ns)   --->   "%store_ln23 = store i32 4, i32 %square" [raiz/raiz.cpp:23]   --->   Operation 14 'store' 'store_ln23' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln25 = br void %while.cond" [raiz/raiz.cpp:25]   --->   Operation 15 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%square_2 = load i32 %square" [raiz/raiz.cpp:28]   --->   Operation 16 'load' 'square_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_2_2 = load i32 %sum_2" [raiz/raiz.cpp:27]   --->   Operation 17 'load' 'sum_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.00ns)   --->   "%icmp_ln25 = icmp_ugt  i32 %square_2, i32 %input_r_read" [raiz/raiz.cpp:25]   --->   Operation 18 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %while.body, void %while.end" [raiz/raiz.cpp:25]   --->   Operation 19 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%root_load = load i32 %root" [raiz/raiz.cpp:26]   --->   Operation 20 'load' 'root_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [raiz/raiz.cpp:26]   --->   Operation 21 'specpipeline' 'specpipeline_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [raiz/raiz.cpp:25]   --->   Operation 22 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.00ns)   --->   "%root_1 = add i32 %root_load, i32 1" [raiz/raiz.cpp:26]   --->   Operation 23 'add' 'root_1' <Predicate = (!icmp_ln25)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.00ns)   --->   "%sum_2_3 = add i32 %sum_2_2, i32 2" [raiz/raiz.cpp:27]   --->   Operation 24 'add' 'sum_2_3' <Predicate = (!icmp_ln25)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i32 %sum_2_2, i32 3" [raiz/raiz.cpp:28]   --->   Operation 25 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.67> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (3.34ns) (root node of TernaryAdder)   --->   "%square_3 = add i32 %square_2, i32 %add_ln28" [raiz/raiz.cpp:28]   --->   Operation 26 'add' 'square_3' <Predicate = (!icmp_ln25)> <Delay = 3.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.67> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 %sum_2_3, i32 %sum_2" [raiz/raiz.cpp:22]   --->   Operation 27 'store' 'store_ln22' <Predicate = (!icmp_ln25)> <Delay = 1.17>
ST_1 : Operation 28 [1/1] (1.17ns)   --->   "%store_ln21 = store i32 %root_1, i32 %root" [raiz/raiz.cpp:21]   --->   Operation 28 'store' 'store_ln21' <Predicate = (!icmp_ln25)> <Delay = 1.17>
ST_1 : Operation 29 [1/1] (1.17ns)   --->   "%store_ln23 = store i32 %square_3, i32 %square" [raiz/raiz.cpp:23]   --->   Operation 29 'store' 'store_ln23' <Predicate = (!icmp_ln25)> <Delay = 1.17>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln25 = br void %while.cond" [raiz/raiz.cpp:25]   --->   Operation 30 'br' 'br_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%root_load_1 = load i32 %root" [raiz/raiz.cpp:31]   --->   Operation 31 'load' 'root_load_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i32 %root_load_1" [raiz/raiz.cpp:31]   --->   Operation 32 'ret' 'ret_ln31' <Predicate = (icmp_ln25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.688ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', raiz/raiz.cpp:22) of constant 2 on local variable 'sum_2', raiz/raiz.cpp:22 [10]  (1.173 ns)
	'load' operation 32 bit ('sum_2', raiz/raiz.cpp:27) on local variable 'sum_2', raiz/raiz.cpp:22 [16]  (0.000 ns)
	'add' operation 32 bit ('add_ln28', raiz/raiz.cpp:28) [25]  (0.000 ns)
	'add' operation 32 bit ('square', raiz/raiz.cpp:28) [26]  (3.342 ns)
	'store' operation 0 bit ('store_ln23', raiz/raiz.cpp:23) of variable 'square', raiz/raiz.cpp:28 on local variable 'square', raiz/raiz.cpp:23 [29]  (1.173 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
