Time resolution is 1 ps
current cycle  12enetering check for R-type
values         50        100        150 4294967246        800          1          1         86          3          3        118         32
Rtype Test case passed
current cycle  12enetering check for R-type
values         50        100        150 4294967246        800          1          1         86          3          3        118         32
Rtype Test case passed
current cycle  12enetering check for R-type
values         50        100        150 4294967246        800          1          1         86          3          3        118         32
Rtype Test case passed
current cycle  12enetering check for R-type
values         50        100        150 4294967246        800          1          1         86          3          3        118         32
Rtype Test case passed
current cycle  12enetering check for R-type
values         50        100        150 4294967246        800          1          1         86          3          3        118         32
Rtype Test case passed
current cycle  23enetering check for I-type
Itype test case passed
testing LUI
LUI passed
testing Load
testing Load passed
branch passed
load n number passed
branch passed
load n number passed
branch passed
load n number passed
branch passed
load n number passed
branch passed
load n number passed
branch passed
load n number passed
store passed
store passed
store passed
store passed
store passed
Jtype test passed
Jtype test passed
Jtype test passed
Jtype test passed
Jtype test passed
automatic halt --- 
there are three fake instruction after halt, halt fails if see the commands 00000001, 00000002, 00000003
$finish called at time : 1282500 ps : File "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/head_test.v" Line 216
