C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis   -part M2GL050T  -package FBGA896  -grade -1    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synlog\report\led_igloo_fpga_mapper.xml  -top_level_module  led_igloo  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.edn   -freq 100.000   C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_prem.srd  -sap  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.sap  -otap  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.tap  -omap  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.map  -devicelib  C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v  -sap  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.sap  -ologparam  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\syntmp\led_igloo.plg  -osyn  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srm  -prjdir  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\  -prjname  led_igloo_syn  -log  C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synlog\led_igloo_fpga_mapper.srr 
rc:1 success:1
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\scratchproject.prs|o|1456934268|1712
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.edn|o|1456935257|77968
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_prem.srd|i|1456935256|7295
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.sap|o|1456935256|85
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.tap|o|0|0
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.map|o|1456935257|28
C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v|i|1431621606|16387
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.sap|o|1456935256|85
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\syntmp\led_igloo.plg|o|1456935257|230
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srm|o|1456935257|11497
C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synlog\led_igloo_fpga_mapper.srr|o|1456935257|26584
C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\m_generic.exe|i|1435757632|15522304
C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\m_generic.exe|i|1435759172|26691584
