char1_rom.v,verilog,xil_defaultlib,../../../../Final.gen/sources_1/ip/char1_rom/sim/char1_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
