0.6
2019.1
May 24 2019
15:06:07
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v,1681224765,verilog,,,,compare_different_mode,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v,1681299049,verilog,,,,sim_FIFO,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/tb_IP.v,1681117905,verilog,,,,tb_IP,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/tb_register_file.v,1681115543,verilog,,,,tb_register_file,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v,1681224187,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v,,blk_default,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1681116615,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,,blk_mem_gen_0,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v,1681223027,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v,,blk_read_first,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v,1681198745,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v,,blk_write_first,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1681116651,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/tb_IP.v,,dist_mem_gen_0,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v,1681307048,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v,,FIFO,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v,1681305134,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v,,LCU,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v,1681290845,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v,,SDU,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v,1681291114,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v,,edge_taker,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v,1681290858,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v,,register_file_8x4,,,,,,,,
C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_file.v,1681095112,verilog,,C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/tb_register_file.v,,register_file,,,,,,,,
