lw $t3, 16($zero)
ori $t4, $t3, 0    
addiu $v0, $t4, 0 
jr $zero
   


comment:  different registers
