
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7a4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  0800d868  0800d868  0000e868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd1c  0800dd1c  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800dd1c  0800dd1c  0000f1d4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800dd1c  0800dd1c  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd1c  0800dd1c  0000ed1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dd20  0800dd20  0000ed20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800dd24  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000058c  200001d8  0800def8  0000f1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000764  0800def8  0000f764  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028721  00000000  00000000  0000f1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006344  00000000  00000000  0003791d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00012270  00000000  00000000  0003dc61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b0  00000000  00000000  0004fed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001acb  00000000  00000000  00051588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aa76  00000000  00000000  00053053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000404db  00000000  00000000  0006dac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007a0f6  00000000  00000000  000adfa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  0012809a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ee8  00000000  00000000  00128120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  0012d008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d84c 	.word	0x0800d84c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800d84c 	.word	0x0800d84c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__gnu_thumb1_case_uhi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5a09      	ldrh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_llsr>:
 8000440:	40d0      	lsrs	r0, r2
 8000442:	000b      	movs	r3, r1
 8000444:	40d1      	lsrs	r1, r2
 8000446:	469c      	mov	ip, r3
 8000448:	3a20      	subs	r2, #32
 800044a:	40d3      	lsrs	r3, r2
 800044c:	4318      	orrs	r0, r3
 800044e:	4252      	negs	r2, r2
 8000450:	4663      	mov	r3, ip
 8000452:	4093      	lsls	r3, r2
 8000454:	4318      	orrs	r0, r3
 8000456:	4770      	bx	lr

08000458 <__aeabi_cdrcmple>:
 8000458:	4684      	mov	ip, r0
 800045a:	0010      	movs	r0, r2
 800045c:	4662      	mov	r2, ip
 800045e:	468c      	mov	ip, r1
 8000460:	0019      	movs	r1, r3
 8000462:	4663      	mov	r3, ip
 8000464:	e000      	b.n	8000468 <__aeabi_cdcmpeq>
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_cdcmpeq>:
 8000468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800046a:	f002 f861 	bl	8002530 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	d401      	bmi.n	8000476 <__aeabi_cdcmpeq+0xe>
 8000472:	2100      	movs	r1, #0
 8000474:	42c8      	cmn	r0, r1
 8000476:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000478 <__aeabi_dcmpeq>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 ffa5 	bl	80023c8 <__eqdf2>
 800047e:	4240      	negs	r0, r0
 8000480:	3001      	adds	r0, #1
 8000482:	bd10      	pop	{r4, pc}

08000484 <__aeabi_dcmplt>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f002 f853 	bl	8002530 <__ledf2>
 800048a:	2800      	cmp	r0, #0
 800048c:	db01      	blt.n	8000492 <__aeabi_dcmplt+0xe>
 800048e:	2000      	movs	r0, #0
 8000490:	bd10      	pop	{r4, pc}
 8000492:	2001      	movs	r0, #1
 8000494:	bd10      	pop	{r4, pc}
 8000496:	46c0      	nop			@ (mov r8, r8)

08000498 <__aeabi_dcmple>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f002 f849 	bl	8002530 <__ledf2>
 800049e:	2800      	cmp	r0, #0
 80004a0:	dd01      	ble.n	80004a6 <__aeabi_dcmple+0xe>
 80004a2:	2000      	movs	r0, #0
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	2001      	movs	r0, #1
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	46c0      	nop			@ (mov r8, r8)

080004ac <__aeabi_dcmpgt>:
 80004ac:	b510      	push	{r4, lr}
 80004ae:	f001 ffcf 	bl	8002450 <__gedf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	dc01      	bgt.n	80004ba <__aeabi_dcmpgt+0xe>
 80004b6:	2000      	movs	r0, #0
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	2001      	movs	r0, #1
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			@ (mov r8, r8)

080004c0 <__aeabi_dcmpge>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f001 ffc5 	bl	8002450 <__gedf2>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	da01      	bge.n	80004ce <__aeabi_dcmpge+0xe>
 80004ca:	2000      	movs	r0, #0
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	2001      	movs	r0, #1
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	46c0      	nop			@ (mov r8, r8)

080004d4 <__aeabi_cfrcmple>:
 80004d4:	4684      	mov	ip, r0
 80004d6:	0008      	movs	r0, r1
 80004d8:	4661      	mov	r1, ip
 80004da:	e7ff      	b.n	80004dc <__aeabi_cfcmpeq>

080004dc <__aeabi_cfcmpeq>:
 80004dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004de:	f000 fbc3 	bl	8000c68 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	d401      	bmi.n	80004ea <__aeabi_cfcmpeq+0xe>
 80004e6:	2100      	movs	r1, #0
 80004e8:	42c8      	cmn	r0, r1
 80004ea:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004ec <__aeabi_fcmpeq>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fb4b 	bl	8000b88 <__eqsf2>
 80004f2:	4240      	negs	r0, r0
 80004f4:	3001      	adds	r0, #1
 80004f6:	bd10      	pop	{r4, pc}

080004f8 <__aeabi_fcmplt>:
 80004f8:	b510      	push	{r4, lr}
 80004fa:	f000 fbb5 	bl	8000c68 <__lesf2>
 80004fe:	2800      	cmp	r0, #0
 8000500:	db01      	blt.n	8000506 <__aeabi_fcmplt+0xe>
 8000502:	2000      	movs	r0, #0
 8000504:	bd10      	pop	{r4, pc}
 8000506:	2001      	movs	r0, #1
 8000508:	bd10      	pop	{r4, pc}
 800050a:	46c0      	nop			@ (mov r8, r8)

0800050c <__aeabi_fcmple>:
 800050c:	b510      	push	{r4, lr}
 800050e:	f000 fbab 	bl	8000c68 <__lesf2>
 8000512:	2800      	cmp	r0, #0
 8000514:	dd01      	ble.n	800051a <__aeabi_fcmple+0xe>
 8000516:	2000      	movs	r0, #0
 8000518:	bd10      	pop	{r4, pc}
 800051a:	2001      	movs	r0, #1
 800051c:	bd10      	pop	{r4, pc}
 800051e:	46c0      	nop			@ (mov r8, r8)

08000520 <__aeabi_fcmpgt>:
 8000520:	b510      	push	{r4, lr}
 8000522:	f000 fb59 	bl	8000bd8 <__gesf2>
 8000526:	2800      	cmp	r0, #0
 8000528:	dc01      	bgt.n	800052e <__aeabi_fcmpgt+0xe>
 800052a:	2000      	movs	r0, #0
 800052c:	bd10      	pop	{r4, pc}
 800052e:	2001      	movs	r0, #1
 8000530:	bd10      	pop	{r4, pc}
 8000532:	46c0      	nop			@ (mov r8, r8)

08000534 <__aeabi_fcmpge>:
 8000534:	b510      	push	{r4, lr}
 8000536:	f000 fb4f 	bl	8000bd8 <__gesf2>
 800053a:	2800      	cmp	r0, #0
 800053c:	da01      	bge.n	8000542 <__aeabi_fcmpge+0xe>
 800053e:	2000      	movs	r0, #0
 8000540:	bd10      	pop	{r4, pc}
 8000542:	2001      	movs	r0, #1
 8000544:	bd10      	pop	{r4, pc}
 8000546:	46c0      	nop			@ (mov r8, r8)

08000548 <__aeabi_f2uiz>:
 8000548:	219e      	movs	r1, #158	@ 0x9e
 800054a:	b510      	push	{r4, lr}
 800054c:	05c9      	lsls	r1, r1, #23
 800054e:	1c04      	adds	r4, r0, #0
 8000550:	f7ff fff0 	bl	8000534 <__aeabi_fcmpge>
 8000554:	2800      	cmp	r0, #0
 8000556:	d103      	bne.n	8000560 <__aeabi_f2uiz+0x18>
 8000558:	1c20      	adds	r0, r4, #0
 800055a:	f000 ffa1 	bl	80014a0 <__aeabi_f2iz>
 800055e:	bd10      	pop	{r4, pc}
 8000560:	219e      	movs	r1, #158	@ 0x9e
 8000562:	1c20      	adds	r0, r4, #0
 8000564:	05c9      	lsls	r1, r1, #23
 8000566:	f000 fd21 	bl	8000fac <__aeabi_fsub>
 800056a:	f000 ff99 	bl	80014a0 <__aeabi_f2iz>
 800056e:	2380      	movs	r3, #128	@ 0x80
 8000570:	061b      	lsls	r3, r3, #24
 8000572:	469c      	mov	ip, r3
 8000574:	4460      	add	r0, ip
 8000576:	e7f2      	b.n	800055e <__aeabi_f2uiz+0x16>

08000578 <__aeabi_fadd>:
 8000578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800057a:	024b      	lsls	r3, r1, #9
 800057c:	0a5a      	lsrs	r2, r3, #9
 800057e:	4694      	mov	ip, r2
 8000580:	004a      	lsls	r2, r1, #1
 8000582:	0fc9      	lsrs	r1, r1, #31
 8000584:	46ce      	mov	lr, r9
 8000586:	4647      	mov	r7, r8
 8000588:	4689      	mov	r9, r1
 800058a:	0045      	lsls	r5, r0, #1
 800058c:	0246      	lsls	r6, r0, #9
 800058e:	0e2d      	lsrs	r5, r5, #24
 8000590:	0e12      	lsrs	r2, r2, #24
 8000592:	b580      	push	{r7, lr}
 8000594:	0999      	lsrs	r1, r3, #6
 8000596:	0a77      	lsrs	r7, r6, #9
 8000598:	0fc4      	lsrs	r4, r0, #31
 800059a:	09b6      	lsrs	r6, r6, #6
 800059c:	1aab      	subs	r3, r5, r2
 800059e:	454c      	cmp	r4, r9
 80005a0:	d020      	beq.n	80005e4 <__aeabi_fadd+0x6c>
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	dd0c      	ble.n	80005c0 <__aeabi_fadd+0x48>
 80005a6:	2a00      	cmp	r2, #0
 80005a8:	d134      	bne.n	8000614 <__aeabi_fadd+0x9c>
 80005aa:	2900      	cmp	r1, #0
 80005ac:	d02a      	beq.n	8000604 <__aeabi_fadd+0x8c>
 80005ae:	1e5a      	subs	r2, r3, #1
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d100      	bne.n	80005b6 <__aeabi_fadd+0x3e>
 80005b4:	e08f      	b.n	80006d6 <__aeabi_fadd+0x15e>
 80005b6:	2bff      	cmp	r3, #255	@ 0xff
 80005b8:	d100      	bne.n	80005bc <__aeabi_fadd+0x44>
 80005ba:	e0cd      	b.n	8000758 <__aeabi_fadd+0x1e0>
 80005bc:	0013      	movs	r3, r2
 80005be:	e02f      	b.n	8000620 <__aeabi_fadd+0xa8>
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d060      	beq.n	8000686 <__aeabi_fadd+0x10e>
 80005c4:	1b53      	subs	r3, r2, r5
 80005c6:	2d00      	cmp	r5, #0
 80005c8:	d000      	beq.n	80005cc <__aeabi_fadd+0x54>
 80005ca:	e0ee      	b.n	80007aa <__aeabi_fadd+0x232>
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d100      	bne.n	80005d2 <__aeabi_fadd+0x5a>
 80005d0:	e13e      	b.n	8000850 <__aeabi_fadd+0x2d8>
 80005d2:	1e5c      	subs	r4, r3, #1
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d100      	bne.n	80005da <__aeabi_fadd+0x62>
 80005d8:	e16b      	b.n	80008b2 <__aeabi_fadd+0x33a>
 80005da:	2bff      	cmp	r3, #255	@ 0xff
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x68>
 80005de:	e0b9      	b.n	8000754 <__aeabi_fadd+0x1dc>
 80005e0:	0023      	movs	r3, r4
 80005e2:	e0e7      	b.n	80007b4 <__aeabi_fadd+0x23c>
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	dc00      	bgt.n	80005ea <__aeabi_fadd+0x72>
 80005e8:	e0a4      	b.n	8000734 <__aeabi_fadd+0x1bc>
 80005ea:	2a00      	cmp	r2, #0
 80005ec:	d069      	beq.n	80006c2 <__aeabi_fadd+0x14a>
 80005ee:	2dff      	cmp	r5, #255	@ 0xff
 80005f0:	d100      	bne.n	80005f4 <__aeabi_fadd+0x7c>
 80005f2:	e0b1      	b.n	8000758 <__aeabi_fadd+0x1e0>
 80005f4:	2280      	movs	r2, #128	@ 0x80
 80005f6:	04d2      	lsls	r2, r2, #19
 80005f8:	4311      	orrs	r1, r2
 80005fa:	2b1b      	cmp	r3, #27
 80005fc:	dc00      	bgt.n	8000600 <__aeabi_fadd+0x88>
 80005fe:	e0e9      	b.n	80007d4 <__aeabi_fadd+0x25c>
 8000600:	002b      	movs	r3, r5
 8000602:	3605      	adds	r6, #5
 8000604:	08f7      	lsrs	r7, r6, #3
 8000606:	2bff      	cmp	r3, #255	@ 0xff
 8000608:	d100      	bne.n	800060c <__aeabi_fadd+0x94>
 800060a:	e0a5      	b.n	8000758 <__aeabi_fadd+0x1e0>
 800060c:	027a      	lsls	r2, r7, #9
 800060e:	0a52      	lsrs	r2, r2, #9
 8000610:	b2d8      	uxtb	r0, r3
 8000612:	e030      	b.n	8000676 <__aeabi_fadd+0xfe>
 8000614:	2dff      	cmp	r5, #255	@ 0xff
 8000616:	d100      	bne.n	800061a <__aeabi_fadd+0xa2>
 8000618:	e09e      	b.n	8000758 <__aeabi_fadd+0x1e0>
 800061a:	2280      	movs	r2, #128	@ 0x80
 800061c:	04d2      	lsls	r2, r2, #19
 800061e:	4311      	orrs	r1, r2
 8000620:	2001      	movs	r0, #1
 8000622:	2b1b      	cmp	r3, #27
 8000624:	dc08      	bgt.n	8000638 <__aeabi_fadd+0xc0>
 8000626:	0008      	movs	r0, r1
 8000628:	2220      	movs	r2, #32
 800062a:	40d8      	lsrs	r0, r3
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	4099      	lsls	r1, r3
 8000630:	000b      	movs	r3, r1
 8000632:	1e5a      	subs	r2, r3, #1
 8000634:	4193      	sbcs	r3, r2
 8000636:	4318      	orrs	r0, r3
 8000638:	1a36      	subs	r6, r6, r0
 800063a:	0173      	lsls	r3, r6, #5
 800063c:	d400      	bmi.n	8000640 <__aeabi_fadd+0xc8>
 800063e:	e071      	b.n	8000724 <__aeabi_fadd+0x1ac>
 8000640:	01b6      	lsls	r6, r6, #6
 8000642:	09b7      	lsrs	r7, r6, #6
 8000644:	0038      	movs	r0, r7
 8000646:	f002 ff81 	bl	800354c <__clzsi2>
 800064a:	003b      	movs	r3, r7
 800064c:	3805      	subs	r0, #5
 800064e:	4083      	lsls	r3, r0
 8000650:	4285      	cmp	r5, r0
 8000652:	dd4d      	ble.n	80006f0 <__aeabi_fadd+0x178>
 8000654:	4eb4      	ldr	r6, [pc, #720]	@ (8000928 <__aeabi_fadd+0x3b0>)
 8000656:	1a2d      	subs	r5, r5, r0
 8000658:	401e      	ands	r6, r3
 800065a:	075a      	lsls	r2, r3, #29
 800065c:	d068      	beq.n	8000730 <__aeabi_fadd+0x1b8>
 800065e:	220f      	movs	r2, #15
 8000660:	4013      	ands	r3, r2
 8000662:	2b04      	cmp	r3, #4
 8000664:	d064      	beq.n	8000730 <__aeabi_fadd+0x1b8>
 8000666:	3604      	adds	r6, #4
 8000668:	0173      	lsls	r3, r6, #5
 800066a:	d561      	bpl.n	8000730 <__aeabi_fadd+0x1b8>
 800066c:	1c68      	adds	r0, r5, #1
 800066e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000670:	d154      	bne.n	800071c <__aeabi_fadd+0x1a4>
 8000672:	20ff      	movs	r0, #255	@ 0xff
 8000674:	2200      	movs	r2, #0
 8000676:	05c0      	lsls	r0, r0, #23
 8000678:	4310      	orrs	r0, r2
 800067a:	07e4      	lsls	r4, r4, #31
 800067c:	4320      	orrs	r0, r4
 800067e:	bcc0      	pop	{r6, r7}
 8000680:	46b9      	mov	r9, r7
 8000682:	46b0      	mov	r8, r6
 8000684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000686:	22fe      	movs	r2, #254	@ 0xfe
 8000688:	4690      	mov	r8, r2
 800068a:	1c68      	adds	r0, r5, #1
 800068c:	0002      	movs	r2, r0
 800068e:	4640      	mov	r0, r8
 8000690:	4210      	tst	r0, r2
 8000692:	d16b      	bne.n	800076c <__aeabi_fadd+0x1f4>
 8000694:	2d00      	cmp	r5, #0
 8000696:	d000      	beq.n	800069a <__aeabi_fadd+0x122>
 8000698:	e0dd      	b.n	8000856 <__aeabi_fadd+0x2de>
 800069a:	2e00      	cmp	r6, #0
 800069c:	d100      	bne.n	80006a0 <__aeabi_fadd+0x128>
 800069e:	e102      	b.n	80008a6 <__aeabi_fadd+0x32e>
 80006a0:	2900      	cmp	r1, #0
 80006a2:	d0b3      	beq.n	800060c <__aeabi_fadd+0x94>
 80006a4:	2280      	movs	r2, #128	@ 0x80
 80006a6:	1a77      	subs	r7, r6, r1
 80006a8:	04d2      	lsls	r2, r2, #19
 80006aa:	4217      	tst	r7, r2
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fadd+0x138>
 80006ae:	e136      	b.n	800091e <__aeabi_fadd+0x3a6>
 80006b0:	464c      	mov	r4, r9
 80006b2:	1b8e      	subs	r6, r1, r6
 80006b4:	d061      	beq.n	800077a <__aeabi_fadd+0x202>
 80006b6:	2001      	movs	r0, #1
 80006b8:	4216      	tst	r6, r2
 80006ba:	d130      	bne.n	800071e <__aeabi_fadd+0x1a6>
 80006bc:	2300      	movs	r3, #0
 80006be:	08f7      	lsrs	r7, r6, #3
 80006c0:	e7a4      	b.n	800060c <__aeabi_fadd+0x94>
 80006c2:	2900      	cmp	r1, #0
 80006c4:	d09e      	beq.n	8000604 <__aeabi_fadd+0x8c>
 80006c6:	1e5a      	subs	r2, r3, #1
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d100      	bne.n	80006ce <__aeabi_fadd+0x156>
 80006cc:	e0ca      	b.n	8000864 <__aeabi_fadd+0x2ec>
 80006ce:	2bff      	cmp	r3, #255	@ 0xff
 80006d0:	d042      	beq.n	8000758 <__aeabi_fadd+0x1e0>
 80006d2:	0013      	movs	r3, r2
 80006d4:	e791      	b.n	80005fa <__aeabi_fadd+0x82>
 80006d6:	1a71      	subs	r1, r6, r1
 80006d8:	014b      	lsls	r3, r1, #5
 80006da:	d400      	bmi.n	80006de <__aeabi_fadd+0x166>
 80006dc:	e0d1      	b.n	8000882 <__aeabi_fadd+0x30a>
 80006de:	018f      	lsls	r7, r1, #6
 80006e0:	09bf      	lsrs	r7, r7, #6
 80006e2:	0038      	movs	r0, r7
 80006e4:	f002 ff32 	bl	800354c <__clzsi2>
 80006e8:	003b      	movs	r3, r7
 80006ea:	3805      	subs	r0, #5
 80006ec:	4083      	lsls	r3, r0
 80006ee:	2501      	movs	r5, #1
 80006f0:	2220      	movs	r2, #32
 80006f2:	1b40      	subs	r0, r0, r5
 80006f4:	3001      	adds	r0, #1
 80006f6:	1a12      	subs	r2, r2, r0
 80006f8:	001e      	movs	r6, r3
 80006fa:	4093      	lsls	r3, r2
 80006fc:	40c6      	lsrs	r6, r0
 80006fe:	1e5a      	subs	r2, r3, #1
 8000700:	4193      	sbcs	r3, r2
 8000702:	431e      	orrs	r6, r3
 8000704:	d039      	beq.n	800077a <__aeabi_fadd+0x202>
 8000706:	0773      	lsls	r3, r6, #29
 8000708:	d100      	bne.n	800070c <__aeabi_fadd+0x194>
 800070a:	e11b      	b.n	8000944 <__aeabi_fadd+0x3cc>
 800070c:	230f      	movs	r3, #15
 800070e:	2500      	movs	r5, #0
 8000710:	4033      	ands	r3, r6
 8000712:	2b04      	cmp	r3, #4
 8000714:	d1a7      	bne.n	8000666 <__aeabi_fadd+0xee>
 8000716:	2001      	movs	r0, #1
 8000718:	0172      	lsls	r2, r6, #5
 800071a:	d57c      	bpl.n	8000816 <__aeabi_fadd+0x29e>
 800071c:	b2c0      	uxtb	r0, r0
 800071e:	01b2      	lsls	r2, r6, #6
 8000720:	0a52      	lsrs	r2, r2, #9
 8000722:	e7a8      	b.n	8000676 <__aeabi_fadd+0xfe>
 8000724:	0773      	lsls	r3, r6, #29
 8000726:	d003      	beq.n	8000730 <__aeabi_fadd+0x1b8>
 8000728:	230f      	movs	r3, #15
 800072a:	4033      	ands	r3, r6
 800072c:	2b04      	cmp	r3, #4
 800072e:	d19a      	bne.n	8000666 <__aeabi_fadd+0xee>
 8000730:	002b      	movs	r3, r5
 8000732:	e767      	b.n	8000604 <__aeabi_fadd+0x8c>
 8000734:	2b00      	cmp	r3, #0
 8000736:	d023      	beq.n	8000780 <__aeabi_fadd+0x208>
 8000738:	1b53      	subs	r3, r2, r5
 800073a:	2d00      	cmp	r5, #0
 800073c:	d17b      	bne.n	8000836 <__aeabi_fadd+0x2be>
 800073e:	2e00      	cmp	r6, #0
 8000740:	d100      	bne.n	8000744 <__aeabi_fadd+0x1cc>
 8000742:	e086      	b.n	8000852 <__aeabi_fadd+0x2da>
 8000744:	1e5d      	subs	r5, r3, #1
 8000746:	2b01      	cmp	r3, #1
 8000748:	d100      	bne.n	800074c <__aeabi_fadd+0x1d4>
 800074a:	e08b      	b.n	8000864 <__aeabi_fadd+0x2ec>
 800074c:	2bff      	cmp	r3, #255	@ 0xff
 800074e:	d002      	beq.n	8000756 <__aeabi_fadd+0x1de>
 8000750:	002b      	movs	r3, r5
 8000752:	e075      	b.n	8000840 <__aeabi_fadd+0x2c8>
 8000754:	464c      	mov	r4, r9
 8000756:	4667      	mov	r7, ip
 8000758:	2f00      	cmp	r7, #0
 800075a:	d100      	bne.n	800075e <__aeabi_fadd+0x1e6>
 800075c:	e789      	b.n	8000672 <__aeabi_fadd+0xfa>
 800075e:	2280      	movs	r2, #128	@ 0x80
 8000760:	03d2      	lsls	r2, r2, #15
 8000762:	433a      	orrs	r2, r7
 8000764:	0252      	lsls	r2, r2, #9
 8000766:	20ff      	movs	r0, #255	@ 0xff
 8000768:	0a52      	lsrs	r2, r2, #9
 800076a:	e784      	b.n	8000676 <__aeabi_fadd+0xfe>
 800076c:	1a77      	subs	r7, r6, r1
 800076e:	017b      	lsls	r3, r7, #5
 8000770:	d46b      	bmi.n	800084a <__aeabi_fadd+0x2d2>
 8000772:	2f00      	cmp	r7, #0
 8000774:	d000      	beq.n	8000778 <__aeabi_fadd+0x200>
 8000776:	e765      	b.n	8000644 <__aeabi_fadd+0xcc>
 8000778:	2400      	movs	r4, #0
 800077a:	2000      	movs	r0, #0
 800077c:	2200      	movs	r2, #0
 800077e:	e77a      	b.n	8000676 <__aeabi_fadd+0xfe>
 8000780:	22fe      	movs	r2, #254	@ 0xfe
 8000782:	1c6b      	adds	r3, r5, #1
 8000784:	421a      	tst	r2, r3
 8000786:	d149      	bne.n	800081c <__aeabi_fadd+0x2a4>
 8000788:	2d00      	cmp	r5, #0
 800078a:	d000      	beq.n	800078e <__aeabi_fadd+0x216>
 800078c:	e09f      	b.n	80008ce <__aeabi_fadd+0x356>
 800078e:	2e00      	cmp	r6, #0
 8000790:	d100      	bne.n	8000794 <__aeabi_fadd+0x21c>
 8000792:	e0ba      	b.n	800090a <__aeabi_fadd+0x392>
 8000794:	2900      	cmp	r1, #0
 8000796:	d100      	bne.n	800079a <__aeabi_fadd+0x222>
 8000798:	e0cf      	b.n	800093a <__aeabi_fadd+0x3c2>
 800079a:	1872      	adds	r2, r6, r1
 800079c:	0153      	lsls	r3, r2, #5
 800079e:	d400      	bmi.n	80007a2 <__aeabi_fadd+0x22a>
 80007a0:	e0cd      	b.n	800093e <__aeabi_fadd+0x3c6>
 80007a2:	0192      	lsls	r2, r2, #6
 80007a4:	2001      	movs	r0, #1
 80007a6:	0a52      	lsrs	r2, r2, #9
 80007a8:	e765      	b.n	8000676 <__aeabi_fadd+0xfe>
 80007aa:	2aff      	cmp	r2, #255	@ 0xff
 80007ac:	d0d2      	beq.n	8000754 <__aeabi_fadd+0x1dc>
 80007ae:	2080      	movs	r0, #128	@ 0x80
 80007b0:	04c0      	lsls	r0, r0, #19
 80007b2:	4306      	orrs	r6, r0
 80007b4:	2001      	movs	r0, #1
 80007b6:	2b1b      	cmp	r3, #27
 80007b8:	dc08      	bgt.n	80007cc <__aeabi_fadd+0x254>
 80007ba:	0030      	movs	r0, r6
 80007bc:	2420      	movs	r4, #32
 80007be:	40d8      	lsrs	r0, r3
 80007c0:	1ae3      	subs	r3, r4, r3
 80007c2:	409e      	lsls	r6, r3
 80007c4:	0033      	movs	r3, r6
 80007c6:	1e5c      	subs	r4, r3, #1
 80007c8:	41a3      	sbcs	r3, r4
 80007ca:	4318      	orrs	r0, r3
 80007cc:	464c      	mov	r4, r9
 80007ce:	0015      	movs	r5, r2
 80007d0:	1a0e      	subs	r6, r1, r0
 80007d2:	e732      	b.n	800063a <__aeabi_fadd+0xc2>
 80007d4:	0008      	movs	r0, r1
 80007d6:	2220      	movs	r2, #32
 80007d8:	40d8      	lsrs	r0, r3
 80007da:	1ad3      	subs	r3, r2, r3
 80007dc:	4099      	lsls	r1, r3
 80007de:	000b      	movs	r3, r1
 80007e0:	1e5a      	subs	r2, r3, #1
 80007e2:	4193      	sbcs	r3, r2
 80007e4:	4303      	orrs	r3, r0
 80007e6:	18f6      	adds	r6, r6, r3
 80007e8:	0173      	lsls	r3, r6, #5
 80007ea:	d59b      	bpl.n	8000724 <__aeabi_fadd+0x1ac>
 80007ec:	3501      	adds	r5, #1
 80007ee:	2dff      	cmp	r5, #255	@ 0xff
 80007f0:	d100      	bne.n	80007f4 <__aeabi_fadd+0x27c>
 80007f2:	e73e      	b.n	8000672 <__aeabi_fadd+0xfa>
 80007f4:	2301      	movs	r3, #1
 80007f6:	494d      	ldr	r1, [pc, #308]	@ (800092c <__aeabi_fadd+0x3b4>)
 80007f8:	0872      	lsrs	r2, r6, #1
 80007fa:	4033      	ands	r3, r6
 80007fc:	400a      	ands	r2, r1
 80007fe:	431a      	orrs	r2, r3
 8000800:	0016      	movs	r6, r2
 8000802:	0753      	lsls	r3, r2, #29
 8000804:	d004      	beq.n	8000810 <__aeabi_fadd+0x298>
 8000806:	230f      	movs	r3, #15
 8000808:	4013      	ands	r3, r2
 800080a:	2b04      	cmp	r3, #4
 800080c:	d000      	beq.n	8000810 <__aeabi_fadd+0x298>
 800080e:	e72a      	b.n	8000666 <__aeabi_fadd+0xee>
 8000810:	0173      	lsls	r3, r6, #5
 8000812:	d500      	bpl.n	8000816 <__aeabi_fadd+0x29e>
 8000814:	e72a      	b.n	800066c <__aeabi_fadd+0xf4>
 8000816:	002b      	movs	r3, r5
 8000818:	08f7      	lsrs	r7, r6, #3
 800081a:	e6f7      	b.n	800060c <__aeabi_fadd+0x94>
 800081c:	2bff      	cmp	r3, #255	@ 0xff
 800081e:	d100      	bne.n	8000822 <__aeabi_fadd+0x2aa>
 8000820:	e727      	b.n	8000672 <__aeabi_fadd+0xfa>
 8000822:	1871      	adds	r1, r6, r1
 8000824:	0849      	lsrs	r1, r1, #1
 8000826:	074a      	lsls	r2, r1, #29
 8000828:	d02f      	beq.n	800088a <__aeabi_fadd+0x312>
 800082a:	220f      	movs	r2, #15
 800082c:	400a      	ands	r2, r1
 800082e:	2a04      	cmp	r2, #4
 8000830:	d02b      	beq.n	800088a <__aeabi_fadd+0x312>
 8000832:	1d0e      	adds	r6, r1, #4
 8000834:	e6e6      	b.n	8000604 <__aeabi_fadd+0x8c>
 8000836:	2aff      	cmp	r2, #255	@ 0xff
 8000838:	d08d      	beq.n	8000756 <__aeabi_fadd+0x1de>
 800083a:	2080      	movs	r0, #128	@ 0x80
 800083c:	04c0      	lsls	r0, r0, #19
 800083e:	4306      	orrs	r6, r0
 8000840:	2b1b      	cmp	r3, #27
 8000842:	dd24      	ble.n	800088e <__aeabi_fadd+0x316>
 8000844:	0013      	movs	r3, r2
 8000846:	1d4e      	adds	r6, r1, #5
 8000848:	e6dc      	b.n	8000604 <__aeabi_fadd+0x8c>
 800084a:	464c      	mov	r4, r9
 800084c:	1b8f      	subs	r7, r1, r6
 800084e:	e6f9      	b.n	8000644 <__aeabi_fadd+0xcc>
 8000850:	464c      	mov	r4, r9
 8000852:	000e      	movs	r6, r1
 8000854:	e6d6      	b.n	8000604 <__aeabi_fadd+0x8c>
 8000856:	2e00      	cmp	r6, #0
 8000858:	d149      	bne.n	80008ee <__aeabi_fadd+0x376>
 800085a:	2900      	cmp	r1, #0
 800085c:	d068      	beq.n	8000930 <__aeabi_fadd+0x3b8>
 800085e:	4667      	mov	r7, ip
 8000860:	464c      	mov	r4, r9
 8000862:	e77c      	b.n	800075e <__aeabi_fadd+0x1e6>
 8000864:	1870      	adds	r0, r6, r1
 8000866:	0143      	lsls	r3, r0, #5
 8000868:	d574      	bpl.n	8000954 <__aeabi_fadd+0x3dc>
 800086a:	4930      	ldr	r1, [pc, #192]	@ (800092c <__aeabi_fadd+0x3b4>)
 800086c:	0840      	lsrs	r0, r0, #1
 800086e:	4001      	ands	r1, r0
 8000870:	0743      	lsls	r3, r0, #29
 8000872:	d009      	beq.n	8000888 <__aeabi_fadd+0x310>
 8000874:	230f      	movs	r3, #15
 8000876:	4003      	ands	r3, r0
 8000878:	2b04      	cmp	r3, #4
 800087a:	d005      	beq.n	8000888 <__aeabi_fadd+0x310>
 800087c:	2302      	movs	r3, #2
 800087e:	1d0e      	adds	r6, r1, #4
 8000880:	e6c0      	b.n	8000604 <__aeabi_fadd+0x8c>
 8000882:	2301      	movs	r3, #1
 8000884:	08cf      	lsrs	r7, r1, #3
 8000886:	e6c1      	b.n	800060c <__aeabi_fadd+0x94>
 8000888:	2302      	movs	r3, #2
 800088a:	08cf      	lsrs	r7, r1, #3
 800088c:	e6be      	b.n	800060c <__aeabi_fadd+0x94>
 800088e:	2520      	movs	r5, #32
 8000890:	0030      	movs	r0, r6
 8000892:	40d8      	lsrs	r0, r3
 8000894:	1aeb      	subs	r3, r5, r3
 8000896:	409e      	lsls	r6, r3
 8000898:	0033      	movs	r3, r6
 800089a:	1e5d      	subs	r5, r3, #1
 800089c:	41ab      	sbcs	r3, r5
 800089e:	4303      	orrs	r3, r0
 80008a0:	0015      	movs	r5, r2
 80008a2:	185e      	adds	r6, r3, r1
 80008a4:	e7a0      	b.n	80007e8 <__aeabi_fadd+0x270>
 80008a6:	2900      	cmp	r1, #0
 80008a8:	d100      	bne.n	80008ac <__aeabi_fadd+0x334>
 80008aa:	e765      	b.n	8000778 <__aeabi_fadd+0x200>
 80008ac:	464c      	mov	r4, r9
 80008ae:	4667      	mov	r7, ip
 80008b0:	e6ac      	b.n	800060c <__aeabi_fadd+0x94>
 80008b2:	1b8f      	subs	r7, r1, r6
 80008b4:	017b      	lsls	r3, r7, #5
 80008b6:	d52e      	bpl.n	8000916 <__aeabi_fadd+0x39e>
 80008b8:	01bf      	lsls	r7, r7, #6
 80008ba:	09bf      	lsrs	r7, r7, #6
 80008bc:	0038      	movs	r0, r7
 80008be:	f002 fe45 	bl	800354c <__clzsi2>
 80008c2:	003b      	movs	r3, r7
 80008c4:	3805      	subs	r0, #5
 80008c6:	4083      	lsls	r3, r0
 80008c8:	464c      	mov	r4, r9
 80008ca:	3501      	adds	r5, #1
 80008cc:	e710      	b.n	80006f0 <__aeabi_fadd+0x178>
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x35c>
 80008d2:	e740      	b.n	8000756 <__aeabi_fadd+0x1de>
 80008d4:	2900      	cmp	r1, #0
 80008d6:	d100      	bne.n	80008da <__aeabi_fadd+0x362>
 80008d8:	e741      	b.n	800075e <__aeabi_fadd+0x1e6>
 80008da:	2380      	movs	r3, #128	@ 0x80
 80008dc:	03db      	lsls	r3, r3, #15
 80008de:	429f      	cmp	r7, r3
 80008e0:	d200      	bcs.n	80008e4 <__aeabi_fadd+0x36c>
 80008e2:	e73c      	b.n	800075e <__aeabi_fadd+0x1e6>
 80008e4:	459c      	cmp	ip, r3
 80008e6:	d300      	bcc.n	80008ea <__aeabi_fadd+0x372>
 80008e8:	e739      	b.n	800075e <__aeabi_fadd+0x1e6>
 80008ea:	4667      	mov	r7, ip
 80008ec:	e737      	b.n	800075e <__aeabi_fadd+0x1e6>
 80008ee:	2900      	cmp	r1, #0
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fadd+0x37c>
 80008f2:	e734      	b.n	800075e <__aeabi_fadd+0x1e6>
 80008f4:	2380      	movs	r3, #128	@ 0x80
 80008f6:	03db      	lsls	r3, r3, #15
 80008f8:	429f      	cmp	r7, r3
 80008fa:	d200      	bcs.n	80008fe <__aeabi_fadd+0x386>
 80008fc:	e72f      	b.n	800075e <__aeabi_fadd+0x1e6>
 80008fe:	459c      	cmp	ip, r3
 8000900:	d300      	bcc.n	8000904 <__aeabi_fadd+0x38c>
 8000902:	e72c      	b.n	800075e <__aeabi_fadd+0x1e6>
 8000904:	464c      	mov	r4, r9
 8000906:	4667      	mov	r7, ip
 8000908:	e729      	b.n	800075e <__aeabi_fadd+0x1e6>
 800090a:	2900      	cmp	r1, #0
 800090c:	d100      	bne.n	8000910 <__aeabi_fadd+0x398>
 800090e:	e734      	b.n	800077a <__aeabi_fadd+0x202>
 8000910:	2300      	movs	r3, #0
 8000912:	08cf      	lsrs	r7, r1, #3
 8000914:	e67a      	b.n	800060c <__aeabi_fadd+0x94>
 8000916:	464c      	mov	r4, r9
 8000918:	2301      	movs	r3, #1
 800091a:	08ff      	lsrs	r7, r7, #3
 800091c:	e676      	b.n	800060c <__aeabi_fadd+0x94>
 800091e:	2f00      	cmp	r7, #0
 8000920:	d100      	bne.n	8000924 <__aeabi_fadd+0x3ac>
 8000922:	e729      	b.n	8000778 <__aeabi_fadd+0x200>
 8000924:	08ff      	lsrs	r7, r7, #3
 8000926:	e671      	b.n	800060c <__aeabi_fadd+0x94>
 8000928:	fbffffff 	.word	0xfbffffff
 800092c:	7dffffff 	.word	0x7dffffff
 8000930:	2280      	movs	r2, #128	@ 0x80
 8000932:	2400      	movs	r4, #0
 8000934:	20ff      	movs	r0, #255	@ 0xff
 8000936:	03d2      	lsls	r2, r2, #15
 8000938:	e69d      	b.n	8000676 <__aeabi_fadd+0xfe>
 800093a:	2300      	movs	r3, #0
 800093c:	e666      	b.n	800060c <__aeabi_fadd+0x94>
 800093e:	2300      	movs	r3, #0
 8000940:	08d7      	lsrs	r7, r2, #3
 8000942:	e663      	b.n	800060c <__aeabi_fadd+0x94>
 8000944:	2001      	movs	r0, #1
 8000946:	0172      	lsls	r2, r6, #5
 8000948:	d500      	bpl.n	800094c <__aeabi_fadd+0x3d4>
 800094a:	e6e7      	b.n	800071c <__aeabi_fadd+0x1a4>
 800094c:	0031      	movs	r1, r6
 800094e:	2300      	movs	r3, #0
 8000950:	08cf      	lsrs	r7, r1, #3
 8000952:	e65b      	b.n	800060c <__aeabi_fadd+0x94>
 8000954:	2301      	movs	r3, #1
 8000956:	08c7      	lsrs	r7, r0, #3
 8000958:	e658      	b.n	800060c <__aeabi_fadd+0x94>
 800095a:	46c0      	nop			@ (mov r8, r8)

0800095c <__aeabi_fdiv>:
 800095c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800095e:	4646      	mov	r6, r8
 8000960:	464f      	mov	r7, r9
 8000962:	46d6      	mov	lr, sl
 8000964:	0245      	lsls	r5, r0, #9
 8000966:	b5c0      	push	{r6, r7, lr}
 8000968:	0fc3      	lsrs	r3, r0, #31
 800096a:	0047      	lsls	r7, r0, #1
 800096c:	4698      	mov	r8, r3
 800096e:	1c0e      	adds	r6, r1, #0
 8000970:	0a6d      	lsrs	r5, r5, #9
 8000972:	0e3f      	lsrs	r7, r7, #24
 8000974:	d05b      	beq.n	8000a2e <__aeabi_fdiv+0xd2>
 8000976:	2fff      	cmp	r7, #255	@ 0xff
 8000978:	d021      	beq.n	80009be <__aeabi_fdiv+0x62>
 800097a:	2380      	movs	r3, #128	@ 0x80
 800097c:	00ed      	lsls	r5, r5, #3
 800097e:	04db      	lsls	r3, r3, #19
 8000980:	431d      	orrs	r5, r3
 8000982:	2300      	movs	r3, #0
 8000984:	4699      	mov	r9, r3
 8000986:	469a      	mov	sl, r3
 8000988:	3f7f      	subs	r7, #127	@ 0x7f
 800098a:	0274      	lsls	r4, r6, #9
 800098c:	0073      	lsls	r3, r6, #1
 800098e:	0a64      	lsrs	r4, r4, #9
 8000990:	0e1b      	lsrs	r3, r3, #24
 8000992:	0ff6      	lsrs	r6, r6, #31
 8000994:	2b00      	cmp	r3, #0
 8000996:	d020      	beq.n	80009da <__aeabi_fdiv+0x7e>
 8000998:	2bff      	cmp	r3, #255	@ 0xff
 800099a:	d043      	beq.n	8000a24 <__aeabi_fdiv+0xc8>
 800099c:	2280      	movs	r2, #128	@ 0x80
 800099e:	2000      	movs	r0, #0
 80009a0:	00e4      	lsls	r4, r4, #3
 80009a2:	04d2      	lsls	r2, r2, #19
 80009a4:	4314      	orrs	r4, r2
 80009a6:	3b7f      	subs	r3, #127	@ 0x7f
 80009a8:	4642      	mov	r2, r8
 80009aa:	1aff      	subs	r7, r7, r3
 80009ac:	464b      	mov	r3, r9
 80009ae:	4072      	eors	r2, r6
 80009b0:	2b0f      	cmp	r3, #15
 80009b2:	d900      	bls.n	80009b6 <__aeabi_fdiv+0x5a>
 80009b4:	e09d      	b.n	8000af2 <__aeabi_fdiv+0x196>
 80009b6:	4971      	ldr	r1, [pc, #452]	@ (8000b7c <__aeabi_fdiv+0x220>)
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	58cb      	ldr	r3, [r1, r3]
 80009bc:	469f      	mov	pc, r3
 80009be:	2d00      	cmp	r5, #0
 80009c0:	d15a      	bne.n	8000a78 <__aeabi_fdiv+0x11c>
 80009c2:	2308      	movs	r3, #8
 80009c4:	4699      	mov	r9, r3
 80009c6:	3b06      	subs	r3, #6
 80009c8:	0274      	lsls	r4, r6, #9
 80009ca:	469a      	mov	sl, r3
 80009cc:	0073      	lsls	r3, r6, #1
 80009ce:	27ff      	movs	r7, #255	@ 0xff
 80009d0:	0a64      	lsrs	r4, r4, #9
 80009d2:	0e1b      	lsrs	r3, r3, #24
 80009d4:	0ff6      	lsrs	r6, r6, #31
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d1de      	bne.n	8000998 <__aeabi_fdiv+0x3c>
 80009da:	2c00      	cmp	r4, #0
 80009dc:	d13b      	bne.n	8000a56 <__aeabi_fdiv+0xfa>
 80009de:	2301      	movs	r3, #1
 80009e0:	4642      	mov	r2, r8
 80009e2:	4649      	mov	r1, r9
 80009e4:	4072      	eors	r2, r6
 80009e6:	4319      	orrs	r1, r3
 80009e8:	290e      	cmp	r1, #14
 80009ea:	d818      	bhi.n	8000a1e <__aeabi_fdiv+0xc2>
 80009ec:	4864      	ldr	r0, [pc, #400]	@ (8000b80 <__aeabi_fdiv+0x224>)
 80009ee:	0089      	lsls	r1, r1, #2
 80009f0:	5841      	ldr	r1, [r0, r1]
 80009f2:	468f      	mov	pc, r1
 80009f4:	4653      	mov	r3, sl
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d100      	bne.n	80009fc <__aeabi_fdiv+0xa0>
 80009fa:	e0b8      	b.n	8000b6e <__aeabi_fdiv+0x212>
 80009fc:	2b03      	cmp	r3, #3
 80009fe:	d06e      	beq.n	8000ade <__aeabi_fdiv+0x182>
 8000a00:	4642      	mov	r2, r8
 8000a02:	002c      	movs	r4, r5
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d140      	bne.n	8000a8a <__aeabi_fdiv+0x12e>
 8000a08:	2000      	movs	r0, #0
 8000a0a:	2400      	movs	r4, #0
 8000a0c:	05c0      	lsls	r0, r0, #23
 8000a0e:	4320      	orrs	r0, r4
 8000a10:	07d2      	lsls	r2, r2, #31
 8000a12:	4310      	orrs	r0, r2
 8000a14:	bce0      	pop	{r5, r6, r7}
 8000a16:	46ba      	mov	sl, r7
 8000a18:	46b1      	mov	r9, r6
 8000a1a:	46a8      	mov	r8, r5
 8000a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1e:	20ff      	movs	r0, #255	@ 0xff
 8000a20:	2400      	movs	r4, #0
 8000a22:	e7f3      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000a24:	2c00      	cmp	r4, #0
 8000a26:	d120      	bne.n	8000a6a <__aeabi_fdiv+0x10e>
 8000a28:	2302      	movs	r3, #2
 8000a2a:	3fff      	subs	r7, #255	@ 0xff
 8000a2c:	e7d8      	b.n	80009e0 <__aeabi_fdiv+0x84>
 8000a2e:	2d00      	cmp	r5, #0
 8000a30:	d105      	bne.n	8000a3e <__aeabi_fdiv+0xe2>
 8000a32:	2304      	movs	r3, #4
 8000a34:	4699      	mov	r9, r3
 8000a36:	3b03      	subs	r3, #3
 8000a38:	2700      	movs	r7, #0
 8000a3a:	469a      	mov	sl, r3
 8000a3c:	e7a5      	b.n	800098a <__aeabi_fdiv+0x2e>
 8000a3e:	0028      	movs	r0, r5
 8000a40:	f002 fd84 	bl	800354c <__clzsi2>
 8000a44:	2776      	movs	r7, #118	@ 0x76
 8000a46:	1f43      	subs	r3, r0, #5
 8000a48:	409d      	lsls	r5, r3
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	427f      	negs	r7, r7
 8000a4e:	4699      	mov	r9, r3
 8000a50:	469a      	mov	sl, r3
 8000a52:	1a3f      	subs	r7, r7, r0
 8000a54:	e799      	b.n	800098a <__aeabi_fdiv+0x2e>
 8000a56:	0020      	movs	r0, r4
 8000a58:	f002 fd78 	bl	800354c <__clzsi2>
 8000a5c:	1f43      	subs	r3, r0, #5
 8000a5e:	409c      	lsls	r4, r3
 8000a60:	2376      	movs	r3, #118	@ 0x76
 8000a62:	425b      	negs	r3, r3
 8000a64:	1a1b      	subs	r3, r3, r0
 8000a66:	2000      	movs	r0, #0
 8000a68:	e79e      	b.n	80009a8 <__aeabi_fdiv+0x4c>
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	464a      	mov	r2, r9
 8000a6e:	431a      	orrs	r2, r3
 8000a70:	4691      	mov	r9, r2
 8000a72:	2003      	movs	r0, #3
 8000a74:	33fc      	adds	r3, #252	@ 0xfc
 8000a76:	e797      	b.n	80009a8 <__aeabi_fdiv+0x4c>
 8000a78:	230c      	movs	r3, #12
 8000a7a:	4699      	mov	r9, r3
 8000a7c:	3b09      	subs	r3, #9
 8000a7e:	27ff      	movs	r7, #255	@ 0xff
 8000a80:	469a      	mov	sl, r3
 8000a82:	e782      	b.n	800098a <__aeabi_fdiv+0x2e>
 8000a84:	2803      	cmp	r0, #3
 8000a86:	d02c      	beq.n	8000ae2 <__aeabi_fdiv+0x186>
 8000a88:	0032      	movs	r2, r6
 8000a8a:	0038      	movs	r0, r7
 8000a8c:	307f      	adds	r0, #127	@ 0x7f
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	dd47      	ble.n	8000b22 <__aeabi_fdiv+0x1c6>
 8000a92:	0763      	lsls	r3, r4, #29
 8000a94:	d004      	beq.n	8000aa0 <__aeabi_fdiv+0x144>
 8000a96:	230f      	movs	r3, #15
 8000a98:	4023      	ands	r3, r4
 8000a9a:	2b04      	cmp	r3, #4
 8000a9c:	d000      	beq.n	8000aa0 <__aeabi_fdiv+0x144>
 8000a9e:	3404      	adds	r4, #4
 8000aa0:	0123      	lsls	r3, r4, #4
 8000aa2:	d503      	bpl.n	8000aac <__aeabi_fdiv+0x150>
 8000aa4:	0038      	movs	r0, r7
 8000aa6:	4b37      	ldr	r3, [pc, #220]	@ (8000b84 <__aeabi_fdiv+0x228>)
 8000aa8:	3080      	adds	r0, #128	@ 0x80
 8000aaa:	401c      	ands	r4, r3
 8000aac:	28fe      	cmp	r0, #254	@ 0xfe
 8000aae:	dcb6      	bgt.n	8000a1e <__aeabi_fdiv+0xc2>
 8000ab0:	01a4      	lsls	r4, r4, #6
 8000ab2:	0a64      	lsrs	r4, r4, #9
 8000ab4:	b2c0      	uxtb	r0, r0
 8000ab6:	e7a9      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000ab8:	2480      	movs	r4, #128	@ 0x80
 8000aba:	2200      	movs	r2, #0
 8000abc:	20ff      	movs	r0, #255	@ 0xff
 8000abe:	03e4      	lsls	r4, r4, #15
 8000ac0:	e7a4      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000ac2:	2380      	movs	r3, #128	@ 0x80
 8000ac4:	03db      	lsls	r3, r3, #15
 8000ac6:	421d      	tst	r5, r3
 8000ac8:	d001      	beq.n	8000ace <__aeabi_fdiv+0x172>
 8000aca:	421c      	tst	r4, r3
 8000acc:	d00b      	beq.n	8000ae6 <__aeabi_fdiv+0x18a>
 8000ace:	2480      	movs	r4, #128	@ 0x80
 8000ad0:	03e4      	lsls	r4, r4, #15
 8000ad2:	432c      	orrs	r4, r5
 8000ad4:	0264      	lsls	r4, r4, #9
 8000ad6:	4642      	mov	r2, r8
 8000ad8:	20ff      	movs	r0, #255	@ 0xff
 8000ada:	0a64      	lsrs	r4, r4, #9
 8000adc:	e796      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000ade:	4646      	mov	r6, r8
 8000ae0:	002c      	movs	r4, r5
 8000ae2:	2380      	movs	r3, #128	@ 0x80
 8000ae4:	03db      	lsls	r3, r3, #15
 8000ae6:	431c      	orrs	r4, r3
 8000ae8:	0264      	lsls	r4, r4, #9
 8000aea:	0032      	movs	r2, r6
 8000aec:	20ff      	movs	r0, #255	@ 0xff
 8000aee:	0a64      	lsrs	r4, r4, #9
 8000af0:	e78c      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000af2:	016d      	lsls	r5, r5, #5
 8000af4:	0160      	lsls	r0, r4, #5
 8000af6:	4285      	cmp	r5, r0
 8000af8:	d22d      	bcs.n	8000b56 <__aeabi_fdiv+0x1fa>
 8000afa:	231b      	movs	r3, #27
 8000afc:	2400      	movs	r4, #0
 8000afe:	3f01      	subs	r7, #1
 8000b00:	2601      	movs	r6, #1
 8000b02:	0029      	movs	r1, r5
 8000b04:	0064      	lsls	r4, r4, #1
 8000b06:	006d      	lsls	r5, r5, #1
 8000b08:	2900      	cmp	r1, #0
 8000b0a:	db01      	blt.n	8000b10 <__aeabi_fdiv+0x1b4>
 8000b0c:	4285      	cmp	r5, r0
 8000b0e:	d301      	bcc.n	8000b14 <__aeabi_fdiv+0x1b8>
 8000b10:	1a2d      	subs	r5, r5, r0
 8000b12:	4334      	orrs	r4, r6
 8000b14:	3b01      	subs	r3, #1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d1f3      	bne.n	8000b02 <__aeabi_fdiv+0x1a6>
 8000b1a:	1e6b      	subs	r3, r5, #1
 8000b1c:	419d      	sbcs	r5, r3
 8000b1e:	432c      	orrs	r4, r5
 8000b20:	e7b3      	b.n	8000a8a <__aeabi_fdiv+0x12e>
 8000b22:	2301      	movs	r3, #1
 8000b24:	1a1b      	subs	r3, r3, r0
 8000b26:	2b1b      	cmp	r3, #27
 8000b28:	dd00      	ble.n	8000b2c <__aeabi_fdiv+0x1d0>
 8000b2a:	e76d      	b.n	8000a08 <__aeabi_fdiv+0xac>
 8000b2c:	0021      	movs	r1, r4
 8000b2e:	379e      	adds	r7, #158	@ 0x9e
 8000b30:	40d9      	lsrs	r1, r3
 8000b32:	40bc      	lsls	r4, r7
 8000b34:	000b      	movs	r3, r1
 8000b36:	1e61      	subs	r1, r4, #1
 8000b38:	418c      	sbcs	r4, r1
 8000b3a:	4323      	orrs	r3, r4
 8000b3c:	0759      	lsls	r1, r3, #29
 8000b3e:	d004      	beq.n	8000b4a <__aeabi_fdiv+0x1ee>
 8000b40:	210f      	movs	r1, #15
 8000b42:	4019      	ands	r1, r3
 8000b44:	2904      	cmp	r1, #4
 8000b46:	d000      	beq.n	8000b4a <__aeabi_fdiv+0x1ee>
 8000b48:	3304      	adds	r3, #4
 8000b4a:	0159      	lsls	r1, r3, #5
 8000b4c:	d413      	bmi.n	8000b76 <__aeabi_fdiv+0x21a>
 8000b4e:	019b      	lsls	r3, r3, #6
 8000b50:	2000      	movs	r0, #0
 8000b52:	0a5c      	lsrs	r4, r3, #9
 8000b54:	e75a      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000b56:	231a      	movs	r3, #26
 8000b58:	2401      	movs	r4, #1
 8000b5a:	1a2d      	subs	r5, r5, r0
 8000b5c:	e7d0      	b.n	8000b00 <__aeabi_fdiv+0x1a4>
 8000b5e:	1e98      	subs	r0, r3, #2
 8000b60:	4243      	negs	r3, r0
 8000b62:	4158      	adcs	r0, r3
 8000b64:	4240      	negs	r0, r0
 8000b66:	0032      	movs	r2, r6
 8000b68:	2400      	movs	r4, #0
 8000b6a:	b2c0      	uxtb	r0, r0
 8000b6c:	e74e      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000b6e:	4642      	mov	r2, r8
 8000b70:	20ff      	movs	r0, #255	@ 0xff
 8000b72:	2400      	movs	r4, #0
 8000b74:	e74a      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000b76:	2001      	movs	r0, #1
 8000b78:	2400      	movs	r4, #0
 8000b7a:	e747      	b.n	8000a0c <__aeabi_fdiv+0xb0>
 8000b7c:	0800d868 	.word	0x0800d868
 8000b80:	0800d8a8 	.word	0x0800d8a8
 8000b84:	f7ffffff 	.word	0xf7ffffff

08000b88 <__eqsf2>:
 8000b88:	b570      	push	{r4, r5, r6, lr}
 8000b8a:	0042      	lsls	r2, r0, #1
 8000b8c:	024e      	lsls	r6, r1, #9
 8000b8e:	004c      	lsls	r4, r1, #1
 8000b90:	0245      	lsls	r5, r0, #9
 8000b92:	0a6d      	lsrs	r5, r5, #9
 8000b94:	0e12      	lsrs	r2, r2, #24
 8000b96:	0fc3      	lsrs	r3, r0, #31
 8000b98:	0a76      	lsrs	r6, r6, #9
 8000b9a:	0e24      	lsrs	r4, r4, #24
 8000b9c:	0fc9      	lsrs	r1, r1, #31
 8000b9e:	2aff      	cmp	r2, #255	@ 0xff
 8000ba0:	d010      	beq.n	8000bc4 <__eqsf2+0x3c>
 8000ba2:	2cff      	cmp	r4, #255	@ 0xff
 8000ba4:	d00c      	beq.n	8000bc0 <__eqsf2+0x38>
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	42a2      	cmp	r2, r4
 8000baa:	d10a      	bne.n	8000bc2 <__eqsf2+0x3a>
 8000bac:	42b5      	cmp	r5, r6
 8000bae:	d108      	bne.n	8000bc2 <__eqsf2+0x3a>
 8000bb0:	428b      	cmp	r3, r1
 8000bb2:	d00f      	beq.n	8000bd4 <__eqsf2+0x4c>
 8000bb4:	2a00      	cmp	r2, #0
 8000bb6:	d104      	bne.n	8000bc2 <__eqsf2+0x3a>
 8000bb8:	0028      	movs	r0, r5
 8000bba:	1e43      	subs	r3, r0, #1
 8000bbc:	4198      	sbcs	r0, r3
 8000bbe:	e000      	b.n	8000bc2 <__eqsf2+0x3a>
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	bd70      	pop	{r4, r5, r6, pc}
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	2cff      	cmp	r4, #255	@ 0xff
 8000bc8:	d1fb      	bne.n	8000bc2 <__eqsf2+0x3a>
 8000bca:	4335      	orrs	r5, r6
 8000bcc:	d1f9      	bne.n	8000bc2 <__eqsf2+0x3a>
 8000bce:	404b      	eors	r3, r1
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	e7f6      	b.n	8000bc2 <__eqsf2+0x3a>
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	e7f4      	b.n	8000bc2 <__eqsf2+0x3a>

08000bd8 <__gesf2>:
 8000bd8:	b530      	push	{r4, r5, lr}
 8000bda:	0042      	lsls	r2, r0, #1
 8000bdc:	0244      	lsls	r4, r0, #9
 8000bde:	024d      	lsls	r5, r1, #9
 8000be0:	0fc3      	lsrs	r3, r0, #31
 8000be2:	0048      	lsls	r0, r1, #1
 8000be4:	0a64      	lsrs	r4, r4, #9
 8000be6:	0e12      	lsrs	r2, r2, #24
 8000be8:	0a6d      	lsrs	r5, r5, #9
 8000bea:	0e00      	lsrs	r0, r0, #24
 8000bec:	0fc9      	lsrs	r1, r1, #31
 8000bee:	2aff      	cmp	r2, #255	@ 0xff
 8000bf0:	d018      	beq.n	8000c24 <__gesf2+0x4c>
 8000bf2:	28ff      	cmp	r0, #255	@ 0xff
 8000bf4:	d00a      	beq.n	8000c0c <__gesf2+0x34>
 8000bf6:	2a00      	cmp	r2, #0
 8000bf8:	d11e      	bne.n	8000c38 <__gesf2+0x60>
 8000bfa:	2800      	cmp	r0, #0
 8000bfc:	d10a      	bne.n	8000c14 <__gesf2+0x3c>
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d029      	beq.n	8000c56 <__gesf2+0x7e>
 8000c02:	2c00      	cmp	r4, #0
 8000c04:	d12d      	bne.n	8000c62 <__gesf2+0x8a>
 8000c06:	0048      	lsls	r0, r1, #1
 8000c08:	3801      	subs	r0, #1
 8000c0a:	bd30      	pop	{r4, r5, pc}
 8000c0c:	2d00      	cmp	r5, #0
 8000c0e:	d125      	bne.n	8000c5c <__gesf2+0x84>
 8000c10:	2a00      	cmp	r2, #0
 8000c12:	d101      	bne.n	8000c18 <__gesf2+0x40>
 8000c14:	2c00      	cmp	r4, #0
 8000c16:	d0f6      	beq.n	8000c06 <__gesf2+0x2e>
 8000c18:	428b      	cmp	r3, r1
 8000c1a:	d019      	beq.n	8000c50 <__gesf2+0x78>
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	425b      	negs	r3, r3
 8000c20:	4318      	orrs	r0, r3
 8000c22:	e7f2      	b.n	8000c0a <__gesf2+0x32>
 8000c24:	2c00      	cmp	r4, #0
 8000c26:	d119      	bne.n	8000c5c <__gesf2+0x84>
 8000c28:	28ff      	cmp	r0, #255	@ 0xff
 8000c2a:	d1f7      	bne.n	8000c1c <__gesf2+0x44>
 8000c2c:	2d00      	cmp	r5, #0
 8000c2e:	d115      	bne.n	8000c5c <__gesf2+0x84>
 8000c30:	2000      	movs	r0, #0
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d1f2      	bne.n	8000c1c <__gesf2+0x44>
 8000c36:	e7e8      	b.n	8000c0a <__gesf2+0x32>
 8000c38:	2800      	cmp	r0, #0
 8000c3a:	d0ef      	beq.n	8000c1c <__gesf2+0x44>
 8000c3c:	428b      	cmp	r3, r1
 8000c3e:	d1ed      	bne.n	8000c1c <__gesf2+0x44>
 8000c40:	4282      	cmp	r2, r0
 8000c42:	dceb      	bgt.n	8000c1c <__gesf2+0x44>
 8000c44:	db04      	blt.n	8000c50 <__gesf2+0x78>
 8000c46:	42ac      	cmp	r4, r5
 8000c48:	d8e8      	bhi.n	8000c1c <__gesf2+0x44>
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	42ac      	cmp	r4, r5
 8000c4e:	d2dc      	bcs.n	8000c0a <__gesf2+0x32>
 8000c50:	0058      	lsls	r0, r3, #1
 8000c52:	3801      	subs	r0, #1
 8000c54:	e7d9      	b.n	8000c0a <__gesf2+0x32>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d0d7      	beq.n	8000c0a <__gesf2+0x32>
 8000c5a:	e7df      	b.n	8000c1c <__gesf2+0x44>
 8000c5c:	2002      	movs	r0, #2
 8000c5e:	4240      	negs	r0, r0
 8000c60:	e7d3      	b.n	8000c0a <__gesf2+0x32>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d1da      	bne.n	8000c1c <__gesf2+0x44>
 8000c66:	e7ee      	b.n	8000c46 <__gesf2+0x6e>

08000c68 <__lesf2>:
 8000c68:	b530      	push	{r4, r5, lr}
 8000c6a:	0042      	lsls	r2, r0, #1
 8000c6c:	0244      	lsls	r4, r0, #9
 8000c6e:	024d      	lsls	r5, r1, #9
 8000c70:	0fc3      	lsrs	r3, r0, #31
 8000c72:	0048      	lsls	r0, r1, #1
 8000c74:	0a64      	lsrs	r4, r4, #9
 8000c76:	0e12      	lsrs	r2, r2, #24
 8000c78:	0a6d      	lsrs	r5, r5, #9
 8000c7a:	0e00      	lsrs	r0, r0, #24
 8000c7c:	0fc9      	lsrs	r1, r1, #31
 8000c7e:	2aff      	cmp	r2, #255	@ 0xff
 8000c80:	d017      	beq.n	8000cb2 <__lesf2+0x4a>
 8000c82:	28ff      	cmp	r0, #255	@ 0xff
 8000c84:	d00a      	beq.n	8000c9c <__lesf2+0x34>
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d11b      	bne.n	8000cc2 <__lesf2+0x5a>
 8000c8a:	2800      	cmp	r0, #0
 8000c8c:	d10a      	bne.n	8000ca4 <__lesf2+0x3c>
 8000c8e:	2d00      	cmp	r5, #0
 8000c90:	d01d      	beq.n	8000cce <__lesf2+0x66>
 8000c92:	2c00      	cmp	r4, #0
 8000c94:	d12d      	bne.n	8000cf2 <__lesf2+0x8a>
 8000c96:	0048      	lsls	r0, r1, #1
 8000c98:	3801      	subs	r0, #1
 8000c9a:	e011      	b.n	8000cc0 <__lesf2+0x58>
 8000c9c:	2d00      	cmp	r5, #0
 8000c9e:	d10e      	bne.n	8000cbe <__lesf2+0x56>
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	d101      	bne.n	8000ca8 <__lesf2+0x40>
 8000ca4:	2c00      	cmp	r4, #0
 8000ca6:	d0f6      	beq.n	8000c96 <__lesf2+0x2e>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d10c      	bne.n	8000cc6 <__lesf2+0x5e>
 8000cac:	0058      	lsls	r0, r3, #1
 8000cae:	3801      	subs	r0, #1
 8000cb0:	e006      	b.n	8000cc0 <__lesf2+0x58>
 8000cb2:	2c00      	cmp	r4, #0
 8000cb4:	d103      	bne.n	8000cbe <__lesf2+0x56>
 8000cb6:	28ff      	cmp	r0, #255	@ 0xff
 8000cb8:	d105      	bne.n	8000cc6 <__lesf2+0x5e>
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d015      	beq.n	8000cea <__lesf2+0x82>
 8000cbe:	2002      	movs	r0, #2
 8000cc0:	bd30      	pop	{r4, r5, pc}
 8000cc2:	2800      	cmp	r0, #0
 8000cc4:	d106      	bne.n	8000cd4 <__lesf2+0x6c>
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	425b      	negs	r3, r3
 8000cca:	4318      	orrs	r0, r3
 8000ccc:	e7f8      	b.n	8000cc0 <__lesf2+0x58>
 8000cce:	2c00      	cmp	r4, #0
 8000cd0:	d0f6      	beq.n	8000cc0 <__lesf2+0x58>
 8000cd2:	e7f8      	b.n	8000cc6 <__lesf2+0x5e>
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	d1f6      	bne.n	8000cc6 <__lesf2+0x5e>
 8000cd8:	4282      	cmp	r2, r0
 8000cda:	dcf4      	bgt.n	8000cc6 <__lesf2+0x5e>
 8000cdc:	dbe6      	blt.n	8000cac <__lesf2+0x44>
 8000cde:	42ac      	cmp	r4, r5
 8000ce0:	d8f1      	bhi.n	8000cc6 <__lesf2+0x5e>
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	42ac      	cmp	r4, r5
 8000ce6:	d2eb      	bcs.n	8000cc0 <__lesf2+0x58>
 8000ce8:	e7e0      	b.n	8000cac <__lesf2+0x44>
 8000cea:	2000      	movs	r0, #0
 8000cec:	428b      	cmp	r3, r1
 8000cee:	d1ea      	bne.n	8000cc6 <__lesf2+0x5e>
 8000cf0:	e7e6      	b.n	8000cc0 <__lesf2+0x58>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d1e7      	bne.n	8000cc6 <__lesf2+0x5e>
 8000cf6:	e7f2      	b.n	8000cde <__lesf2+0x76>

08000cf8 <__aeabi_fmul>:
 8000cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cfa:	464f      	mov	r7, r9
 8000cfc:	4646      	mov	r6, r8
 8000cfe:	46d6      	mov	lr, sl
 8000d00:	0044      	lsls	r4, r0, #1
 8000d02:	b5c0      	push	{r6, r7, lr}
 8000d04:	0246      	lsls	r6, r0, #9
 8000d06:	1c0f      	adds	r7, r1, #0
 8000d08:	0a76      	lsrs	r6, r6, #9
 8000d0a:	0e24      	lsrs	r4, r4, #24
 8000d0c:	0fc5      	lsrs	r5, r0, #31
 8000d0e:	2c00      	cmp	r4, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fmul+0x1c>
 8000d12:	e0da      	b.n	8000eca <__aeabi_fmul+0x1d2>
 8000d14:	2cff      	cmp	r4, #255	@ 0xff
 8000d16:	d074      	beq.n	8000e02 <__aeabi_fmul+0x10a>
 8000d18:	2380      	movs	r3, #128	@ 0x80
 8000d1a:	00f6      	lsls	r6, r6, #3
 8000d1c:	04db      	lsls	r3, r3, #19
 8000d1e:	431e      	orrs	r6, r3
 8000d20:	2300      	movs	r3, #0
 8000d22:	4699      	mov	r9, r3
 8000d24:	469a      	mov	sl, r3
 8000d26:	3c7f      	subs	r4, #127	@ 0x7f
 8000d28:	027b      	lsls	r3, r7, #9
 8000d2a:	0a5b      	lsrs	r3, r3, #9
 8000d2c:	4698      	mov	r8, r3
 8000d2e:	007b      	lsls	r3, r7, #1
 8000d30:	0e1b      	lsrs	r3, r3, #24
 8000d32:	0fff      	lsrs	r7, r7, #31
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d074      	beq.n	8000e22 <__aeabi_fmul+0x12a>
 8000d38:	2bff      	cmp	r3, #255	@ 0xff
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_fmul+0x46>
 8000d3c:	e08e      	b.n	8000e5c <__aeabi_fmul+0x164>
 8000d3e:	4642      	mov	r2, r8
 8000d40:	2180      	movs	r1, #128	@ 0x80
 8000d42:	00d2      	lsls	r2, r2, #3
 8000d44:	04c9      	lsls	r1, r1, #19
 8000d46:	4311      	orrs	r1, r2
 8000d48:	3b7f      	subs	r3, #127	@ 0x7f
 8000d4a:	002a      	movs	r2, r5
 8000d4c:	18e4      	adds	r4, r4, r3
 8000d4e:	464b      	mov	r3, r9
 8000d50:	407a      	eors	r2, r7
 8000d52:	4688      	mov	r8, r1
 8000d54:	b2d2      	uxtb	r2, r2
 8000d56:	2b0a      	cmp	r3, #10
 8000d58:	dc75      	bgt.n	8000e46 <__aeabi_fmul+0x14e>
 8000d5a:	464b      	mov	r3, r9
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	dd0f      	ble.n	8000d82 <__aeabi_fmul+0x8a>
 8000d62:	4649      	mov	r1, r9
 8000d64:	2301      	movs	r3, #1
 8000d66:	408b      	lsls	r3, r1
 8000d68:	21a6      	movs	r1, #166	@ 0xa6
 8000d6a:	00c9      	lsls	r1, r1, #3
 8000d6c:	420b      	tst	r3, r1
 8000d6e:	d169      	bne.n	8000e44 <__aeabi_fmul+0x14c>
 8000d70:	2190      	movs	r1, #144	@ 0x90
 8000d72:	0089      	lsls	r1, r1, #2
 8000d74:	420b      	tst	r3, r1
 8000d76:	d000      	beq.n	8000d7a <__aeabi_fmul+0x82>
 8000d78:	e100      	b.n	8000f7c <__aeabi_fmul+0x284>
 8000d7a:	2188      	movs	r1, #136	@ 0x88
 8000d7c:	4219      	tst	r1, r3
 8000d7e:	d000      	beq.n	8000d82 <__aeabi_fmul+0x8a>
 8000d80:	e0f5      	b.n	8000f6e <__aeabi_fmul+0x276>
 8000d82:	4641      	mov	r1, r8
 8000d84:	0409      	lsls	r1, r1, #16
 8000d86:	0c09      	lsrs	r1, r1, #16
 8000d88:	4643      	mov	r3, r8
 8000d8a:	0008      	movs	r0, r1
 8000d8c:	0c35      	lsrs	r5, r6, #16
 8000d8e:	0436      	lsls	r6, r6, #16
 8000d90:	0c1b      	lsrs	r3, r3, #16
 8000d92:	0c36      	lsrs	r6, r6, #16
 8000d94:	4370      	muls	r0, r6
 8000d96:	4369      	muls	r1, r5
 8000d98:	435e      	muls	r6, r3
 8000d9a:	435d      	muls	r5, r3
 8000d9c:	1876      	adds	r6, r6, r1
 8000d9e:	0c03      	lsrs	r3, r0, #16
 8000da0:	199b      	adds	r3, r3, r6
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d903      	bls.n	8000dae <__aeabi_fmul+0xb6>
 8000da6:	2180      	movs	r1, #128	@ 0x80
 8000da8:	0249      	lsls	r1, r1, #9
 8000daa:	468c      	mov	ip, r1
 8000dac:	4465      	add	r5, ip
 8000dae:	0400      	lsls	r0, r0, #16
 8000db0:	0419      	lsls	r1, r3, #16
 8000db2:	0c00      	lsrs	r0, r0, #16
 8000db4:	1809      	adds	r1, r1, r0
 8000db6:	018e      	lsls	r6, r1, #6
 8000db8:	1e70      	subs	r0, r6, #1
 8000dba:	4186      	sbcs	r6, r0
 8000dbc:	0c1b      	lsrs	r3, r3, #16
 8000dbe:	0e89      	lsrs	r1, r1, #26
 8000dc0:	195b      	adds	r3, r3, r5
 8000dc2:	430e      	orrs	r6, r1
 8000dc4:	019b      	lsls	r3, r3, #6
 8000dc6:	431e      	orrs	r6, r3
 8000dc8:	011b      	lsls	r3, r3, #4
 8000dca:	d46c      	bmi.n	8000ea6 <__aeabi_fmul+0x1ae>
 8000dcc:	0023      	movs	r3, r4
 8000dce:	337f      	adds	r3, #127	@ 0x7f
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	dc00      	bgt.n	8000dd6 <__aeabi_fmul+0xde>
 8000dd4:	e0b1      	b.n	8000f3a <__aeabi_fmul+0x242>
 8000dd6:	0015      	movs	r5, r2
 8000dd8:	0771      	lsls	r1, r6, #29
 8000dda:	d00b      	beq.n	8000df4 <__aeabi_fmul+0xfc>
 8000ddc:	200f      	movs	r0, #15
 8000dde:	0021      	movs	r1, r4
 8000de0:	4030      	ands	r0, r6
 8000de2:	2804      	cmp	r0, #4
 8000de4:	d006      	beq.n	8000df4 <__aeabi_fmul+0xfc>
 8000de6:	3604      	adds	r6, #4
 8000de8:	0132      	lsls	r2, r6, #4
 8000dea:	d503      	bpl.n	8000df4 <__aeabi_fmul+0xfc>
 8000dec:	4b6e      	ldr	r3, [pc, #440]	@ (8000fa8 <__aeabi_fmul+0x2b0>)
 8000dee:	401e      	ands	r6, r3
 8000df0:	000b      	movs	r3, r1
 8000df2:	3380      	adds	r3, #128	@ 0x80
 8000df4:	2bfe      	cmp	r3, #254	@ 0xfe
 8000df6:	dd00      	ble.n	8000dfa <__aeabi_fmul+0x102>
 8000df8:	e0bd      	b.n	8000f76 <__aeabi_fmul+0x27e>
 8000dfa:	01b2      	lsls	r2, r6, #6
 8000dfc:	0a52      	lsrs	r2, r2, #9
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	e048      	b.n	8000e94 <__aeabi_fmul+0x19c>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	d000      	beq.n	8000e08 <__aeabi_fmul+0x110>
 8000e06:	e092      	b.n	8000f2e <__aeabi_fmul+0x236>
 8000e08:	2308      	movs	r3, #8
 8000e0a:	4699      	mov	r9, r3
 8000e0c:	3b06      	subs	r3, #6
 8000e0e:	469a      	mov	sl, r3
 8000e10:	027b      	lsls	r3, r7, #9
 8000e12:	0a5b      	lsrs	r3, r3, #9
 8000e14:	4698      	mov	r8, r3
 8000e16:	007b      	lsls	r3, r7, #1
 8000e18:	24ff      	movs	r4, #255	@ 0xff
 8000e1a:	0e1b      	lsrs	r3, r3, #24
 8000e1c:	0fff      	lsrs	r7, r7, #31
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d18a      	bne.n	8000d38 <__aeabi_fmul+0x40>
 8000e22:	4642      	mov	r2, r8
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	d164      	bne.n	8000ef2 <__aeabi_fmul+0x1fa>
 8000e28:	4649      	mov	r1, r9
 8000e2a:	3201      	adds	r2, #1
 8000e2c:	4311      	orrs	r1, r2
 8000e2e:	4689      	mov	r9, r1
 8000e30:	290a      	cmp	r1, #10
 8000e32:	dc08      	bgt.n	8000e46 <__aeabi_fmul+0x14e>
 8000e34:	407d      	eors	r5, r7
 8000e36:	2001      	movs	r0, #1
 8000e38:	b2ea      	uxtb	r2, r5
 8000e3a:	2902      	cmp	r1, #2
 8000e3c:	dc91      	bgt.n	8000d62 <__aeabi_fmul+0x6a>
 8000e3e:	0015      	movs	r5, r2
 8000e40:	2200      	movs	r2, #0
 8000e42:	e027      	b.n	8000e94 <__aeabi_fmul+0x19c>
 8000e44:	0015      	movs	r5, r2
 8000e46:	4653      	mov	r3, sl
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_fmul+0x156>
 8000e4c:	e093      	b.n	8000f76 <__aeabi_fmul+0x27e>
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	d01a      	beq.n	8000e88 <__aeabi_fmul+0x190>
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d12c      	bne.n	8000eb0 <__aeabi_fmul+0x1b8>
 8000e56:	2300      	movs	r3, #0
 8000e58:	2200      	movs	r2, #0
 8000e5a:	e01b      	b.n	8000e94 <__aeabi_fmul+0x19c>
 8000e5c:	4643      	mov	r3, r8
 8000e5e:	34ff      	adds	r4, #255	@ 0xff
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d055      	beq.n	8000f10 <__aeabi_fmul+0x218>
 8000e64:	2103      	movs	r1, #3
 8000e66:	464b      	mov	r3, r9
 8000e68:	430b      	orrs	r3, r1
 8000e6a:	0019      	movs	r1, r3
 8000e6c:	2b0a      	cmp	r3, #10
 8000e6e:	dc00      	bgt.n	8000e72 <__aeabi_fmul+0x17a>
 8000e70:	e092      	b.n	8000f98 <__aeabi_fmul+0x2a0>
 8000e72:	2b0f      	cmp	r3, #15
 8000e74:	d000      	beq.n	8000e78 <__aeabi_fmul+0x180>
 8000e76:	e08c      	b.n	8000f92 <__aeabi_fmul+0x29a>
 8000e78:	2280      	movs	r2, #128	@ 0x80
 8000e7a:	03d2      	lsls	r2, r2, #15
 8000e7c:	4216      	tst	r6, r2
 8000e7e:	d003      	beq.n	8000e88 <__aeabi_fmul+0x190>
 8000e80:	4643      	mov	r3, r8
 8000e82:	4213      	tst	r3, r2
 8000e84:	d100      	bne.n	8000e88 <__aeabi_fmul+0x190>
 8000e86:	e07d      	b.n	8000f84 <__aeabi_fmul+0x28c>
 8000e88:	2280      	movs	r2, #128	@ 0x80
 8000e8a:	03d2      	lsls	r2, r2, #15
 8000e8c:	4332      	orrs	r2, r6
 8000e8e:	0252      	lsls	r2, r2, #9
 8000e90:	0a52      	lsrs	r2, r2, #9
 8000e92:	23ff      	movs	r3, #255	@ 0xff
 8000e94:	05d8      	lsls	r0, r3, #23
 8000e96:	07ed      	lsls	r5, r5, #31
 8000e98:	4310      	orrs	r0, r2
 8000e9a:	4328      	orrs	r0, r5
 8000e9c:	bce0      	pop	{r5, r6, r7}
 8000e9e:	46ba      	mov	sl, r7
 8000ea0:	46b1      	mov	r9, r6
 8000ea2:	46a8      	mov	r8, r5
 8000ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	0015      	movs	r5, r2
 8000eaa:	0871      	lsrs	r1, r6, #1
 8000eac:	401e      	ands	r6, r3
 8000eae:	430e      	orrs	r6, r1
 8000eb0:	0023      	movs	r3, r4
 8000eb2:	3380      	adds	r3, #128	@ 0x80
 8000eb4:	1c61      	adds	r1, r4, #1
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	dd41      	ble.n	8000f3e <__aeabi_fmul+0x246>
 8000eba:	0772      	lsls	r2, r6, #29
 8000ebc:	d094      	beq.n	8000de8 <__aeabi_fmul+0xf0>
 8000ebe:	220f      	movs	r2, #15
 8000ec0:	4032      	ands	r2, r6
 8000ec2:	2a04      	cmp	r2, #4
 8000ec4:	d000      	beq.n	8000ec8 <__aeabi_fmul+0x1d0>
 8000ec6:	e78e      	b.n	8000de6 <__aeabi_fmul+0xee>
 8000ec8:	e78e      	b.n	8000de8 <__aeabi_fmul+0xf0>
 8000eca:	2e00      	cmp	r6, #0
 8000ecc:	d105      	bne.n	8000eda <__aeabi_fmul+0x1e2>
 8000ece:	2304      	movs	r3, #4
 8000ed0:	4699      	mov	r9, r3
 8000ed2:	3b03      	subs	r3, #3
 8000ed4:	2400      	movs	r4, #0
 8000ed6:	469a      	mov	sl, r3
 8000ed8:	e726      	b.n	8000d28 <__aeabi_fmul+0x30>
 8000eda:	0030      	movs	r0, r6
 8000edc:	f002 fb36 	bl	800354c <__clzsi2>
 8000ee0:	2476      	movs	r4, #118	@ 0x76
 8000ee2:	1f43      	subs	r3, r0, #5
 8000ee4:	409e      	lsls	r6, r3
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	4264      	negs	r4, r4
 8000eea:	4699      	mov	r9, r3
 8000eec:	469a      	mov	sl, r3
 8000eee:	1a24      	subs	r4, r4, r0
 8000ef0:	e71a      	b.n	8000d28 <__aeabi_fmul+0x30>
 8000ef2:	4640      	mov	r0, r8
 8000ef4:	f002 fb2a 	bl	800354c <__clzsi2>
 8000ef8:	464b      	mov	r3, r9
 8000efa:	1a24      	subs	r4, r4, r0
 8000efc:	3c76      	subs	r4, #118	@ 0x76
 8000efe:	2b0a      	cmp	r3, #10
 8000f00:	dca1      	bgt.n	8000e46 <__aeabi_fmul+0x14e>
 8000f02:	4643      	mov	r3, r8
 8000f04:	3805      	subs	r0, #5
 8000f06:	4083      	lsls	r3, r0
 8000f08:	407d      	eors	r5, r7
 8000f0a:	4698      	mov	r8, r3
 8000f0c:	b2ea      	uxtb	r2, r5
 8000f0e:	e724      	b.n	8000d5a <__aeabi_fmul+0x62>
 8000f10:	464a      	mov	r2, r9
 8000f12:	3302      	adds	r3, #2
 8000f14:	4313      	orrs	r3, r2
 8000f16:	002a      	movs	r2, r5
 8000f18:	407a      	eors	r2, r7
 8000f1a:	b2d2      	uxtb	r2, r2
 8000f1c:	2b0a      	cmp	r3, #10
 8000f1e:	dc92      	bgt.n	8000e46 <__aeabi_fmul+0x14e>
 8000f20:	4649      	mov	r1, r9
 8000f22:	0015      	movs	r5, r2
 8000f24:	2900      	cmp	r1, #0
 8000f26:	d026      	beq.n	8000f76 <__aeabi_fmul+0x27e>
 8000f28:	4699      	mov	r9, r3
 8000f2a:	2002      	movs	r0, #2
 8000f2c:	e719      	b.n	8000d62 <__aeabi_fmul+0x6a>
 8000f2e:	230c      	movs	r3, #12
 8000f30:	4699      	mov	r9, r3
 8000f32:	3b09      	subs	r3, #9
 8000f34:	24ff      	movs	r4, #255	@ 0xff
 8000f36:	469a      	mov	sl, r3
 8000f38:	e6f6      	b.n	8000d28 <__aeabi_fmul+0x30>
 8000f3a:	0015      	movs	r5, r2
 8000f3c:	0021      	movs	r1, r4
 8000f3e:	2201      	movs	r2, #1
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b1b      	cmp	r3, #27
 8000f44:	dd00      	ble.n	8000f48 <__aeabi_fmul+0x250>
 8000f46:	e786      	b.n	8000e56 <__aeabi_fmul+0x15e>
 8000f48:	319e      	adds	r1, #158	@ 0x9e
 8000f4a:	0032      	movs	r2, r6
 8000f4c:	408e      	lsls	r6, r1
 8000f4e:	40da      	lsrs	r2, r3
 8000f50:	1e73      	subs	r3, r6, #1
 8000f52:	419e      	sbcs	r6, r3
 8000f54:	4332      	orrs	r2, r6
 8000f56:	0753      	lsls	r3, r2, #29
 8000f58:	d004      	beq.n	8000f64 <__aeabi_fmul+0x26c>
 8000f5a:	230f      	movs	r3, #15
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	2b04      	cmp	r3, #4
 8000f60:	d000      	beq.n	8000f64 <__aeabi_fmul+0x26c>
 8000f62:	3204      	adds	r2, #4
 8000f64:	0153      	lsls	r3, r2, #5
 8000f66:	d510      	bpl.n	8000f8a <__aeabi_fmul+0x292>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	e792      	b.n	8000e94 <__aeabi_fmul+0x19c>
 8000f6e:	003d      	movs	r5, r7
 8000f70:	4646      	mov	r6, r8
 8000f72:	4682      	mov	sl, r0
 8000f74:	e767      	b.n	8000e46 <__aeabi_fmul+0x14e>
 8000f76:	23ff      	movs	r3, #255	@ 0xff
 8000f78:	2200      	movs	r2, #0
 8000f7a:	e78b      	b.n	8000e94 <__aeabi_fmul+0x19c>
 8000f7c:	2280      	movs	r2, #128	@ 0x80
 8000f7e:	2500      	movs	r5, #0
 8000f80:	03d2      	lsls	r2, r2, #15
 8000f82:	e786      	b.n	8000e92 <__aeabi_fmul+0x19a>
 8000f84:	003d      	movs	r5, r7
 8000f86:	431a      	orrs	r2, r3
 8000f88:	e783      	b.n	8000e92 <__aeabi_fmul+0x19a>
 8000f8a:	0192      	lsls	r2, r2, #6
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	0a52      	lsrs	r2, r2, #9
 8000f90:	e780      	b.n	8000e94 <__aeabi_fmul+0x19c>
 8000f92:	003d      	movs	r5, r7
 8000f94:	4646      	mov	r6, r8
 8000f96:	e777      	b.n	8000e88 <__aeabi_fmul+0x190>
 8000f98:	002a      	movs	r2, r5
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	407a      	eors	r2, r7
 8000f9e:	408b      	lsls	r3, r1
 8000fa0:	2003      	movs	r0, #3
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	e6e9      	b.n	8000d7a <__aeabi_fmul+0x82>
 8000fa6:	46c0      	nop			@ (mov r8, r8)
 8000fa8:	f7ffffff 	.word	0xf7ffffff

08000fac <__aeabi_fsub>:
 8000fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fae:	4647      	mov	r7, r8
 8000fb0:	46ce      	mov	lr, r9
 8000fb2:	0243      	lsls	r3, r0, #9
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	0a5f      	lsrs	r7, r3, #9
 8000fb8:	099b      	lsrs	r3, r3, #6
 8000fba:	0045      	lsls	r5, r0, #1
 8000fbc:	004a      	lsls	r2, r1, #1
 8000fbe:	469c      	mov	ip, r3
 8000fc0:	024b      	lsls	r3, r1, #9
 8000fc2:	0fc4      	lsrs	r4, r0, #31
 8000fc4:	0fce      	lsrs	r6, r1, #31
 8000fc6:	0e2d      	lsrs	r5, r5, #24
 8000fc8:	0a58      	lsrs	r0, r3, #9
 8000fca:	0e12      	lsrs	r2, r2, #24
 8000fcc:	0999      	lsrs	r1, r3, #6
 8000fce:	2aff      	cmp	r2, #255	@ 0xff
 8000fd0:	d06b      	beq.n	80010aa <__aeabi_fsub+0xfe>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	405e      	eors	r6, r3
 8000fd6:	1aab      	subs	r3, r5, r2
 8000fd8:	42b4      	cmp	r4, r6
 8000fda:	d04b      	beq.n	8001074 <__aeabi_fsub+0xc8>
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	dc00      	bgt.n	8000fe2 <__aeabi_fsub+0x36>
 8000fe0:	e0ff      	b.n	80011e2 <__aeabi_fsub+0x236>
 8000fe2:	2a00      	cmp	r2, #0
 8000fe4:	d100      	bne.n	8000fe8 <__aeabi_fsub+0x3c>
 8000fe6:	e088      	b.n	80010fa <__aeabi_fsub+0x14e>
 8000fe8:	2dff      	cmp	r5, #255	@ 0xff
 8000fea:	d100      	bne.n	8000fee <__aeabi_fsub+0x42>
 8000fec:	e0ef      	b.n	80011ce <__aeabi_fsub+0x222>
 8000fee:	2280      	movs	r2, #128	@ 0x80
 8000ff0:	04d2      	lsls	r2, r2, #19
 8000ff2:	4311      	orrs	r1, r2
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	2b1b      	cmp	r3, #27
 8000ff8:	dc08      	bgt.n	800100c <__aeabi_fsub+0x60>
 8000ffa:	0008      	movs	r0, r1
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	40d8      	lsrs	r0, r3
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	4099      	lsls	r1, r3
 8001004:	000b      	movs	r3, r1
 8001006:	1e5a      	subs	r2, r3, #1
 8001008:	4193      	sbcs	r3, r2
 800100a:	4318      	orrs	r0, r3
 800100c:	4663      	mov	r3, ip
 800100e:	1a1b      	subs	r3, r3, r0
 8001010:	469c      	mov	ip, r3
 8001012:	4663      	mov	r3, ip
 8001014:	015b      	lsls	r3, r3, #5
 8001016:	d400      	bmi.n	800101a <__aeabi_fsub+0x6e>
 8001018:	e0cd      	b.n	80011b6 <__aeabi_fsub+0x20a>
 800101a:	4663      	mov	r3, ip
 800101c:	019f      	lsls	r7, r3, #6
 800101e:	09bf      	lsrs	r7, r7, #6
 8001020:	0038      	movs	r0, r7
 8001022:	f002 fa93 	bl	800354c <__clzsi2>
 8001026:	003b      	movs	r3, r7
 8001028:	3805      	subs	r0, #5
 800102a:	4083      	lsls	r3, r0
 800102c:	4285      	cmp	r5, r0
 800102e:	dc00      	bgt.n	8001032 <__aeabi_fsub+0x86>
 8001030:	e0a2      	b.n	8001178 <__aeabi_fsub+0x1cc>
 8001032:	4ab7      	ldr	r2, [pc, #732]	@ (8001310 <__aeabi_fsub+0x364>)
 8001034:	1a2d      	subs	r5, r5, r0
 8001036:	401a      	ands	r2, r3
 8001038:	4694      	mov	ip, r2
 800103a:	075a      	lsls	r2, r3, #29
 800103c:	d100      	bne.n	8001040 <__aeabi_fsub+0x94>
 800103e:	e0c3      	b.n	80011c8 <__aeabi_fsub+0x21c>
 8001040:	220f      	movs	r2, #15
 8001042:	4013      	ands	r3, r2
 8001044:	2b04      	cmp	r3, #4
 8001046:	d100      	bne.n	800104a <__aeabi_fsub+0x9e>
 8001048:	e0be      	b.n	80011c8 <__aeabi_fsub+0x21c>
 800104a:	2304      	movs	r3, #4
 800104c:	4698      	mov	r8, r3
 800104e:	44c4      	add	ip, r8
 8001050:	4663      	mov	r3, ip
 8001052:	015b      	lsls	r3, r3, #5
 8001054:	d400      	bmi.n	8001058 <__aeabi_fsub+0xac>
 8001056:	e0b7      	b.n	80011c8 <__aeabi_fsub+0x21c>
 8001058:	1c68      	adds	r0, r5, #1
 800105a:	2dfe      	cmp	r5, #254	@ 0xfe
 800105c:	d000      	beq.n	8001060 <__aeabi_fsub+0xb4>
 800105e:	e0a5      	b.n	80011ac <__aeabi_fsub+0x200>
 8001060:	20ff      	movs	r0, #255	@ 0xff
 8001062:	2200      	movs	r2, #0
 8001064:	05c0      	lsls	r0, r0, #23
 8001066:	4310      	orrs	r0, r2
 8001068:	07e4      	lsls	r4, r4, #31
 800106a:	4320      	orrs	r0, r4
 800106c:	bcc0      	pop	{r6, r7}
 800106e:	46b9      	mov	r9, r7
 8001070:	46b0      	mov	r8, r6
 8001072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001074:	2b00      	cmp	r3, #0
 8001076:	dc00      	bgt.n	800107a <__aeabi_fsub+0xce>
 8001078:	e1eb      	b.n	8001452 <__aeabi_fsub+0x4a6>
 800107a:	2a00      	cmp	r2, #0
 800107c:	d046      	beq.n	800110c <__aeabi_fsub+0x160>
 800107e:	2dff      	cmp	r5, #255	@ 0xff
 8001080:	d100      	bne.n	8001084 <__aeabi_fsub+0xd8>
 8001082:	e0a4      	b.n	80011ce <__aeabi_fsub+0x222>
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	04d2      	lsls	r2, r2, #19
 8001088:	4311      	orrs	r1, r2
 800108a:	2b1b      	cmp	r3, #27
 800108c:	dc00      	bgt.n	8001090 <__aeabi_fsub+0xe4>
 800108e:	e0fb      	b.n	8001288 <__aeabi_fsub+0x2dc>
 8001090:	2305      	movs	r3, #5
 8001092:	4698      	mov	r8, r3
 8001094:	002b      	movs	r3, r5
 8001096:	44c4      	add	ip, r8
 8001098:	4662      	mov	r2, ip
 800109a:	08d7      	lsrs	r7, r2, #3
 800109c:	2bff      	cmp	r3, #255	@ 0xff
 800109e:	d100      	bne.n	80010a2 <__aeabi_fsub+0xf6>
 80010a0:	e095      	b.n	80011ce <__aeabi_fsub+0x222>
 80010a2:	027a      	lsls	r2, r7, #9
 80010a4:	0a52      	lsrs	r2, r2, #9
 80010a6:	b2d8      	uxtb	r0, r3
 80010a8:	e7dc      	b.n	8001064 <__aeabi_fsub+0xb8>
 80010aa:	002b      	movs	r3, r5
 80010ac:	3bff      	subs	r3, #255	@ 0xff
 80010ae:	4699      	mov	r9, r3
 80010b0:	2900      	cmp	r1, #0
 80010b2:	d118      	bne.n	80010e6 <__aeabi_fsub+0x13a>
 80010b4:	2301      	movs	r3, #1
 80010b6:	405e      	eors	r6, r3
 80010b8:	42b4      	cmp	r4, r6
 80010ba:	d100      	bne.n	80010be <__aeabi_fsub+0x112>
 80010bc:	e0ca      	b.n	8001254 <__aeabi_fsub+0x2a8>
 80010be:	464b      	mov	r3, r9
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d02d      	beq.n	8001120 <__aeabi_fsub+0x174>
 80010c4:	2d00      	cmp	r5, #0
 80010c6:	d000      	beq.n	80010ca <__aeabi_fsub+0x11e>
 80010c8:	e13c      	b.n	8001344 <__aeabi_fsub+0x398>
 80010ca:	23ff      	movs	r3, #255	@ 0xff
 80010cc:	4664      	mov	r4, ip
 80010ce:	2c00      	cmp	r4, #0
 80010d0:	d100      	bne.n	80010d4 <__aeabi_fsub+0x128>
 80010d2:	e15f      	b.n	8001394 <__aeabi_fsub+0x3e8>
 80010d4:	1e5d      	subs	r5, r3, #1
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d100      	bne.n	80010dc <__aeabi_fsub+0x130>
 80010da:	e174      	b.n	80013c6 <__aeabi_fsub+0x41a>
 80010dc:	0034      	movs	r4, r6
 80010de:	2bff      	cmp	r3, #255	@ 0xff
 80010e0:	d074      	beq.n	80011cc <__aeabi_fsub+0x220>
 80010e2:	002b      	movs	r3, r5
 80010e4:	e103      	b.n	80012ee <__aeabi_fsub+0x342>
 80010e6:	42b4      	cmp	r4, r6
 80010e8:	d100      	bne.n	80010ec <__aeabi_fsub+0x140>
 80010ea:	e09c      	b.n	8001226 <__aeabi_fsub+0x27a>
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d017      	beq.n	8001120 <__aeabi_fsub+0x174>
 80010f0:	2d00      	cmp	r5, #0
 80010f2:	d0ea      	beq.n	80010ca <__aeabi_fsub+0x11e>
 80010f4:	0007      	movs	r7, r0
 80010f6:	0034      	movs	r4, r6
 80010f8:	e06c      	b.n	80011d4 <__aeabi_fsub+0x228>
 80010fa:	2900      	cmp	r1, #0
 80010fc:	d0cc      	beq.n	8001098 <__aeabi_fsub+0xec>
 80010fe:	1e5a      	subs	r2, r3, #1
 8001100:	2b01      	cmp	r3, #1
 8001102:	d02b      	beq.n	800115c <__aeabi_fsub+0x1b0>
 8001104:	2bff      	cmp	r3, #255	@ 0xff
 8001106:	d062      	beq.n	80011ce <__aeabi_fsub+0x222>
 8001108:	0013      	movs	r3, r2
 800110a:	e773      	b.n	8000ff4 <__aeabi_fsub+0x48>
 800110c:	2900      	cmp	r1, #0
 800110e:	d0c3      	beq.n	8001098 <__aeabi_fsub+0xec>
 8001110:	1e5a      	subs	r2, r3, #1
 8001112:	2b01      	cmp	r3, #1
 8001114:	d100      	bne.n	8001118 <__aeabi_fsub+0x16c>
 8001116:	e11e      	b.n	8001356 <__aeabi_fsub+0x3aa>
 8001118:	2bff      	cmp	r3, #255	@ 0xff
 800111a:	d058      	beq.n	80011ce <__aeabi_fsub+0x222>
 800111c:	0013      	movs	r3, r2
 800111e:	e7b4      	b.n	800108a <__aeabi_fsub+0xde>
 8001120:	22fe      	movs	r2, #254	@ 0xfe
 8001122:	1c6b      	adds	r3, r5, #1
 8001124:	421a      	tst	r2, r3
 8001126:	d10d      	bne.n	8001144 <__aeabi_fsub+0x198>
 8001128:	2d00      	cmp	r5, #0
 800112a:	d060      	beq.n	80011ee <__aeabi_fsub+0x242>
 800112c:	4663      	mov	r3, ip
 800112e:	2b00      	cmp	r3, #0
 8001130:	d000      	beq.n	8001134 <__aeabi_fsub+0x188>
 8001132:	e120      	b.n	8001376 <__aeabi_fsub+0x3ca>
 8001134:	2900      	cmp	r1, #0
 8001136:	d000      	beq.n	800113a <__aeabi_fsub+0x18e>
 8001138:	e128      	b.n	800138c <__aeabi_fsub+0x3e0>
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	2400      	movs	r4, #0
 800113e:	20ff      	movs	r0, #255	@ 0xff
 8001140:	03d2      	lsls	r2, r2, #15
 8001142:	e78f      	b.n	8001064 <__aeabi_fsub+0xb8>
 8001144:	4663      	mov	r3, ip
 8001146:	1a5f      	subs	r7, r3, r1
 8001148:	017b      	lsls	r3, r7, #5
 800114a:	d500      	bpl.n	800114e <__aeabi_fsub+0x1a2>
 800114c:	e0fe      	b.n	800134c <__aeabi_fsub+0x3a0>
 800114e:	2f00      	cmp	r7, #0
 8001150:	d000      	beq.n	8001154 <__aeabi_fsub+0x1a8>
 8001152:	e765      	b.n	8001020 <__aeabi_fsub+0x74>
 8001154:	2400      	movs	r4, #0
 8001156:	2000      	movs	r0, #0
 8001158:	2200      	movs	r2, #0
 800115a:	e783      	b.n	8001064 <__aeabi_fsub+0xb8>
 800115c:	4663      	mov	r3, ip
 800115e:	1a59      	subs	r1, r3, r1
 8001160:	014b      	lsls	r3, r1, #5
 8001162:	d400      	bmi.n	8001166 <__aeabi_fsub+0x1ba>
 8001164:	e119      	b.n	800139a <__aeabi_fsub+0x3ee>
 8001166:	018f      	lsls	r7, r1, #6
 8001168:	09bf      	lsrs	r7, r7, #6
 800116a:	0038      	movs	r0, r7
 800116c:	f002 f9ee 	bl	800354c <__clzsi2>
 8001170:	003b      	movs	r3, r7
 8001172:	3805      	subs	r0, #5
 8001174:	4083      	lsls	r3, r0
 8001176:	2501      	movs	r5, #1
 8001178:	2220      	movs	r2, #32
 800117a:	1b40      	subs	r0, r0, r5
 800117c:	3001      	adds	r0, #1
 800117e:	1a12      	subs	r2, r2, r0
 8001180:	0019      	movs	r1, r3
 8001182:	4093      	lsls	r3, r2
 8001184:	40c1      	lsrs	r1, r0
 8001186:	1e5a      	subs	r2, r3, #1
 8001188:	4193      	sbcs	r3, r2
 800118a:	4319      	orrs	r1, r3
 800118c:	468c      	mov	ip, r1
 800118e:	1e0b      	subs	r3, r1, #0
 8001190:	d0e1      	beq.n	8001156 <__aeabi_fsub+0x1aa>
 8001192:	075b      	lsls	r3, r3, #29
 8001194:	d100      	bne.n	8001198 <__aeabi_fsub+0x1ec>
 8001196:	e152      	b.n	800143e <__aeabi_fsub+0x492>
 8001198:	230f      	movs	r3, #15
 800119a:	2500      	movs	r5, #0
 800119c:	400b      	ands	r3, r1
 800119e:	2b04      	cmp	r3, #4
 80011a0:	d000      	beq.n	80011a4 <__aeabi_fsub+0x1f8>
 80011a2:	e752      	b.n	800104a <__aeabi_fsub+0x9e>
 80011a4:	2001      	movs	r0, #1
 80011a6:	014a      	lsls	r2, r1, #5
 80011a8:	d400      	bmi.n	80011ac <__aeabi_fsub+0x200>
 80011aa:	e092      	b.n	80012d2 <__aeabi_fsub+0x326>
 80011ac:	b2c0      	uxtb	r0, r0
 80011ae:	4663      	mov	r3, ip
 80011b0:	019a      	lsls	r2, r3, #6
 80011b2:	0a52      	lsrs	r2, r2, #9
 80011b4:	e756      	b.n	8001064 <__aeabi_fsub+0xb8>
 80011b6:	4663      	mov	r3, ip
 80011b8:	075b      	lsls	r3, r3, #29
 80011ba:	d005      	beq.n	80011c8 <__aeabi_fsub+0x21c>
 80011bc:	230f      	movs	r3, #15
 80011be:	4662      	mov	r2, ip
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b04      	cmp	r3, #4
 80011c4:	d000      	beq.n	80011c8 <__aeabi_fsub+0x21c>
 80011c6:	e740      	b.n	800104a <__aeabi_fsub+0x9e>
 80011c8:	002b      	movs	r3, r5
 80011ca:	e765      	b.n	8001098 <__aeabi_fsub+0xec>
 80011cc:	0007      	movs	r7, r0
 80011ce:	2f00      	cmp	r7, #0
 80011d0:	d100      	bne.n	80011d4 <__aeabi_fsub+0x228>
 80011d2:	e745      	b.n	8001060 <__aeabi_fsub+0xb4>
 80011d4:	2280      	movs	r2, #128	@ 0x80
 80011d6:	03d2      	lsls	r2, r2, #15
 80011d8:	433a      	orrs	r2, r7
 80011da:	0252      	lsls	r2, r2, #9
 80011dc:	20ff      	movs	r0, #255	@ 0xff
 80011de:	0a52      	lsrs	r2, r2, #9
 80011e0:	e740      	b.n	8001064 <__aeabi_fsub+0xb8>
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d179      	bne.n	80012da <__aeabi_fsub+0x32e>
 80011e6:	22fe      	movs	r2, #254	@ 0xfe
 80011e8:	1c6b      	adds	r3, r5, #1
 80011ea:	421a      	tst	r2, r3
 80011ec:	d1aa      	bne.n	8001144 <__aeabi_fsub+0x198>
 80011ee:	4663      	mov	r3, ip
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d100      	bne.n	80011f6 <__aeabi_fsub+0x24a>
 80011f4:	e0f5      	b.n	80013e2 <__aeabi_fsub+0x436>
 80011f6:	2900      	cmp	r1, #0
 80011f8:	d100      	bne.n	80011fc <__aeabi_fsub+0x250>
 80011fa:	e0d1      	b.n	80013a0 <__aeabi_fsub+0x3f4>
 80011fc:	1a5f      	subs	r7, r3, r1
 80011fe:	2380      	movs	r3, #128	@ 0x80
 8001200:	04db      	lsls	r3, r3, #19
 8001202:	421f      	tst	r7, r3
 8001204:	d100      	bne.n	8001208 <__aeabi_fsub+0x25c>
 8001206:	e10e      	b.n	8001426 <__aeabi_fsub+0x47a>
 8001208:	4662      	mov	r2, ip
 800120a:	2401      	movs	r4, #1
 800120c:	1a8a      	subs	r2, r1, r2
 800120e:	4694      	mov	ip, r2
 8001210:	2000      	movs	r0, #0
 8001212:	4034      	ands	r4, r6
 8001214:	2a00      	cmp	r2, #0
 8001216:	d100      	bne.n	800121a <__aeabi_fsub+0x26e>
 8001218:	e724      	b.n	8001064 <__aeabi_fsub+0xb8>
 800121a:	2001      	movs	r0, #1
 800121c:	421a      	tst	r2, r3
 800121e:	d1c6      	bne.n	80011ae <__aeabi_fsub+0x202>
 8001220:	2300      	movs	r3, #0
 8001222:	08d7      	lsrs	r7, r2, #3
 8001224:	e73d      	b.n	80010a2 <__aeabi_fsub+0xf6>
 8001226:	2b00      	cmp	r3, #0
 8001228:	d017      	beq.n	800125a <__aeabi_fsub+0x2ae>
 800122a:	2d00      	cmp	r5, #0
 800122c:	d000      	beq.n	8001230 <__aeabi_fsub+0x284>
 800122e:	e0af      	b.n	8001390 <__aeabi_fsub+0x3e4>
 8001230:	23ff      	movs	r3, #255	@ 0xff
 8001232:	4665      	mov	r5, ip
 8001234:	2d00      	cmp	r5, #0
 8001236:	d100      	bne.n	800123a <__aeabi_fsub+0x28e>
 8001238:	e0ad      	b.n	8001396 <__aeabi_fsub+0x3ea>
 800123a:	1e5e      	subs	r6, r3, #1
 800123c:	2b01      	cmp	r3, #1
 800123e:	d100      	bne.n	8001242 <__aeabi_fsub+0x296>
 8001240:	e089      	b.n	8001356 <__aeabi_fsub+0x3aa>
 8001242:	2bff      	cmp	r3, #255	@ 0xff
 8001244:	d0c2      	beq.n	80011cc <__aeabi_fsub+0x220>
 8001246:	2e1b      	cmp	r6, #27
 8001248:	dc00      	bgt.n	800124c <__aeabi_fsub+0x2a0>
 800124a:	e0ab      	b.n	80013a4 <__aeabi_fsub+0x3f8>
 800124c:	1d4b      	adds	r3, r1, #5
 800124e:	469c      	mov	ip, r3
 8001250:	0013      	movs	r3, r2
 8001252:	e721      	b.n	8001098 <__aeabi_fsub+0xec>
 8001254:	464b      	mov	r3, r9
 8001256:	2b00      	cmp	r3, #0
 8001258:	d170      	bne.n	800133c <__aeabi_fsub+0x390>
 800125a:	22fe      	movs	r2, #254	@ 0xfe
 800125c:	1c6b      	adds	r3, r5, #1
 800125e:	421a      	tst	r2, r3
 8001260:	d15e      	bne.n	8001320 <__aeabi_fsub+0x374>
 8001262:	2d00      	cmp	r5, #0
 8001264:	d000      	beq.n	8001268 <__aeabi_fsub+0x2bc>
 8001266:	e0c3      	b.n	80013f0 <__aeabi_fsub+0x444>
 8001268:	4663      	mov	r3, ip
 800126a:	2b00      	cmp	r3, #0
 800126c:	d100      	bne.n	8001270 <__aeabi_fsub+0x2c4>
 800126e:	e0d0      	b.n	8001412 <__aeabi_fsub+0x466>
 8001270:	2900      	cmp	r1, #0
 8001272:	d100      	bne.n	8001276 <__aeabi_fsub+0x2ca>
 8001274:	e094      	b.n	80013a0 <__aeabi_fsub+0x3f4>
 8001276:	000a      	movs	r2, r1
 8001278:	4462      	add	r2, ip
 800127a:	0153      	lsls	r3, r2, #5
 800127c:	d400      	bmi.n	8001280 <__aeabi_fsub+0x2d4>
 800127e:	e0d8      	b.n	8001432 <__aeabi_fsub+0x486>
 8001280:	0192      	lsls	r2, r2, #6
 8001282:	2001      	movs	r0, #1
 8001284:	0a52      	lsrs	r2, r2, #9
 8001286:	e6ed      	b.n	8001064 <__aeabi_fsub+0xb8>
 8001288:	0008      	movs	r0, r1
 800128a:	2220      	movs	r2, #32
 800128c:	40d8      	lsrs	r0, r3
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	4099      	lsls	r1, r3
 8001292:	000b      	movs	r3, r1
 8001294:	1e5a      	subs	r2, r3, #1
 8001296:	4193      	sbcs	r3, r2
 8001298:	4303      	orrs	r3, r0
 800129a:	449c      	add	ip, r3
 800129c:	4663      	mov	r3, ip
 800129e:	015b      	lsls	r3, r3, #5
 80012a0:	d589      	bpl.n	80011b6 <__aeabi_fsub+0x20a>
 80012a2:	3501      	adds	r5, #1
 80012a4:	2dff      	cmp	r5, #255	@ 0xff
 80012a6:	d100      	bne.n	80012aa <__aeabi_fsub+0x2fe>
 80012a8:	e6da      	b.n	8001060 <__aeabi_fsub+0xb4>
 80012aa:	4662      	mov	r2, ip
 80012ac:	2301      	movs	r3, #1
 80012ae:	4919      	ldr	r1, [pc, #100]	@ (8001314 <__aeabi_fsub+0x368>)
 80012b0:	4013      	ands	r3, r2
 80012b2:	0852      	lsrs	r2, r2, #1
 80012b4:	400a      	ands	r2, r1
 80012b6:	431a      	orrs	r2, r3
 80012b8:	0013      	movs	r3, r2
 80012ba:	4694      	mov	ip, r2
 80012bc:	075b      	lsls	r3, r3, #29
 80012be:	d004      	beq.n	80012ca <__aeabi_fsub+0x31e>
 80012c0:	230f      	movs	r3, #15
 80012c2:	4013      	ands	r3, r2
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d000      	beq.n	80012ca <__aeabi_fsub+0x31e>
 80012c8:	e6bf      	b.n	800104a <__aeabi_fsub+0x9e>
 80012ca:	4663      	mov	r3, ip
 80012cc:	015b      	lsls	r3, r3, #5
 80012ce:	d500      	bpl.n	80012d2 <__aeabi_fsub+0x326>
 80012d0:	e6c2      	b.n	8001058 <__aeabi_fsub+0xac>
 80012d2:	4663      	mov	r3, ip
 80012d4:	08df      	lsrs	r7, r3, #3
 80012d6:	002b      	movs	r3, r5
 80012d8:	e6e3      	b.n	80010a2 <__aeabi_fsub+0xf6>
 80012da:	1b53      	subs	r3, r2, r5
 80012dc:	2d00      	cmp	r5, #0
 80012de:	d100      	bne.n	80012e2 <__aeabi_fsub+0x336>
 80012e0:	e6f4      	b.n	80010cc <__aeabi_fsub+0x120>
 80012e2:	2080      	movs	r0, #128	@ 0x80
 80012e4:	4664      	mov	r4, ip
 80012e6:	04c0      	lsls	r0, r0, #19
 80012e8:	4304      	orrs	r4, r0
 80012ea:	46a4      	mov	ip, r4
 80012ec:	0034      	movs	r4, r6
 80012ee:	2001      	movs	r0, #1
 80012f0:	2b1b      	cmp	r3, #27
 80012f2:	dc09      	bgt.n	8001308 <__aeabi_fsub+0x35c>
 80012f4:	2520      	movs	r5, #32
 80012f6:	4660      	mov	r0, ip
 80012f8:	40d8      	lsrs	r0, r3
 80012fa:	1aeb      	subs	r3, r5, r3
 80012fc:	4665      	mov	r5, ip
 80012fe:	409d      	lsls	r5, r3
 8001300:	002b      	movs	r3, r5
 8001302:	1e5d      	subs	r5, r3, #1
 8001304:	41ab      	sbcs	r3, r5
 8001306:	4318      	orrs	r0, r3
 8001308:	1a0b      	subs	r3, r1, r0
 800130a:	469c      	mov	ip, r3
 800130c:	0015      	movs	r5, r2
 800130e:	e680      	b.n	8001012 <__aeabi_fsub+0x66>
 8001310:	fbffffff 	.word	0xfbffffff
 8001314:	7dffffff 	.word	0x7dffffff
 8001318:	22fe      	movs	r2, #254	@ 0xfe
 800131a:	1c6b      	adds	r3, r5, #1
 800131c:	4213      	tst	r3, r2
 800131e:	d0a3      	beq.n	8001268 <__aeabi_fsub+0x2bc>
 8001320:	2bff      	cmp	r3, #255	@ 0xff
 8001322:	d100      	bne.n	8001326 <__aeabi_fsub+0x37a>
 8001324:	e69c      	b.n	8001060 <__aeabi_fsub+0xb4>
 8001326:	4461      	add	r1, ip
 8001328:	0849      	lsrs	r1, r1, #1
 800132a:	074a      	lsls	r2, r1, #29
 800132c:	d049      	beq.n	80013c2 <__aeabi_fsub+0x416>
 800132e:	220f      	movs	r2, #15
 8001330:	400a      	ands	r2, r1
 8001332:	2a04      	cmp	r2, #4
 8001334:	d045      	beq.n	80013c2 <__aeabi_fsub+0x416>
 8001336:	1d0a      	adds	r2, r1, #4
 8001338:	4694      	mov	ip, r2
 800133a:	e6ad      	b.n	8001098 <__aeabi_fsub+0xec>
 800133c:	2d00      	cmp	r5, #0
 800133e:	d100      	bne.n	8001342 <__aeabi_fsub+0x396>
 8001340:	e776      	b.n	8001230 <__aeabi_fsub+0x284>
 8001342:	e68d      	b.n	8001060 <__aeabi_fsub+0xb4>
 8001344:	0034      	movs	r4, r6
 8001346:	20ff      	movs	r0, #255	@ 0xff
 8001348:	2200      	movs	r2, #0
 800134a:	e68b      	b.n	8001064 <__aeabi_fsub+0xb8>
 800134c:	4663      	mov	r3, ip
 800134e:	2401      	movs	r4, #1
 8001350:	1acf      	subs	r7, r1, r3
 8001352:	4034      	ands	r4, r6
 8001354:	e664      	b.n	8001020 <__aeabi_fsub+0x74>
 8001356:	4461      	add	r1, ip
 8001358:	014b      	lsls	r3, r1, #5
 800135a:	d56d      	bpl.n	8001438 <__aeabi_fsub+0x48c>
 800135c:	0848      	lsrs	r0, r1, #1
 800135e:	4944      	ldr	r1, [pc, #272]	@ (8001470 <__aeabi_fsub+0x4c4>)
 8001360:	4001      	ands	r1, r0
 8001362:	0743      	lsls	r3, r0, #29
 8001364:	d02c      	beq.n	80013c0 <__aeabi_fsub+0x414>
 8001366:	230f      	movs	r3, #15
 8001368:	4003      	ands	r3, r0
 800136a:	2b04      	cmp	r3, #4
 800136c:	d028      	beq.n	80013c0 <__aeabi_fsub+0x414>
 800136e:	1d0b      	adds	r3, r1, #4
 8001370:	469c      	mov	ip, r3
 8001372:	2302      	movs	r3, #2
 8001374:	e690      	b.n	8001098 <__aeabi_fsub+0xec>
 8001376:	2900      	cmp	r1, #0
 8001378:	d100      	bne.n	800137c <__aeabi_fsub+0x3d0>
 800137a:	e72b      	b.n	80011d4 <__aeabi_fsub+0x228>
 800137c:	2380      	movs	r3, #128	@ 0x80
 800137e:	03db      	lsls	r3, r3, #15
 8001380:	429f      	cmp	r7, r3
 8001382:	d200      	bcs.n	8001386 <__aeabi_fsub+0x3da>
 8001384:	e726      	b.n	80011d4 <__aeabi_fsub+0x228>
 8001386:	4298      	cmp	r0, r3
 8001388:	d300      	bcc.n	800138c <__aeabi_fsub+0x3e0>
 800138a:	e723      	b.n	80011d4 <__aeabi_fsub+0x228>
 800138c:	2401      	movs	r4, #1
 800138e:	4034      	ands	r4, r6
 8001390:	0007      	movs	r7, r0
 8001392:	e71f      	b.n	80011d4 <__aeabi_fsub+0x228>
 8001394:	0034      	movs	r4, r6
 8001396:	468c      	mov	ip, r1
 8001398:	e67e      	b.n	8001098 <__aeabi_fsub+0xec>
 800139a:	2301      	movs	r3, #1
 800139c:	08cf      	lsrs	r7, r1, #3
 800139e:	e680      	b.n	80010a2 <__aeabi_fsub+0xf6>
 80013a0:	2300      	movs	r3, #0
 80013a2:	e67e      	b.n	80010a2 <__aeabi_fsub+0xf6>
 80013a4:	2020      	movs	r0, #32
 80013a6:	4665      	mov	r5, ip
 80013a8:	1b80      	subs	r0, r0, r6
 80013aa:	4085      	lsls	r5, r0
 80013ac:	4663      	mov	r3, ip
 80013ae:	0028      	movs	r0, r5
 80013b0:	40f3      	lsrs	r3, r6
 80013b2:	1e45      	subs	r5, r0, #1
 80013b4:	41a8      	sbcs	r0, r5
 80013b6:	4303      	orrs	r3, r0
 80013b8:	469c      	mov	ip, r3
 80013ba:	0015      	movs	r5, r2
 80013bc:	448c      	add	ip, r1
 80013be:	e76d      	b.n	800129c <__aeabi_fsub+0x2f0>
 80013c0:	2302      	movs	r3, #2
 80013c2:	08cf      	lsrs	r7, r1, #3
 80013c4:	e66d      	b.n	80010a2 <__aeabi_fsub+0xf6>
 80013c6:	1b0f      	subs	r7, r1, r4
 80013c8:	017b      	lsls	r3, r7, #5
 80013ca:	d528      	bpl.n	800141e <__aeabi_fsub+0x472>
 80013cc:	01bf      	lsls	r7, r7, #6
 80013ce:	09bf      	lsrs	r7, r7, #6
 80013d0:	0038      	movs	r0, r7
 80013d2:	f002 f8bb 	bl	800354c <__clzsi2>
 80013d6:	003b      	movs	r3, r7
 80013d8:	3805      	subs	r0, #5
 80013da:	4083      	lsls	r3, r0
 80013dc:	0034      	movs	r4, r6
 80013de:	2501      	movs	r5, #1
 80013e0:	e6ca      	b.n	8001178 <__aeabi_fsub+0x1cc>
 80013e2:	2900      	cmp	r1, #0
 80013e4:	d100      	bne.n	80013e8 <__aeabi_fsub+0x43c>
 80013e6:	e6b5      	b.n	8001154 <__aeabi_fsub+0x1a8>
 80013e8:	2401      	movs	r4, #1
 80013ea:	0007      	movs	r7, r0
 80013ec:	4034      	ands	r4, r6
 80013ee:	e658      	b.n	80010a2 <__aeabi_fsub+0xf6>
 80013f0:	4663      	mov	r3, ip
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d100      	bne.n	80013f8 <__aeabi_fsub+0x44c>
 80013f6:	e6e9      	b.n	80011cc <__aeabi_fsub+0x220>
 80013f8:	2900      	cmp	r1, #0
 80013fa:	d100      	bne.n	80013fe <__aeabi_fsub+0x452>
 80013fc:	e6ea      	b.n	80011d4 <__aeabi_fsub+0x228>
 80013fe:	2380      	movs	r3, #128	@ 0x80
 8001400:	03db      	lsls	r3, r3, #15
 8001402:	429f      	cmp	r7, r3
 8001404:	d200      	bcs.n	8001408 <__aeabi_fsub+0x45c>
 8001406:	e6e5      	b.n	80011d4 <__aeabi_fsub+0x228>
 8001408:	4298      	cmp	r0, r3
 800140a:	d300      	bcc.n	800140e <__aeabi_fsub+0x462>
 800140c:	e6e2      	b.n	80011d4 <__aeabi_fsub+0x228>
 800140e:	0007      	movs	r7, r0
 8001410:	e6e0      	b.n	80011d4 <__aeabi_fsub+0x228>
 8001412:	2900      	cmp	r1, #0
 8001414:	d100      	bne.n	8001418 <__aeabi_fsub+0x46c>
 8001416:	e69e      	b.n	8001156 <__aeabi_fsub+0x1aa>
 8001418:	2300      	movs	r3, #0
 800141a:	08cf      	lsrs	r7, r1, #3
 800141c:	e641      	b.n	80010a2 <__aeabi_fsub+0xf6>
 800141e:	0034      	movs	r4, r6
 8001420:	2301      	movs	r3, #1
 8001422:	08ff      	lsrs	r7, r7, #3
 8001424:	e63d      	b.n	80010a2 <__aeabi_fsub+0xf6>
 8001426:	2f00      	cmp	r7, #0
 8001428:	d100      	bne.n	800142c <__aeabi_fsub+0x480>
 800142a:	e693      	b.n	8001154 <__aeabi_fsub+0x1a8>
 800142c:	2300      	movs	r3, #0
 800142e:	08ff      	lsrs	r7, r7, #3
 8001430:	e637      	b.n	80010a2 <__aeabi_fsub+0xf6>
 8001432:	2300      	movs	r3, #0
 8001434:	08d7      	lsrs	r7, r2, #3
 8001436:	e634      	b.n	80010a2 <__aeabi_fsub+0xf6>
 8001438:	2301      	movs	r3, #1
 800143a:	08cf      	lsrs	r7, r1, #3
 800143c:	e631      	b.n	80010a2 <__aeabi_fsub+0xf6>
 800143e:	2280      	movs	r2, #128	@ 0x80
 8001440:	000b      	movs	r3, r1
 8001442:	04d2      	lsls	r2, r2, #19
 8001444:	2001      	movs	r0, #1
 8001446:	4013      	ands	r3, r2
 8001448:	4211      	tst	r1, r2
 800144a:	d000      	beq.n	800144e <__aeabi_fsub+0x4a2>
 800144c:	e6ae      	b.n	80011ac <__aeabi_fsub+0x200>
 800144e:	08cf      	lsrs	r7, r1, #3
 8001450:	e627      	b.n	80010a2 <__aeabi_fsub+0xf6>
 8001452:	2b00      	cmp	r3, #0
 8001454:	d100      	bne.n	8001458 <__aeabi_fsub+0x4ac>
 8001456:	e75f      	b.n	8001318 <__aeabi_fsub+0x36c>
 8001458:	1b56      	subs	r6, r2, r5
 800145a:	2d00      	cmp	r5, #0
 800145c:	d101      	bne.n	8001462 <__aeabi_fsub+0x4b6>
 800145e:	0033      	movs	r3, r6
 8001460:	e6e7      	b.n	8001232 <__aeabi_fsub+0x286>
 8001462:	2380      	movs	r3, #128	@ 0x80
 8001464:	4660      	mov	r0, ip
 8001466:	04db      	lsls	r3, r3, #19
 8001468:	4318      	orrs	r0, r3
 800146a:	4684      	mov	ip, r0
 800146c:	e6eb      	b.n	8001246 <__aeabi_fsub+0x29a>
 800146e:	46c0      	nop			@ (mov r8, r8)
 8001470:	7dffffff 	.word	0x7dffffff

08001474 <__aeabi_fcmpun>:
 8001474:	0243      	lsls	r3, r0, #9
 8001476:	024a      	lsls	r2, r1, #9
 8001478:	0040      	lsls	r0, r0, #1
 800147a:	0049      	lsls	r1, r1, #1
 800147c:	0a5b      	lsrs	r3, r3, #9
 800147e:	0a52      	lsrs	r2, r2, #9
 8001480:	0e09      	lsrs	r1, r1, #24
 8001482:	0e00      	lsrs	r0, r0, #24
 8001484:	28ff      	cmp	r0, #255	@ 0xff
 8001486:	d006      	beq.n	8001496 <__aeabi_fcmpun+0x22>
 8001488:	2000      	movs	r0, #0
 800148a:	29ff      	cmp	r1, #255	@ 0xff
 800148c:	d102      	bne.n	8001494 <__aeabi_fcmpun+0x20>
 800148e:	1e53      	subs	r3, r2, #1
 8001490:	419a      	sbcs	r2, r3
 8001492:	0010      	movs	r0, r2
 8001494:	4770      	bx	lr
 8001496:	38fe      	subs	r0, #254	@ 0xfe
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1fb      	bne.n	8001494 <__aeabi_fcmpun+0x20>
 800149c:	e7f4      	b.n	8001488 <__aeabi_fcmpun+0x14>
 800149e:	46c0      	nop			@ (mov r8, r8)

080014a0 <__aeabi_f2iz>:
 80014a0:	0241      	lsls	r1, r0, #9
 80014a2:	0042      	lsls	r2, r0, #1
 80014a4:	0fc3      	lsrs	r3, r0, #31
 80014a6:	0a49      	lsrs	r1, r1, #9
 80014a8:	2000      	movs	r0, #0
 80014aa:	0e12      	lsrs	r2, r2, #24
 80014ac:	2a7e      	cmp	r2, #126	@ 0x7e
 80014ae:	dd03      	ble.n	80014b8 <__aeabi_f2iz+0x18>
 80014b0:	2a9d      	cmp	r2, #157	@ 0x9d
 80014b2:	dd02      	ble.n	80014ba <__aeabi_f2iz+0x1a>
 80014b4:	4a09      	ldr	r2, [pc, #36]	@ (80014dc <__aeabi_f2iz+0x3c>)
 80014b6:	1898      	adds	r0, r3, r2
 80014b8:	4770      	bx	lr
 80014ba:	2080      	movs	r0, #128	@ 0x80
 80014bc:	0400      	lsls	r0, r0, #16
 80014be:	4301      	orrs	r1, r0
 80014c0:	2a95      	cmp	r2, #149	@ 0x95
 80014c2:	dc07      	bgt.n	80014d4 <__aeabi_f2iz+0x34>
 80014c4:	2096      	movs	r0, #150	@ 0x96
 80014c6:	1a82      	subs	r2, r0, r2
 80014c8:	40d1      	lsrs	r1, r2
 80014ca:	4248      	negs	r0, r1
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d1f3      	bne.n	80014b8 <__aeabi_f2iz+0x18>
 80014d0:	0008      	movs	r0, r1
 80014d2:	e7f1      	b.n	80014b8 <__aeabi_f2iz+0x18>
 80014d4:	3a96      	subs	r2, #150	@ 0x96
 80014d6:	4091      	lsls	r1, r2
 80014d8:	e7f7      	b.n	80014ca <__aeabi_f2iz+0x2a>
 80014da:	46c0      	nop			@ (mov r8, r8)
 80014dc:	7fffffff 	.word	0x7fffffff

080014e0 <__aeabi_i2f>:
 80014e0:	b570      	push	{r4, r5, r6, lr}
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d012      	beq.n	800150c <__aeabi_i2f+0x2c>
 80014e6:	17c3      	asrs	r3, r0, #31
 80014e8:	18c5      	adds	r5, r0, r3
 80014ea:	405d      	eors	r5, r3
 80014ec:	0fc4      	lsrs	r4, r0, #31
 80014ee:	0028      	movs	r0, r5
 80014f0:	f002 f82c 	bl	800354c <__clzsi2>
 80014f4:	239e      	movs	r3, #158	@ 0x9e
 80014f6:	1a1b      	subs	r3, r3, r0
 80014f8:	2b96      	cmp	r3, #150	@ 0x96
 80014fa:	dc0f      	bgt.n	800151c <__aeabi_i2f+0x3c>
 80014fc:	2808      	cmp	r0, #8
 80014fe:	d038      	beq.n	8001572 <__aeabi_i2f+0x92>
 8001500:	3808      	subs	r0, #8
 8001502:	4085      	lsls	r5, r0
 8001504:	026d      	lsls	r5, r5, #9
 8001506:	0a6d      	lsrs	r5, r5, #9
 8001508:	b2d8      	uxtb	r0, r3
 800150a:	e002      	b.n	8001512 <__aeabi_i2f+0x32>
 800150c:	2400      	movs	r4, #0
 800150e:	2000      	movs	r0, #0
 8001510:	2500      	movs	r5, #0
 8001512:	05c0      	lsls	r0, r0, #23
 8001514:	4328      	orrs	r0, r5
 8001516:	07e4      	lsls	r4, r4, #31
 8001518:	4320      	orrs	r0, r4
 800151a:	bd70      	pop	{r4, r5, r6, pc}
 800151c:	2b99      	cmp	r3, #153	@ 0x99
 800151e:	dc14      	bgt.n	800154a <__aeabi_i2f+0x6a>
 8001520:	1f42      	subs	r2, r0, #5
 8001522:	4095      	lsls	r5, r2
 8001524:	002a      	movs	r2, r5
 8001526:	4915      	ldr	r1, [pc, #84]	@ (800157c <__aeabi_i2f+0x9c>)
 8001528:	4011      	ands	r1, r2
 800152a:	0755      	lsls	r5, r2, #29
 800152c:	d01c      	beq.n	8001568 <__aeabi_i2f+0x88>
 800152e:	250f      	movs	r5, #15
 8001530:	402a      	ands	r2, r5
 8001532:	2a04      	cmp	r2, #4
 8001534:	d018      	beq.n	8001568 <__aeabi_i2f+0x88>
 8001536:	3104      	adds	r1, #4
 8001538:	08ca      	lsrs	r2, r1, #3
 800153a:	0149      	lsls	r1, r1, #5
 800153c:	d515      	bpl.n	800156a <__aeabi_i2f+0x8a>
 800153e:	239f      	movs	r3, #159	@ 0x9f
 8001540:	0252      	lsls	r2, r2, #9
 8001542:	1a18      	subs	r0, r3, r0
 8001544:	0a55      	lsrs	r5, r2, #9
 8001546:	b2c0      	uxtb	r0, r0
 8001548:	e7e3      	b.n	8001512 <__aeabi_i2f+0x32>
 800154a:	2205      	movs	r2, #5
 800154c:	0029      	movs	r1, r5
 800154e:	1a12      	subs	r2, r2, r0
 8001550:	40d1      	lsrs	r1, r2
 8001552:	0002      	movs	r2, r0
 8001554:	321b      	adds	r2, #27
 8001556:	4095      	lsls	r5, r2
 8001558:	002a      	movs	r2, r5
 800155a:	1e55      	subs	r5, r2, #1
 800155c:	41aa      	sbcs	r2, r5
 800155e:	430a      	orrs	r2, r1
 8001560:	4906      	ldr	r1, [pc, #24]	@ (800157c <__aeabi_i2f+0x9c>)
 8001562:	4011      	ands	r1, r2
 8001564:	0755      	lsls	r5, r2, #29
 8001566:	d1e2      	bne.n	800152e <__aeabi_i2f+0x4e>
 8001568:	08ca      	lsrs	r2, r1, #3
 800156a:	0252      	lsls	r2, r2, #9
 800156c:	0a55      	lsrs	r5, r2, #9
 800156e:	b2d8      	uxtb	r0, r3
 8001570:	e7cf      	b.n	8001512 <__aeabi_i2f+0x32>
 8001572:	026d      	lsls	r5, r5, #9
 8001574:	0a6d      	lsrs	r5, r5, #9
 8001576:	308e      	adds	r0, #142	@ 0x8e
 8001578:	e7cb      	b.n	8001512 <__aeabi_i2f+0x32>
 800157a:	46c0      	nop			@ (mov r8, r8)
 800157c:	fbffffff 	.word	0xfbffffff

08001580 <__aeabi_ui2f>:
 8001580:	b510      	push	{r4, lr}
 8001582:	1e04      	subs	r4, r0, #0
 8001584:	d00d      	beq.n	80015a2 <__aeabi_ui2f+0x22>
 8001586:	f001 ffe1 	bl	800354c <__clzsi2>
 800158a:	239e      	movs	r3, #158	@ 0x9e
 800158c:	1a1b      	subs	r3, r3, r0
 800158e:	2b96      	cmp	r3, #150	@ 0x96
 8001590:	dc0c      	bgt.n	80015ac <__aeabi_ui2f+0x2c>
 8001592:	2808      	cmp	r0, #8
 8001594:	d034      	beq.n	8001600 <__aeabi_ui2f+0x80>
 8001596:	3808      	subs	r0, #8
 8001598:	4084      	lsls	r4, r0
 800159a:	0264      	lsls	r4, r4, #9
 800159c:	0a64      	lsrs	r4, r4, #9
 800159e:	b2d8      	uxtb	r0, r3
 80015a0:	e001      	b.n	80015a6 <__aeabi_ui2f+0x26>
 80015a2:	2000      	movs	r0, #0
 80015a4:	2400      	movs	r4, #0
 80015a6:	05c0      	lsls	r0, r0, #23
 80015a8:	4320      	orrs	r0, r4
 80015aa:	bd10      	pop	{r4, pc}
 80015ac:	2b99      	cmp	r3, #153	@ 0x99
 80015ae:	dc13      	bgt.n	80015d8 <__aeabi_ui2f+0x58>
 80015b0:	1f42      	subs	r2, r0, #5
 80015b2:	4094      	lsls	r4, r2
 80015b4:	4a14      	ldr	r2, [pc, #80]	@ (8001608 <__aeabi_ui2f+0x88>)
 80015b6:	4022      	ands	r2, r4
 80015b8:	0761      	lsls	r1, r4, #29
 80015ba:	d01c      	beq.n	80015f6 <__aeabi_ui2f+0x76>
 80015bc:	210f      	movs	r1, #15
 80015be:	4021      	ands	r1, r4
 80015c0:	2904      	cmp	r1, #4
 80015c2:	d018      	beq.n	80015f6 <__aeabi_ui2f+0x76>
 80015c4:	3204      	adds	r2, #4
 80015c6:	08d4      	lsrs	r4, r2, #3
 80015c8:	0152      	lsls	r2, r2, #5
 80015ca:	d515      	bpl.n	80015f8 <__aeabi_ui2f+0x78>
 80015cc:	239f      	movs	r3, #159	@ 0x9f
 80015ce:	0264      	lsls	r4, r4, #9
 80015d0:	1a18      	subs	r0, r3, r0
 80015d2:	0a64      	lsrs	r4, r4, #9
 80015d4:	b2c0      	uxtb	r0, r0
 80015d6:	e7e6      	b.n	80015a6 <__aeabi_ui2f+0x26>
 80015d8:	0002      	movs	r2, r0
 80015da:	0021      	movs	r1, r4
 80015dc:	321b      	adds	r2, #27
 80015de:	4091      	lsls	r1, r2
 80015e0:	000a      	movs	r2, r1
 80015e2:	1e51      	subs	r1, r2, #1
 80015e4:	418a      	sbcs	r2, r1
 80015e6:	2105      	movs	r1, #5
 80015e8:	1a09      	subs	r1, r1, r0
 80015ea:	40cc      	lsrs	r4, r1
 80015ec:	4314      	orrs	r4, r2
 80015ee:	4a06      	ldr	r2, [pc, #24]	@ (8001608 <__aeabi_ui2f+0x88>)
 80015f0:	4022      	ands	r2, r4
 80015f2:	0761      	lsls	r1, r4, #29
 80015f4:	d1e2      	bne.n	80015bc <__aeabi_ui2f+0x3c>
 80015f6:	08d4      	lsrs	r4, r2, #3
 80015f8:	0264      	lsls	r4, r4, #9
 80015fa:	0a64      	lsrs	r4, r4, #9
 80015fc:	b2d8      	uxtb	r0, r3
 80015fe:	e7d2      	b.n	80015a6 <__aeabi_ui2f+0x26>
 8001600:	0264      	lsls	r4, r4, #9
 8001602:	0a64      	lsrs	r4, r4, #9
 8001604:	308e      	adds	r0, #142	@ 0x8e
 8001606:	e7ce      	b.n	80015a6 <__aeabi_ui2f+0x26>
 8001608:	fbffffff 	.word	0xfbffffff

0800160c <__aeabi_dadd>:
 800160c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160e:	464f      	mov	r7, r9
 8001610:	4646      	mov	r6, r8
 8001612:	46d6      	mov	lr, sl
 8001614:	b5c0      	push	{r6, r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	9000      	str	r0, [sp, #0]
 800161a:	9101      	str	r1, [sp, #4]
 800161c:	030e      	lsls	r6, r1, #12
 800161e:	004c      	lsls	r4, r1, #1
 8001620:	0fcd      	lsrs	r5, r1, #31
 8001622:	0a71      	lsrs	r1, r6, #9
 8001624:	9e00      	ldr	r6, [sp, #0]
 8001626:	005f      	lsls	r7, r3, #1
 8001628:	0f76      	lsrs	r6, r6, #29
 800162a:	430e      	orrs	r6, r1
 800162c:	9900      	ldr	r1, [sp, #0]
 800162e:	9200      	str	r2, [sp, #0]
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	00c9      	lsls	r1, r1, #3
 8001634:	4689      	mov	r9, r1
 8001636:	0319      	lsls	r1, r3, #12
 8001638:	0d7b      	lsrs	r3, r7, #21
 800163a:	4698      	mov	r8, r3
 800163c:	9b01      	ldr	r3, [sp, #4]
 800163e:	0a49      	lsrs	r1, r1, #9
 8001640:	0fdb      	lsrs	r3, r3, #31
 8001642:	469c      	mov	ip, r3
 8001644:	9b00      	ldr	r3, [sp, #0]
 8001646:	9a00      	ldr	r2, [sp, #0]
 8001648:	0f5b      	lsrs	r3, r3, #29
 800164a:	430b      	orrs	r3, r1
 800164c:	4641      	mov	r1, r8
 800164e:	0d64      	lsrs	r4, r4, #21
 8001650:	00d2      	lsls	r2, r2, #3
 8001652:	1a61      	subs	r1, r4, r1
 8001654:	4565      	cmp	r5, ip
 8001656:	d100      	bne.n	800165a <__aeabi_dadd+0x4e>
 8001658:	e0a6      	b.n	80017a8 <__aeabi_dadd+0x19c>
 800165a:	2900      	cmp	r1, #0
 800165c:	dd72      	ble.n	8001744 <__aeabi_dadd+0x138>
 800165e:	4647      	mov	r7, r8
 8001660:	2f00      	cmp	r7, #0
 8001662:	d100      	bne.n	8001666 <__aeabi_dadd+0x5a>
 8001664:	e0dd      	b.n	8001822 <__aeabi_dadd+0x216>
 8001666:	4fcc      	ldr	r7, [pc, #816]	@ (8001998 <__aeabi_dadd+0x38c>)
 8001668:	42bc      	cmp	r4, r7
 800166a:	d100      	bne.n	800166e <__aeabi_dadd+0x62>
 800166c:	e19a      	b.n	80019a4 <__aeabi_dadd+0x398>
 800166e:	2701      	movs	r7, #1
 8001670:	2938      	cmp	r1, #56	@ 0x38
 8001672:	dc17      	bgt.n	80016a4 <__aeabi_dadd+0x98>
 8001674:	2780      	movs	r7, #128	@ 0x80
 8001676:	043f      	lsls	r7, r7, #16
 8001678:	433b      	orrs	r3, r7
 800167a:	291f      	cmp	r1, #31
 800167c:	dd00      	ble.n	8001680 <__aeabi_dadd+0x74>
 800167e:	e1dd      	b.n	8001a3c <__aeabi_dadd+0x430>
 8001680:	2720      	movs	r7, #32
 8001682:	1a78      	subs	r0, r7, r1
 8001684:	001f      	movs	r7, r3
 8001686:	4087      	lsls	r7, r0
 8001688:	46ba      	mov	sl, r7
 800168a:	0017      	movs	r7, r2
 800168c:	40cf      	lsrs	r7, r1
 800168e:	4684      	mov	ip, r0
 8001690:	0038      	movs	r0, r7
 8001692:	4657      	mov	r7, sl
 8001694:	4307      	orrs	r7, r0
 8001696:	4660      	mov	r0, ip
 8001698:	4082      	lsls	r2, r0
 800169a:	40cb      	lsrs	r3, r1
 800169c:	1e50      	subs	r0, r2, #1
 800169e:	4182      	sbcs	r2, r0
 80016a0:	1af6      	subs	r6, r6, r3
 80016a2:	4317      	orrs	r7, r2
 80016a4:	464b      	mov	r3, r9
 80016a6:	1bdf      	subs	r7, r3, r7
 80016a8:	45b9      	cmp	r9, r7
 80016aa:	4180      	sbcs	r0, r0
 80016ac:	4240      	negs	r0, r0
 80016ae:	1a36      	subs	r6, r6, r0
 80016b0:	0233      	lsls	r3, r6, #8
 80016b2:	d400      	bmi.n	80016b6 <__aeabi_dadd+0xaa>
 80016b4:	e0ff      	b.n	80018b6 <__aeabi_dadd+0x2aa>
 80016b6:	0276      	lsls	r6, r6, #9
 80016b8:	0a76      	lsrs	r6, r6, #9
 80016ba:	2e00      	cmp	r6, #0
 80016bc:	d100      	bne.n	80016c0 <__aeabi_dadd+0xb4>
 80016be:	e13c      	b.n	800193a <__aeabi_dadd+0x32e>
 80016c0:	0030      	movs	r0, r6
 80016c2:	f001 ff43 	bl	800354c <__clzsi2>
 80016c6:	0003      	movs	r3, r0
 80016c8:	3b08      	subs	r3, #8
 80016ca:	2120      	movs	r1, #32
 80016cc:	0038      	movs	r0, r7
 80016ce:	1aca      	subs	r2, r1, r3
 80016d0:	40d0      	lsrs	r0, r2
 80016d2:	409e      	lsls	r6, r3
 80016d4:	0002      	movs	r2, r0
 80016d6:	409f      	lsls	r7, r3
 80016d8:	4332      	orrs	r2, r6
 80016da:	429c      	cmp	r4, r3
 80016dc:	dd00      	ble.n	80016e0 <__aeabi_dadd+0xd4>
 80016de:	e1a6      	b.n	8001a2e <__aeabi_dadd+0x422>
 80016e0:	1b18      	subs	r0, r3, r4
 80016e2:	3001      	adds	r0, #1
 80016e4:	1a09      	subs	r1, r1, r0
 80016e6:	003e      	movs	r6, r7
 80016e8:	408f      	lsls	r7, r1
 80016ea:	40c6      	lsrs	r6, r0
 80016ec:	1e7b      	subs	r3, r7, #1
 80016ee:	419f      	sbcs	r7, r3
 80016f0:	0013      	movs	r3, r2
 80016f2:	408b      	lsls	r3, r1
 80016f4:	4337      	orrs	r7, r6
 80016f6:	431f      	orrs	r7, r3
 80016f8:	40c2      	lsrs	r2, r0
 80016fa:	003b      	movs	r3, r7
 80016fc:	0016      	movs	r6, r2
 80016fe:	2400      	movs	r4, #0
 8001700:	4313      	orrs	r3, r2
 8001702:	d100      	bne.n	8001706 <__aeabi_dadd+0xfa>
 8001704:	e1df      	b.n	8001ac6 <__aeabi_dadd+0x4ba>
 8001706:	077b      	lsls	r3, r7, #29
 8001708:	d100      	bne.n	800170c <__aeabi_dadd+0x100>
 800170a:	e332      	b.n	8001d72 <__aeabi_dadd+0x766>
 800170c:	230f      	movs	r3, #15
 800170e:	003a      	movs	r2, r7
 8001710:	403b      	ands	r3, r7
 8001712:	2b04      	cmp	r3, #4
 8001714:	d004      	beq.n	8001720 <__aeabi_dadd+0x114>
 8001716:	1d3a      	adds	r2, r7, #4
 8001718:	42ba      	cmp	r2, r7
 800171a:	41bf      	sbcs	r7, r7
 800171c:	427f      	negs	r7, r7
 800171e:	19f6      	adds	r6, r6, r7
 8001720:	0233      	lsls	r3, r6, #8
 8001722:	d400      	bmi.n	8001726 <__aeabi_dadd+0x11a>
 8001724:	e323      	b.n	8001d6e <__aeabi_dadd+0x762>
 8001726:	4b9c      	ldr	r3, [pc, #624]	@ (8001998 <__aeabi_dadd+0x38c>)
 8001728:	3401      	adds	r4, #1
 800172a:	429c      	cmp	r4, r3
 800172c:	d100      	bne.n	8001730 <__aeabi_dadd+0x124>
 800172e:	e0b4      	b.n	800189a <__aeabi_dadd+0x28e>
 8001730:	4b9a      	ldr	r3, [pc, #616]	@ (800199c <__aeabi_dadd+0x390>)
 8001732:	0564      	lsls	r4, r4, #21
 8001734:	401e      	ands	r6, r3
 8001736:	0d64      	lsrs	r4, r4, #21
 8001738:	0777      	lsls	r7, r6, #29
 800173a:	08d2      	lsrs	r2, r2, #3
 800173c:	0276      	lsls	r6, r6, #9
 800173e:	4317      	orrs	r7, r2
 8001740:	0b36      	lsrs	r6, r6, #12
 8001742:	e0ac      	b.n	800189e <__aeabi_dadd+0x292>
 8001744:	2900      	cmp	r1, #0
 8001746:	d100      	bne.n	800174a <__aeabi_dadd+0x13e>
 8001748:	e07e      	b.n	8001848 <__aeabi_dadd+0x23c>
 800174a:	4641      	mov	r1, r8
 800174c:	1b09      	subs	r1, r1, r4
 800174e:	2c00      	cmp	r4, #0
 8001750:	d000      	beq.n	8001754 <__aeabi_dadd+0x148>
 8001752:	e160      	b.n	8001a16 <__aeabi_dadd+0x40a>
 8001754:	0034      	movs	r4, r6
 8001756:	4648      	mov	r0, r9
 8001758:	4304      	orrs	r4, r0
 800175a:	d100      	bne.n	800175e <__aeabi_dadd+0x152>
 800175c:	e1c9      	b.n	8001af2 <__aeabi_dadd+0x4e6>
 800175e:	1e4c      	subs	r4, r1, #1
 8001760:	2901      	cmp	r1, #1
 8001762:	d100      	bne.n	8001766 <__aeabi_dadd+0x15a>
 8001764:	e22e      	b.n	8001bc4 <__aeabi_dadd+0x5b8>
 8001766:	4d8c      	ldr	r5, [pc, #560]	@ (8001998 <__aeabi_dadd+0x38c>)
 8001768:	42a9      	cmp	r1, r5
 800176a:	d100      	bne.n	800176e <__aeabi_dadd+0x162>
 800176c:	e224      	b.n	8001bb8 <__aeabi_dadd+0x5ac>
 800176e:	2701      	movs	r7, #1
 8001770:	2c38      	cmp	r4, #56	@ 0x38
 8001772:	dc11      	bgt.n	8001798 <__aeabi_dadd+0x18c>
 8001774:	0021      	movs	r1, r4
 8001776:	291f      	cmp	r1, #31
 8001778:	dd00      	ble.n	800177c <__aeabi_dadd+0x170>
 800177a:	e20b      	b.n	8001b94 <__aeabi_dadd+0x588>
 800177c:	2420      	movs	r4, #32
 800177e:	0037      	movs	r7, r6
 8001780:	4648      	mov	r0, r9
 8001782:	1a64      	subs	r4, r4, r1
 8001784:	40a7      	lsls	r7, r4
 8001786:	40c8      	lsrs	r0, r1
 8001788:	4307      	orrs	r7, r0
 800178a:	4648      	mov	r0, r9
 800178c:	40a0      	lsls	r0, r4
 800178e:	40ce      	lsrs	r6, r1
 8001790:	1e44      	subs	r4, r0, #1
 8001792:	41a0      	sbcs	r0, r4
 8001794:	1b9b      	subs	r3, r3, r6
 8001796:	4307      	orrs	r7, r0
 8001798:	1bd7      	subs	r7, r2, r7
 800179a:	42ba      	cmp	r2, r7
 800179c:	4192      	sbcs	r2, r2
 800179e:	4252      	negs	r2, r2
 80017a0:	4665      	mov	r5, ip
 80017a2:	4644      	mov	r4, r8
 80017a4:	1a9e      	subs	r6, r3, r2
 80017a6:	e783      	b.n	80016b0 <__aeabi_dadd+0xa4>
 80017a8:	2900      	cmp	r1, #0
 80017aa:	dc00      	bgt.n	80017ae <__aeabi_dadd+0x1a2>
 80017ac:	e09c      	b.n	80018e8 <__aeabi_dadd+0x2dc>
 80017ae:	4647      	mov	r7, r8
 80017b0:	2f00      	cmp	r7, #0
 80017b2:	d167      	bne.n	8001884 <__aeabi_dadd+0x278>
 80017b4:	001f      	movs	r7, r3
 80017b6:	4317      	orrs	r7, r2
 80017b8:	d100      	bne.n	80017bc <__aeabi_dadd+0x1b0>
 80017ba:	e0e4      	b.n	8001986 <__aeabi_dadd+0x37a>
 80017bc:	1e48      	subs	r0, r1, #1
 80017be:	2901      	cmp	r1, #1
 80017c0:	d100      	bne.n	80017c4 <__aeabi_dadd+0x1b8>
 80017c2:	e19b      	b.n	8001afc <__aeabi_dadd+0x4f0>
 80017c4:	4f74      	ldr	r7, [pc, #464]	@ (8001998 <__aeabi_dadd+0x38c>)
 80017c6:	42b9      	cmp	r1, r7
 80017c8:	d100      	bne.n	80017cc <__aeabi_dadd+0x1c0>
 80017ca:	e0eb      	b.n	80019a4 <__aeabi_dadd+0x398>
 80017cc:	2701      	movs	r7, #1
 80017ce:	0001      	movs	r1, r0
 80017d0:	2838      	cmp	r0, #56	@ 0x38
 80017d2:	dc11      	bgt.n	80017f8 <__aeabi_dadd+0x1ec>
 80017d4:	291f      	cmp	r1, #31
 80017d6:	dd00      	ble.n	80017da <__aeabi_dadd+0x1ce>
 80017d8:	e1c7      	b.n	8001b6a <__aeabi_dadd+0x55e>
 80017da:	2720      	movs	r7, #32
 80017dc:	1a78      	subs	r0, r7, r1
 80017de:	001f      	movs	r7, r3
 80017e0:	4684      	mov	ip, r0
 80017e2:	4087      	lsls	r7, r0
 80017e4:	0010      	movs	r0, r2
 80017e6:	40c8      	lsrs	r0, r1
 80017e8:	4307      	orrs	r7, r0
 80017ea:	4660      	mov	r0, ip
 80017ec:	4082      	lsls	r2, r0
 80017ee:	40cb      	lsrs	r3, r1
 80017f0:	1e50      	subs	r0, r2, #1
 80017f2:	4182      	sbcs	r2, r0
 80017f4:	18f6      	adds	r6, r6, r3
 80017f6:	4317      	orrs	r7, r2
 80017f8:	444f      	add	r7, r9
 80017fa:	454f      	cmp	r7, r9
 80017fc:	4180      	sbcs	r0, r0
 80017fe:	4240      	negs	r0, r0
 8001800:	1836      	adds	r6, r6, r0
 8001802:	0233      	lsls	r3, r6, #8
 8001804:	d557      	bpl.n	80018b6 <__aeabi_dadd+0x2aa>
 8001806:	4b64      	ldr	r3, [pc, #400]	@ (8001998 <__aeabi_dadd+0x38c>)
 8001808:	3401      	adds	r4, #1
 800180a:	429c      	cmp	r4, r3
 800180c:	d045      	beq.n	800189a <__aeabi_dadd+0x28e>
 800180e:	2101      	movs	r1, #1
 8001810:	4b62      	ldr	r3, [pc, #392]	@ (800199c <__aeabi_dadd+0x390>)
 8001812:	087a      	lsrs	r2, r7, #1
 8001814:	401e      	ands	r6, r3
 8001816:	4039      	ands	r1, r7
 8001818:	430a      	orrs	r2, r1
 800181a:	07f7      	lsls	r7, r6, #31
 800181c:	4317      	orrs	r7, r2
 800181e:	0876      	lsrs	r6, r6, #1
 8001820:	e771      	b.n	8001706 <__aeabi_dadd+0xfa>
 8001822:	001f      	movs	r7, r3
 8001824:	4317      	orrs	r7, r2
 8001826:	d100      	bne.n	800182a <__aeabi_dadd+0x21e>
 8001828:	e0ad      	b.n	8001986 <__aeabi_dadd+0x37a>
 800182a:	1e4f      	subs	r7, r1, #1
 800182c:	46bc      	mov	ip, r7
 800182e:	2901      	cmp	r1, #1
 8001830:	d100      	bne.n	8001834 <__aeabi_dadd+0x228>
 8001832:	e182      	b.n	8001b3a <__aeabi_dadd+0x52e>
 8001834:	4f58      	ldr	r7, [pc, #352]	@ (8001998 <__aeabi_dadd+0x38c>)
 8001836:	42b9      	cmp	r1, r7
 8001838:	d100      	bne.n	800183c <__aeabi_dadd+0x230>
 800183a:	e190      	b.n	8001b5e <__aeabi_dadd+0x552>
 800183c:	4661      	mov	r1, ip
 800183e:	2701      	movs	r7, #1
 8001840:	2938      	cmp	r1, #56	@ 0x38
 8001842:	dd00      	ble.n	8001846 <__aeabi_dadd+0x23a>
 8001844:	e72e      	b.n	80016a4 <__aeabi_dadd+0x98>
 8001846:	e718      	b.n	800167a <__aeabi_dadd+0x6e>
 8001848:	4f55      	ldr	r7, [pc, #340]	@ (80019a0 <__aeabi_dadd+0x394>)
 800184a:	1c61      	adds	r1, r4, #1
 800184c:	4239      	tst	r1, r7
 800184e:	d000      	beq.n	8001852 <__aeabi_dadd+0x246>
 8001850:	e0d0      	b.n	80019f4 <__aeabi_dadd+0x3e8>
 8001852:	0031      	movs	r1, r6
 8001854:	4648      	mov	r0, r9
 8001856:	001f      	movs	r7, r3
 8001858:	4301      	orrs	r1, r0
 800185a:	4317      	orrs	r7, r2
 800185c:	2c00      	cmp	r4, #0
 800185e:	d000      	beq.n	8001862 <__aeabi_dadd+0x256>
 8001860:	e13d      	b.n	8001ade <__aeabi_dadd+0x4d2>
 8001862:	2900      	cmp	r1, #0
 8001864:	d100      	bne.n	8001868 <__aeabi_dadd+0x25c>
 8001866:	e1bc      	b.n	8001be2 <__aeabi_dadd+0x5d6>
 8001868:	2f00      	cmp	r7, #0
 800186a:	d000      	beq.n	800186e <__aeabi_dadd+0x262>
 800186c:	e1bf      	b.n	8001bee <__aeabi_dadd+0x5e2>
 800186e:	464b      	mov	r3, r9
 8001870:	2100      	movs	r1, #0
 8001872:	08d8      	lsrs	r0, r3, #3
 8001874:	0777      	lsls	r7, r6, #29
 8001876:	4307      	orrs	r7, r0
 8001878:	08f0      	lsrs	r0, r6, #3
 800187a:	0306      	lsls	r6, r0, #12
 800187c:	054c      	lsls	r4, r1, #21
 800187e:	0b36      	lsrs	r6, r6, #12
 8001880:	0d64      	lsrs	r4, r4, #21
 8001882:	e00c      	b.n	800189e <__aeabi_dadd+0x292>
 8001884:	4f44      	ldr	r7, [pc, #272]	@ (8001998 <__aeabi_dadd+0x38c>)
 8001886:	42bc      	cmp	r4, r7
 8001888:	d100      	bne.n	800188c <__aeabi_dadd+0x280>
 800188a:	e08b      	b.n	80019a4 <__aeabi_dadd+0x398>
 800188c:	2701      	movs	r7, #1
 800188e:	2938      	cmp	r1, #56	@ 0x38
 8001890:	dcb2      	bgt.n	80017f8 <__aeabi_dadd+0x1ec>
 8001892:	2780      	movs	r7, #128	@ 0x80
 8001894:	043f      	lsls	r7, r7, #16
 8001896:	433b      	orrs	r3, r7
 8001898:	e79c      	b.n	80017d4 <__aeabi_dadd+0x1c8>
 800189a:	2600      	movs	r6, #0
 800189c:	2700      	movs	r7, #0
 800189e:	0524      	lsls	r4, r4, #20
 80018a0:	4334      	orrs	r4, r6
 80018a2:	07ed      	lsls	r5, r5, #31
 80018a4:	432c      	orrs	r4, r5
 80018a6:	0038      	movs	r0, r7
 80018a8:	0021      	movs	r1, r4
 80018aa:	b002      	add	sp, #8
 80018ac:	bce0      	pop	{r5, r6, r7}
 80018ae:	46ba      	mov	sl, r7
 80018b0:	46b1      	mov	r9, r6
 80018b2:	46a8      	mov	r8, r5
 80018b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b6:	077b      	lsls	r3, r7, #29
 80018b8:	d004      	beq.n	80018c4 <__aeabi_dadd+0x2b8>
 80018ba:	230f      	movs	r3, #15
 80018bc:	403b      	ands	r3, r7
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d000      	beq.n	80018c4 <__aeabi_dadd+0x2b8>
 80018c2:	e728      	b.n	8001716 <__aeabi_dadd+0x10a>
 80018c4:	08f8      	lsrs	r0, r7, #3
 80018c6:	4b34      	ldr	r3, [pc, #208]	@ (8001998 <__aeabi_dadd+0x38c>)
 80018c8:	0777      	lsls	r7, r6, #29
 80018ca:	4307      	orrs	r7, r0
 80018cc:	08f0      	lsrs	r0, r6, #3
 80018ce:	429c      	cmp	r4, r3
 80018d0:	d000      	beq.n	80018d4 <__aeabi_dadd+0x2c8>
 80018d2:	e24a      	b.n	8001d6a <__aeabi_dadd+0x75e>
 80018d4:	003b      	movs	r3, r7
 80018d6:	4303      	orrs	r3, r0
 80018d8:	d059      	beq.n	800198e <__aeabi_dadd+0x382>
 80018da:	2680      	movs	r6, #128	@ 0x80
 80018dc:	0336      	lsls	r6, r6, #12
 80018de:	4306      	orrs	r6, r0
 80018e0:	0336      	lsls	r6, r6, #12
 80018e2:	4c2d      	ldr	r4, [pc, #180]	@ (8001998 <__aeabi_dadd+0x38c>)
 80018e4:	0b36      	lsrs	r6, r6, #12
 80018e6:	e7da      	b.n	800189e <__aeabi_dadd+0x292>
 80018e8:	2900      	cmp	r1, #0
 80018ea:	d061      	beq.n	80019b0 <__aeabi_dadd+0x3a4>
 80018ec:	4641      	mov	r1, r8
 80018ee:	1b09      	subs	r1, r1, r4
 80018f0:	2c00      	cmp	r4, #0
 80018f2:	d100      	bne.n	80018f6 <__aeabi_dadd+0x2ea>
 80018f4:	e0b9      	b.n	8001a6a <__aeabi_dadd+0x45e>
 80018f6:	4c28      	ldr	r4, [pc, #160]	@ (8001998 <__aeabi_dadd+0x38c>)
 80018f8:	45a0      	cmp	r8, r4
 80018fa:	d100      	bne.n	80018fe <__aeabi_dadd+0x2f2>
 80018fc:	e1a5      	b.n	8001c4a <__aeabi_dadd+0x63e>
 80018fe:	2701      	movs	r7, #1
 8001900:	2938      	cmp	r1, #56	@ 0x38
 8001902:	dc13      	bgt.n	800192c <__aeabi_dadd+0x320>
 8001904:	2480      	movs	r4, #128	@ 0x80
 8001906:	0424      	lsls	r4, r4, #16
 8001908:	4326      	orrs	r6, r4
 800190a:	291f      	cmp	r1, #31
 800190c:	dd00      	ble.n	8001910 <__aeabi_dadd+0x304>
 800190e:	e1c8      	b.n	8001ca2 <__aeabi_dadd+0x696>
 8001910:	2420      	movs	r4, #32
 8001912:	0037      	movs	r7, r6
 8001914:	4648      	mov	r0, r9
 8001916:	1a64      	subs	r4, r4, r1
 8001918:	40a7      	lsls	r7, r4
 800191a:	40c8      	lsrs	r0, r1
 800191c:	4307      	orrs	r7, r0
 800191e:	4648      	mov	r0, r9
 8001920:	40a0      	lsls	r0, r4
 8001922:	40ce      	lsrs	r6, r1
 8001924:	1e44      	subs	r4, r0, #1
 8001926:	41a0      	sbcs	r0, r4
 8001928:	199b      	adds	r3, r3, r6
 800192a:	4307      	orrs	r7, r0
 800192c:	18bf      	adds	r7, r7, r2
 800192e:	4297      	cmp	r7, r2
 8001930:	4192      	sbcs	r2, r2
 8001932:	4252      	negs	r2, r2
 8001934:	4644      	mov	r4, r8
 8001936:	18d6      	adds	r6, r2, r3
 8001938:	e763      	b.n	8001802 <__aeabi_dadd+0x1f6>
 800193a:	0038      	movs	r0, r7
 800193c:	f001 fe06 	bl	800354c <__clzsi2>
 8001940:	0003      	movs	r3, r0
 8001942:	3318      	adds	r3, #24
 8001944:	2b1f      	cmp	r3, #31
 8001946:	dc00      	bgt.n	800194a <__aeabi_dadd+0x33e>
 8001948:	e6bf      	b.n	80016ca <__aeabi_dadd+0xbe>
 800194a:	003a      	movs	r2, r7
 800194c:	3808      	subs	r0, #8
 800194e:	4082      	lsls	r2, r0
 8001950:	429c      	cmp	r4, r3
 8001952:	dd00      	ble.n	8001956 <__aeabi_dadd+0x34a>
 8001954:	e083      	b.n	8001a5e <__aeabi_dadd+0x452>
 8001956:	1b1b      	subs	r3, r3, r4
 8001958:	1c58      	adds	r0, r3, #1
 800195a:	281f      	cmp	r0, #31
 800195c:	dc00      	bgt.n	8001960 <__aeabi_dadd+0x354>
 800195e:	e1b4      	b.n	8001cca <__aeabi_dadd+0x6be>
 8001960:	0017      	movs	r7, r2
 8001962:	3b1f      	subs	r3, #31
 8001964:	40df      	lsrs	r7, r3
 8001966:	2820      	cmp	r0, #32
 8001968:	d005      	beq.n	8001976 <__aeabi_dadd+0x36a>
 800196a:	2340      	movs	r3, #64	@ 0x40
 800196c:	1a1b      	subs	r3, r3, r0
 800196e:	409a      	lsls	r2, r3
 8001970:	1e53      	subs	r3, r2, #1
 8001972:	419a      	sbcs	r2, r3
 8001974:	4317      	orrs	r7, r2
 8001976:	2400      	movs	r4, #0
 8001978:	2f00      	cmp	r7, #0
 800197a:	d00a      	beq.n	8001992 <__aeabi_dadd+0x386>
 800197c:	077b      	lsls	r3, r7, #29
 800197e:	d000      	beq.n	8001982 <__aeabi_dadd+0x376>
 8001980:	e6c4      	b.n	800170c <__aeabi_dadd+0x100>
 8001982:	0026      	movs	r6, r4
 8001984:	e79e      	b.n	80018c4 <__aeabi_dadd+0x2b8>
 8001986:	464b      	mov	r3, r9
 8001988:	000c      	movs	r4, r1
 800198a:	08d8      	lsrs	r0, r3, #3
 800198c:	e79b      	b.n	80018c6 <__aeabi_dadd+0x2ba>
 800198e:	2700      	movs	r7, #0
 8001990:	4c01      	ldr	r4, [pc, #4]	@ (8001998 <__aeabi_dadd+0x38c>)
 8001992:	2600      	movs	r6, #0
 8001994:	e783      	b.n	800189e <__aeabi_dadd+0x292>
 8001996:	46c0      	nop			@ (mov r8, r8)
 8001998:	000007ff 	.word	0x000007ff
 800199c:	ff7fffff 	.word	0xff7fffff
 80019a0:	000007fe 	.word	0x000007fe
 80019a4:	464b      	mov	r3, r9
 80019a6:	0777      	lsls	r7, r6, #29
 80019a8:	08d8      	lsrs	r0, r3, #3
 80019aa:	4307      	orrs	r7, r0
 80019ac:	08f0      	lsrs	r0, r6, #3
 80019ae:	e791      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 80019b0:	4fcd      	ldr	r7, [pc, #820]	@ (8001ce8 <__aeabi_dadd+0x6dc>)
 80019b2:	1c61      	adds	r1, r4, #1
 80019b4:	4239      	tst	r1, r7
 80019b6:	d16b      	bne.n	8001a90 <__aeabi_dadd+0x484>
 80019b8:	0031      	movs	r1, r6
 80019ba:	4648      	mov	r0, r9
 80019bc:	4301      	orrs	r1, r0
 80019be:	2c00      	cmp	r4, #0
 80019c0:	d000      	beq.n	80019c4 <__aeabi_dadd+0x3b8>
 80019c2:	e14b      	b.n	8001c5c <__aeabi_dadd+0x650>
 80019c4:	001f      	movs	r7, r3
 80019c6:	4317      	orrs	r7, r2
 80019c8:	2900      	cmp	r1, #0
 80019ca:	d100      	bne.n	80019ce <__aeabi_dadd+0x3c2>
 80019cc:	e181      	b.n	8001cd2 <__aeabi_dadd+0x6c6>
 80019ce:	2f00      	cmp	r7, #0
 80019d0:	d100      	bne.n	80019d4 <__aeabi_dadd+0x3c8>
 80019d2:	e74c      	b.n	800186e <__aeabi_dadd+0x262>
 80019d4:	444a      	add	r2, r9
 80019d6:	454a      	cmp	r2, r9
 80019d8:	4180      	sbcs	r0, r0
 80019da:	18f6      	adds	r6, r6, r3
 80019dc:	4240      	negs	r0, r0
 80019de:	1836      	adds	r6, r6, r0
 80019e0:	0233      	lsls	r3, r6, #8
 80019e2:	d500      	bpl.n	80019e6 <__aeabi_dadd+0x3da>
 80019e4:	e1b0      	b.n	8001d48 <__aeabi_dadd+0x73c>
 80019e6:	0017      	movs	r7, r2
 80019e8:	4691      	mov	r9, r2
 80019ea:	4337      	orrs	r7, r6
 80019ec:	d000      	beq.n	80019f0 <__aeabi_dadd+0x3e4>
 80019ee:	e73e      	b.n	800186e <__aeabi_dadd+0x262>
 80019f0:	2600      	movs	r6, #0
 80019f2:	e754      	b.n	800189e <__aeabi_dadd+0x292>
 80019f4:	4649      	mov	r1, r9
 80019f6:	1a89      	subs	r1, r1, r2
 80019f8:	4688      	mov	r8, r1
 80019fa:	45c1      	cmp	r9, r8
 80019fc:	41bf      	sbcs	r7, r7
 80019fe:	1af1      	subs	r1, r6, r3
 8001a00:	427f      	negs	r7, r7
 8001a02:	1bc9      	subs	r1, r1, r7
 8001a04:	020f      	lsls	r7, r1, #8
 8001a06:	d461      	bmi.n	8001acc <__aeabi_dadd+0x4c0>
 8001a08:	4647      	mov	r7, r8
 8001a0a:	430f      	orrs	r7, r1
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dadd+0x404>
 8001a0e:	e0bd      	b.n	8001b8c <__aeabi_dadd+0x580>
 8001a10:	000e      	movs	r6, r1
 8001a12:	4647      	mov	r7, r8
 8001a14:	e651      	b.n	80016ba <__aeabi_dadd+0xae>
 8001a16:	4cb5      	ldr	r4, [pc, #724]	@ (8001cec <__aeabi_dadd+0x6e0>)
 8001a18:	45a0      	cmp	r8, r4
 8001a1a:	d100      	bne.n	8001a1e <__aeabi_dadd+0x412>
 8001a1c:	e100      	b.n	8001c20 <__aeabi_dadd+0x614>
 8001a1e:	2701      	movs	r7, #1
 8001a20:	2938      	cmp	r1, #56	@ 0x38
 8001a22:	dd00      	ble.n	8001a26 <__aeabi_dadd+0x41a>
 8001a24:	e6b8      	b.n	8001798 <__aeabi_dadd+0x18c>
 8001a26:	2480      	movs	r4, #128	@ 0x80
 8001a28:	0424      	lsls	r4, r4, #16
 8001a2a:	4326      	orrs	r6, r4
 8001a2c:	e6a3      	b.n	8001776 <__aeabi_dadd+0x16a>
 8001a2e:	4eb0      	ldr	r6, [pc, #704]	@ (8001cf0 <__aeabi_dadd+0x6e4>)
 8001a30:	1ae4      	subs	r4, r4, r3
 8001a32:	4016      	ands	r6, r2
 8001a34:	077b      	lsls	r3, r7, #29
 8001a36:	d000      	beq.n	8001a3a <__aeabi_dadd+0x42e>
 8001a38:	e73f      	b.n	80018ba <__aeabi_dadd+0x2ae>
 8001a3a:	e743      	b.n	80018c4 <__aeabi_dadd+0x2b8>
 8001a3c:	000f      	movs	r7, r1
 8001a3e:	0018      	movs	r0, r3
 8001a40:	3f20      	subs	r7, #32
 8001a42:	40f8      	lsrs	r0, r7
 8001a44:	4684      	mov	ip, r0
 8001a46:	2920      	cmp	r1, #32
 8001a48:	d003      	beq.n	8001a52 <__aeabi_dadd+0x446>
 8001a4a:	2740      	movs	r7, #64	@ 0x40
 8001a4c:	1a79      	subs	r1, r7, r1
 8001a4e:	408b      	lsls	r3, r1
 8001a50:	431a      	orrs	r2, r3
 8001a52:	1e53      	subs	r3, r2, #1
 8001a54:	419a      	sbcs	r2, r3
 8001a56:	4663      	mov	r3, ip
 8001a58:	0017      	movs	r7, r2
 8001a5a:	431f      	orrs	r7, r3
 8001a5c:	e622      	b.n	80016a4 <__aeabi_dadd+0x98>
 8001a5e:	48a4      	ldr	r0, [pc, #656]	@ (8001cf0 <__aeabi_dadd+0x6e4>)
 8001a60:	1ae1      	subs	r1, r4, r3
 8001a62:	4010      	ands	r0, r2
 8001a64:	0747      	lsls	r7, r0, #29
 8001a66:	08c0      	lsrs	r0, r0, #3
 8001a68:	e707      	b.n	800187a <__aeabi_dadd+0x26e>
 8001a6a:	0034      	movs	r4, r6
 8001a6c:	4648      	mov	r0, r9
 8001a6e:	4304      	orrs	r4, r0
 8001a70:	d100      	bne.n	8001a74 <__aeabi_dadd+0x468>
 8001a72:	e0fa      	b.n	8001c6a <__aeabi_dadd+0x65e>
 8001a74:	1e4c      	subs	r4, r1, #1
 8001a76:	2901      	cmp	r1, #1
 8001a78:	d100      	bne.n	8001a7c <__aeabi_dadd+0x470>
 8001a7a:	e0d7      	b.n	8001c2c <__aeabi_dadd+0x620>
 8001a7c:	4f9b      	ldr	r7, [pc, #620]	@ (8001cec <__aeabi_dadd+0x6e0>)
 8001a7e:	42b9      	cmp	r1, r7
 8001a80:	d100      	bne.n	8001a84 <__aeabi_dadd+0x478>
 8001a82:	e0e2      	b.n	8001c4a <__aeabi_dadd+0x63e>
 8001a84:	2701      	movs	r7, #1
 8001a86:	2c38      	cmp	r4, #56	@ 0x38
 8001a88:	dd00      	ble.n	8001a8c <__aeabi_dadd+0x480>
 8001a8a:	e74f      	b.n	800192c <__aeabi_dadd+0x320>
 8001a8c:	0021      	movs	r1, r4
 8001a8e:	e73c      	b.n	800190a <__aeabi_dadd+0x2fe>
 8001a90:	4c96      	ldr	r4, [pc, #600]	@ (8001cec <__aeabi_dadd+0x6e0>)
 8001a92:	42a1      	cmp	r1, r4
 8001a94:	d100      	bne.n	8001a98 <__aeabi_dadd+0x48c>
 8001a96:	e0dd      	b.n	8001c54 <__aeabi_dadd+0x648>
 8001a98:	444a      	add	r2, r9
 8001a9a:	454a      	cmp	r2, r9
 8001a9c:	4180      	sbcs	r0, r0
 8001a9e:	18f3      	adds	r3, r6, r3
 8001aa0:	4240      	negs	r0, r0
 8001aa2:	1818      	adds	r0, r3, r0
 8001aa4:	07c7      	lsls	r7, r0, #31
 8001aa6:	0852      	lsrs	r2, r2, #1
 8001aa8:	4317      	orrs	r7, r2
 8001aaa:	0846      	lsrs	r6, r0, #1
 8001aac:	0752      	lsls	r2, r2, #29
 8001aae:	d005      	beq.n	8001abc <__aeabi_dadd+0x4b0>
 8001ab0:	220f      	movs	r2, #15
 8001ab2:	000c      	movs	r4, r1
 8001ab4:	403a      	ands	r2, r7
 8001ab6:	2a04      	cmp	r2, #4
 8001ab8:	d000      	beq.n	8001abc <__aeabi_dadd+0x4b0>
 8001aba:	e62c      	b.n	8001716 <__aeabi_dadd+0x10a>
 8001abc:	0776      	lsls	r6, r6, #29
 8001abe:	08ff      	lsrs	r7, r7, #3
 8001ac0:	4337      	orrs	r7, r6
 8001ac2:	0900      	lsrs	r0, r0, #4
 8001ac4:	e6d9      	b.n	800187a <__aeabi_dadd+0x26e>
 8001ac6:	2700      	movs	r7, #0
 8001ac8:	2600      	movs	r6, #0
 8001aca:	e6e8      	b.n	800189e <__aeabi_dadd+0x292>
 8001acc:	4649      	mov	r1, r9
 8001ace:	1a57      	subs	r7, r2, r1
 8001ad0:	42ba      	cmp	r2, r7
 8001ad2:	4192      	sbcs	r2, r2
 8001ad4:	1b9e      	subs	r6, r3, r6
 8001ad6:	4252      	negs	r2, r2
 8001ad8:	4665      	mov	r5, ip
 8001ada:	1ab6      	subs	r6, r6, r2
 8001adc:	e5ed      	b.n	80016ba <__aeabi_dadd+0xae>
 8001ade:	2900      	cmp	r1, #0
 8001ae0:	d000      	beq.n	8001ae4 <__aeabi_dadd+0x4d8>
 8001ae2:	e0c6      	b.n	8001c72 <__aeabi_dadd+0x666>
 8001ae4:	2f00      	cmp	r7, #0
 8001ae6:	d167      	bne.n	8001bb8 <__aeabi_dadd+0x5ac>
 8001ae8:	2680      	movs	r6, #128	@ 0x80
 8001aea:	2500      	movs	r5, #0
 8001aec:	4c7f      	ldr	r4, [pc, #508]	@ (8001cec <__aeabi_dadd+0x6e0>)
 8001aee:	0336      	lsls	r6, r6, #12
 8001af0:	e6d5      	b.n	800189e <__aeabi_dadd+0x292>
 8001af2:	4665      	mov	r5, ip
 8001af4:	000c      	movs	r4, r1
 8001af6:	001e      	movs	r6, r3
 8001af8:	08d0      	lsrs	r0, r2, #3
 8001afa:	e6e4      	b.n	80018c6 <__aeabi_dadd+0x2ba>
 8001afc:	444a      	add	r2, r9
 8001afe:	454a      	cmp	r2, r9
 8001b00:	4180      	sbcs	r0, r0
 8001b02:	18f3      	adds	r3, r6, r3
 8001b04:	4240      	negs	r0, r0
 8001b06:	1818      	adds	r0, r3, r0
 8001b08:	0011      	movs	r1, r2
 8001b0a:	0203      	lsls	r3, r0, #8
 8001b0c:	d400      	bmi.n	8001b10 <__aeabi_dadd+0x504>
 8001b0e:	e096      	b.n	8001c3e <__aeabi_dadd+0x632>
 8001b10:	4b77      	ldr	r3, [pc, #476]	@ (8001cf0 <__aeabi_dadd+0x6e4>)
 8001b12:	0849      	lsrs	r1, r1, #1
 8001b14:	4018      	ands	r0, r3
 8001b16:	07c3      	lsls	r3, r0, #31
 8001b18:	430b      	orrs	r3, r1
 8001b1a:	0844      	lsrs	r4, r0, #1
 8001b1c:	0749      	lsls	r1, r1, #29
 8001b1e:	d100      	bne.n	8001b22 <__aeabi_dadd+0x516>
 8001b20:	e129      	b.n	8001d76 <__aeabi_dadd+0x76a>
 8001b22:	220f      	movs	r2, #15
 8001b24:	401a      	ands	r2, r3
 8001b26:	2a04      	cmp	r2, #4
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dadd+0x520>
 8001b2a:	e0ea      	b.n	8001d02 <__aeabi_dadd+0x6f6>
 8001b2c:	1d1f      	adds	r7, r3, #4
 8001b2e:	429f      	cmp	r7, r3
 8001b30:	41b6      	sbcs	r6, r6
 8001b32:	4276      	negs	r6, r6
 8001b34:	1936      	adds	r6, r6, r4
 8001b36:	2402      	movs	r4, #2
 8001b38:	e6c4      	b.n	80018c4 <__aeabi_dadd+0x2b8>
 8001b3a:	4649      	mov	r1, r9
 8001b3c:	1a8f      	subs	r7, r1, r2
 8001b3e:	45b9      	cmp	r9, r7
 8001b40:	4180      	sbcs	r0, r0
 8001b42:	1af6      	subs	r6, r6, r3
 8001b44:	4240      	negs	r0, r0
 8001b46:	1a36      	subs	r6, r6, r0
 8001b48:	0233      	lsls	r3, r6, #8
 8001b4a:	d406      	bmi.n	8001b5a <__aeabi_dadd+0x54e>
 8001b4c:	0773      	lsls	r3, r6, #29
 8001b4e:	08ff      	lsrs	r7, r7, #3
 8001b50:	2101      	movs	r1, #1
 8001b52:	431f      	orrs	r7, r3
 8001b54:	08f0      	lsrs	r0, r6, #3
 8001b56:	e690      	b.n	800187a <__aeabi_dadd+0x26e>
 8001b58:	4665      	mov	r5, ip
 8001b5a:	2401      	movs	r4, #1
 8001b5c:	e5ab      	b.n	80016b6 <__aeabi_dadd+0xaa>
 8001b5e:	464b      	mov	r3, r9
 8001b60:	0777      	lsls	r7, r6, #29
 8001b62:	08d8      	lsrs	r0, r3, #3
 8001b64:	4307      	orrs	r7, r0
 8001b66:	08f0      	lsrs	r0, r6, #3
 8001b68:	e6b4      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001b6a:	000f      	movs	r7, r1
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	3f20      	subs	r7, #32
 8001b70:	40f8      	lsrs	r0, r7
 8001b72:	4684      	mov	ip, r0
 8001b74:	2920      	cmp	r1, #32
 8001b76:	d003      	beq.n	8001b80 <__aeabi_dadd+0x574>
 8001b78:	2740      	movs	r7, #64	@ 0x40
 8001b7a:	1a79      	subs	r1, r7, r1
 8001b7c:	408b      	lsls	r3, r1
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	1e53      	subs	r3, r2, #1
 8001b82:	419a      	sbcs	r2, r3
 8001b84:	4663      	mov	r3, ip
 8001b86:	0017      	movs	r7, r2
 8001b88:	431f      	orrs	r7, r3
 8001b8a:	e635      	b.n	80017f8 <__aeabi_dadd+0x1ec>
 8001b8c:	2500      	movs	r5, #0
 8001b8e:	2400      	movs	r4, #0
 8001b90:	2600      	movs	r6, #0
 8001b92:	e684      	b.n	800189e <__aeabi_dadd+0x292>
 8001b94:	000c      	movs	r4, r1
 8001b96:	0035      	movs	r5, r6
 8001b98:	3c20      	subs	r4, #32
 8001b9a:	40e5      	lsrs	r5, r4
 8001b9c:	2920      	cmp	r1, #32
 8001b9e:	d005      	beq.n	8001bac <__aeabi_dadd+0x5a0>
 8001ba0:	2440      	movs	r4, #64	@ 0x40
 8001ba2:	1a61      	subs	r1, r4, r1
 8001ba4:	408e      	lsls	r6, r1
 8001ba6:	4649      	mov	r1, r9
 8001ba8:	4331      	orrs	r1, r6
 8001baa:	4689      	mov	r9, r1
 8001bac:	4648      	mov	r0, r9
 8001bae:	1e41      	subs	r1, r0, #1
 8001bb0:	4188      	sbcs	r0, r1
 8001bb2:	0007      	movs	r7, r0
 8001bb4:	432f      	orrs	r7, r5
 8001bb6:	e5ef      	b.n	8001798 <__aeabi_dadd+0x18c>
 8001bb8:	08d2      	lsrs	r2, r2, #3
 8001bba:	075f      	lsls	r7, r3, #29
 8001bbc:	4665      	mov	r5, ip
 8001bbe:	4317      	orrs	r7, r2
 8001bc0:	08d8      	lsrs	r0, r3, #3
 8001bc2:	e687      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001bc4:	1a17      	subs	r7, r2, r0
 8001bc6:	42ba      	cmp	r2, r7
 8001bc8:	4192      	sbcs	r2, r2
 8001bca:	1b9e      	subs	r6, r3, r6
 8001bcc:	4252      	negs	r2, r2
 8001bce:	1ab6      	subs	r6, r6, r2
 8001bd0:	0233      	lsls	r3, r6, #8
 8001bd2:	d4c1      	bmi.n	8001b58 <__aeabi_dadd+0x54c>
 8001bd4:	0773      	lsls	r3, r6, #29
 8001bd6:	08ff      	lsrs	r7, r7, #3
 8001bd8:	4665      	mov	r5, ip
 8001bda:	2101      	movs	r1, #1
 8001bdc:	431f      	orrs	r7, r3
 8001bde:	08f0      	lsrs	r0, r6, #3
 8001be0:	e64b      	b.n	800187a <__aeabi_dadd+0x26e>
 8001be2:	2f00      	cmp	r7, #0
 8001be4:	d07b      	beq.n	8001cde <__aeabi_dadd+0x6d2>
 8001be6:	4665      	mov	r5, ip
 8001be8:	001e      	movs	r6, r3
 8001bea:	4691      	mov	r9, r2
 8001bec:	e63f      	b.n	800186e <__aeabi_dadd+0x262>
 8001bee:	1a81      	subs	r1, r0, r2
 8001bf0:	4688      	mov	r8, r1
 8001bf2:	45c1      	cmp	r9, r8
 8001bf4:	41a4      	sbcs	r4, r4
 8001bf6:	1af1      	subs	r1, r6, r3
 8001bf8:	4264      	negs	r4, r4
 8001bfa:	1b09      	subs	r1, r1, r4
 8001bfc:	2480      	movs	r4, #128	@ 0x80
 8001bfe:	0424      	lsls	r4, r4, #16
 8001c00:	4221      	tst	r1, r4
 8001c02:	d077      	beq.n	8001cf4 <__aeabi_dadd+0x6e8>
 8001c04:	1a10      	subs	r0, r2, r0
 8001c06:	4282      	cmp	r2, r0
 8001c08:	4192      	sbcs	r2, r2
 8001c0a:	0007      	movs	r7, r0
 8001c0c:	1b9e      	subs	r6, r3, r6
 8001c0e:	4252      	negs	r2, r2
 8001c10:	1ab6      	subs	r6, r6, r2
 8001c12:	4337      	orrs	r7, r6
 8001c14:	d000      	beq.n	8001c18 <__aeabi_dadd+0x60c>
 8001c16:	e0a0      	b.n	8001d5a <__aeabi_dadd+0x74e>
 8001c18:	4665      	mov	r5, ip
 8001c1a:	2400      	movs	r4, #0
 8001c1c:	2600      	movs	r6, #0
 8001c1e:	e63e      	b.n	800189e <__aeabi_dadd+0x292>
 8001c20:	075f      	lsls	r7, r3, #29
 8001c22:	08d2      	lsrs	r2, r2, #3
 8001c24:	4665      	mov	r5, ip
 8001c26:	4317      	orrs	r7, r2
 8001c28:	08d8      	lsrs	r0, r3, #3
 8001c2a:	e653      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001c2c:	1881      	adds	r1, r0, r2
 8001c2e:	4291      	cmp	r1, r2
 8001c30:	4192      	sbcs	r2, r2
 8001c32:	18f0      	adds	r0, r6, r3
 8001c34:	4252      	negs	r2, r2
 8001c36:	1880      	adds	r0, r0, r2
 8001c38:	0203      	lsls	r3, r0, #8
 8001c3a:	d500      	bpl.n	8001c3e <__aeabi_dadd+0x632>
 8001c3c:	e768      	b.n	8001b10 <__aeabi_dadd+0x504>
 8001c3e:	0747      	lsls	r7, r0, #29
 8001c40:	08c9      	lsrs	r1, r1, #3
 8001c42:	430f      	orrs	r7, r1
 8001c44:	08c0      	lsrs	r0, r0, #3
 8001c46:	2101      	movs	r1, #1
 8001c48:	e617      	b.n	800187a <__aeabi_dadd+0x26e>
 8001c4a:	08d2      	lsrs	r2, r2, #3
 8001c4c:	075f      	lsls	r7, r3, #29
 8001c4e:	4317      	orrs	r7, r2
 8001c50:	08d8      	lsrs	r0, r3, #3
 8001c52:	e63f      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001c54:	000c      	movs	r4, r1
 8001c56:	2600      	movs	r6, #0
 8001c58:	2700      	movs	r7, #0
 8001c5a:	e620      	b.n	800189e <__aeabi_dadd+0x292>
 8001c5c:	2900      	cmp	r1, #0
 8001c5e:	d156      	bne.n	8001d0e <__aeabi_dadd+0x702>
 8001c60:	075f      	lsls	r7, r3, #29
 8001c62:	08d2      	lsrs	r2, r2, #3
 8001c64:	4317      	orrs	r7, r2
 8001c66:	08d8      	lsrs	r0, r3, #3
 8001c68:	e634      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001c6a:	000c      	movs	r4, r1
 8001c6c:	001e      	movs	r6, r3
 8001c6e:	08d0      	lsrs	r0, r2, #3
 8001c70:	e629      	b.n	80018c6 <__aeabi_dadd+0x2ba>
 8001c72:	08c1      	lsrs	r1, r0, #3
 8001c74:	0770      	lsls	r0, r6, #29
 8001c76:	4301      	orrs	r1, r0
 8001c78:	08f0      	lsrs	r0, r6, #3
 8001c7a:	2f00      	cmp	r7, #0
 8001c7c:	d062      	beq.n	8001d44 <__aeabi_dadd+0x738>
 8001c7e:	2480      	movs	r4, #128	@ 0x80
 8001c80:	0324      	lsls	r4, r4, #12
 8001c82:	4220      	tst	r0, r4
 8001c84:	d007      	beq.n	8001c96 <__aeabi_dadd+0x68a>
 8001c86:	08de      	lsrs	r6, r3, #3
 8001c88:	4226      	tst	r6, r4
 8001c8a:	d104      	bne.n	8001c96 <__aeabi_dadd+0x68a>
 8001c8c:	4665      	mov	r5, ip
 8001c8e:	0030      	movs	r0, r6
 8001c90:	08d1      	lsrs	r1, r2, #3
 8001c92:	075b      	lsls	r3, r3, #29
 8001c94:	4319      	orrs	r1, r3
 8001c96:	0f4f      	lsrs	r7, r1, #29
 8001c98:	00c9      	lsls	r1, r1, #3
 8001c9a:	08c9      	lsrs	r1, r1, #3
 8001c9c:	077f      	lsls	r7, r7, #29
 8001c9e:	430f      	orrs	r7, r1
 8001ca0:	e618      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001ca2:	000c      	movs	r4, r1
 8001ca4:	0030      	movs	r0, r6
 8001ca6:	3c20      	subs	r4, #32
 8001ca8:	40e0      	lsrs	r0, r4
 8001caa:	4684      	mov	ip, r0
 8001cac:	2920      	cmp	r1, #32
 8001cae:	d005      	beq.n	8001cbc <__aeabi_dadd+0x6b0>
 8001cb0:	2440      	movs	r4, #64	@ 0x40
 8001cb2:	1a61      	subs	r1, r4, r1
 8001cb4:	408e      	lsls	r6, r1
 8001cb6:	4649      	mov	r1, r9
 8001cb8:	4331      	orrs	r1, r6
 8001cba:	4689      	mov	r9, r1
 8001cbc:	4648      	mov	r0, r9
 8001cbe:	1e41      	subs	r1, r0, #1
 8001cc0:	4188      	sbcs	r0, r1
 8001cc2:	4661      	mov	r1, ip
 8001cc4:	0007      	movs	r7, r0
 8001cc6:	430f      	orrs	r7, r1
 8001cc8:	e630      	b.n	800192c <__aeabi_dadd+0x320>
 8001cca:	2120      	movs	r1, #32
 8001ccc:	2700      	movs	r7, #0
 8001cce:	1a09      	subs	r1, r1, r0
 8001cd0:	e50e      	b.n	80016f0 <__aeabi_dadd+0xe4>
 8001cd2:	001e      	movs	r6, r3
 8001cd4:	2f00      	cmp	r7, #0
 8001cd6:	d000      	beq.n	8001cda <__aeabi_dadd+0x6ce>
 8001cd8:	e522      	b.n	8001720 <__aeabi_dadd+0x114>
 8001cda:	2400      	movs	r4, #0
 8001cdc:	e758      	b.n	8001b90 <__aeabi_dadd+0x584>
 8001cde:	2500      	movs	r5, #0
 8001ce0:	2400      	movs	r4, #0
 8001ce2:	2600      	movs	r6, #0
 8001ce4:	e5db      	b.n	800189e <__aeabi_dadd+0x292>
 8001ce6:	46c0      	nop			@ (mov r8, r8)
 8001ce8:	000007fe 	.word	0x000007fe
 8001cec:	000007ff 	.word	0x000007ff
 8001cf0:	ff7fffff 	.word	0xff7fffff
 8001cf4:	4647      	mov	r7, r8
 8001cf6:	430f      	orrs	r7, r1
 8001cf8:	d100      	bne.n	8001cfc <__aeabi_dadd+0x6f0>
 8001cfa:	e747      	b.n	8001b8c <__aeabi_dadd+0x580>
 8001cfc:	000e      	movs	r6, r1
 8001cfe:	46c1      	mov	r9, r8
 8001d00:	e5b5      	b.n	800186e <__aeabi_dadd+0x262>
 8001d02:	08df      	lsrs	r7, r3, #3
 8001d04:	0764      	lsls	r4, r4, #29
 8001d06:	2102      	movs	r1, #2
 8001d08:	4327      	orrs	r7, r4
 8001d0a:	0900      	lsrs	r0, r0, #4
 8001d0c:	e5b5      	b.n	800187a <__aeabi_dadd+0x26e>
 8001d0e:	0019      	movs	r1, r3
 8001d10:	08c0      	lsrs	r0, r0, #3
 8001d12:	0777      	lsls	r7, r6, #29
 8001d14:	4307      	orrs	r7, r0
 8001d16:	4311      	orrs	r1, r2
 8001d18:	08f0      	lsrs	r0, r6, #3
 8001d1a:	2900      	cmp	r1, #0
 8001d1c:	d100      	bne.n	8001d20 <__aeabi_dadd+0x714>
 8001d1e:	e5d9      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001d20:	2180      	movs	r1, #128	@ 0x80
 8001d22:	0309      	lsls	r1, r1, #12
 8001d24:	4208      	tst	r0, r1
 8001d26:	d007      	beq.n	8001d38 <__aeabi_dadd+0x72c>
 8001d28:	08dc      	lsrs	r4, r3, #3
 8001d2a:	420c      	tst	r4, r1
 8001d2c:	d104      	bne.n	8001d38 <__aeabi_dadd+0x72c>
 8001d2e:	08d2      	lsrs	r2, r2, #3
 8001d30:	075b      	lsls	r3, r3, #29
 8001d32:	431a      	orrs	r2, r3
 8001d34:	0017      	movs	r7, r2
 8001d36:	0020      	movs	r0, r4
 8001d38:	0f7b      	lsrs	r3, r7, #29
 8001d3a:	00ff      	lsls	r7, r7, #3
 8001d3c:	08ff      	lsrs	r7, r7, #3
 8001d3e:	075b      	lsls	r3, r3, #29
 8001d40:	431f      	orrs	r7, r3
 8001d42:	e5c7      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001d44:	000f      	movs	r7, r1
 8001d46:	e5c5      	b.n	80018d4 <__aeabi_dadd+0x2c8>
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <__aeabi_dadd+0x788>)
 8001d4a:	08d2      	lsrs	r2, r2, #3
 8001d4c:	4033      	ands	r3, r6
 8001d4e:	075f      	lsls	r7, r3, #29
 8001d50:	025b      	lsls	r3, r3, #9
 8001d52:	2401      	movs	r4, #1
 8001d54:	4317      	orrs	r7, r2
 8001d56:	0b1e      	lsrs	r6, r3, #12
 8001d58:	e5a1      	b.n	800189e <__aeabi_dadd+0x292>
 8001d5a:	4226      	tst	r6, r4
 8001d5c:	d012      	beq.n	8001d84 <__aeabi_dadd+0x778>
 8001d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <__aeabi_dadd+0x788>)
 8001d60:	4665      	mov	r5, ip
 8001d62:	0002      	movs	r2, r0
 8001d64:	2401      	movs	r4, #1
 8001d66:	401e      	ands	r6, r3
 8001d68:	e4e6      	b.n	8001738 <__aeabi_dadd+0x12c>
 8001d6a:	0021      	movs	r1, r4
 8001d6c:	e585      	b.n	800187a <__aeabi_dadd+0x26e>
 8001d6e:	0017      	movs	r7, r2
 8001d70:	e5a8      	b.n	80018c4 <__aeabi_dadd+0x2b8>
 8001d72:	003a      	movs	r2, r7
 8001d74:	e4d4      	b.n	8001720 <__aeabi_dadd+0x114>
 8001d76:	08db      	lsrs	r3, r3, #3
 8001d78:	0764      	lsls	r4, r4, #29
 8001d7a:	431c      	orrs	r4, r3
 8001d7c:	0027      	movs	r7, r4
 8001d7e:	2102      	movs	r1, #2
 8001d80:	0900      	lsrs	r0, r0, #4
 8001d82:	e57a      	b.n	800187a <__aeabi_dadd+0x26e>
 8001d84:	08c0      	lsrs	r0, r0, #3
 8001d86:	0777      	lsls	r7, r6, #29
 8001d88:	4307      	orrs	r7, r0
 8001d8a:	4665      	mov	r5, ip
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	08f0      	lsrs	r0, r6, #3
 8001d90:	e573      	b.n	800187a <__aeabi_dadd+0x26e>
 8001d92:	46c0      	nop			@ (mov r8, r8)
 8001d94:	ff7fffff 	.word	0xff7fffff

08001d98 <__aeabi_ddiv>:
 8001d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d9a:	46de      	mov	lr, fp
 8001d9c:	4645      	mov	r5, r8
 8001d9e:	4657      	mov	r7, sl
 8001da0:	464e      	mov	r6, r9
 8001da2:	b5e0      	push	{r5, r6, r7, lr}
 8001da4:	b087      	sub	sp, #28
 8001da6:	9200      	str	r2, [sp, #0]
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	030b      	lsls	r3, r1, #12
 8001dac:	0b1b      	lsrs	r3, r3, #12
 8001dae:	469b      	mov	fp, r3
 8001db0:	0fca      	lsrs	r2, r1, #31
 8001db2:	004b      	lsls	r3, r1, #1
 8001db4:	0004      	movs	r4, r0
 8001db6:	4680      	mov	r8, r0
 8001db8:	0d5b      	lsrs	r3, r3, #21
 8001dba:	9202      	str	r2, [sp, #8]
 8001dbc:	d100      	bne.n	8001dc0 <__aeabi_ddiv+0x28>
 8001dbe:	e098      	b.n	8001ef2 <__aeabi_ddiv+0x15a>
 8001dc0:	4a7c      	ldr	r2, [pc, #496]	@ (8001fb4 <__aeabi_ddiv+0x21c>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d037      	beq.n	8001e36 <__aeabi_ddiv+0x9e>
 8001dc6:	4659      	mov	r1, fp
 8001dc8:	0f42      	lsrs	r2, r0, #29
 8001dca:	00c9      	lsls	r1, r1, #3
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	2180      	movs	r1, #128	@ 0x80
 8001dd0:	0409      	lsls	r1, r1, #16
 8001dd2:	4311      	orrs	r1, r2
 8001dd4:	00c2      	lsls	r2, r0, #3
 8001dd6:	4690      	mov	r8, r2
 8001dd8:	4a77      	ldr	r2, [pc, #476]	@ (8001fb8 <__aeabi_ddiv+0x220>)
 8001dda:	4689      	mov	r9, r1
 8001ddc:	4692      	mov	sl, r2
 8001dde:	449a      	add	sl, r3
 8001de0:	2300      	movs	r3, #0
 8001de2:	2400      	movs	r4, #0
 8001de4:	9303      	str	r3, [sp, #12]
 8001de6:	9e00      	ldr	r6, [sp, #0]
 8001de8:	9f01      	ldr	r7, [sp, #4]
 8001dea:	033b      	lsls	r3, r7, #12
 8001dec:	0b1b      	lsrs	r3, r3, #12
 8001dee:	469b      	mov	fp, r3
 8001df0:	007b      	lsls	r3, r7, #1
 8001df2:	0030      	movs	r0, r6
 8001df4:	0d5b      	lsrs	r3, r3, #21
 8001df6:	0ffd      	lsrs	r5, r7, #31
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d059      	beq.n	8001eb0 <__aeabi_ddiv+0x118>
 8001dfc:	4a6d      	ldr	r2, [pc, #436]	@ (8001fb4 <__aeabi_ddiv+0x21c>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d048      	beq.n	8001e94 <__aeabi_ddiv+0xfc>
 8001e02:	4659      	mov	r1, fp
 8001e04:	0f72      	lsrs	r2, r6, #29
 8001e06:	00c9      	lsls	r1, r1, #3
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	2180      	movs	r1, #128	@ 0x80
 8001e0c:	0409      	lsls	r1, r1, #16
 8001e0e:	4311      	orrs	r1, r2
 8001e10:	468b      	mov	fp, r1
 8001e12:	4969      	ldr	r1, [pc, #420]	@ (8001fb8 <__aeabi_ddiv+0x220>)
 8001e14:	00f2      	lsls	r2, r6, #3
 8001e16:	468c      	mov	ip, r1
 8001e18:	4651      	mov	r1, sl
 8001e1a:	4463      	add	r3, ip
 8001e1c:	1acb      	subs	r3, r1, r3
 8001e1e:	469a      	mov	sl, r3
 8001e20:	2100      	movs	r1, #0
 8001e22:	9e02      	ldr	r6, [sp, #8]
 8001e24:	406e      	eors	r6, r5
 8001e26:	b2f6      	uxtb	r6, r6
 8001e28:	2c0f      	cmp	r4, #15
 8001e2a:	d900      	bls.n	8001e2e <__aeabi_ddiv+0x96>
 8001e2c:	e0ce      	b.n	8001fcc <__aeabi_ddiv+0x234>
 8001e2e:	4b63      	ldr	r3, [pc, #396]	@ (8001fbc <__aeabi_ddiv+0x224>)
 8001e30:	00a4      	lsls	r4, r4, #2
 8001e32:	591b      	ldr	r3, [r3, r4]
 8001e34:	469f      	mov	pc, r3
 8001e36:	465a      	mov	r2, fp
 8001e38:	4302      	orrs	r2, r0
 8001e3a:	4691      	mov	r9, r2
 8001e3c:	d000      	beq.n	8001e40 <__aeabi_ddiv+0xa8>
 8001e3e:	e090      	b.n	8001f62 <__aeabi_ddiv+0x1ca>
 8001e40:	469a      	mov	sl, r3
 8001e42:	2302      	movs	r3, #2
 8001e44:	4690      	mov	r8, r2
 8001e46:	2408      	movs	r4, #8
 8001e48:	9303      	str	r3, [sp, #12]
 8001e4a:	e7cc      	b.n	8001de6 <__aeabi_ddiv+0x4e>
 8001e4c:	46cb      	mov	fp, r9
 8001e4e:	4642      	mov	r2, r8
 8001e50:	9d02      	ldr	r5, [sp, #8]
 8001e52:	9903      	ldr	r1, [sp, #12]
 8001e54:	2902      	cmp	r1, #2
 8001e56:	d100      	bne.n	8001e5a <__aeabi_ddiv+0xc2>
 8001e58:	e1de      	b.n	8002218 <__aeabi_ddiv+0x480>
 8001e5a:	2903      	cmp	r1, #3
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_ddiv+0xc8>
 8001e5e:	e08d      	b.n	8001f7c <__aeabi_ddiv+0x1e4>
 8001e60:	2901      	cmp	r1, #1
 8001e62:	d000      	beq.n	8001e66 <__aeabi_ddiv+0xce>
 8001e64:	e179      	b.n	800215a <__aeabi_ddiv+0x3c2>
 8001e66:	002e      	movs	r6, r5
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	2400      	movs	r4, #0
 8001e6e:	4690      	mov	r8, r2
 8001e70:	051b      	lsls	r3, r3, #20
 8001e72:	4323      	orrs	r3, r4
 8001e74:	07f6      	lsls	r6, r6, #31
 8001e76:	4333      	orrs	r3, r6
 8001e78:	4640      	mov	r0, r8
 8001e7a:	0019      	movs	r1, r3
 8001e7c:	b007      	add	sp, #28
 8001e7e:	bcf0      	pop	{r4, r5, r6, r7}
 8001e80:	46bb      	mov	fp, r7
 8001e82:	46b2      	mov	sl, r6
 8001e84:	46a9      	mov	r9, r5
 8001e86:	46a0      	mov	r8, r4
 8001e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2400      	movs	r4, #0
 8001e8e:	4690      	mov	r8, r2
 8001e90:	4b48      	ldr	r3, [pc, #288]	@ (8001fb4 <__aeabi_ddiv+0x21c>)
 8001e92:	e7ed      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 8001e94:	465a      	mov	r2, fp
 8001e96:	9b00      	ldr	r3, [sp, #0]
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	4b49      	ldr	r3, [pc, #292]	@ (8001fc0 <__aeabi_ddiv+0x228>)
 8001e9c:	469c      	mov	ip, r3
 8001e9e:	44e2      	add	sl, ip
 8001ea0:	2a00      	cmp	r2, #0
 8001ea2:	d159      	bne.n	8001f58 <__aeabi_ddiv+0x1c0>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	431c      	orrs	r4, r3
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	2102      	movs	r1, #2
 8001eac:	469b      	mov	fp, r3
 8001eae:	e7b8      	b.n	8001e22 <__aeabi_ddiv+0x8a>
 8001eb0:	465a      	mov	r2, fp
 8001eb2:	9b00      	ldr	r3, [sp, #0]
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	d049      	beq.n	8001f4c <__aeabi_ddiv+0x1b4>
 8001eb8:	465b      	mov	r3, fp
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_ddiv+0x128>
 8001ebe:	e19c      	b.n	80021fa <__aeabi_ddiv+0x462>
 8001ec0:	4658      	mov	r0, fp
 8001ec2:	f001 fb43 	bl	800354c <__clzsi2>
 8001ec6:	0002      	movs	r2, r0
 8001ec8:	0003      	movs	r3, r0
 8001eca:	3a0b      	subs	r2, #11
 8001ecc:	271d      	movs	r7, #29
 8001ece:	9e00      	ldr	r6, [sp, #0]
 8001ed0:	1aba      	subs	r2, r7, r2
 8001ed2:	0019      	movs	r1, r3
 8001ed4:	4658      	mov	r0, fp
 8001ed6:	40d6      	lsrs	r6, r2
 8001ed8:	3908      	subs	r1, #8
 8001eda:	4088      	lsls	r0, r1
 8001edc:	0032      	movs	r2, r6
 8001ede:	4302      	orrs	r2, r0
 8001ee0:	4693      	mov	fp, r2
 8001ee2:	9a00      	ldr	r2, [sp, #0]
 8001ee4:	408a      	lsls	r2, r1
 8001ee6:	4937      	ldr	r1, [pc, #220]	@ (8001fc4 <__aeabi_ddiv+0x22c>)
 8001ee8:	4453      	add	r3, sl
 8001eea:	468a      	mov	sl, r1
 8001eec:	2100      	movs	r1, #0
 8001eee:	449a      	add	sl, r3
 8001ef0:	e797      	b.n	8001e22 <__aeabi_ddiv+0x8a>
 8001ef2:	465b      	mov	r3, fp
 8001ef4:	4303      	orrs	r3, r0
 8001ef6:	4699      	mov	r9, r3
 8001ef8:	d021      	beq.n	8001f3e <__aeabi_ddiv+0x1a6>
 8001efa:	465b      	mov	r3, fp
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d100      	bne.n	8001f02 <__aeabi_ddiv+0x16a>
 8001f00:	e169      	b.n	80021d6 <__aeabi_ddiv+0x43e>
 8001f02:	4658      	mov	r0, fp
 8001f04:	f001 fb22 	bl	800354c <__clzsi2>
 8001f08:	230b      	movs	r3, #11
 8001f0a:	425b      	negs	r3, r3
 8001f0c:	469c      	mov	ip, r3
 8001f0e:	0002      	movs	r2, r0
 8001f10:	4484      	add	ip, r0
 8001f12:	4666      	mov	r6, ip
 8001f14:	231d      	movs	r3, #29
 8001f16:	1b9b      	subs	r3, r3, r6
 8001f18:	0026      	movs	r6, r4
 8001f1a:	0011      	movs	r1, r2
 8001f1c:	4658      	mov	r0, fp
 8001f1e:	40de      	lsrs	r6, r3
 8001f20:	3908      	subs	r1, #8
 8001f22:	4088      	lsls	r0, r1
 8001f24:	0033      	movs	r3, r6
 8001f26:	4303      	orrs	r3, r0
 8001f28:	4699      	mov	r9, r3
 8001f2a:	0023      	movs	r3, r4
 8001f2c:	408b      	lsls	r3, r1
 8001f2e:	4698      	mov	r8, r3
 8001f30:	4b25      	ldr	r3, [pc, #148]	@ (8001fc8 <__aeabi_ddiv+0x230>)
 8001f32:	2400      	movs	r4, #0
 8001f34:	1a9b      	subs	r3, r3, r2
 8001f36:	469a      	mov	sl, r3
 8001f38:	2300      	movs	r3, #0
 8001f3a:	9303      	str	r3, [sp, #12]
 8001f3c:	e753      	b.n	8001de6 <__aeabi_ddiv+0x4e>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	4698      	mov	r8, r3
 8001f42:	469a      	mov	sl, r3
 8001f44:	3301      	adds	r3, #1
 8001f46:	2404      	movs	r4, #4
 8001f48:	9303      	str	r3, [sp, #12]
 8001f4a:	e74c      	b.n	8001de6 <__aeabi_ddiv+0x4e>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	431c      	orrs	r4, r3
 8001f50:	2300      	movs	r3, #0
 8001f52:	2101      	movs	r1, #1
 8001f54:	469b      	mov	fp, r3
 8001f56:	e764      	b.n	8001e22 <__aeabi_ddiv+0x8a>
 8001f58:	2303      	movs	r3, #3
 8001f5a:	0032      	movs	r2, r6
 8001f5c:	2103      	movs	r1, #3
 8001f5e:	431c      	orrs	r4, r3
 8001f60:	e75f      	b.n	8001e22 <__aeabi_ddiv+0x8a>
 8001f62:	469a      	mov	sl, r3
 8001f64:	2303      	movs	r3, #3
 8001f66:	46d9      	mov	r9, fp
 8001f68:	240c      	movs	r4, #12
 8001f6a:	9303      	str	r3, [sp, #12]
 8001f6c:	e73b      	b.n	8001de6 <__aeabi_ddiv+0x4e>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	2480      	movs	r4, #128	@ 0x80
 8001f72:	4698      	mov	r8, r3
 8001f74:	2600      	movs	r6, #0
 8001f76:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb4 <__aeabi_ddiv+0x21c>)
 8001f78:	0324      	lsls	r4, r4, #12
 8001f7a:	e779      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 8001f7c:	2480      	movs	r4, #128	@ 0x80
 8001f7e:	465b      	mov	r3, fp
 8001f80:	0324      	lsls	r4, r4, #12
 8001f82:	431c      	orrs	r4, r3
 8001f84:	0324      	lsls	r4, r4, #12
 8001f86:	002e      	movs	r6, r5
 8001f88:	4690      	mov	r8, r2
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <__aeabi_ddiv+0x21c>)
 8001f8c:	0b24      	lsrs	r4, r4, #12
 8001f8e:	e76f      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 8001f90:	2480      	movs	r4, #128	@ 0x80
 8001f92:	464b      	mov	r3, r9
 8001f94:	0324      	lsls	r4, r4, #12
 8001f96:	4223      	tst	r3, r4
 8001f98:	d002      	beq.n	8001fa0 <__aeabi_ddiv+0x208>
 8001f9a:	465b      	mov	r3, fp
 8001f9c:	4223      	tst	r3, r4
 8001f9e:	d0f0      	beq.n	8001f82 <__aeabi_ddiv+0x1ea>
 8001fa0:	2480      	movs	r4, #128	@ 0x80
 8001fa2:	464b      	mov	r3, r9
 8001fa4:	0324      	lsls	r4, r4, #12
 8001fa6:	431c      	orrs	r4, r3
 8001fa8:	0324      	lsls	r4, r4, #12
 8001faa:	9e02      	ldr	r6, [sp, #8]
 8001fac:	4b01      	ldr	r3, [pc, #4]	@ (8001fb4 <__aeabi_ddiv+0x21c>)
 8001fae:	0b24      	lsrs	r4, r4, #12
 8001fb0:	e75e      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 8001fb2:	46c0      	nop			@ (mov r8, r8)
 8001fb4:	000007ff 	.word	0x000007ff
 8001fb8:	fffffc01 	.word	0xfffffc01
 8001fbc:	0800d8e4 	.word	0x0800d8e4
 8001fc0:	fffff801 	.word	0xfffff801
 8001fc4:	000003f3 	.word	0x000003f3
 8001fc8:	fffffc0d 	.word	0xfffffc0d
 8001fcc:	45cb      	cmp	fp, r9
 8001fce:	d200      	bcs.n	8001fd2 <__aeabi_ddiv+0x23a>
 8001fd0:	e0f8      	b.n	80021c4 <__aeabi_ddiv+0x42c>
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_ddiv+0x23e>
 8001fd4:	e0f3      	b.n	80021be <__aeabi_ddiv+0x426>
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	425b      	negs	r3, r3
 8001fda:	469c      	mov	ip, r3
 8001fdc:	4644      	mov	r4, r8
 8001fde:	4648      	mov	r0, r9
 8001fe0:	2500      	movs	r5, #0
 8001fe2:	44e2      	add	sl, ip
 8001fe4:	465b      	mov	r3, fp
 8001fe6:	0e17      	lsrs	r7, r2, #24
 8001fe8:	021b      	lsls	r3, r3, #8
 8001fea:	431f      	orrs	r7, r3
 8001fec:	0c19      	lsrs	r1, r3, #16
 8001fee:	043b      	lsls	r3, r7, #16
 8001ff0:	0212      	lsls	r2, r2, #8
 8001ff2:	9700      	str	r7, [sp, #0]
 8001ff4:	0c1f      	lsrs	r7, r3, #16
 8001ff6:	4691      	mov	r9, r2
 8001ff8:	9102      	str	r1, [sp, #8]
 8001ffa:	9703      	str	r7, [sp, #12]
 8001ffc:	f7fe f930 	bl	8000260 <__aeabi_uidivmod>
 8002000:	0002      	movs	r2, r0
 8002002:	437a      	muls	r2, r7
 8002004:	040b      	lsls	r3, r1, #16
 8002006:	0c21      	lsrs	r1, r4, #16
 8002008:	4680      	mov	r8, r0
 800200a:	4319      	orrs	r1, r3
 800200c:	428a      	cmp	r2, r1
 800200e:	d909      	bls.n	8002024 <__aeabi_ddiv+0x28c>
 8002010:	9f00      	ldr	r7, [sp, #0]
 8002012:	2301      	movs	r3, #1
 8002014:	46bc      	mov	ip, r7
 8002016:	425b      	negs	r3, r3
 8002018:	4461      	add	r1, ip
 800201a:	469c      	mov	ip, r3
 800201c:	44e0      	add	r8, ip
 800201e:	428f      	cmp	r7, r1
 8002020:	d800      	bhi.n	8002024 <__aeabi_ddiv+0x28c>
 8002022:	e15c      	b.n	80022de <__aeabi_ddiv+0x546>
 8002024:	1a88      	subs	r0, r1, r2
 8002026:	9902      	ldr	r1, [sp, #8]
 8002028:	f7fe f91a 	bl	8000260 <__aeabi_uidivmod>
 800202c:	9a03      	ldr	r2, [sp, #12]
 800202e:	0424      	lsls	r4, r4, #16
 8002030:	4342      	muls	r2, r0
 8002032:	0409      	lsls	r1, r1, #16
 8002034:	0c24      	lsrs	r4, r4, #16
 8002036:	0003      	movs	r3, r0
 8002038:	430c      	orrs	r4, r1
 800203a:	42a2      	cmp	r2, r4
 800203c:	d906      	bls.n	800204c <__aeabi_ddiv+0x2b4>
 800203e:	9900      	ldr	r1, [sp, #0]
 8002040:	3b01      	subs	r3, #1
 8002042:	468c      	mov	ip, r1
 8002044:	4464      	add	r4, ip
 8002046:	42a1      	cmp	r1, r4
 8002048:	d800      	bhi.n	800204c <__aeabi_ddiv+0x2b4>
 800204a:	e142      	b.n	80022d2 <__aeabi_ddiv+0x53a>
 800204c:	1aa0      	subs	r0, r4, r2
 800204e:	4642      	mov	r2, r8
 8002050:	0412      	lsls	r2, r2, #16
 8002052:	431a      	orrs	r2, r3
 8002054:	4693      	mov	fp, r2
 8002056:	464b      	mov	r3, r9
 8002058:	4659      	mov	r1, fp
 800205a:	0c1b      	lsrs	r3, r3, #16
 800205c:	001f      	movs	r7, r3
 800205e:	9304      	str	r3, [sp, #16]
 8002060:	040b      	lsls	r3, r1, #16
 8002062:	4649      	mov	r1, r9
 8002064:	0409      	lsls	r1, r1, #16
 8002066:	0c09      	lsrs	r1, r1, #16
 8002068:	000c      	movs	r4, r1
 800206a:	0c1b      	lsrs	r3, r3, #16
 800206c:	435c      	muls	r4, r3
 800206e:	0c12      	lsrs	r2, r2, #16
 8002070:	437b      	muls	r3, r7
 8002072:	4688      	mov	r8, r1
 8002074:	4351      	muls	r1, r2
 8002076:	437a      	muls	r2, r7
 8002078:	0c27      	lsrs	r7, r4, #16
 800207a:	46bc      	mov	ip, r7
 800207c:	185b      	adds	r3, r3, r1
 800207e:	4463      	add	r3, ip
 8002080:	4299      	cmp	r1, r3
 8002082:	d903      	bls.n	800208c <__aeabi_ddiv+0x2f4>
 8002084:	2180      	movs	r1, #128	@ 0x80
 8002086:	0249      	lsls	r1, r1, #9
 8002088:	468c      	mov	ip, r1
 800208a:	4462      	add	r2, ip
 800208c:	0c19      	lsrs	r1, r3, #16
 800208e:	0424      	lsls	r4, r4, #16
 8002090:	041b      	lsls	r3, r3, #16
 8002092:	0c24      	lsrs	r4, r4, #16
 8002094:	188a      	adds	r2, r1, r2
 8002096:	191c      	adds	r4, r3, r4
 8002098:	4290      	cmp	r0, r2
 800209a:	d302      	bcc.n	80020a2 <__aeabi_ddiv+0x30a>
 800209c:	d116      	bne.n	80020cc <__aeabi_ddiv+0x334>
 800209e:	42a5      	cmp	r5, r4
 80020a0:	d214      	bcs.n	80020cc <__aeabi_ddiv+0x334>
 80020a2:	465b      	mov	r3, fp
 80020a4:	9f00      	ldr	r7, [sp, #0]
 80020a6:	3b01      	subs	r3, #1
 80020a8:	444d      	add	r5, r9
 80020aa:	9305      	str	r3, [sp, #20]
 80020ac:	454d      	cmp	r5, r9
 80020ae:	419b      	sbcs	r3, r3
 80020b0:	46bc      	mov	ip, r7
 80020b2:	425b      	negs	r3, r3
 80020b4:	4463      	add	r3, ip
 80020b6:	18c0      	adds	r0, r0, r3
 80020b8:	4287      	cmp	r7, r0
 80020ba:	d300      	bcc.n	80020be <__aeabi_ddiv+0x326>
 80020bc:	e102      	b.n	80022c4 <__aeabi_ddiv+0x52c>
 80020be:	4282      	cmp	r2, r0
 80020c0:	d900      	bls.n	80020c4 <__aeabi_ddiv+0x32c>
 80020c2:	e129      	b.n	8002318 <__aeabi_ddiv+0x580>
 80020c4:	d100      	bne.n	80020c8 <__aeabi_ddiv+0x330>
 80020c6:	e124      	b.n	8002312 <__aeabi_ddiv+0x57a>
 80020c8:	9b05      	ldr	r3, [sp, #20]
 80020ca:	469b      	mov	fp, r3
 80020cc:	1b2c      	subs	r4, r5, r4
 80020ce:	42a5      	cmp	r5, r4
 80020d0:	41ad      	sbcs	r5, r5
 80020d2:	9b00      	ldr	r3, [sp, #0]
 80020d4:	1a80      	subs	r0, r0, r2
 80020d6:	426d      	negs	r5, r5
 80020d8:	1b40      	subs	r0, r0, r5
 80020da:	4283      	cmp	r3, r0
 80020dc:	d100      	bne.n	80020e0 <__aeabi_ddiv+0x348>
 80020de:	e10f      	b.n	8002300 <__aeabi_ddiv+0x568>
 80020e0:	9902      	ldr	r1, [sp, #8]
 80020e2:	f7fe f8bd 	bl	8000260 <__aeabi_uidivmod>
 80020e6:	9a03      	ldr	r2, [sp, #12]
 80020e8:	040b      	lsls	r3, r1, #16
 80020ea:	4342      	muls	r2, r0
 80020ec:	0c21      	lsrs	r1, r4, #16
 80020ee:	0005      	movs	r5, r0
 80020f0:	4319      	orrs	r1, r3
 80020f2:	428a      	cmp	r2, r1
 80020f4:	d900      	bls.n	80020f8 <__aeabi_ddiv+0x360>
 80020f6:	e0cb      	b.n	8002290 <__aeabi_ddiv+0x4f8>
 80020f8:	1a88      	subs	r0, r1, r2
 80020fa:	9902      	ldr	r1, [sp, #8]
 80020fc:	f7fe f8b0 	bl	8000260 <__aeabi_uidivmod>
 8002100:	9a03      	ldr	r2, [sp, #12]
 8002102:	0424      	lsls	r4, r4, #16
 8002104:	4342      	muls	r2, r0
 8002106:	0409      	lsls	r1, r1, #16
 8002108:	0c24      	lsrs	r4, r4, #16
 800210a:	0003      	movs	r3, r0
 800210c:	430c      	orrs	r4, r1
 800210e:	42a2      	cmp	r2, r4
 8002110:	d900      	bls.n	8002114 <__aeabi_ddiv+0x37c>
 8002112:	e0ca      	b.n	80022aa <__aeabi_ddiv+0x512>
 8002114:	4641      	mov	r1, r8
 8002116:	1aa4      	subs	r4, r4, r2
 8002118:	042a      	lsls	r2, r5, #16
 800211a:	431a      	orrs	r2, r3
 800211c:	9f04      	ldr	r7, [sp, #16]
 800211e:	0413      	lsls	r3, r2, #16
 8002120:	0c1b      	lsrs	r3, r3, #16
 8002122:	4359      	muls	r1, r3
 8002124:	4640      	mov	r0, r8
 8002126:	437b      	muls	r3, r7
 8002128:	469c      	mov	ip, r3
 800212a:	0c15      	lsrs	r5, r2, #16
 800212c:	4368      	muls	r0, r5
 800212e:	0c0b      	lsrs	r3, r1, #16
 8002130:	4484      	add	ip, r0
 8002132:	4463      	add	r3, ip
 8002134:	437d      	muls	r5, r7
 8002136:	4298      	cmp	r0, r3
 8002138:	d903      	bls.n	8002142 <__aeabi_ddiv+0x3aa>
 800213a:	2080      	movs	r0, #128	@ 0x80
 800213c:	0240      	lsls	r0, r0, #9
 800213e:	4684      	mov	ip, r0
 8002140:	4465      	add	r5, ip
 8002142:	0c18      	lsrs	r0, r3, #16
 8002144:	0409      	lsls	r1, r1, #16
 8002146:	041b      	lsls	r3, r3, #16
 8002148:	0c09      	lsrs	r1, r1, #16
 800214a:	1940      	adds	r0, r0, r5
 800214c:	185b      	adds	r3, r3, r1
 800214e:	4284      	cmp	r4, r0
 8002150:	d327      	bcc.n	80021a2 <__aeabi_ddiv+0x40a>
 8002152:	d023      	beq.n	800219c <__aeabi_ddiv+0x404>
 8002154:	2301      	movs	r3, #1
 8002156:	0035      	movs	r5, r6
 8002158:	431a      	orrs	r2, r3
 800215a:	4b94      	ldr	r3, [pc, #592]	@ (80023ac <__aeabi_ddiv+0x614>)
 800215c:	4453      	add	r3, sl
 800215e:	2b00      	cmp	r3, #0
 8002160:	dd60      	ble.n	8002224 <__aeabi_ddiv+0x48c>
 8002162:	0751      	lsls	r1, r2, #29
 8002164:	d000      	beq.n	8002168 <__aeabi_ddiv+0x3d0>
 8002166:	e086      	b.n	8002276 <__aeabi_ddiv+0x4de>
 8002168:	002e      	movs	r6, r5
 800216a:	08d1      	lsrs	r1, r2, #3
 800216c:	465a      	mov	r2, fp
 800216e:	01d2      	lsls	r2, r2, #7
 8002170:	d506      	bpl.n	8002180 <__aeabi_ddiv+0x3e8>
 8002172:	465a      	mov	r2, fp
 8002174:	4b8e      	ldr	r3, [pc, #568]	@ (80023b0 <__aeabi_ddiv+0x618>)
 8002176:	401a      	ands	r2, r3
 8002178:	2380      	movs	r3, #128	@ 0x80
 800217a:	4693      	mov	fp, r2
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	4453      	add	r3, sl
 8002180:	4a8c      	ldr	r2, [pc, #560]	@ (80023b4 <__aeabi_ddiv+0x61c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	dd00      	ble.n	8002188 <__aeabi_ddiv+0x3f0>
 8002186:	e680      	b.n	8001e8a <__aeabi_ddiv+0xf2>
 8002188:	465a      	mov	r2, fp
 800218a:	0752      	lsls	r2, r2, #29
 800218c:	430a      	orrs	r2, r1
 800218e:	4690      	mov	r8, r2
 8002190:	465a      	mov	r2, fp
 8002192:	055b      	lsls	r3, r3, #21
 8002194:	0254      	lsls	r4, r2, #9
 8002196:	0b24      	lsrs	r4, r4, #12
 8002198:	0d5b      	lsrs	r3, r3, #21
 800219a:	e669      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 800219c:	0035      	movs	r5, r6
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d0db      	beq.n	800215a <__aeabi_ddiv+0x3c2>
 80021a2:	9d00      	ldr	r5, [sp, #0]
 80021a4:	1e51      	subs	r1, r2, #1
 80021a6:	46ac      	mov	ip, r5
 80021a8:	4464      	add	r4, ip
 80021aa:	42ac      	cmp	r4, r5
 80021ac:	d200      	bcs.n	80021b0 <__aeabi_ddiv+0x418>
 80021ae:	e09e      	b.n	80022ee <__aeabi_ddiv+0x556>
 80021b0:	4284      	cmp	r4, r0
 80021b2:	d200      	bcs.n	80021b6 <__aeabi_ddiv+0x41e>
 80021b4:	e0e1      	b.n	800237a <__aeabi_ddiv+0x5e2>
 80021b6:	d100      	bne.n	80021ba <__aeabi_ddiv+0x422>
 80021b8:	e0ee      	b.n	8002398 <__aeabi_ddiv+0x600>
 80021ba:	000a      	movs	r2, r1
 80021bc:	e7ca      	b.n	8002154 <__aeabi_ddiv+0x3bc>
 80021be:	4542      	cmp	r2, r8
 80021c0:	d900      	bls.n	80021c4 <__aeabi_ddiv+0x42c>
 80021c2:	e708      	b.n	8001fd6 <__aeabi_ddiv+0x23e>
 80021c4:	464b      	mov	r3, r9
 80021c6:	07dc      	lsls	r4, r3, #31
 80021c8:	0858      	lsrs	r0, r3, #1
 80021ca:	4643      	mov	r3, r8
 80021cc:	085b      	lsrs	r3, r3, #1
 80021ce:	431c      	orrs	r4, r3
 80021d0:	4643      	mov	r3, r8
 80021d2:	07dd      	lsls	r5, r3, #31
 80021d4:	e706      	b.n	8001fe4 <__aeabi_ddiv+0x24c>
 80021d6:	f001 f9b9 	bl	800354c <__clzsi2>
 80021da:	2315      	movs	r3, #21
 80021dc:	469c      	mov	ip, r3
 80021de:	4484      	add	ip, r0
 80021e0:	0002      	movs	r2, r0
 80021e2:	4663      	mov	r3, ip
 80021e4:	3220      	adds	r2, #32
 80021e6:	2b1c      	cmp	r3, #28
 80021e8:	dc00      	bgt.n	80021ec <__aeabi_ddiv+0x454>
 80021ea:	e692      	b.n	8001f12 <__aeabi_ddiv+0x17a>
 80021ec:	0023      	movs	r3, r4
 80021ee:	3808      	subs	r0, #8
 80021f0:	4083      	lsls	r3, r0
 80021f2:	4699      	mov	r9, r3
 80021f4:	2300      	movs	r3, #0
 80021f6:	4698      	mov	r8, r3
 80021f8:	e69a      	b.n	8001f30 <__aeabi_ddiv+0x198>
 80021fa:	f001 f9a7 	bl	800354c <__clzsi2>
 80021fe:	0002      	movs	r2, r0
 8002200:	0003      	movs	r3, r0
 8002202:	3215      	adds	r2, #21
 8002204:	3320      	adds	r3, #32
 8002206:	2a1c      	cmp	r2, #28
 8002208:	dc00      	bgt.n	800220c <__aeabi_ddiv+0x474>
 800220a:	e65f      	b.n	8001ecc <__aeabi_ddiv+0x134>
 800220c:	9900      	ldr	r1, [sp, #0]
 800220e:	3808      	subs	r0, #8
 8002210:	4081      	lsls	r1, r0
 8002212:	2200      	movs	r2, #0
 8002214:	468b      	mov	fp, r1
 8002216:	e666      	b.n	8001ee6 <__aeabi_ddiv+0x14e>
 8002218:	2200      	movs	r2, #0
 800221a:	002e      	movs	r6, r5
 800221c:	2400      	movs	r4, #0
 800221e:	4690      	mov	r8, r2
 8002220:	4b65      	ldr	r3, [pc, #404]	@ (80023b8 <__aeabi_ddiv+0x620>)
 8002222:	e625      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 8002224:	002e      	movs	r6, r5
 8002226:	2101      	movs	r1, #1
 8002228:	1ac9      	subs	r1, r1, r3
 800222a:	2938      	cmp	r1, #56	@ 0x38
 800222c:	dd00      	ble.n	8002230 <__aeabi_ddiv+0x498>
 800222e:	e61b      	b.n	8001e68 <__aeabi_ddiv+0xd0>
 8002230:	291f      	cmp	r1, #31
 8002232:	dc7e      	bgt.n	8002332 <__aeabi_ddiv+0x59a>
 8002234:	4861      	ldr	r0, [pc, #388]	@ (80023bc <__aeabi_ddiv+0x624>)
 8002236:	0014      	movs	r4, r2
 8002238:	4450      	add	r0, sl
 800223a:	465b      	mov	r3, fp
 800223c:	4082      	lsls	r2, r0
 800223e:	4083      	lsls	r3, r0
 8002240:	40cc      	lsrs	r4, r1
 8002242:	1e50      	subs	r0, r2, #1
 8002244:	4182      	sbcs	r2, r0
 8002246:	4323      	orrs	r3, r4
 8002248:	431a      	orrs	r2, r3
 800224a:	465b      	mov	r3, fp
 800224c:	40cb      	lsrs	r3, r1
 800224e:	0751      	lsls	r1, r2, #29
 8002250:	d009      	beq.n	8002266 <__aeabi_ddiv+0x4ce>
 8002252:	210f      	movs	r1, #15
 8002254:	4011      	ands	r1, r2
 8002256:	2904      	cmp	r1, #4
 8002258:	d005      	beq.n	8002266 <__aeabi_ddiv+0x4ce>
 800225a:	1d11      	adds	r1, r2, #4
 800225c:	4291      	cmp	r1, r2
 800225e:	4192      	sbcs	r2, r2
 8002260:	4252      	negs	r2, r2
 8002262:	189b      	adds	r3, r3, r2
 8002264:	000a      	movs	r2, r1
 8002266:	0219      	lsls	r1, r3, #8
 8002268:	d400      	bmi.n	800226c <__aeabi_ddiv+0x4d4>
 800226a:	e09b      	b.n	80023a4 <__aeabi_ddiv+0x60c>
 800226c:	2200      	movs	r2, #0
 800226e:	2301      	movs	r3, #1
 8002270:	2400      	movs	r4, #0
 8002272:	4690      	mov	r8, r2
 8002274:	e5fc      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 8002276:	210f      	movs	r1, #15
 8002278:	4011      	ands	r1, r2
 800227a:	2904      	cmp	r1, #4
 800227c:	d100      	bne.n	8002280 <__aeabi_ddiv+0x4e8>
 800227e:	e773      	b.n	8002168 <__aeabi_ddiv+0x3d0>
 8002280:	1d11      	adds	r1, r2, #4
 8002282:	4291      	cmp	r1, r2
 8002284:	4192      	sbcs	r2, r2
 8002286:	4252      	negs	r2, r2
 8002288:	002e      	movs	r6, r5
 800228a:	08c9      	lsrs	r1, r1, #3
 800228c:	4493      	add	fp, r2
 800228e:	e76d      	b.n	800216c <__aeabi_ddiv+0x3d4>
 8002290:	9b00      	ldr	r3, [sp, #0]
 8002292:	3d01      	subs	r5, #1
 8002294:	469c      	mov	ip, r3
 8002296:	4461      	add	r1, ip
 8002298:	428b      	cmp	r3, r1
 800229a:	d900      	bls.n	800229e <__aeabi_ddiv+0x506>
 800229c:	e72c      	b.n	80020f8 <__aeabi_ddiv+0x360>
 800229e:	428a      	cmp	r2, r1
 80022a0:	d800      	bhi.n	80022a4 <__aeabi_ddiv+0x50c>
 80022a2:	e729      	b.n	80020f8 <__aeabi_ddiv+0x360>
 80022a4:	1e85      	subs	r5, r0, #2
 80022a6:	4461      	add	r1, ip
 80022a8:	e726      	b.n	80020f8 <__aeabi_ddiv+0x360>
 80022aa:	9900      	ldr	r1, [sp, #0]
 80022ac:	3b01      	subs	r3, #1
 80022ae:	468c      	mov	ip, r1
 80022b0:	4464      	add	r4, ip
 80022b2:	42a1      	cmp	r1, r4
 80022b4:	d900      	bls.n	80022b8 <__aeabi_ddiv+0x520>
 80022b6:	e72d      	b.n	8002114 <__aeabi_ddiv+0x37c>
 80022b8:	42a2      	cmp	r2, r4
 80022ba:	d800      	bhi.n	80022be <__aeabi_ddiv+0x526>
 80022bc:	e72a      	b.n	8002114 <__aeabi_ddiv+0x37c>
 80022be:	1e83      	subs	r3, r0, #2
 80022c0:	4464      	add	r4, ip
 80022c2:	e727      	b.n	8002114 <__aeabi_ddiv+0x37c>
 80022c4:	4287      	cmp	r7, r0
 80022c6:	d000      	beq.n	80022ca <__aeabi_ddiv+0x532>
 80022c8:	e6fe      	b.n	80020c8 <__aeabi_ddiv+0x330>
 80022ca:	45a9      	cmp	r9, r5
 80022cc:	d900      	bls.n	80022d0 <__aeabi_ddiv+0x538>
 80022ce:	e6fb      	b.n	80020c8 <__aeabi_ddiv+0x330>
 80022d0:	e6f5      	b.n	80020be <__aeabi_ddiv+0x326>
 80022d2:	42a2      	cmp	r2, r4
 80022d4:	d800      	bhi.n	80022d8 <__aeabi_ddiv+0x540>
 80022d6:	e6b9      	b.n	800204c <__aeabi_ddiv+0x2b4>
 80022d8:	1e83      	subs	r3, r0, #2
 80022da:	4464      	add	r4, ip
 80022dc:	e6b6      	b.n	800204c <__aeabi_ddiv+0x2b4>
 80022de:	428a      	cmp	r2, r1
 80022e0:	d800      	bhi.n	80022e4 <__aeabi_ddiv+0x54c>
 80022e2:	e69f      	b.n	8002024 <__aeabi_ddiv+0x28c>
 80022e4:	46bc      	mov	ip, r7
 80022e6:	1e83      	subs	r3, r0, #2
 80022e8:	4698      	mov	r8, r3
 80022ea:	4461      	add	r1, ip
 80022ec:	e69a      	b.n	8002024 <__aeabi_ddiv+0x28c>
 80022ee:	000a      	movs	r2, r1
 80022f0:	4284      	cmp	r4, r0
 80022f2:	d000      	beq.n	80022f6 <__aeabi_ddiv+0x55e>
 80022f4:	e72e      	b.n	8002154 <__aeabi_ddiv+0x3bc>
 80022f6:	454b      	cmp	r3, r9
 80022f8:	d000      	beq.n	80022fc <__aeabi_ddiv+0x564>
 80022fa:	e72b      	b.n	8002154 <__aeabi_ddiv+0x3bc>
 80022fc:	0035      	movs	r5, r6
 80022fe:	e72c      	b.n	800215a <__aeabi_ddiv+0x3c2>
 8002300:	4b2a      	ldr	r3, [pc, #168]	@ (80023ac <__aeabi_ddiv+0x614>)
 8002302:	4a2f      	ldr	r2, [pc, #188]	@ (80023c0 <__aeabi_ddiv+0x628>)
 8002304:	4453      	add	r3, sl
 8002306:	4592      	cmp	sl, r2
 8002308:	db43      	blt.n	8002392 <__aeabi_ddiv+0x5fa>
 800230a:	2201      	movs	r2, #1
 800230c:	2100      	movs	r1, #0
 800230e:	4493      	add	fp, r2
 8002310:	e72c      	b.n	800216c <__aeabi_ddiv+0x3d4>
 8002312:	42ac      	cmp	r4, r5
 8002314:	d800      	bhi.n	8002318 <__aeabi_ddiv+0x580>
 8002316:	e6d7      	b.n	80020c8 <__aeabi_ddiv+0x330>
 8002318:	2302      	movs	r3, #2
 800231a:	425b      	negs	r3, r3
 800231c:	469c      	mov	ip, r3
 800231e:	9900      	ldr	r1, [sp, #0]
 8002320:	444d      	add	r5, r9
 8002322:	454d      	cmp	r5, r9
 8002324:	419b      	sbcs	r3, r3
 8002326:	44e3      	add	fp, ip
 8002328:	468c      	mov	ip, r1
 800232a:	425b      	negs	r3, r3
 800232c:	4463      	add	r3, ip
 800232e:	18c0      	adds	r0, r0, r3
 8002330:	e6cc      	b.n	80020cc <__aeabi_ddiv+0x334>
 8002332:	201f      	movs	r0, #31
 8002334:	4240      	negs	r0, r0
 8002336:	1ac3      	subs	r3, r0, r3
 8002338:	4658      	mov	r0, fp
 800233a:	40d8      	lsrs	r0, r3
 800233c:	2920      	cmp	r1, #32
 800233e:	d004      	beq.n	800234a <__aeabi_ddiv+0x5b2>
 8002340:	4659      	mov	r1, fp
 8002342:	4b20      	ldr	r3, [pc, #128]	@ (80023c4 <__aeabi_ddiv+0x62c>)
 8002344:	4453      	add	r3, sl
 8002346:	4099      	lsls	r1, r3
 8002348:	430a      	orrs	r2, r1
 800234a:	1e53      	subs	r3, r2, #1
 800234c:	419a      	sbcs	r2, r3
 800234e:	2307      	movs	r3, #7
 8002350:	0019      	movs	r1, r3
 8002352:	4302      	orrs	r2, r0
 8002354:	2400      	movs	r4, #0
 8002356:	4011      	ands	r1, r2
 8002358:	4213      	tst	r3, r2
 800235a:	d009      	beq.n	8002370 <__aeabi_ddiv+0x5d8>
 800235c:	3308      	adds	r3, #8
 800235e:	4013      	ands	r3, r2
 8002360:	2b04      	cmp	r3, #4
 8002362:	d01d      	beq.n	80023a0 <__aeabi_ddiv+0x608>
 8002364:	1d13      	adds	r3, r2, #4
 8002366:	4293      	cmp	r3, r2
 8002368:	4189      	sbcs	r1, r1
 800236a:	001a      	movs	r2, r3
 800236c:	4249      	negs	r1, r1
 800236e:	0749      	lsls	r1, r1, #29
 8002370:	08d2      	lsrs	r2, r2, #3
 8002372:	430a      	orrs	r2, r1
 8002374:	4690      	mov	r8, r2
 8002376:	2300      	movs	r3, #0
 8002378:	e57a      	b.n	8001e70 <__aeabi_ddiv+0xd8>
 800237a:	4649      	mov	r1, r9
 800237c:	9f00      	ldr	r7, [sp, #0]
 800237e:	004d      	lsls	r5, r1, #1
 8002380:	454d      	cmp	r5, r9
 8002382:	4189      	sbcs	r1, r1
 8002384:	46bc      	mov	ip, r7
 8002386:	4249      	negs	r1, r1
 8002388:	4461      	add	r1, ip
 800238a:	46a9      	mov	r9, r5
 800238c:	3a02      	subs	r2, #2
 800238e:	1864      	adds	r4, r4, r1
 8002390:	e7ae      	b.n	80022f0 <__aeabi_ddiv+0x558>
 8002392:	2201      	movs	r2, #1
 8002394:	4252      	negs	r2, r2
 8002396:	e746      	b.n	8002226 <__aeabi_ddiv+0x48e>
 8002398:	4599      	cmp	r9, r3
 800239a:	d3ee      	bcc.n	800237a <__aeabi_ddiv+0x5e2>
 800239c:	000a      	movs	r2, r1
 800239e:	e7aa      	b.n	80022f6 <__aeabi_ddiv+0x55e>
 80023a0:	2100      	movs	r1, #0
 80023a2:	e7e5      	b.n	8002370 <__aeabi_ddiv+0x5d8>
 80023a4:	0759      	lsls	r1, r3, #29
 80023a6:	025b      	lsls	r3, r3, #9
 80023a8:	0b1c      	lsrs	r4, r3, #12
 80023aa:	e7e1      	b.n	8002370 <__aeabi_ddiv+0x5d8>
 80023ac:	000003ff 	.word	0x000003ff
 80023b0:	feffffff 	.word	0xfeffffff
 80023b4:	000007fe 	.word	0x000007fe
 80023b8:	000007ff 	.word	0x000007ff
 80023bc:	0000041e 	.word	0x0000041e
 80023c0:	fffffc02 	.word	0xfffffc02
 80023c4:	0000043e 	.word	0x0000043e

080023c8 <__eqdf2>:
 80023c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ca:	4657      	mov	r7, sl
 80023cc:	46de      	mov	lr, fp
 80023ce:	464e      	mov	r6, r9
 80023d0:	4645      	mov	r5, r8
 80023d2:	b5e0      	push	{r5, r6, r7, lr}
 80023d4:	000d      	movs	r5, r1
 80023d6:	0004      	movs	r4, r0
 80023d8:	0fe8      	lsrs	r0, r5, #31
 80023da:	4683      	mov	fp, r0
 80023dc:	0309      	lsls	r1, r1, #12
 80023de:	0fd8      	lsrs	r0, r3, #31
 80023e0:	0b09      	lsrs	r1, r1, #12
 80023e2:	4682      	mov	sl, r0
 80023e4:	4819      	ldr	r0, [pc, #100]	@ (800244c <__eqdf2+0x84>)
 80023e6:	468c      	mov	ip, r1
 80023e8:	031f      	lsls	r7, r3, #12
 80023ea:	0069      	lsls	r1, r5, #1
 80023ec:	005e      	lsls	r6, r3, #1
 80023ee:	0d49      	lsrs	r1, r1, #21
 80023f0:	0b3f      	lsrs	r7, r7, #12
 80023f2:	0d76      	lsrs	r6, r6, #21
 80023f4:	4281      	cmp	r1, r0
 80023f6:	d018      	beq.n	800242a <__eqdf2+0x62>
 80023f8:	4286      	cmp	r6, r0
 80023fa:	d00f      	beq.n	800241c <__eqdf2+0x54>
 80023fc:	2001      	movs	r0, #1
 80023fe:	42b1      	cmp	r1, r6
 8002400:	d10d      	bne.n	800241e <__eqdf2+0x56>
 8002402:	45bc      	cmp	ip, r7
 8002404:	d10b      	bne.n	800241e <__eqdf2+0x56>
 8002406:	4294      	cmp	r4, r2
 8002408:	d109      	bne.n	800241e <__eqdf2+0x56>
 800240a:	45d3      	cmp	fp, sl
 800240c:	d01c      	beq.n	8002448 <__eqdf2+0x80>
 800240e:	2900      	cmp	r1, #0
 8002410:	d105      	bne.n	800241e <__eqdf2+0x56>
 8002412:	4660      	mov	r0, ip
 8002414:	4320      	orrs	r0, r4
 8002416:	1e43      	subs	r3, r0, #1
 8002418:	4198      	sbcs	r0, r3
 800241a:	e000      	b.n	800241e <__eqdf2+0x56>
 800241c:	2001      	movs	r0, #1
 800241e:	bcf0      	pop	{r4, r5, r6, r7}
 8002420:	46bb      	mov	fp, r7
 8002422:	46b2      	mov	sl, r6
 8002424:	46a9      	mov	r9, r5
 8002426:	46a0      	mov	r8, r4
 8002428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800242a:	2001      	movs	r0, #1
 800242c:	428e      	cmp	r6, r1
 800242e:	d1f6      	bne.n	800241e <__eqdf2+0x56>
 8002430:	4661      	mov	r1, ip
 8002432:	4339      	orrs	r1, r7
 8002434:	000f      	movs	r7, r1
 8002436:	4317      	orrs	r7, r2
 8002438:	4327      	orrs	r7, r4
 800243a:	d1f0      	bne.n	800241e <__eqdf2+0x56>
 800243c:	465b      	mov	r3, fp
 800243e:	4652      	mov	r2, sl
 8002440:	1a98      	subs	r0, r3, r2
 8002442:	1e43      	subs	r3, r0, #1
 8002444:	4198      	sbcs	r0, r3
 8002446:	e7ea      	b.n	800241e <__eqdf2+0x56>
 8002448:	2000      	movs	r0, #0
 800244a:	e7e8      	b.n	800241e <__eqdf2+0x56>
 800244c:	000007ff 	.word	0x000007ff

08002450 <__gedf2>:
 8002450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002452:	4657      	mov	r7, sl
 8002454:	464e      	mov	r6, r9
 8002456:	4645      	mov	r5, r8
 8002458:	46de      	mov	lr, fp
 800245a:	b5e0      	push	{r5, r6, r7, lr}
 800245c:	000d      	movs	r5, r1
 800245e:	030e      	lsls	r6, r1, #12
 8002460:	0049      	lsls	r1, r1, #1
 8002462:	0d49      	lsrs	r1, r1, #21
 8002464:	468a      	mov	sl, r1
 8002466:	0fdf      	lsrs	r7, r3, #31
 8002468:	0fe9      	lsrs	r1, r5, #31
 800246a:	46bc      	mov	ip, r7
 800246c:	b083      	sub	sp, #12
 800246e:	4f2f      	ldr	r7, [pc, #188]	@ (800252c <__gedf2+0xdc>)
 8002470:	0004      	movs	r4, r0
 8002472:	4680      	mov	r8, r0
 8002474:	9101      	str	r1, [sp, #4]
 8002476:	0058      	lsls	r0, r3, #1
 8002478:	0319      	lsls	r1, r3, #12
 800247a:	4691      	mov	r9, r2
 800247c:	0b36      	lsrs	r6, r6, #12
 800247e:	0b09      	lsrs	r1, r1, #12
 8002480:	0d40      	lsrs	r0, r0, #21
 8002482:	45ba      	cmp	sl, r7
 8002484:	d01d      	beq.n	80024c2 <__gedf2+0x72>
 8002486:	42b8      	cmp	r0, r7
 8002488:	d00d      	beq.n	80024a6 <__gedf2+0x56>
 800248a:	4657      	mov	r7, sl
 800248c:	2f00      	cmp	r7, #0
 800248e:	d12a      	bne.n	80024e6 <__gedf2+0x96>
 8002490:	4334      	orrs	r4, r6
 8002492:	2800      	cmp	r0, #0
 8002494:	d124      	bne.n	80024e0 <__gedf2+0x90>
 8002496:	430a      	orrs	r2, r1
 8002498:	d036      	beq.n	8002508 <__gedf2+0xb8>
 800249a:	2c00      	cmp	r4, #0
 800249c:	d141      	bne.n	8002522 <__gedf2+0xd2>
 800249e:	4663      	mov	r3, ip
 80024a0:	0058      	lsls	r0, r3, #1
 80024a2:	3801      	subs	r0, #1
 80024a4:	e015      	b.n	80024d2 <__gedf2+0x82>
 80024a6:	4311      	orrs	r1, r2
 80024a8:	d138      	bne.n	800251c <__gedf2+0xcc>
 80024aa:	4653      	mov	r3, sl
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <__gedf2+0x64>
 80024b0:	4326      	orrs	r6, r4
 80024b2:	d0f4      	beq.n	800249e <__gedf2+0x4e>
 80024b4:	9b01      	ldr	r3, [sp, #4]
 80024b6:	4563      	cmp	r3, ip
 80024b8:	d107      	bne.n	80024ca <__gedf2+0x7a>
 80024ba:	9b01      	ldr	r3, [sp, #4]
 80024bc:	0058      	lsls	r0, r3, #1
 80024be:	3801      	subs	r0, #1
 80024c0:	e007      	b.n	80024d2 <__gedf2+0x82>
 80024c2:	4326      	orrs	r6, r4
 80024c4:	d12a      	bne.n	800251c <__gedf2+0xcc>
 80024c6:	4550      	cmp	r0, sl
 80024c8:	d021      	beq.n	800250e <__gedf2+0xbe>
 80024ca:	2001      	movs	r0, #1
 80024cc:	9b01      	ldr	r3, [sp, #4]
 80024ce:	425f      	negs	r7, r3
 80024d0:	4338      	orrs	r0, r7
 80024d2:	b003      	add	sp, #12
 80024d4:	bcf0      	pop	{r4, r5, r6, r7}
 80024d6:	46bb      	mov	fp, r7
 80024d8:	46b2      	mov	sl, r6
 80024da:	46a9      	mov	r9, r5
 80024dc:	46a0      	mov	r8, r4
 80024de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e0:	2c00      	cmp	r4, #0
 80024e2:	d0dc      	beq.n	800249e <__gedf2+0x4e>
 80024e4:	e7e6      	b.n	80024b4 <__gedf2+0x64>
 80024e6:	2800      	cmp	r0, #0
 80024e8:	d0ef      	beq.n	80024ca <__gedf2+0x7a>
 80024ea:	9b01      	ldr	r3, [sp, #4]
 80024ec:	4563      	cmp	r3, ip
 80024ee:	d1ec      	bne.n	80024ca <__gedf2+0x7a>
 80024f0:	4582      	cmp	sl, r0
 80024f2:	dcea      	bgt.n	80024ca <__gedf2+0x7a>
 80024f4:	dbe1      	blt.n	80024ba <__gedf2+0x6a>
 80024f6:	428e      	cmp	r6, r1
 80024f8:	d8e7      	bhi.n	80024ca <__gedf2+0x7a>
 80024fa:	d1de      	bne.n	80024ba <__gedf2+0x6a>
 80024fc:	45c8      	cmp	r8, r9
 80024fe:	d8e4      	bhi.n	80024ca <__gedf2+0x7a>
 8002500:	2000      	movs	r0, #0
 8002502:	45c8      	cmp	r8, r9
 8002504:	d2e5      	bcs.n	80024d2 <__gedf2+0x82>
 8002506:	e7d8      	b.n	80024ba <__gedf2+0x6a>
 8002508:	2c00      	cmp	r4, #0
 800250a:	d0e2      	beq.n	80024d2 <__gedf2+0x82>
 800250c:	e7dd      	b.n	80024ca <__gedf2+0x7a>
 800250e:	4311      	orrs	r1, r2
 8002510:	d104      	bne.n	800251c <__gedf2+0xcc>
 8002512:	9b01      	ldr	r3, [sp, #4]
 8002514:	4563      	cmp	r3, ip
 8002516:	d1d8      	bne.n	80024ca <__gedf2+0x7a>
 8002518:	2000      	movs	r0, #0
 800251a:	e7da      	b.n	80024d2 <__gedf2+0x82>
 800251c:	2002      	movs	r0, #2
 800251e:	4240      	negs	r0, r0
 8002520:	e7d7      	b.n	80024d2 <__gedf2+0x82>
 8002522:	9b01      	ldr	r3, [sp, #4]
 8002524:	4563      	cmp	r3, ip
 8002526:	d0e6      	beq.n	80024f6 <__gedf2+0xa6>
 8002528:	e7cf      	b.n	80024ca <__gedf2+0x7a>
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	000007ff 	.word	0x000007ff

08002530 <__ledf2>:
 8002530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002532:	4657      	mov	r7, sl
 8002534:	464e      	mov	r6, r9
 8002536:	4645      	mov	r5, r8
 8002538:	46de      	mov	lr, fp
 800253a:	b5e0      	push	{r5, r6, r7, lr}
 800253c:	000d      	movs	r5, r1
 800253e:	030e      	lsls	r6, r1, #12
 8002540:	0049      	lsls	r1, r1, #1
 8002542:	0d49      	lsrs	r1, r1, #21
 8002544:	468a      	mov	sl, r1
 8002546:	0fdf      	lsrs	r7, r3, #31
 8002548:	0fe9      	lsrs	r1, r5, #31
 800254a:	46bc      	mov	ip, r7
 800254c:	b083      	sub	sp, #12
 800254e:	4f2e      	ldr	r7, [pc, #184]	@ (8002608 <__ledf2+0xd8>)
 8002550:	0004      	movs	r4, r0
 8002552:	4680      	mov	r8, r0
 8002554:	9101      	str	r1, [sp, #4]
 8002556:	0058      	lsls	r0, r3, #1
 8002558:	0319      	lsls	r1, r3, #12
 800255a:	4691      	mov	r9, r2
 800255c:	0b36      	lsrs	r6, r6, #12
 800255e:	0b09      	lsrs	r1, r1, #12
 8002560:	0d40      	lsrs	r0, r0, #21
 8002562:	45ba      	cmp	sl, r7
 8002564:	d01e      	beq.n	80025a4 <__ledf2+0x74>
 8002566:	42b8      	cmp	r0, r7
 8002568:	d00d      	beq.n	8002586 <__ledf2+0x56>
 800256a:	4657      	mov	r7, sl
 800256c:	2f00      	cmp	r7, #0
 800256e:	d127      	bne.n	80025c0 <__ledf2+0x90>
 8002570:	4334      	orrs	r4, r6
 8002572:	2800      	cmp	r0, #0
 8002574:	d133      	bne.n	80025de <__ledf2+0xae>
 8002576:	430a      	orrs	r2, r1
 8002578:	d034      	beq.n	80025e4 <__ledf2+0xb4>
 800257a:	2c00      	cmp	r4, #0
 800257c:	d140      	bne.n	8002600 <__ledf2+0xd0>
 800257e:	4663      	mov	r3, ip
 8002580:	0058      	lsls	r0, r3, #1
 8002582:	3801      	subs	r0, #1
 8002584:	e015      	b.n	80025b2 <__ledf2+0x82>
 8002586:	4311      	orrs	r1, r2
 8002588:	d112      	bne.n	80025b0 <__ledf2+0x80>
 800258a:	4653      	mov	r3, sl
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <__ledf2+0x64>
 8002590:	4326      	orrs	r6, r4
 8002592:	d0f4      	beq.n	800257e <__ledf2+0x4e>
 8002594:	9b01      	ldr	r3, [sp, #4]
 8002596:	4563      	cmp	r3, ip
 8002598:	d01d      	beq.n	80025d6 <__ledf2+0xa6>
 800259a:	2001      	movs	r0, #1
 800259c:	9b01      	ldr	r3, [sp, #4]
 800259e:	425f      	negs	r7, r3
 80025a0:	4338      	orrs	r0, r7
 80025a2:	e006      	b.n	80025b2 <__ledf2+0x82>
 80025a4:	4326      	orrs	r6, r4
 80025a6:	d103      	bne.n	80025b0 <__ledf2+0x80>
 80025a8:	4550      	cmp	r0, sl
 80025aa:	d1f6      	bne.n	800259a <__ledf2+0x6a>
 80025ac:	4311      	orrs	r1, r2
 80025ae:	d01c      	beq.n	80025ea <__ledf2+0xba>
 80025b0:	2002      	movs	r0, #2
 80025b2:	b003      	add	sp, #12
 80025b4:	bcf0      	pop	{r4, r5, r6, r7}
 80025b6:	46bb      	mov	fp, r7
 80025b8:	46b2      	mov	sl, r6
 80025ba:	46a9      	mov	r9, r5
 80025bc:	46a0      	mov	r8, r4
 80025be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025c0:	2800      	cmp	r0, #0
 80025c2:	d0ea      	beq.n	800259a <__ledf2+0x6a>
 80025c4:	9b01      	ldr	r3, [sp, #4]
 80025c6:	4563      	cmp	r3, ip
 80025c8:	d1e7      	bne.n	800259a <__ledf2+0x6a>
 80025ca:	4582      	cmp	sl, r0
 80025cc:	dce5      	bgt.n	800259a <__ledf2+0x6a>
 80025ce:	db02      	blt.n	80025d6 <__ledf2+0xa6>
 80025d0:	428e      	cmp	r6, r1
 80025d2:	d8e2      	bhi.n	800259a <__ledf2+0x6a>
 80025d4:	d00e      	beq.n	80025f4 <__ledf2+0xc4>
 80025d6:	9b01      	ldr	r3, [sp, #4]
 80025d8:	0058      	lsls	r0, r3, #1
 80025da:	3801      	subs	r0, #1
 80025dc:	e7e9      	b.n	80025b2 <__ledf2+0x82>
 80025de:	2c00      	cmp	r4, #0
 80025e0:	d0cd      	beq.n	800257e <__ledf2+0x4e>
 80025e2:	e7d7      	b.n	8002594 <__ledf2+0x64>
 80025e4:	2c00      	cmp	r4, #0
 80025e6:	d0e4      	beq.n	80025b2 <__ledf2+0x82>
 80025e8:	e7d7      	b.n	800259a <__ledf2+0x6a>
 80025ea:	9b01      	ldr	r3, [sp, #4]
 80025ec:	2000      	movs	r0, #0
 80025ee:	4563      	cmp	r3, ip
 80025f0:	d0df      	beq.n	80025b2 <__ledf2+0x82>
 80025f2:	e7d2      	b.n	800259a <__ledf2+0x6a>
 80025f4:	45c8      	cmp	r8, r9
 80025f6:	d8d0      	bhi.n	800259a <__ledf2+0x6a>
 80025f8:	2000      	movs	r0, #0
 80025fa:	45c8      	cmp	r8, r9
 80025fc:	d2d9      	bcs.n	80025b2 <__ledf2+0x82>
 80025fe:	e7ea      	b.n	80025d6 <__ledf2+0xa6>
 8002600:	9b01      	ldr	r3, [sp, #4]
 8002602:	4563      	cmp	r3, ip
 8002604:	d0e4      	beq.n	80025d0 <__ledf2+0xa0>
 8002606:	e7c8      	b.n	800259a <__ledf2+0x6a>
 8002608:	000007ff 	.word	0x000007ff

0800260c <__aeabi_dmul>:
 800260c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800260e:	4657      	mov	r7, sl
 8002610:	464e      	mov	r6, r9
 8002612:	46de      	mov	lr, fp
 8002614:	4645      	mov	r5, r8
 8002616:	b5e0      	push	{r5, r6, r7, lr}
 8002618:	001f      	movs	r7, r3
 800261a:	030b      	lsls	r3, r1, #12
 800261c:	0b1b      	lsrs	r3, r3, #12
 800261e:	0016      	movs	r6, r2
 8002620:	469a      	mov	sl, r3
 8002622:	0fca      	lsrs	r2, r1, #31
 8002624:	004b      	lsls	r3, r1, #1
 8002626:	0004      	movs	r4, r0
 8002628:	4691      	mov	r9, r2
 800262a:	b085      	sub	sp, #20
 800262c:	0d5b      	lsrs	r3, r3, #21
 800262e:	d100      	bne.n	8002632 <__aeabi_dmul+0x26>
 8002630:	e1cf      	b.n	80029d2 <__aeabi_dmul+0x3c6>
 8002632:	4acd      	ldr	r2, [pc, #820]	@ (8002968 <__aeabi_dmul+0x35c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d055      	beq.n	80026e4 <__aeabi_dmul+0xd8>
 8002638:	4651      	mov	r1, sl
 800263a:	0f42      	lsrs	r2, r0, #29
 800263c:	00c9      	lsls	r1, r1, #3
 800263e:	430a      	orrs	r2, r1
 8002640:	2180      	movs	r1, #128	@ 0x80
 8002642:	0409      	lsls	r1, r1, #16
 8002644:	4311      	orrs	r1, r2
 8002646:	00c2      	lsls	r2, r0, #3
 8002648:	4690      	mov	r8, r2
 800264a:	4ac8      	ldr	r2, [pc, #800]	@ (800296c <__aeabi_dmul+0x360>)
 800264c:	468a      	mov	sl, r1
 800264e:	4693      	mov	fp, r2
 8002650:	449b      	add	fp, r3
 8002652:	2300      	movs	r3, #0
 8002654:	2500      	movs	r5, #0
 8002656:	9302      	str	r3, [sp, #8]
 8002658:	033c      	lsls	r4, r7, #12
 800265a:	007b      	lsls	r3, r7, #1
 800265c:	0ffa      	lsrs	r2, r7, #31
 800265e:	9601      	str	r6, [sp, #4]
 8002660:	0b24      	lsrs	r4, r4, #12
 8002662:	0d5b      	lsrs	r3, r3, #21
 8002664:	9200      	str	r2, [sp, #0]
 8002666:	d100      	bne.n	800266a <__aeabi_dmul+0x5e>
 8002668:	e188      	b.n	800297c <__aeabi_dmul+0x370>
 800266a:	4abf      	ldr	r2, [pc, #764]	@ (8002968 <__aeabi_dmul+0x35c>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d100      	bne.n	8002672 <__aeabi_dmul+0x66>
 8002670:	e092      	b.n	8002798 <__aeabi_dmul+0x18c>
 8002672:	4abe      	ldr	r2, [pc, #760]	@ (800296c <__aeabi_dmul+0x360>)
 8002674:	4694      	mov	ip, r2
 8002676:	4463      	add	r3, ip
 8002678:	449b      	add	fp, r3
 800267a:	2d0a      	cmp	r5, #10
 800267c:	dc42      	bgt.n	8002704 <__aeabi_dmul+0xf8>
 800267e:	00e4      	lsls	r4, r4, #3
 8002680:	0f73      	lsrs	r3, r6, #29
 8002682:	4323      	orrs	r3, r4
 8002684:	2480      	movs	r4, #128	@ 0x80
 8002686:	4649      	mov	r1, r9
 8002688:	0424      	lsls	r4, r4, #16
 800268a:	431c      	orrs	r4, r3
 800268c:	00f3      	lsls	r3, r6, #3
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	9b00      	ldr	r3, [sp, #0]
 8002692:	2000      	movs	r0, #0
 8002694:	4059      	eors	r1, r3
 8002696:	b2cb      	uxtb	r3, r1
 8002698:	9303      	str	r3, [sp, #12]
 800269a:	2d02      	cmp	r5, #2
 800269c:	dc00      	bgt.n	80026a0 <__aeabi_dmul+0x94>
 800269e:	e094      	b.n	80027ca <__aeabi_dmul+0x1be>
 80026a0:	2301      	movs	r3, #1
 80026a2:	40ab      	lsls	r3, r5
 80026a4:	001d      	movs	r5, r3
 80026a6:	23a6      	movs	r3, #166	@ 0xa6
 80026a8:	002a      	movs	r2, r5
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	401a      	ands	r2, r3
 80026ae:	421d      	tst	r5, r3
 80026b0:	d000      	beq.n	80026b4 <__aeabi_dmul+0xa8>
 80026b2:	e229      	b.n	8002b08 <__aeabi_dmul+0x4fc>
 80026b4:	2390      	movs	r3, #144	@ 0x90
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	421d      	tst	r5, r3
 80026ba:	d100      	bne.n	80026be <__aeabi_dmul+0xb2>
 80026bc:	e24d      	b.n	8002b5a <__aeabi_dmul+0x54e>
 80026be:	2300      	movs	r3, #0
 80026c0:	2480      	movs	r4, #128	@ 0x80
 80026c2:	4699      	mov	r9, r3
 80026c4:	0324      	lsls	r4, r4, #12
 80026c6:	4ba8      	ldr	r3, [pc, #672]	@ (8002968 <__aeabi_dmul+0x35c>)
 80026c8:	0010      	movs	r0, r2
 80026ca:	464a      	mov	r2, r9
 80026cc:	051b      	lsls	r3, r3, #20
 80026ce:	4323      	orrs	r3, r4
 80026d0:	07d2      	lsls	r2, r2, #31
 80026d2:	4313      	orrs	r3, r2
 80026d4:	0019      	movs	r1, r3
 80026d6:	b005      	add	sp, #20
 80026d8:	bcf0      	pop	{r4, r5, r6, r7}
 80026da:	46bb      	mov	fp, r7
 80026dc:	46b2      	mov	sl, r6
 80026de:	46a9      	mov	r9, r5
 80026e0:	46a0      	mov	r8, r4
 80026e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026e4:	4652      	mov	r2, sl
 80026e6:	4302      	orrs	r2, r0
 80026e8:	4690      	mov	r8, r2
 80026ea:	d000      	beq.n	80026ee <__aeabi_dmul+0xe2>
 80026ec:	e1ac      	b.n	8002a48 <__aeabi_dmul+0x43c>
 80026ee:	469b      	mov	fp, r3
 80026f0:	2302      	movs	r3, #2
 80026f2:	4692      	mov	sl, r2
 80026f4:	2508      	movs	r5, #8
 80026f6:	9302      	str	r3, [sp, #8]
 80026f8:	e7ae      	b.n	8002658 <__aeabi_dmul+0x4c>
 80026fa:	9b00      	ldr	r3, [sp, #0]
 80026fc:	46a2      	mov	sl, r4
 80026fe:	4699      	mov	r9, r3
 8002700:	9b01      	ldr	r3, [sp, #4]
 8002702:	4698      	mov	r8, r3
 8002704:	9b02      	ldr	r3, [sp, #8]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d100      	bne.n	800270c <__aeabi_dmul+0x100>
 800270a:	e1ca      	b.n	8002aa2 <__aeabi_dmul+0x496>
 800270c:	2b03      	cmp	r3, #3
 800270e:	d100      	bne.n	8002712 <__aeabi_dmul+0x106>
 8002710:	e192      	b.n	8002a38 <__aeabi_dmul+0x42c>
 8002712:	2b01      	cmp	r3, #1
 8002714:	d110      	bne.n	8002738 <__aeabi_dmul+0x12c>
 8002716:	2300      	movs	r3, #0
 8002718:	2400      	movs	r4, #0
 800271a:	2200      	movs	r2, #0
 800271c:	e7d4      	b.n	80026c8 <__aeabi_dmul+0xbc>
 800271e:	2201      	movs	r2, #1
 8002720:	087b      	lsrs	r3, r7, #1
 8002722:	403a      	ands	r2, r7
 8002724:	4313      	orrs	r3, r2
 8002726:	4652      	mov	r2, sl
 8002728:	07d2      	lsls	r2, r2, #31
 800272a:	4313      	orrs	r3, r2
 800272c:	4698      	mov	r8, r3
 800272e:	4653      	mov	r3, sl
 8002730:	085b      	lsrs	r3, r3, #1
 8002732:	469a      	mov	sl, r3
 8002734:	9b03      	ldr	r3, [sp, #12]
 8002736:	4699      	mov	r9, r3
 8002738:	465b      	mov	r3, fp
 800273a:	1c58      	adds	r0, r3, #1
 800273c:	2380      	movs	r3, #128	@ 0x80
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	445b      	add	r3, fp
 8002742:	2b00      	cmp	r3, #0
 8002744:	dc00      	bgt.n	8002748 <__aeabi_dmul+0x13c>
 8002746:	e1b1      	b.n	8002aac <__aeabi_dmul+0x4a0>
 8002748:	4642      	mov	r2, r8
 800274a:	0752      	lsls	r2, r2, #29
 800274c:	d00b      	beq.n	8002766 <__aeabi_dmul+0x15a>
 800274e:	220f      	movs	r2, #15
 8002750:	4641      	mov	r1, r8
 8002752:	400a      	ands	r2, r1
 8002754:	2a04      	cmp	r2, #4
 8002756:	d006      	beq.n	8002766 <__aeabi_dmul+0x15a>
 8002758:	4642      	mov	r2, r8
 800275a:	1d11      	adds	r1, r2, #4
 800275c:	4541      	cmp	r1, r8
 800275e:	4192      	sbcs	r2, r2
 8002760:	4688      	mov	r8, r1
 8002762:	4252      	negs	r2, r2
 8002764:	4492      	add	sl, r2
 8002766:	4652      	mov	r2, sl
 8002768:	01d2      	lsls	r2, r2, #7
 800276a:	d506      	bpl.n	800277a <__aeabi_dmul+0x16e>
 800276c:	4652      	mov	r2, sl
 800276e:	4b80      	ldr	r3, [pc, #512]	@ (8002970 <__aeabi_dmul+0x364>)
 8002770:	401a      	ands	r2, r3
 8002772:	2380      	movs	r3, #128	@ 0x80
 8002774:	4692      	mov	sl, r2
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	18c3      	adds	r3, r0, r3
 800277a:	4a7e      	ldr	r2, [pc, #504]	@ (8002974 <__aeabi_dmul+0x368>)
 800277c:	4293      	cmp	r3, r2
 800277e:	dd00      	ble.n	8002782 <__aeabi_dmul+0x176>
 8002780:	e18f      	b.n	8002aa2 <__aeabi_dmul+0x496>
 8002782:	4642      	mov	r2, r8
 8002784:	08d1      	lsrs	r1, r2, #3
 8002786:	4652      	mov	r2, sl
 8002788:	0752      	lsls	r2, r2, #29
 800278a:	430a      	orrs	r2, r1
 800278c:	4651      	mov	r1, sl
 800278e:	055b      	lsls	r3, r3, #21
 8002790:	024c      	lsls	r4, r1, #9
 8002792:	0b24      	lsrs	r4, r4, #12
 8002794:	0d5b      	lsrs	r3, r3, #21
 8002796:	e797      	b.n	80026c8 <__aeabi_dmul+0xbc>
 8002798:	4b73      	ldr	r3, [pc, #460]	@ (8002968 <__aeabi_dmul+0x35c>)
 800279a:	4326      	orrs	r6, r4
 800279c:	469c      	mov	ip, r3
 800279e:	44e3      	add	fp, ip
 80027a0:	2e00      	cmp	r6, #0
 80027a2:	d100      	bne.n	80027a6 <__aeabi_dmul+0x19a>
 80027a4:	e16f      	b.n	8002a86 <__aeabi_dmul+0x47a>
 80027a6:	2303      	movs	r3, #3
 80027a8:	4649      	mov	r1, r9
 80027aa:	431d      	orrs	r5, r3
 80027ac:	9b00      	ldr	r3, [sp, #0]
 80027ae:	4059      	eors	r1, r3
 80027b0:	b2cb      	uxtb	r3, r1
 80027b2:	9303      	str	r3, [sp, #12]
 80027b4:	2d0a      	cmp	r5, #10
 80027b6:	dd00      	ble.n	80027ba <__aeabi_dmul+0x1ae>
 80027b8:	e133      	b.n	8002a22 <__aeabi_dmul+0x416>
 80027ba:	2301      	movs	r3, #1
 80027bc:	40ab      	lsls	r3, r5
 80027be:	001d      	movs	r5, r3
 80027c0:	2303      	movs	r3, #3
 80027c2:	9302      	str	r3, [sp, #8]
 80027c4:	2288      	movs	r2, #136	@ 0x88
 80027c6:	422a      	tst	r2, r5
 80027c8:	d197      	bne.n	80026fa <__aeabi_dmul+0xee>
 80027ca:	4642      	mov	r2, r8
 80027cc:	4643      	mov	r3, r8
 80027ce:	0412      	lsls	r2, r2, #16
 80027d0:	0c12      	lsrs	r2, r2, #16
 80027d2:	0016      	movs	r6, r2
 80027d4:	9801      	ldr	r0, [sp, #4]
 80027d6:	0c1d      	lsrs	r5, r3, #16
 80027d8:	0c03      	lsrs	r3, r0, #16
 80027da:	0400      	lsls	r0, r0, #16
 80027dc:	0c00      	lsrs	r0, r0, #16
 80027de:	4346      	muls	r6, r0
 80027e0:	46b4      	mov	ip, r6
 80027e2:	001e      	movs	r6, r3
 80027e4:	436e      	muls	r6, r5
 80027e6:	9600      	str	r6, [sp, #0]
 80027e8:	0016      	movs	r6, r2
 80027ea:	0007      	movs	r7, r0
 80027ec:	435e      	muls	r6, r3
 80027ee:	4661      	mov	r1, ip
 80027f0:	46b0      	mov	r8, r6
 80027f2:	436f      	muls	r7, r5
 80027f4:	0c0e      	lsrs	r6, r1, #16
 80027f6:	44b8      	add	r8, r7
 80027f8:	4446      	add	r6, r8
 80027fa:	42b7      	cmp	r7, r6
 80027fc:	d905      	bls.n	800280a <__aeabi_dmul+0x1fe>
 80027fe:	2180      	movs	r1, #128	@ 0x80
 8002800:	0249      	lsls	r1, r1, #9
 8002802:	4688      	mov	r8, r1
 8002804:	9f00      	ldr	r7, [sp, #0]
 8002806:	4447      	add	r7, r8
 8002808:	9700      	str	r7, [sp, #0]
 800280a:	4661      	mov	r1, ip
 800280c:	0409      	lsls	r1, r1, #16
 800280e:	0c09      	lsrs	r1, r1, #16
 8002810:	0c37      	lsrs	r7, r6, #16
 8002812:	0436      	lsls	r6, r6, #16
 8002814:	468c      	mov	ip, r1
 8002816:	0031      	movs	r1, r6
 8002818:	4461      	add	r1, ip
 800281a:	9101      	str	r1, [sp, #4]
 800281c:	0011      	movs	r1, r2
 800281e:	0c26      	lsrs	r6, r4, #16
 8002820:	0424      	lsls	r4, r4, #16
 8002822:	0c24      	lsrs	r4, r4, #16
 8002824:	4361      	muls	r1, r4
 8002826:	468c      	mov	ip, r1
 8002828:	0021      	movs	r1, r4
 800282a:	4369      	muls	r1, r5
 800282c:	4689      	mov	r9, r1
 800282e:	4661      	mov	r1, ip
 8002830:	0c09      	lsrs	r1, r1, #16
 8002832:	4688      	mov	r8, r1
 8002834:	4372      	muls	r2, r6
 8002836:	444a      	add	r2, r9
 8002838:	4442      	add	r2, r8
 800283a:	4375      	muls	r5, r6
 800283c:	4591      	cmp	r9, r2
 800283e:	d903      	bls.n	8002848 <__aeabi_dmul+0x23c>
 8002840:	2180      	movs	r1, #128	@ 0x80
 8002842:	0249      	lsls	r1, r1, #9
 8002844:	4688      	mov	r8, r1
 8002846:	4445      	add	r5, r8
 8002848:	0c11      	lsrs	r1, r2, #16
 800284a:	4688      	mov	r8, r1
 800284c:	4661      	mov	r1, ip
 800284e:	0409      	lsls	r1, r1, #16
 8002850:	0c09      	lsrs	r1, r1, #16
 8002852:	468c      	mov	ip, r1
 8002854:	0412      	lsls	r2, r2, #16
 8002856:	4462      	add	r2, ip
 8002858:	18b9      	adds	r1, r7, r2
 800285a:	9102      	str	r1, [sp, #8]
 800285c:	4651      	mov	r1, sl
 800285e:	0c09      	lsrs	r1, r1, #16
 8002860:	468c      	mov	ip, r1
 8002862:	4651      	mov	r1, sl
 8002864:	040f      	lsls	r7, r1, #16
 8002866:	0c3f      	lsrs	r7, r7, #16
 8002868:	0039      	movs	r1, r7
 800286a:	4341      	muls	r1, r0
 800286c:	4445      	add	r5, r8
 800286e:	4688      	mov	r8, r1
 8002870:	4661      	mov	r1, ip
 8002872:	4341      	muls	r1, r0
 8002874:	468a      	mov	sl, r1
 8002876:	4641      	mov	r1, r8
 8002878:	4660      	mov	r0, ip
 800287a:	0c09      	lsrs	r1, r1, #16
 800287c:	4689      	mov	r9, r1
 800287e:	4358      	muls	r0, r3
 8002880:	437b      	muls	r3, r7
 8002882:	4453      	add	r3, sl
 8002884:	444b      	add	r3, r9
 8002886:	459a      	cmp	sl, r3
 8002888:	d903      	bls.n	8002892 <__aeabi_dmul+0x286>
 800288a:	2180      	movs	r1, #128	@ 0x80
 800288c:	0249      	lsls	r1, r1, #9
 800288e:	4689      	mov	r9, r1
 8002890:	4448      	add	r0, r9
 8002892:	0c19      	lsrs	r1, r3, #16
 8002894:	4689      	mov	r9, r1
 8002896:	4641      	mov	r1, r8
 8002898:	0409      	lsls	r1, r1, #16
 800289a:	0c09      	lsrs	r1, r1, #16
 800289c:	4688      	mov	r8, r1
 800289e:	0039      	movs	r1, r7
 80028a0:	4361      	muls	r1, r4
 80028a2:	041b      	lsls	r3, r3, #16
 80028a4:	4443      	add	r3, r8
 80028a6:	4688      	mov	r8, r1
 80028a8:	4661      	mov	r1, ip
 80028aa:	434c      	muls	r4, r1
 80028ac:	4371      	muls	r1, r6
 80028ae:	468c      	mov	ip, r1
 80028b0:	4641      	mov	r1, r8
 80028b2:	4377      	muls	r7, r6
 80028b4:	0c0e      	lsrs	r6, r1, #16
 80028b6:	193f      	adds	r7, r7, r4
 80028b8:	19f6      	adds	r6, r6, r7
 80028ba:	4448      	add	r0, r9
 80028bc:	42b4      	cmp	r4, r6
 80028be:	d903      	bls.n	80028c8 <__aeabi_dmul+0x2bc>
 80028c0:	2180      	movs	r1, #128	@ 0x80
 80028c2:	0249      	lsls	r1, r1, #9
 80028c4:	4689      	mov	r9, r1
 80028c6:	44cc      	add	ip, r9
 80028c8:	9902      	ldr	r1, [sp, #8]
 80028ca:	9f00      	ldr	r7, [sp, #0]
 80028cc:	4689      	mov	r9, r1
 80028ce:	0431      	lsls	r1, r6, #16
 80028d0:	444f      	add	r7, r9
 80028d2:	4689      	mov	r9, r1
 80028d4:	4641      	mov	r1, r8
 80028d6:	4297      	cmp	r7, r2
 80028d8:	4192      	sbcs	r2, r2
 80028da:	040c      	lsls	r4, r1, #16
 80028dc:	0c24      	lsrs	r4, r4, #16
 80028de:	444c      	add	r4, r9
 80028e0:	18ff      	adds	r7, r7, r3
 80028e2:	4252      	negs	r2, r2
 80028e4:	1964      	adds	r4, r4, r5
 80028e6:	18a1      	adds	r1, r4, r2
 80028e8:	429f      	cmp	r7, r3
 80028ea:	419b      	sbcs	r3, r3
 80028ec:	4688      	mov	r8, r1
 80028ee:	4682      	mov	sl, r0
 80028f0:	425b      	negs	r3, r3
 80028f2:	4699      	mov	r9, r3
 80028f4:	4590      	cmp	r8, r2
 80028f6:	4192      	sbcs	r2, r2
 80028f8:	42ac      	cmp	r4, r5
 80028fa:	41a4      	sbcs	r4, r4
 80028fc:	44c2      	add	sl, r8
 80028fe:	44d1      	add	r9, sl
 8002900:	4252      	negs	r2, r2
 8002902:	4264      	negs	r4, r4
 8002904:	4314      	orrs	r4, r2
 8002906:	4599      	cmp	r9, r3
 8002908:	419b      	sbcs	r3, r3
 800290a:	4582      	cmp	sl, r0
 800290c:	4192      	sbcs	r2, r2
 800290e:	425b      	negs	r3, r3
 8002910:	4252      	negs	r2, r2
 8002912:	4313      	orrs	r3, r2
 8002914:	464a      	mov	r2, r9
 8002916:	0c36      	lsrs	r6, r6, #16
 8002918:	19a4      	adds	r4, r4, r6
 800291a:	18e3      	adds	r3, r4, r3
 800291c:	4463      	add	r3, ip
 800291e:	025b      	lsls	r3, r3, #9
 8002920:	0dd2      	lsrs	r2, r2, #23
 8002922:	431a      	orrs	r2, r3
 8002924:	9901      	ldr	r1, [sp, #4]
 8002926:	4692      	mov	sl, r2
 8002928:	027a      	lsls	r2, r7, #9
 800292a:	430a      	orrs	r2, r1
 800292c:	1e50      	subs	r0, r2, #1
 800292e:	4182      	sbcs	r2, r0
 8002930:	0dff      	lsrs	r7, r7, #23
 8002932:	4317      	orrs	r7, r2
 8002934:	464a      	mov	r2, r9
 8002936:	0252      	lsls	r2, r2, #9
 8002938:	4317      	orrs	r7, r2
 800293a:	46b8      	mov	r8, r7
 800293c:	01db      	lsls	r3, r3, #7
 800293e:	d500      	bpl.n	8002942 <__aeabi_dmul+0x336>
 8002940:	e6ed      	b.n	800271e <__aeabi_dmul+0x112>
 8002942:	4b0d      	ldr	r3, [pc, #52]	@ (8002978 <__aeabi_dmul+0x36c>)
 8002944:	9a03      	ldr	r2, [sp, #12]
 8002946:	445b      	add	r3, fp
 8002948:	4691      	mov	r9, r2
 800294a:	2b00      	cmp	r3, #0
 800294c:	dc00      	bgt.n	8002950 <__aeabi_dmul+0x344>
 800294e:	e0ac      	b.n	8002aaa <__aeabi_dmul+0x49e>
 8002950:	003a      	movs	r2, r7
 8002952:	0752      	lsls	r2, r2, #29
 8002954:	d100      	bne.n	8002958 <__aeabi_dmul+0x34c>
 8002956:	e710      	b.n	800277a <__aeabi_dmul+0x16e>
 8002958:	220f      	movs	r2, #15
 800295a:	4658      	mov	r0, fp
 800295c:	403a      	ands	r2, r7
 800295e:	2a04      	cmp	r2, #4
 8002960:	d000      	beq.n	8002964 <__aeabi_dmul+0x358>
 8002962:	e6f9      	b.n	8002758 <__aeabi_dmul+0x14c>
 8002964:	e709      	b.n	800277a <__aeabi_dmul+0x16e>
 8002966:	46c0      	nop			@ (mov r8, r8)
 8002968:	000007ff 	.word	0x000007ff
 800296c:	fffffc01 	.word	0xfffffc01
 8002970:	feffffff 	.word	0xfeffffff
 8002974:	000007fe 	.word	0x000007fe
 8002978:	000003ff 	.word	0x000003ff
 800297c:	0022      	movs	r2, r4
 800297e:	4332      	orrs	r2, r6
 8002980:	d06f      	beq.n	8002a62 <__aeabi_dmul+0x456>
 8002982:	2c00      	cmp	r4, #0
 8002984:	d100      	bne.n	8002988 <__aeabi_dmul+0x37c>
 8002986:	e0c2      	b.n	8002b0e <__aeabi_dmul+0x502>
 8002988:	0020      	movs	r0, r4
 800298a:	f000 fddf 	bl	800354c <__clzsi2>
 800298e:	0002      	movs	r2, r0
 8002990:	0003      	movs	r3, r0
 8002992:	3a0b      	subs	r2, #11
 8002994:	201d      	movs	r0, #29
 8002996:	1a82      	subs	r2, r0, r2
 8002998:	0030      	movs	r0, r6
 800299a:	0019      	movs	r1, r3
 800299c:	40d0      	lsrs	r0, r2
 800299e:	3908      	subs	r1, #8
 80029a0:	408c      	lsls	r4, r1
 80029a2:	0002      	movs	r2, r0
 80029a4:	4322      	orrs	r2, r4
 80029a6:	0034      	movs	r4, r6
 80029a8:	408c      	lsls	r4, r1
 80029aa:	4659      	mov	r1, fp
 80029ac:	1acb      	subs	r3, r1, r3
 80029ae:	4986      	ldr	r1, [pc, #536]	@ (8002bc8 <__aeabi_dmul+0x5bc>)
 80029b0:	468b      	mov	fp, r1
 80029b2:	449b      	add	fp, r3
 80029b4:	2d0a      	cmp	r5, #10
 80029b6:	dd00      	ble.n	80029ba <__aeabi_dmul+0x3ae>
 80029b8:	e6a4      	b.n	8002704 <__aeabi_dmul+0xf8>
 80029ba:	4649      	mov	r1, r9
 80029bc:	9b00      	ldr	r3, [sp, #0]
 80029be:	9401      	str	r4, [sp, #4]
 80029c0:	4059      	eors	r1, r3
 80029c2:	b2cb      	uxtb	r3, r1
 80029c4:	0014      	movs	r4, r2
 80029c6:	2000      	movs	r0, #0
 80029c8:	9303      	str	r3, [sp, #12]
 80029ca:	2d02      	cmp	r5, #2
 80029cc:	dd00      	ble.n	80029d0 <__aeabi_dmul+0x3c4>
 80029ce:	e667      	b.n	80026a0 <__aeabi_dmul+0x94>
 80029d0:	e6fb      	b.n	80027ca <__aeabi_dmul+0x1be>
 80029d2:	4653      	mov	r3, sl
 80029d4:	4303      	orrs	r3, r0
 80029d6:	4698      	mov	r8, r3
 80029d8:	d03c      	beq.n	8002a54 <__aeabi_dmul+0x448>
 80029da:	4653      	mov	r3, sl
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d100      	bne.n	80029e2 <__aeabi_dmul+0x3d6>
 80029e0:	e0a3      	b.n	8002b2a <__aeabi_dmul+0x51e>
 80029e2:	4650      	mov	r0, sl
 80029e4:	f000 fdb2 	bl	800354c <__clzsi2>
 80029e8:	230b      	movs	r3, #11
 80029ea:	425b      	negs	r3, r3
 80029ec:	469c      	mov	ip, r3
 80029ee:	0002      	movs	r2, r0
 80029f0:	4484      	add	ip, r0
 80029f2:	0011      	movs	r1, r2
 80029f4:	4650      	mov	r0, sl
 80029f6:	3908      	subs	r1, #8
 80029f8:	4088      	lsls	r0, r1
 80029fa:	231d      	movs	r3, #29
 80029fc:	4680      	mov	r8, r0
 80029fe:	4660      	mov	r0, ip
 8002a00:	1a1b      	subs	r3, r3, r0
 8002a02:	0020      	movs	r0, r4
 8002a04:	40d8      	lsrs	r0, r3
 8002a06:	0003      	movs	r3, r0
 8002a08:	4640      	mov	r0, r8
 8002a0a:	4303      	orrs	r3, r0
 8002a0c:	469a      	mov	sl, r3
 8002a0e:	0023      	movs	r3, r4
 8002a10:	408b      	lsls	r3, r1
 8002a12:	4698      	mov	r8, r3
 8002a14:	4b6c      	ldr	r3, [pc, #432]	@ (8002bc8 <__aeabi_dmul+0x5bc>)
 8002a16:	2500      	movs	r5, #0
 8002a18:	1a9b      	subs	r3, r3, r2
 8002a1a:	469b      	mov	fp, r3
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	9302      	str	r3, [sp, #8]
 8002a20:	e61a      	b.n	8002658 <__aeabi_dmul+0x4c>
 8002a22:	2d0f      	cmp	r5, #15
 8002a24:	d000      	beq.n	8002a28 <__aeabi_dmul+0x41c>
 8002a26:	e0c9      	b.n	8002bbc <__aeabi_dmul+0x5b0>
 8002a28:	2380      	movs	r3, #128	@ 0x80
 8002a2a:	4652      	mov	r2, sl
 8002a2c:	031b      	lsls	r3, r3, #12
 8002a2e:	421a      	tst	r2, r3
 8002a30:	d002      	beq.n	8002a38 <__aeabi_dmul+0x42c>
 8002a32:	421c      	tst	r4, r3
 8002a34:	d100      	bne.n	8002a38 <__aeabi_dmul+0x42c>
 8002a36:	e092      	b.n	8002b5e <__aeabi_dmul+0x552>
 8002a38:	2480      	movs	r4, #128	@ 0x80
 8002a3a:	4653      	mov	r3, sl
 8002a3c:	0324      	lsls	r4, r4, #12
 8002a3e:	431c      	orrs	r4, r3
 8002a40:	0324      	lsls	r4, r4, #12
 8002a42:	4642      	mov	r2, r8
 8002a44:	0b24      	lsrs	r4, r4, #12
 8002a46:	e63e      	b.n	80026c6 <__aeabi_dmul+0xba>
 8002a48:	469b      	mov	fp, r3
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	4680      	mov	r8, r0
 8002a4e:	250c      	movs	r5, #12
 8002a50:	9302      	str	r3, [sp, #8]
 8002a52:	e601      	b.n	8002658 <__aeabi_dmul+0x4c>
 8002a54:	2300      	movs	r3, #0
 8002a56:	469a      	mov	sl, r3
 8002a58:	469b      	mov	fp, r3
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	2504      	movs	r5, #4
 8002a5e:	9302      	str	r3, [sp, #8]
 8002a60:	e5fa      	b.n	8002658 <__aeabi_dmul+0x4c>
 8002a62:	2101      	movs	r1, #1
 8002a64:	430d      	orrs	r5, r1
 8002a66:	2d0a      	cmp	r5, #10
 8002a68:	dd00      	ble.n	8002a6c <__aeabi_dmul+0x460>
 8002a6a:	e64b      	b.n	8002704 <__aeabi_dmul+0xf8>
 8002a6c:	4649      	mov	r1, r9
 8002a6e:	9800      	ldr	r0, [sp, #0]
 8002a70:	4041      	eors	r1, r0
 8002a72:	b2c9      	uxtb	r1, r1
 8002a74:	9103      	str	r1, [sp, #12]
 8002a76:	2d02      	cmp	r5, #2
 8002a78:	dc00      	bgt.n	8002a7c <__aeabi_dmul+0x470>
 8002a7a:	e096      	b.n	8002baa <__aeabi_dmul+0x59e>
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	2400      	movs	r4, #0
 8002a80:	2001      	movs	r0, #1
 8002a82:	9301      	str	r3, [sp, #4]
 8002a84:	e60c      	b.n	80026a0 <__aeabi_dmul+0x94>
 8002a86:	4649      	mov	r1, r9
 8002a88:	2302      	movs	r3, #2
 8002a8a:	9a00      	ldr	r2, [sp, #0]
 8002a8c:	432b      	orrs	r3, r5
 8002a8e:	4051      	eors	r1, r2
 8002a90:	b2ca      	uxtb	r2, r1
 8002a92:	9203      	str	r2, [sp, #12]
 8002a94:	2b0a      	cmp	r3, #10
 8002a96:	dd00      	ble.n	8002a9a <__aeabi_dmul+0x48e>
 8002a98:	e634      	b.n	8002704 <__aeabi_dmul+0xf8>
 8002a9a:	2d00      	cmp	r5, #0
 8002a9c:	d157      	bne.n	8002b4e <__aeabi_dmul+0x542>
 8002a9e:	9b03      	ldr	r3, [sp, #12]
 8002aa0:	4699      	mov	r9, r3
 8002aa2:	2400      	movs	r4, #0
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	4b49      	ldr	r3, [pc, #292]	@ (8002bcc <__aeabi_dmul+0x5c0>)
 8002aa8:	e60e      	b.n	80026c8 <__aeabi_dmul+0xbc>
 8002aaa:	4658      	mov	r0, fp
 8002aac:	2101      	movs	r1, #1
 8002aae:	1ac9      	subs	r1, r1, r3
 8002ab0:	2938      	cmp	r1, #56	@ 0x38
 8002ab2:	dd00      	ble.n	8002ab6 <__aeabi_dmul+0x4aa>
 8002ab4:	e62f      	b.n	8002716 <__aeabi_dmul+0x10a>
 8002ab6:	291f      	cmp	r1, #31
 8002ab8:	dd56      	ble.n	8002b68 <__aeabi_dmul+0x55c>
 8002aba:	221f      	movs	r2, #31
 8002abc:	4654      	mov	r4, sl
 8002abe:	4252      	negs	r2, r2
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	40dc      	lsrs	r4, r3
 8002ac4:	2920      	cmp	r1, #32
 8002ac6:	d007      	beq.n	8002ad8 <__aeabi_dmul+0x4cc>
 8002ac8:	4b41      	ldr	r3, [pc, #260]	@ (8002bd0 <__aeabi_dmul+0x5c4>)
 8002aca:	4642      	mov	r2, r8
 8002acc:	469c      	mov	ip, r3
 8002ace:	4653      	mov	r3, sl
 8002ad0:	4460      	add	r0, ip
 8002ad2:	4083      	lsls	r3, r0
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	4690      	mov	r8, r2
 8002ad8:	4642      	mov	r2, r8
 8002ada:	2107      	movs	r1, #7
 8002adc:	1e53      	subs	r3, r2, #1
 8002ade:	419a      	sbcs	r2, r3
 8002ae0:	000b      	movs	r3, r1
 8002ae2:	4322      	orrs	r2, r4
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2400      	movs	r4, #0
 8002ae8:	4211      	tst	r1, r2
 8002aea:	d009      	beq.n	8002b00 <__aeabi_dmul+0x4f4>
 8002aec:	230f      	movs	r3, #15
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b04      	cmp	r3, #4
 8002af2:	d05d      	beq.n	8002bb0 <__aeabi_dmul+0x5a4>
 8002af4:	1d11      	adds	r1, r2, #4
 8002af6:	4291      	cmp	r1, r2
 8002af8:	419b      	sbcs	r3, r3
 8002afa:	000a      	movs	r2, r1
 8002afc:	425b      	negs	r3, r3
 8002afe:	075b      	lsls	r3, r3, #29
 8002b00:	08d2      	lsrs	r2, r2, #3
 8002b02:	431a      	orrs	r2, r3
 8002b04:	2300      	movs	r3, #0
 8002b06:	e5df      	b.n	80026c8 <__aeabi_dmul+0xbc>
 8002b08:	9b03      	ldr	r3, [sp, #12]
 8002b0a:	4699      	mov	r9, r3
 8002b0c:	e5fa      	b.n	8002704 <__aeabi_dmul+0xf8>
 8002b0e:	9801      	ldr	r0, [sp, #4]
 8002b10:	f000 fd1c 	bl	800354c <__clzsi2>
 8002b14:	0002      	movs	r2, r0
 8002b16:	0003      	movs	r3, r0
 8002b18:	3215      	adds	r2, #21
 8002b1a:	3320      	adds	r3, #32
 8002b1c:	2a1c      	cmp	r2, #28
 8002b1e:	dc00      	bgt.n	8002b22 <__aeabi_dmul+0x516>
 8002b20:	e738      	b.n	8002994 <__aeabi_dmul+0x388>
 8002b22:	9a01      	ldr	r2, [sp, #4]
 8002b24:	3808      	subs	r0, #8
 8002b26:	4082      	lsls	r2, r0
 8002b28:	e73f      	b.n	80029aa <__aeabi_dmul+0x39e>
 8002b2a:	f000 fd0f 	bl	800354c <__clzsi2>
 8002b2e:	2315      	movs	r3, #21
 8002b30:	469c      	mov	ip, r3
 8002b32:	4484      	add	ip, r0
 8002b34:	0002      	movs	r2, r0
 8002b36:	4663      	mov	r3, ip
 8002b38:	3220      	adds	r2, #32
 8002b3a:	2b1c      	cmp	r3, #28
 8002b3c:	dc00      	bgt.n	8002b40 <__aeabi_dmul+0x534>
 8002b3e:	e758      	b.n	80029f2 <__aeabi_dmul+0x3e6>
 8002b40:	2300      	movs	r3, #0
 8002b42:	4698      	mov	r8, r3
 8002b44:	0023      	movs	r3, r4
 8002b46:	3808      	subs	r0, #8
 8002b48:	4083      	lsls	r3, r0
 8002b4a:	469a      	mov	sl, r3
 8002b4c:	e762      	b.n	8002a14 <__aeabi_dmul+0x408>
 8002b4e:	001d      	movs	r5, r3
 8002b50:	2300      	movs	r3, #0
 8002b52:	2400      	movs	r4, #0
 8002b54:	2002      	movs	r0, #2
 8002b56:	9301      	str	r3, [sp, #4]
 8002b58:	e5a2      	b.n	80026a0 <__aeabi_dmul+0x94>
 8002b5a:	9002      	str	r0, [sp, #8]
 8002b5c:	e632      	b.n	80027c4 <__aeabi_dmul+0x1b8>
 8002b5e:	431c      	orrs	r4, r3
 8002b60:	9b00      	ldr	r3, [sp, #0]
 8002b62:	9a01      	ldr	r2, [sp, #4]
 8002b64:	4699      	mov	r9, r3
 8002b66:	e5ae      	b.n	80026c6 <__aeabi_dmul+0xba>
 8002b68:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd4 <__aeabi_dmul+0x5c8>)
 8002b6a:	4652      	mov	r2, sl
 8002b6c:	18c3      	adds	r3, r0, r3
 8002b6e:	4640      	mov	r0, r8
 8002b70:	409a      	lsls	r2, r3
 8002b72:	40c8      	lsrs	r0, r1
 8002b74:	4302      	orrs	r2, r0
 8002b76:	4640      	mov	r0, r8
 8002b78:	4098      	lsls	r0, r3
 8002b7a:	0003      	movs	r3, r0
 8002b7c:	1e58      	subs	r0, r3, #1
 8002b7e:	4183      	sbcs	r3, r0
 8002b80:	4654      	mov	r4, sl
 8002b82:	431a      	orrs	r2, r3
 8002b84:	40cc      	lsrs	r4, r1
 8002b86:	0753      	lsls	r3, r2, #29
 8002b88:	d009      	beq.n	8002b9e <__aeabi_dmul+0x592>
 8002b8a:	230f      	movs	r3, #15
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	d005      	beq.n	8002b9e <__aeabi_dmul+0x592>
 8002b92:	1d13      	adds	r3, r2, #4
 8002b94:	4293      	cmp	r3, r2
 8002b96:	4192      	sbcs	r2, r2
 8002b98:	4252      	negs	r2, r2
 8002b9a:	18a4      	adds	r4, r4, r2
 8002b9c:	001a      	movs	r2, r3
 8002b9e:	0223      	lsls	r3, r4, #8
 8002ba0:	d508      	bpl.n	8002bb4 <__aeabi_dmul+0x5a8>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	2400      	movs	r4, #0
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	e58e      	b.n	80026c8 <__aeabi_dmul+0xbc>
 8002baa:	4689      	mov	r9, r1
 8002bac:	2400      	movs	r4, #0
 8002bae:	e58b      	b.n	80026c8 <__aeabi_dmul+0xbc>
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	e7a5      	b.n	8002b00 <__aeabi_dmul+0x4f4>
 8002bb4:	0763      	lsls	r3, r4, #29
 8002bb6:	0264      	lsls	r4, r4, #9
 8002bb8:	0b24      	lsrs	r4, r4, #12
 8002bba:	e7a1      	b.n	8002b00 <__aeabi_dmul+0x4f4>
 8002bbc:	9b00      	ldr	r3, [sp, #0]
 8002bbe:	46a2      	mov	sl, r4
 8002bc0:	4699      	mov	r9, r3
 8002bc2:	9b01      	ldr	r3, [sp, #4]
 8002bc4:	4698      	mov	r8, r3
 8002bc6:	e737      	b.n	8002a38 <__aeabi_dmul+0x42c>
 8002bc8:	fffffc0d 	.word	0xfffffc0d
 8002bcc:	000007ff 	.word	0x000007ff
 8002bd0:	0000043e 	.word	0x0000043e
 8002bd4:	0000041e 	.word	0x0000041e

08002bd8 <__aeabi_dsub>:
 8002bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bda:	4657      	mov	r7, sl
 8002bdc:	464e      	mov	r6, r9
 8002bde:	4645      	mov	r5, r8
 8002be0:	46de      	mov	lr, fp
 8002be2:	b5e0      	push	{r5, r6, r7, lr}
 8002be4:	b083      	sub	sp, #12
 8002be6:	9000      	str	r0, [sp, #0]
 8002be8:	9101      	str	r1, [sp, #4]
 8002bea:	030c      	lsls	r4, r1, #12
 8002bec:	004d      	lsls	r5, r1, #1
 8002bee:	0fce      	lsrs	r6, r1, #31
 8002bf0:	0a61      	lsrs	r1, r4, #9
 8002bf2:	9c00      	ldr	r4, [sp, #0]
 8002bf4:	005f      	lsls	r7, r3, #1
 8002bf6:	0f64      	lsrs	r4, r4, #29
 8002bf8:	430c      	orrs	r4, r1
 8002bfa:	9900      	ldr	r1, [sp, #0]
 8002bfc:	9200      	str	r2, [sp, #0]
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	00c8      	lsls	r0, r1, #3
 8002c02:	0319      	lsls	r1, r3, #12
 8002c04:	0d7b      	lsrs	r3, r7, #21
 8002c06:	4699      	mov	r9, r3
 8002c08:	9b01      	ldr	r3, [sp, #4]
 8002c0a:	4fcc      	ldr	r7, [pc, #816]	@ (8002f3c <__aeabi_dsub+0x364>)
 8002c0c:	0fdb      	lsrs	r3, r3, #31
 8002c0e:	469c      	mov	ip, r3
 8002c10:	0a4b      	lsrs	r3, r1, #9
 8002c12:	9900      	ldr	r1, [sp, #0]
 8002c14:	4680      	mov	r8, r0
 8002c16:	0f49      	lsrs	r1, r1, #29
 8002c18:	4319      	orrs	r1, r3
 8002c1a:	9b00      	ldr	r3, [sp, #0]
 8002c1c:	468b      	mov	fp, r1
 8002c1e:	00da      	lsls	r2, r3, #3
 8002c20:	4692      	mov	sl, r2
 8002c22:	0d6d      	lsrs	r5, r5, #21
 8002c24:	45b9      	cmp	r9, r7
 8002c26:	d100      	bne.n	8002c2a <__aeabi_dsub+0x52>
 8002c28:	e0bf      	b.n	8002daa <__aeabi_dsub+0x1d2>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	4661      	mov	r1, ip
 8002c2e:	4059      	eors	r1, r3
 8002c30:	464b      	mov	r3, r9
 8002c32:	468c      	mov	ip, r1
 8002c34:	1aeb      	subs	r3, r5, r3
 8002c36:	428e      	cmp	r6, r1
 8002c38:	d075      	beq.n	8002d26 <__aeabi_dsub+0x14e>
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	dc00      	bgt.n	8002c40 <__aeabi_dsub+0x68>
 8002c3e:	e2a3      	b.n	8003188 <__aeabi_dsub+0x5b0>
 8002c40:	4649      	mov	r1, r9
 8002c42:	2900      	cmp	r1, #0
 8002c44:	d100      	bne.n	8002c48 <__aeabi_dsub+0x70>
 8002c46:	e0ce      	b.n	8002de6 <__aeabi_dsub+0x20e>
 8002c48:	42bd      	cmp	r5, r7
 8002c4a:	d100      	bne.n	8002c4e <__aeabi_dsub+0x76>
 8002c4c:	e200      	b.n	8003050 <__aeabi_dsub+0x478>
 8002c4e:	2701      	movs	r7, #1
 8002c50:	2b38      	cmp	r3, #56	@ 0x38
 8002c52:	dc19      	bgt.n	8002c88 <__aeabi_dsub+0xb0>
 8002c54:	2780      	movs	r7, #128	@ 0x80
 8002c56:	4659      	mov	r1, fp
 8002c58:	043f      	lsls	r7, r7, #16
 8002c5a:	4339      	orrs	r1, r7
 8002c5c:	468b      	mov	fp, r1
 8002c5e:	2b1f      	cmp	r3, #31
 8002c60:	dd00      	ble.n	8002c64 <__aeabi_dsub+0x8c>
 8002c62:	e1fa      	b.n	800305a <__aeabi_dsub+0x482>
 8002c64:	2720      	movs	r7, #32
 8002c66:	1af9      	subs	r1, r7, r3
 8002c68:	468c      	mov	ip, r1
 8002c6a:	4659      	mov	r1, fp
 8002c6c:	4667      	mov	r7, ip
 8002c6e:	40b9      	lsls	r1, r7
 8002c70:	000f      	movs	r7, r1
 8002c72:	0011      	movs	r1, r2
 8002c74:	40d9      	lsrs	r1, r3
 8002c76:	430f      	orrs	r7, r1
 8002c78:	4661      	mov	r1, ip
 8002c7a:	408a      	lsls	r2, r1
 8002c7c:	1e51      	subs	r1, r2, #1
 8002c7e:	418a      	sbcs	r2, r1
 8002c80:	4659      	mov	r1, fp
 8002c82:	40d9      	lsrs	r1, r3
 8002c84:	4317      	orrs	r7, r2
 8002c86:	1a64      	subs	r4, r4, r1
 8002c88:	1bc7      	subs	r7, r0, r7
 8002c8a:	42b8      	cmp	r0, r7
 8002c8c:	4180      	sbcs	r0, r0
 8002c8e:	4240      	negs	r0, r0
 8002c90:	1a24      	subs	r4, r4, r0
 8002c92:	0223      	lsls	r3, r4, #8
 8002c94:	d400      	bmi.n	8002c98 <__aeabi_dsub+0xc0>
 8002c96:	e140      	b.n	8002f1a <__aeabi_dsub+0x342>
 8002c98:	0264      	lsls	r4, r4, #9
 8002c9a:	0a64      	lsrs	r4, r4, #9
 8002c9c:	2c00      	cmp	r4, #0
 8002c9e:	d100      	bne.n	8002ca2 <__aeabi_dsub+0xca>
 8002ca0:	e154      	b.n	8002f4c <__aeabi_dsub+0x374>
 8002ca2:	0020      	movs	r0, r4
 8002ca4:	f000 fc52 	bl	800354c <__clzsi2>
 8002ca8:	0003      	movs	r3, r0
 8002caa:	3b08      	subs	r3, #8
 8002cac:	2120      	movs	r1, #32
 8002cae:	0038      	movs	r0, r7
 8002cb0:	1aca      	subs	r2, r1, r3
 8002cb2:	40d0      	lsrs	r0, r2
 8002cb4:	409c      	lsls	r4, r3
 8002cb6:	0002      	movs	r2, r0
 8002cb8:	409f      	lsls	r7, r3
 8002cba:	4322      	orrs	r2, r4
 8002cbc:	429d      	cmp	r5, r3
 8002cbe:	dd00      	ble.n	8002cc2 <__aeabi_dsub+0xea>
 8002cc0:	e1a6      	b.n	8003010 <__aeabi_dsub+0x438>
 8002cc2:	1b58      	subs	r0, r3, r5
 8002cc4:	3001      	adds	r0, #1
 8002cc6:	1a09      	subs	r1, r1, r0
 8002cc8:	003c      	movs	r4, r7
 8002cca:	408f      	lsls	r7, r1
 8002ccc:	40c4      	lsrs	r4, r0
 8002cce:	1e7b      	subs	r3, r7, #1
 8002cd0:	419f      	sbcs	r7, r3
 8002cd2:	0013      	movs	r3, r2
 8002cd4:	408b      	lsls	r3, r1
 8002cd6:	4327      	orrs	r7, r4
 8002cd8:	431f      	orrs	r7, r3
 8002cda:	40c2      	lsrs	r2, r0
 8002cdc:	003b      	movs	r3, r7
 8002cde:	0014      	movs	r4, r2
 8002ce0:	2500      	movs	r5, #0
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	d100      	bne.n	8002ce8 <__aeabi_dsub+0x110>
 8002ce6:	e1f7      	b.n	80030d8 <__aeabi_dsub+0x500>
 8002ce8:	077b      	lsls	r3, r7, #29
 8002cea:	d100      	bne.n	8002cee <__aeabi_dsub+0x116>
 8002cec:	e377      	b.n	80033de <__aeabi_dsub+0x806>
 8002cee:	230f      	movs	r3, #15
 8002cf0:	0038      	movs	r0, r7
 8002cf2:	403b      	ands	r3, r7
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d004      	beq.n	8002d02 <__aeabi_dsub+0x12a>
 8002cf8:	1d38      	adds	r0, r7, #4
 8002cfa:	42b8      	cmp	r0, r7
 8002cfc:	41bf      	sbcs	r7, r7
 8002cfe:	427f      	negs	r7, r7
 8002d00:	19e4      	adds	r4, r4, r7
 8002d02:	0223      	lsls	r3, r4, #8
 8002d04:	d400      	bmi.n	8002d08 <__aeabi_dsub+0x130>
 8002d06:	e368      	b.n	80033da <__aeabi_dsub+0x802>
 8002d08:	4b8c      	ldr	r3, [pc, #560]	@ (8002f3c <__aeabi_dsub+0x364>)
 8002d0a:	3501      	adds	r5, #1
 8002d0c:	429d      	cmp	r5, r3
 8002d0e:	d100      	bne.n	8002d12 <__aeabi_dsub+0x13a>
 8002d10:	e0f4      	b.n	8002efc <__aeabi_dsub+0x324>
 8002d12:	4b8b      	ldr	r3, [pc, #556]	@ (8002f40 <__aeabi_dsub+0x368>)
 8002d14:	056d      	lsls	r5, r5, #21
 8002d16:	401c      	ands	r4, r3
 8002d18:	0d6d      	lsrs	r5, r5, #21
 8002d1a:	0767      	lsls	r7, r4, #29
 8002d1c:	08c0      	lsrs	r0, r0, #3
 8002d1e:	0264      	lsls	r4, r4, #9
 8002d20:	4307      	orrs	r7, r0
 8002d22:	0b24      	lsrs	r4, r4, #12
 8002d24:	e0ec      	b.n	8002f00 <__aeabi_dsub+0x328>
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	dc00      	bgt.n	8002d2c <__aeabi_dsub+0x154>
 8002d2a:	e329      	b.n	8003380 <__aeabi_dsub+0x7a8>
 8002d2c:	4649      	mov	r1, r9
 8002d2e:	2900      	cmp	r1, #0
 8002d30:	d000      	beq.n	8002d34 <__aeabi_dsub+0x15c>
 8002d32:	e0d6      	b.n	8002ee2 <__aeabi_dsub+0x30a>
 8002d34:	4659      	mov	r1, fp
 8002d36:	4311      	orrs	r1, r2
 8002d38:	d100      	bne.n	8002d3c <__aeabi_dsub+0x164>
 8002d3a:	e12e      	b.n	8002f9a <__aeabi_dsub+0x3c2>
 8002d3c:	1e59      	subs	r1, r3, #1
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d100      	bne.n	8002d44 <__aeabi_dsub+0x16c>
 8002d42:	e1e6      	b.n	8003112 <__aeabi_dsub+0x53a>
 8002d44:	42bb      	cmp	r3, r7
 8002d46:	d100      	bne.n	8002d4a <__aeabi_dsub+0x172>
 8002d48:	e182      	b.n	8003050 <__aeabi_dsub+0x478>
 8002d4a:	2701      	movs	r7, #1
 8002d4c:	000b      	movs	r3, r1
 8002d4e:	2938      	cmp	r1, #56	@ 0x38
 8002d50:	dc14      	bgt.n	8002d7c <__aeabi_dsub+0x1a4>
 8002d52:	2b1f      	cmp	r3, #31
 8002d54:	dd00      	ble.n	8002d58 <__aeabi_dsub+0x180>
 8002d56:	e23c      	b.n	80031d2 <__aeabi_dsub+0x5fa>
 8002d58:	2720      	movs	r7, #32
 8002d5a:	1af9      	subs	r1, r7, r3
 8002d5c:	468c      	mov	ip, r1
 8002d5e:	4659      	mov	r1, fp
 8002d60:	4667      	mov	r7, ip
 8002d62:	40b9      	lsls	r1, r7
 8002d64:	000f      	movs	r7, r1
 8002d66:	0011      	movs	r1, r2
 8002d68:	40d9      	lsrs	r1, r3
 8002d6a:	430f      	orrs	r7, r1
 8002d6c:	4661      	mov	r1, ip
 8002d6e:	408a      	lsls	r2, r1
 8002d70:	1e51      	subs	r1, r2, #1
 8002d72:	418a      	sbcs	r2, r1
 8002d74:	4659      	mov	r1, fp
 8002d76:	40d9      	lsrs	r1, r3
 8002d78:	4317      	orrs	r7, r2
 8002d7a:	1864      	adds	r4, r4, r1
 8002d7c:	183f      	adds	r7, r7, r0
 8002d7e:	4287      	cmp	r7, r0
 8002d80:	4180      	sbcs	r0, r0
 8002d82:	4240      	negs	r0, r0
 8002d84:	1824      	adds	r4, r4, r0
 8002d86:	0223      	lsls	r3, r4, #8
 8002d88:	d400      	bmi.n	8002d8c <__aeabi_dsub+0x1b4>
 8002d8a:	e0c6      	b.n	8002f1a <__aeabi_dsub+0x342>
 8002d8c:	4b6b      	ldr	r3, [pc, #428]	@ (8002f3c <__aeabi_dsub+0x364>)
 8002d8e:	3501      	adds	r5, #1
 8002d90:	429d      	cmp	r5, r3
 8002d92:	d100      	bne.n	8002d96 <__aeabi_dsub+0x1be>
 8002d94:	e0b2      	b.n	8002efc <__aeabi_dsub+0x324>
 8002d96:	2101      	movs	r1, #1
 8002d98:	4b69      	ldr	r3, [pc, #420]	@ (8002f40 <__aeabi_dsub+0x368>)
 8002d9a:	087a      	lsrs	r2, r7, #1
 8002d9c:	401c      	ands	r4, r3
 8002d9e:	4039      	ands	r1, r7
 8002da0:	430a      	orrs	r2, r1
 8002da2:	07e7      	lsls	r7, r4, #31
 8002da4:	4317      	orrs	r7, r2
 8002da6:	0864      	lsrs	r4, r4, #1
 8002da8:	e79e      	b.n	8002ce8 <__aeabi_dsub+0x110>
 8002daa:	4b66      	ldr	r3, [pc, #408]	@ (8002f44 <__aeabi_dsub+0x36c>)
 8002dac:	4311      	orrs	r1, r2
 8002dae:	468a      	mov	sl, r1
 8002db0:	18eb      	adds	r3, r5, r3
 8002db2:	2900      	cmp	r1, #0
 8002db4:	d028      	beq.n	8002e08 <__aeabi_dsub+0x230>
 8002db6:	4566      	cmp	r6, ip
 8002db8:	d02c      	beq.n	8002e14 <__aeabi_dsub+0x23c>
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d05b      	beq.n	8002e76 <__aeabi_dsub+0x29e>
 8002dbe:	2d00      	cmp	r5, #0
 8002dc0:	d100      	bne.n	8002dc4 <__aeabi_dsub+0x1ec>
 8002dc2:	e12c      	b.n	800301e <__aeabi_dsub+0x446>
 8002dc4:	465b      	mov	r3, fp
 8002dc6:	4666      	mov	r6, ip
 8002dc8:	075f      	lsls	r7, r3, #29
 8002dca:	08d2      	lsrs	r2, r2, #3
 8002dcc:	4317      	orrs	r7, r2
 8002dce:	08dd      	lsrs	r5, r3, #3
 8002dd0:	003b      	movs	r3, r7
 8002dd2:	432b      	orrs	r3, r5
 8002dd4:	d100      	bne.n	8002dd8 <__aeabi_dsub+0x200>
 8002dd6:	e0e2      	b.n	8002f9e <__aeabi_dsub+0x3c6>
 8002dd8:	2480      	movs	r4, #128	@ 0x80
 8002dda:	0324      	lsls	r4, r4, #12
 8002ddc:	432c      	orrs	r4, r5
 8002dde:	0324      	lsls	r4, r4, #12
 8002de0:	4d56      	ldr	r5, [pc, #344]	@ (8002f3c <__aeabi_dsub+0x364>)
 8002de2:	0b24      	lsrs	r4, r4, #12
 8002de4:	e08c      	b.n	8002f00 <__aeabi_dsub+0x328>
 8002de6:	4659      	mov	r1, fp
 8002de8:	4311      	orrs	r1, r2
 8002dea:	d100      	bne.n	8002dee <__aeabi_dsub+0x216>
 8002dec:	e0d5      	b.n	8002f9a <__aeabi_dsub+0x3c2>
 8002dee:	1e59      	subs	r1, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d100      	bne.n	8002df6 <__aeabi_dsub+0x21e>
 8002df4:	e1b9      	b.n	800316a <__aeabi_dsub+0x592>
 8002df6:	42bb      	cmp	r3, r7
 8002df8:	d100      	bne.n	8002dfc <__aeabi_dsub+0x224>
 8002dfa:	e1b1      	b.n	8003160 <__aeabi_dsub+0x588>
 8002dfc:	2701      	movs	r7, #1
 8002dfe:	000b      	movs	r3, r1
 8002e00:	2938      	cmp	r1, #56	@ 0x38
 8002e02:	dd00      	ble.n	8002e06 <__aeabi_dsub+0x22e>
 8002e04:	e740      	b.n	8002c88 <__aeabi_dsub+0xb0>
 8002e06:	e72a      	b.n	8002c5e <__aeabi_dsub+0x86>
 8002e08:	4661      	mov	r1, ip
 8002e0a:	2701      	movs	r7, #1
 8002e0c:	4079      	eors	r1, r7
 8002e0e:	468c      	mov	ip, r1
 8002e10:	4566      	cmp	r6, ip
 8002e12:	d1d2      	bne.n	8002dba <__aeabi_dsub+0x1e2>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d100      	bne.n	8002e1a <__aeabi_dsub+0x242>
 8002e18:	e0c5      	b.n	8002fa6 <__aeabi_dsub+0x3ce>
 8002e1a:	2d00      	cmp	r5, #0
 8002e1c:	d000      	beq.n	8002e20 <__aeabi_dsub+0x248>
 8002e1e:	e155      	b.n	80030cc <__aeabi_dsub+0x4f4>
 8002e20:	464b      	mov	r3, r9
 8002e22:	0025      	movs	r5, r4
 8002e24:	4305      	orrs	r5, r0
 8002e26:	d100      	bne.n	8002e2a <__aeabi_dsub+0x252>
 8002e28:	e212      	b.n	8003250 <__aeabi_dsub+0x678>
 8002e2a:	1e59      	subs	r1, r3, #1
 8002e2c:	468c      	mov	ip, r1
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d100      	bne.n	8002e34 <__aeabi_dsub+0x25c>
 8002e32:	e249      	b.n	80032c8 <__aeabi_dsub+0x6f0>
 8002e34:	4d41      	ldr	r5, [pc, #260]	@ (8002f3c <__aeabi_dsub+0x364>)
 8002e36:	42ab      	cmp	r3, r5
 8002e38:	d100      	bne.n	8002e3c <__aeabi_dsub+0x264>
 8002e3a:	e28f      	b.n	800335c <__aeabi_dsub+0x784>
 8002e3c:	2701      	movs	r7, #1
 8002e3e:	2938      	cmp	r1, #56	@ 0x38
 8002e40:	dc11      	bgt.n	8002e66 <__aeabi_dsub+0x28e>
 8002e42:	4663      	mov	r3, ip
 8002e44:	2b1f      	cmp	r3, #31
 8002e46:	dd00      	ble.n	8002e4a <__aeabi_dsub+0x272>
 8002e48:	e25b      	b.n	8003302 <__aeabi_dsub+0x72a>
 8002e4a:	4661      	mov	r1, ip
 8002e4c:	2320      	movs	r3, #32
 8002e4e:	0027      	movs	r7, r4
 8002e50:	1a5b      	subs	r3, r3, r1
 8002e52:	0005      	movs	r5, r0
 8002e54:	4098      	lsls	r0, r3
 8002e56:	409f      	lsls	r7, r3
 8002e58:	40cd      	lsrs	r5, r1
 8002e5a:	1e43      	subs	r3, r0, #1
 8002e5c:	4198      	sbcs	r0, r3
 8002e5e:	40cc      	lsrs	r4, r1
 8002e60:	432f      	orrs	r7, r5
 8002e62:	4307      	orrs	r7, r0
 8002e64:	44a3      	add	fp, r4
 8002e66:	18bf      	adds	r7, r7, r2
 8002e68:	4297      	cmp	r7, r2
 8002e6a:	4192      	sbcs	r2, r2
 8002e6c:	4252      	negs	r2, r2
 8002e6e:	445a      	add	r2, fp
 8002e70:	0014      	movs	r4, r2
 8002e72:	464d      	mov	r5, r9
 8002e74:	e787      	b.n	8002d86 <__aeabi_dsub+0x1ae>
 8002e76:	4f34      	ldr	r7, [pc, #208]	@ (8002f48 <__aeabi_dsub+0x370>)
 8002e78:	1c6b      	adds	r3, r5, #1
 8002e7a:	423b      	tst	r3, r7
 8002e7c:	d000      	beq.n	8002e80 <__aeabi_dsub+0x2a8>
 8002e7e:	e0b6      	b.n	8002fee <__aeabi_dsub+0x416>
 8002e80:	4659      	mov	r1, fp
 8002e82:	0023      	movs	r3, r4
 8002e84:	4311      	orrs	r1, r2
 8002e86:	000f      	movs	r7, r1
 8002e88:	4303      	orrs	r3, r0
 8002e8a:	2d00      	cmp	r5, #0
 8002e8c:	d000      	beq.n	8002e90 <__aeabi_dsub+0x2b8>
 8002e8e:	e126      	b.n	80030de <__aeabi_dsub+0x506>
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d100      	bne.n	8002e96 <__aeabi_dsub+0x2be>
 8002e94:	e1c0      	b.n	8003218 <__aeabi_dsub+0x640>
 8002e96:	2900      	cmp	r1, #0
 8002e98:	d100      	bne.n	8002e9c <__aeabi_dsub+0x2c4>
 8002e9a:	e0a1      	b.n	8002fe0 <__aeabi_dsub+0x408>
 8002e9c:	1a83      	subs	r3, r0, r2
 8002e9e:	4698      	mov	r8, r3
 8002ea0:	465b      	mov	r3, fp
 8002ea2:	4540      	cmp	r0, r8
 8002ea4:	41ad      	sbcs	r5, r5
 8002ea6:	1ae3      	subs	r3, r4, r3
 8002ea8:	426d      	negs	r5, r5
 8002eaa:	1b5b      	subs	r3, r3, r5
 8002eac:	2580      	movs	r5, #128	@ 0x80
 8002eae:	042d      	lsls	r5, r5, #16
 8002eb0:	422b      	tst	r3, r5
 8002eb2:	d100      	bne.n	8002eb6 <__aeabi_dsub+0x2de>
 8002eb4:	e14b      	b.n	800314e <__aeabi_dsub+0x576>
 8002eb6:	465b      	mov	r3, fp
 8002eb8:	1a10      	subs	r0, r2, r0
 8002eba:	4282      	cmp	r2, r0
 8002ebc:	4192      	sbcs	r2, r2
 8002ebe:	1b1c      	subs	r4, r3, r4
 8002ec0:	0007      	movs	r7, r0
 8002ec2:	2601      	movs	r6, #1
 8002ec4:	4663      	mov	r3, ip
 8002ec6:	4252      	negs	r2, r2
 8002ec8:	1aa4      	subs	r4, r4, r2
 8002eca:	4327      	orrs	r7, r4
 8002ecc:	401e      	ands	r6, r3
 8002ece:	2f00      	cmp	r7, #0
 8002ed0:	d100      	bne.n	8002ed4 <__aeabi_dsub+0x2fc>
 8002ed2:	e142      	b.n	800315a <__aeabi_dsub+0x582>
 8002ed4:	422c      	tst	r4, r5
 8002ed6:	d100      	bne.n	8002eda <__aeabi_dsub+0x302>
 8002ed8:	e26d      	b.n	80033b6 <__aeabi_dsub+0x7de>
 8002eda:	4b19      	ldr	r3, [pc, #100]	@ (8002f40 <__aeabi_dsub+0x368>)
 8002edc:	2501      	movs	r5, #1
 8002ede:	401c      	ands	r4, r3
 8002ee0:	e71b      	b.n	8002d1a <__aeabi_dsub+0x142>
 8002ee2:	42bd      	cmp	r5, r7
 8002ee4:	d100      	bne.n	8002ee8 <__aeabi_dsub+0x310>
 8002ee6:	e13b      	b.n	8003160 <__aeabi_dsub+0x588>
 8002ee8:	2701      	movs	r7, #1
 8002eea:	2b38      	cmp	r3, #56	@ 0x38
 8002eec:	dd00      	ble.n	8002ef0 <__aeabi_dsub+0x318>
 8002eee:	e745      	b.n	8002d7c <__aeabi_dsub+0x1a4>
 8002ef0:	2780      	movs	r7, #128	@ 0x80
 8002ef2:	4659      	mov	r1, fp
 8002ef4:	043f      	lsls	r7, r7, #16
 8002ef6:	4339      	orrs	r1, r7
 8002ef8:	468b      	mov	fp, r1
 8002efa:	e72a      	b.n	8002d52 <__aeabi_dsub+0x17a>
 8002efc:	2400      	movs	r4, #0
 8002efe:	2700      	movs	r7, #0
 8002f00:	052d      	lsls	r5, r5, #20
 8002f02:	4325      	orrs	r5, r4
 8002f04:	07f6      	lsls	r6, r6, #31
 8002f06:	4335      	orrs	r5, r6
 8002f08:	0038      	movs	r0, r7
 8002f0a:	0029      	movs	r1, r5
 8002f0c:	b003      	add	sp, #12
 8002f0e:	bcf0      	pop	{r4, r5, r6, r7}
 8002f10:	46bb      	mov	fp, r7
 8002f12:	46b2      	mov	sl, r6
 8002f14:	46a9      	mov	r9, r5
 8002f16:	46a0      	mov	r8, r4
 8002f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f1a:	077b      	lsls	r3, r7, #29
 8002f1c:	d004      	beq.n	8002f28 <__aeabi_dsub+0x350>
 8002f1e:	230f      	movs	r3, #15
 8002f20:	403b      	ands	r3, r7
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d000      	beq.n	8002f28 <__aeabi_dsub+0x350>
 8002f26:	e6e7      	b.n	8002cf8 <__aeabi_dsub+0x120>
 8002f28:	002b      	movs	r3, r5
 8002f2a:	08f8      	lsrs	r0, r7, #3
 8002f2c:	4a03      	ldr	r2, [pc, #12]	@ (8002f3c <__aeabi_dsub+0x364>)
 8002f2e:	0767      	lsls	r7, r4, #29
 8002f30:	4307      	orrs	r7, r0
 8002f32:	08e5      	lsrs	r5, r4, #3
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d100      	bne.n	8002f3a <__aeabi_dsub+0x362>
 8002f38:	e74a      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 8002f3a:	e0a5      	b.n	8003088 <__aeabi_dsub+0x4b0>
 8002f3c:	000007ff 	.word	0x000007ff
 8002f40:	ff7fffff 	.word	0xff7fffff
 8002f44:	fffff801 	.word	0xfffff801
 8002f48:	000007fe 	.word	0x000007fe
 8002f4c:	0038      	movs	r0, r7
 8002f4e:	f000 fafd 	bl	800354c <__clzsi2>
 8002f52:	0003      	movs	r3, r0
 8002f54:	3318      	adds	r3, #24
 8002f56:	2b1f      	cmp	r3, #31
 8002f58:	dc00      	bgt.n	8002f5c <__aeabi_dsub+0x384>
 8002f5a:	e6a7      	b.n	8002cac <__aeabi_dsub+0xd4>
 8002f5c:	003a      	movs	r2, r7
 8002f5e:	3808      	subs	r0, #8
 8002f60:	4082      	lsls	r2, r0
 8002f62:	429d      	cmp	r5, r3
 8002f64:	dd00      	ble.n	8002f68 <__aeabi_dsub+0x390>
 8002f66:	e08a      	b.n	800307e <__aeabi_dsub+0x4a6>
 8002f68:	1b5b      	subs	r3, r3, r5
 8002f6a:	1c58      	adds	r0, r3, #1
 8002f6c:	281f      	cmp	r0, #31
 8002f6e:	dc00      	bgt.n	8002f72 <__aeabi_dsub+0x39a>
 8002f70:	e1d8      	b.n	8003324 <__aeabi_dsub+0x74c>
 8002f72:	0017      	movs	r7, r2
 8002f74:	3b1f      	subs	r3, #31
 8002f76:	40df      	lsrs	r7, r3
 8002f78:	2820      	cmp	r0, #32
 8002f7a:	d005      	beq.n	8002f88 <__aeabi_dsub+0x3b0>
 8002f7c:	2340      	movs	r3, #64	@ 0x40
 8002f7e:	1a1b      	subs	r3, r3, r0
 8002f80:	409a      	lsls	r2, r3
 8002f82:	1e53      	subs	r3, r2, #1
 8002f84:	419a      	sbcs	r2, r3
 8002f86:	4317      	orrs	r7, r2
 8002f88:	2500      	movs	r5, #0
 8002f8a:	2f00      	cmp	r7, #0
 8002f8c:	d100      	bne.n	8002f90 <__aeabi_dsub+0x3b8>
 8002f8e:	e0e5      	b.n	800315c <__aeabi_dsub+0x584>
 8002f90:	077b      	lsls	r3, r7, #29
 8002f92:	d000      	beq.n	8002f96 <__aeabi_dsub+0x3be>
 8002f94:	e6ab      	b.n	8002cee <__aeabi_dsub+0x116>
 8002f96:	002c      	movs	r4, r5
 8002f98:	e7c6      	b.n	8002f28 <__aeabi_dsub+0x350>
 8002f9a:	08c0      	lsrs	r0, r0, #3
 8002f9c:	e7c6      	b.n	8002f2c <__aeabi_dsub+0x354>
 8002f9e:	2700      	movs	r7, #0
 8002fa0:	2400      	movs	r4, #0
 8002fa2:	4dd1      	ldr	r5, [pc, #836]	@ (80032e8 <__aeabi_dsub+0x710>)
 8002fa4:	e7ac      	b.n	8002f00 <__aeabi_dsub+0x328>
 8002fa6:	4fd1      	ldr	r7, [pc, #836]	@ (80032ec <__aeabi_dsub+0x714>)
 8002fa8:	1c6b      	adds	r3, r5, #1
 8002faa:	423b      	tst	r3, r7
 8002fac:	d171      	bne.n	8003092 <__aeabi_dsub+0x4ba>
 8002fae:	0023      	movs	r3, r4
 8002fb0:	4303      	orrs	r3, r0
 8002fb2:	2d00      	cmp	r5, #0
 8002fb4:	d000      	beq.n	8002fb8 <__aeabi_dsub+0x3e0>
 8002fb6:	e14e      	b.n	8003256 <__aeabi_dsub+0x67e>
 8002fb8:	4657      	mov	r7, sl
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d100      	bne.n	8002fc0 <__aeabi_dsub+0x3e8>
 8002fbe:	e1b5      	b.n	800332c <__aeabi_dsub+0x754>
 8002fc0:	2f00      	cmp	r7, #0
 8002fc2:	d00d      	beq.n	8002fe0 <__aeabi_dsub+0x408>
 8002fc4:	1883      	adds	r3, r0, r2
 8002fc6:	4283      	cmp	r3, r0
 8002fc8:	4180      	sbcs	r0, r0
 8002fca:	445c      	add	r4, fp
 8002fcc:	4240      	negs	r0, r0
 8002fce:	1824      	adds	r4, r4, r0
 8002fd0:	0222      	lsls	r2, r4, #8
 8002fd2:	d500      	bpl.n	8002fd6 <__aeabi_dsub+0x3fe>
 8002fd4:	e1c8      	b.n	8003368 <__aeabi_dsub+0x790>
 8002fd6:	001f      	movs	r7, r3
 8002fd8:	4698      	mov	r8, r3
 8002fda:	4327      	orrs	r7, r4
 8002fdc:	d100      	bne.n	8002fe0 <__aeabi_dsub+0x408>
 8002fde:	e0bc      	b.n	800315a <__aeabi_dsub+0x582>
 8002fe0:	4643      	mov	r3, r8
 8002fe2:	0767      	lsls	r7, r4, #29
 8002fe4:	08db      	lsrs	r3, r3, #3
 8002fe6:	431f      	orrs	r7, r3
 8002fe8:	08e5      	lsrs	r5, r4, #3
 8002fea:	2300      	movs	r3, #0
 8002fec:	e04c      	b.n	8003088 <__aeabi_dsub+0x4b0>
 8002fee:	1a83      	subs	r3, r0, r2
 8002ff0:	4698      	mov	r8, r3
 8002ff2:	465b      	mov	r3, fp
 8002ff4:	4540      	cmp	r0, r8
 8002ff6:	41bf      	sbcs	r7, r7
 8002ff8:	1ae3      	subs	r3, r4, r3
 8002ffa:	427f      	negs	r7, r7
 8002ffc:	1bdb      	subs	r3, r3, r7
 8002ffe:	021f      	lsls	r7, r3, #8
 8003000:	d47c      	bmi.n	80030fc <__aeabi_dsub+0x524>
 8003002:	4647      	mov	r7, r8
 8003004:	431f      	orrs	r7, r3
 8003006:	d100      	bne.n	800300a <__aeabi_dsub+0x432>
 8003008:	e0a6      	b.n	8003158 <__aeabi_dsub+0x580>
 800300a:	001c      	movs	r4, r3
 800300c:	4647      	mov	r7, r8
 800300e:	e645      	b.n	8002c9c <__aeabi_dsub+0xc4>
 8003010:	4cb7      	ldr	r4, [pc, #732]	@ (80032f0 <__aeabi_dsub+0x718>)
 8003012:	1aed      	subs	r5, r5, r3
 8003014:	4014      	ands	r4, r2
 8003016:	077b      	lsls	r3, r7, #29
 8003018:	d000      	beq.n	800301c <__aeabi_dsub+0x444>
 800301a:	e780      	b.n	8002f1e <__aeabi_dsub+0x346>
 800301c:	e784      	b.n	8002f28 <__aeabi_dsub+0x350>
 800301e:	464b      	mov	r3, r9
 8003020:	0025      	movs	r5, r4
 8003022:	4305      	orrs	r5, r0
 8003024:	d066      	beq.n	80030f4 <__aeabi_dsub+0x51c>
 8003026:	1e5f      	subs	r7, r3, #1
 8003028:	2b01      	cmp	r3, #1
 800302a:	d100      	bne.n	800302e <__aeabi_dsub+0x456>
 800302c:	e0fc      	b.n	8003228 <__aeabi_dsub+0x650>
 800302e:	4dae      	ldr	r5, [pc, #696]	@ (80032e8 <__aeabi_dsub+0x710>)
 8003030:	42ab      	cmp	r3, r5
 8003032:	d100      	bne.n	8003036 <__aeabi_dsub+0x45e>
 8003034:	e15e      	b.n	80032f4 <__aeabi_dsub+0x71c>
 8003036:	4666      	mov	r6, ip
 8003038:	2f38      	cmp	r7, #56	@ 0x38
 800303a:	dc00      	bgt.n	800303e <__aeabi_dsub+0x466>
 800303c:	e0b4      	b.n	80031a8 <__aeabi_dsub+0x5d0>
 800303e:	2001      	movs	r0, #1
 8003040:	1a17      	subs	r7, r2, r0
 8003042:	42ba      	cmp	r2, r7
 8003044:	4192      	sbcs	r2, r2
 8003046:	465b      	mov	r3, fp
 8003048:	4252      	negs	r2, r2
 800304a:	464d      	mov	r5, r9
 800304c:	1a9c      	subs	r4, r3, r2
 800304e:	e620      	b.n	8002c92 <__aeabi_dsub+0xba>
 8003050:	0767      	lsls	r7, r4, #29
 8003052:	08c0      	lsrs	r0, r0, #3
 8003054:	4307      	orrs	r7, r0
 8003056:	08e5      	lsrs	r5, r4, #3
 8003058:	e6ba      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 800305a:	001f      	movs	r7, r3
 800305c:	4659      	mov	r1, fp
 800305e:	3f20      	subs	r7, #32
 8003060:	40f9      	lsrs	r1, r7
 8003062:	000f      	movs	r7, r1
 8003064:	2b20      	cmp	r3, #32
 8003066:	d005      	beq.n	8003074 <__aeabi_dsub+0x49c>
 8003068:	2140      	movs	r1, #64	@ 0x40
 800306a:	1acb      	subs	r3, r1, r3
 800306c:	4659      	mov	r1, fp
 800306e:	4099      	lsls	r1, r3
 8003070:	430a      	orrs	r2, r1
 8003072:	4692      	mov	sl, r2
 8003074:	4653      	mov	r3, sl
 8003076:	1e5a      	subs	r2, r3, #1
 8003078:	4193      	sbcs	r3, r2
 800307a:	431f      	orrs	r7, r3
 800307c:	e604      	b.n	8002c88 <__aeabi_dsub+0xb0>
 800307e:	1aeb      	subs	r3, r5, r3
 8003080:	4d9b      	ldr	r5, [pc, #620]	@ (80032f0 <__aeabi_dsub+0x718>)
 8003082:	4015      	ands	r5, r2
 8003084:	076f      	lsls	r7, r5, #29
 8003086:	08ed      	lsrs	r5, r5, #3
 8003088:	032c      	lsls	r4, r5, #12
 800308a:	055d      	lsls	r5, r3, #21
 800308c:	0b24      	lsrs	r4, r4, #12
 800308e:	0d6d      	lsrs	r5, r5, #21
 8003090:	e736      	b.n	8002f00 <__aeabi_dsub+0x328>
 8003092:	4d95      	ldr	r5, [pc, #596]	@ (80032e8 <__aeabi_dsub+0x710>)
 8003094:	42ab      	cmp	r3, r5
 8003096:	d100      	bne.n	800309a <__aeabi_dsub+0x4c2>
 8003098:	e0d6      	b.n	8003248 <__aeabi_dsub+0x670>
 800309a:	1882      	adds	r2, r0, r2
 800309c:	0021      	movs	r1, r4
 800309e:	4282      	cmp	r2, r0
 80030a0:	4180      	sbcs	r0, r0
 80030a2:	4459      	add	r1, fp
 80030a4:	4240      	negs	r0, r0
 80030a6:	1808      	adds	r0, r1, r0
 80030a8:	07c7      	lsls	r7, r0, #31
 80030aa:	0852      	lsrs	r2, r2, #1
 80030ac:	4317      	orrs	r7, r2
 80030ae:	0844      	lsrs	r4, r0, #1
 80030b0:	0752      	lsls	r2, r2, #29
 80030b2:	d400      	bmi.n	80030b6 <__aeabi_dsub+0x4de>
 80030b4:	e185      	b.n	80033c2 <__aeabi_dsub+0x7ea>
 80030b6:	220f      	movs	r2, #15
 80030b8:	001d      	movs	r5, r3
 80030ba:	403a      	ands	r2, r7
 80030bc:	2a04      	cmp	r2, #4
 80030be:	d000      	beq.n	80030c2 <__aeabi_dsub+0x4ea>
 80030c0:	e61a      	b.n	8002cf8 <__aeabi_dsub+0x120>
 80030c2:	08ff      	lsrs	r7, r7, #3
 80030c4:	0764      	lsls	r4, r4, #29
 80030c6:	4327      	orrs	r7, r4
 80030c8:	0905      	lsrs	r5, r0, #4
 80030ca:	e7dd      	b.n	8003088 <__aeabi_dsub+0x4b0>
 80030cc:	465b      	mov	r3, fp
 80030ce:	08d2      	lsrs	r2, r2, #3
 80030d0:	075f      	lsls	r7, r3, #29
 80030d2:	4317      	orrs	r7, r2
 80030d4:	08dd      	lsrs	r5, r3, #3
 80030d6:	e67b      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 80030d8:	2700      	movs	r7, #0
 80030da:	2400      	movs	r4, #0
 80030dc:	e710      	b.n	8002f00 <__aeabi_dsub+0x328>
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d000      	beq.n	80030e4 <__aeabi_dsub+0x50c>
 80030e2:	e0d6      	b.n	8003292 <__aeabi_dsub+0x6ba>
 80030e4:	2900      	cmp	r1, #0
 80030e6:	d000      	beq.n	80030ea <__aeabi_dsub+0x512>
 80030e8:	e12f      	b.n	800334a <__aeabi_dsub+0x772>
 80030ea:	2480      	movs	r4, #128	@ 0x80
 80030ec:	2600      	movs	r6, #0
 80030ee:	4d7e      	ldr	r5, [pc, #504]	@ (80032e8 <__aeabi_dsub+0x710>)
 80030f0:	0324      	lsls	r4, r4, #12
 80030f2:	e705      	b.n	8002f00 <__aeabi_dsub+0x328>
 80030f4:	4666      	mov	r6, ip
 80030f6:	465c      	mov	r4, fp
 80030f8:	08d0      	lsrs	r0, r2, #3
 80030fa:	e717      	b.n	8002f2c <__aeabi_dsub+0x354>
 80030fc:	465b      	mov	r3, fp
 80030fe:	1a17      	subs	r7, r2, r0
 8003100:	42ba      	cmp	r2, r7
 8003102:	4192      	sbcs	r2, r2
 8003104:	1b1c      	subs	r4, r3, r4
 8003106:	2601      	movs	r6, #1
 8003108:	4663      	mov	r3, ip
 800310a:	4252      	negs	r2, r2
 800310c:	1aa4      	subs	r4, r4, r2
 800310e:	401e      	ands	r6, r3
 8003110:	e5c4      	b.n	8002c9c <__aeabi_dsub+0xc4>
 8003112:	1883      	adds	r3, r0, r2
 8003114:	4283      	cmp	r3, r0
 8003116:	4180      	sbcs	r0, r0
 8003118:	445c      	add	r4, fp
 800311a:	4240      	negs	r0, r0
 800311c:	1825      	adds	r5, r4, r0
 800311e:	022a      	lsls	r2, r5, #8
 8003120:	d400      	bmi.n	8003124 <__aeabi_dsub+0x54c>
 8003122:	e0da      	b.n	80032da <__aeabi_dsub+0x702>
 8003124:	4a72      	ldr	r2, [pc, #456]	@ (80032f0 <__aeabi_dsub+0x718>)
 8003126:	085b      	lsrs	r3, r3, #1
 8003128:	4015      	ands	r5, r2
 800312a:	07ea      	lsls	r2, r5, #31
 800312c:	431a      	orrs	r2, r3
 800312e:	0869      	lsrs	r1, r5, #1
 8003130:	075b      	lsls	r3, r3, #29
 8003132:	d400      	bmi.n	8003136 <__aeabi_dsub+0x55e>
 8003134:	e14a      	b.n	80033cc <__aeabi_dsub+0x7f4>
 8003136:	230f      	movs	r3, #15
 8003138:	4013      	ands	r3, r2
 800313a:	2b04      	cmp	r3, #4
 800313c:	d100      	bne.n	8003140 <__aeabi_dsub+0x568>
 800313e:	e0fc      	b.n	800333a <__aeabi_dsub+0x762>
 8003140:	1d17      	adds	r7, r2, #4
 8003142:	4297      	cmp	r7, r2
 8003144:	41a4      	sbcs	r4, r4
 8003146:	4264      	negs	r4, r4
 8003148:	2502      	movs	r5, #2
 800314a:	1864      	adds	r4, r4, r1
 800314c:	e6ec      	b.n	8002f28 <__aeabi_dsub+0x350>
 800314e:	4647      	mov	r7, r8
 8003150:	001c      	movs	r4, r3
 8003152:	431f      	orrs	r7, r3
 8003154:	d000      	beq.n	8003158 <__aeabi_dsub+0x580>
 8003156:	e743      	b.n	8002fe0 <__aeabi_dsub+0x408>
 8003158:	2600      	movs	r6, #0
 800315a:	2500      	movs	r5, #0
 800315c:	2400      	movs	r4, #0
 800315e:	e6cf      	b.n	8002f00 <__aeabi_dsub+0x328>
 8003160:	08c0      	lsrs	r0, r0, #3
 8003162:	0767      	lsls	r7, r4, #29
 8003164:	4307      	orrs	r7, r0
 8003166:	08e5      	lsrs	r5, r4, #3
 8003168:	e632      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 800316a:	1a87      	subs	r7, r0, r2
 800316c:	465b      	mov	r3, fp
 800316e:	42b8      	cmp	r0, r7
 8003170:	4180      	sbcs	r0, r0
 8003172:	1ae4      	subs	r4, r4, r3
 8003174:	4240      	negs	r0, r0
 8003176:	1a24      	subs	r4, r4, r0
 8003178:	0223      	lsls	r3, r4, #8
 800317a:	d428      	bmi.n	80031ce <__aeabi_dsub+0x5f6>
 800317c:	0763      	lsls	r3, r4, #29
 800317e:	08ff      	lsrs	r7, r7, #3
 8003180:	431f      	orrs	r7, r3
 8003182:	08e5      	lsrs	r5, r4, #3
 8003184:	2301      	movs	r3, #1
 8003186:	e77f      	b.n	8003088 <__aeabi_dsub+0x4b0>
 8003188:	2b00      	cmp	r3, #0
 800318a:	d100      	bne.n	800318e <__aeabi_dsub+0x5b6>
 800318c:	e673      	b.n	8002e76 <__aeabi_dsub+0x29e>
 800318e:	464b      	mov	r3, r9
 8003190:	1b5f      	subs	r7, r3, r5
 8003192:	003b      	movs	r3, r7
 8003194:	2d00      	cmp	r5, #0
 8003196:	d100      	bne.n	800319a <__aeabi_dsub+0x5c2>
 8003198:	e742      	b.n	8003020 <__aeabi_dsub+0x448>
 800319a:	2f38      	cmp	r7, #56	@ 0x38
 800319c:	dd00      	ble.n	80031a0 <__aeabi_dsub+0x5c8>
 800319e:	e0ec      	b.n	800337a <__aeabi_dsub+0x7a2>
 80031a0:	2380      	movs	r3, #128	@ 0x80
 80031a2:	000e      	movs	r6, r1
 80031a4:	041b      	lsls	r3, r3, #16
 80031a6:	431c      	orrs	r4, r3
 80031a8:	2f1f      	cmp	r7, #31
 80031aa:	dc25      	bgt.n	80031f8 <__aeabi_dsub+0x620>
 80031ac:	2520      	movs	r5, #32
 80031ae:	0023      	movs	r3, r4
 80031b0:	1bed      	subs	r5, r5, r7
 80031b2:	0001      	movs	r1, r0
 80031b4:	40a8      	lsls	r0, r5
 80031b6:	40ab      	lsls	r3, r5
 80031b8:	40f9      	lsrs	r1, r7
 80031ba:	1e45      	subs	r5, r0, #1
 80031bc:	41a8      	sbcs	r0, r5
 80031be:	430b      	orrs	r3, r1
 80031c0:	40fc      	lsrs	r4, r7
 80031c2:	4318      	orrs	r0, r3
 80031c4:	465b      	mov	r3, fp
 80031c6:	1b1b      	subs	r3, r3, r4
 80031c8:	469b      	mov	fp, r3
 80031ca:	e739      	b.n	8003040 <__aeabi_dsub+0x468>
 80031cc:	4666      	mov	r6, ip
 80031ce:	2501      	movs	r5, #1
 80031d0:	e562      	b.n	8002c98 <__aeabi_dsub+0xc0>
 80031d2:	001f      	movs	r7, r3
 80031d4:	4659      	mov	r1, fp
 80031d6:	3f20      	subs	r7, #32
 80031d8:	40f9      	lsrs	r1, r7
 80031da:	468c      	mov	ip, r1
 80031dc:	2b20      	cmp	r3, #32
 80031de:	d005      	beq.n	80031ec <__aeabi_dsub+0x614>
 80031e0:	2740      	movs	r7, #64	@ 0x40
 80031e2:	4659      	mov	r1, fp
 80031e4:	1afb      	subs	r3, r7, r3
 80031e6:	4099      	lsls	r1, r3
 80031e8:	430a      	orrs	r2, r1
 80031ea:	4692      	mov	sl, r2
 80031ec:	4657      	mov	r7, sl
 80031ee:	1e7b      	subs	r3, r7, #1
 80031f0:	419f      	sbcs	r7, r3
 80031f2:	4663      	mov	r3, ip
 80031f4:	431f      	orrs	r7, r3
 80031f6:	e5c1      	b.n	8002d7c <__aeabi_dsub+0x1a4>
 80031f8:	003b      	movs	r3, r7
 80031fa:	0025      	movs	r5, r4
 80031fc:	3b20      	subs	r3, #32
 80031fe:	40dd      	lsrs	r5, r3
 8003200:	2f20      	cmp	r7, #32
 8003202:	d004      	beq.n	800320e <__aeabi_dsub+0x636>
 8003204:	2340      	movs	r3, #64	@ 0x40
 8003206:	1bdb      	subs	r3, r3, r7
 8003208:	409c      	lsls	r4, r3
 800320a:	4320      	orrs	r0, r4
 800320c:	4680      	mov	r8, r0
 800320e:	4640      	mov	r0, r8
 8003210:	1e43      	subs	r3, r0, #1
 8003212:	4198      	sbcs	r0, r3
 8003214:	4328      	orrs	r0, r5
 8003216:	e713      	b.n	8003040 <__aeabi_dsub+0x468>
 8003218:	2900      	cmp	r1, #0
 800321a:	d09d      	beq.n	8003158 <__aeabi_dsub+0x580>
 800321c:	2601      	movs	r6, #1
 800321e:	4663      	mov	r3, ip
 8003220:	465c      	mov	r4, fp
 8003222:	4690      	mov	r8, r2
 8003224:	401e      	ands	r6, r3
 8003226:	e6db      	b.n	8002fe0 <__aeabi_dsub+0x408>
 8003228:	1a17      	subs	r7, r2, r0
 800322a:	465b      	mov	r3, fp
 800322c:	42ba      	cmp	r2, r7
 800322e:	4192      	sbcs	r2, r2
 8003230:	1b1c      	subs	r4, r3, r4
 8003232:	4252      	negs	r2, r2
 8003234:	1aa4      	subs	r4, r4, r2
 8003236:	0223      	lsls	r3, r4, #8
 8003238:	d4c8      	bmi.n	80031cc <__aeabi_dsub+0x5f4>
 800323a:	0763      	lsls	r3, r4, #29
 800323c:	08ff      	lsrs	r7, r7, #3
 800323e:	431f      	orrs	r7, r3
 8003240:	4666      	mov	r6, ip
 8003242:	2301      	movs	r3, #1
 8003244:	08e5      	lsrs	r5, r4, #3
 8003246:	e71f      	b.n	8003088 <__aeabi_dsub+0x4b0>
 8003248:	001d      	movs	r5, r3
 800324a:	2400      	movs	r4, #0
 800324c:	2700      	movs	r7, #0
 800324e:	e657      	b.n	8002f00 <__aeabi_dsub+0x328>
 8003250:	465c      	mov	r4, fp
 8003252:	08d0      	lsrs	r0, r2, #3
 8003254:	e66a      	b.n	8002f2c <__aeabi_dsub+0x354>
 8003256:	2b00      	cmp	r3, #0
 8003258:	d100      	bne.n	800325c <__aeabi_dsub+0x684>
 800325a:	e737      	b.n	80030cc <__aeabi_dsub+0x4f4>
 800325c:	4653      	mov	r3, sl
 800325e:	08c0      	lsrs	r0, r0, #3
 8003260:	0767      	lsls	r7, r4, #29
 8003262:	4307      	orrs	r7, r0
 8003264:	08e5      	lsrs	r5, r4, #3
 8003266:	2b00      	cmp	r3, #0
 8003268:	d100      	bne.n	800326c <__aeabi_dsub+0x694>
 800326a:	e5b1      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 800326c:	2380      	movs	r3, #128	@ 0x80
 800326e:	031b      	lsls	r3, r3, #12
 8003270:	421d      	tst	r5, r3
 8003272:	d008      	beq.n	8003286 <__aeabi_dsub+0x6ae>
 8003274:	4659      	mov	r1, fp
 8003276:	08c8      	lsrs	r0, r1, #3
 8003278:	4218      	tst	r0, r3
 800327a:	d104      	bne.n	8003286 <__aeabi_dsub+0x6ae>
 800327c:	08d2      	lsrs	r2, r2, #3
 800327e:	0749      	lsls	r1, r1, #29
 8003280:	430a      	orrs	r2, r1
 8003282:	0017      	movs	r7, r2
 8003284:	0005      	movs	r5, r0
 8003286:	0f7b      	lsrs	r3, r7, #29
 8003288:	00ff      	lsls	r7, r7, #3
 800328a:	08ff      	lsrs	r7, r7, #3
 800328c:	075b      	lsls	r3, r3, #29
 800328e:	431f      	orrs	r7, r3
 8003290:	e59e      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 8003292:	08c0      	lsrs	r0, r0, #3
 8003294:	0763      	lsls	r3, r4, #29
 8003296:	4318      	orrs	r0, r3
 8003298:	08e5      	lsrs	r5, r4, #3
 800329a:	2900      	cmp	r1, #0
 800329c:	d053      	beq.n	8003346 <__aeabi_dsub+0x76e>
 800329e:	2380      	movs	r3, #128	@ 0x80
 80032a0:	031b      	lsls	r3, r3, #12
 80032a2:	421d      	tst	r5, r3
 80032a4:	d00a      	beq.n	80032bc <__aeabi_dsub+0x6e4>
 80032a6:	4659      	mov	r1, fp
 80032a8:	08cc      	lsrs	r4, r1, #3
 80032aa:	421c      	tst	r4, r3
 80032ac:	d106      	bne.n	80032bc <__aeabi_dsub+0x6e4>
 80032ae:	2601      	movs	r6, #1
 80032b0:	4663      	mov	r3, ip
 80032b2:	0025      	movs	r5, r4
 80032b4:	08d0      	lsrs	r0, r2, #3
 80032b6:	0749      	lsls	r1, r1, #29
 80032b8:	4308      	orrs	r0, r1
 80032ba:	401e      	ands	r6, r3
 80032bc:	0f47      	lsrs	r7, r0, #29
 80032be:	00c0      	lsls	r0, r0, #3
 80032c0:	08c0      	lsrs	r0, r0, #3
 80032c2:	077f      	lsls	r7, r7, #29
 80032c4:	4307      	orrs	r7, r0
 80032c6:	e583      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 80032c8:	1883      	adds	r3, r0, r2
 80032ca:	4293      	cmp	r3, r2
 80032cc:	4192      	sbcs	r2, r2
 80032ce:	445c      	add	r4, fp
 80032d0:	4252      	negs	r2, r2
 80032d2:	18a5      	adds	r5, r4, r2
 80032d4:	022a      	lsls	r2, r5, #8
 80032d6:	d500      	bpl.n	80032da <__aeabi_dsub+0x702>
 80032d8:	e724      	b.n	8003124 <__aeabi_dsub+0x54c>
 80032da:	076f      	lsls	r7, r5, #29
 80032dc:	08db      	lsrs	r3, r3, #3
 80032de:	431f      	orrs	r7, r3
 80032e0:	08ed      	lsrs	r5, r5, #3
 80032e2:	2301      	movs	r3, #1
 80032e4:	e6d0      	b.n	8003088 <__aeabi_dsub+0x4b0>
 80032e6:	46c0      	nop			@ (mov r8, r8)
 80032e8:	000007ff 	.word	0x000007ff
 80032ec:	000007fe 	.word	0x000007fe
 80032f0:	ff7fffff 	.word	0xff7fffff
 80032f4:	465b      	mov	r3, fp
 80032f6:	08d2      	lsrs	r2, r2, #3
 80032f8:	075f      	lsls	r7, r3, #29
 80032fa:	4666      	mov	r6, ip
 80032fc:	4317      	orrs	r7, r2
 80032fe:	08dd      	lsrs	r5, r3, #3
 8003300:	e566      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 8003302:	0025      	movs	r5, r4
 8003304:	3b20      	subs	r3, #32
 8003306:	40dd      	lsrs	r5, r3
 8003308:	4663      	mov	r3, ip
 800330a:	2b20      	cmp	r3, #32
 800330c:	d005      	beq.n	800331a <__aeabi_dsub+0x742>
 800330e:	2340      	movs	r3, #64	@ 0x40
 8003310:	4661      	mov	r1, ip
 8003312:	1a5b      	subs	r3, r3, r1
 8003314:	409c      	lsls	r4, r3
 8003316:	4320      	orrs	r0, r4
 8003318:	4680      	mov	r8, r0
 800331a:	4647      	mov	r7, r8
 800331c:	1e7b      	subs	r3, r7, #1
 800331e:	419f      	sbcs	r7, r3
 8003320:	432f      	orrs	r7, r5
 8003322:	e5a0      	b.n	8002e66 <__aeabi_dsub+0x28e>
 8003324:	2120      	movs	r1, #32
 8003326:	2700      	movs	r7, #0
 8003328:	1a09      	subs	r1, r1, r0
 800332a:	e4d2      	b.n	8002cd2 <__aeabi_dsub+0xfa>
 800332c:	2f00      	cmp	r7, #0
 800332e:	d100      	bne.n	8003332 <__aeabi_dsub+0x75a>
 8003330:	e713      	b.n	800315a <__aeabi_dsub+0x582>
 8003332:	465c      	mov	r4, fp
 8003334:	0017      	movs	r7, r2
 8003336:	2500      	movs	r5, #0
 8003338:	e5f6      	b.n	8002f28 <__aeabi_dsub+0x350>
 800333a:	08d7      	lsrs	r7, r2, #3
 800333c:	0749      	lsls	r1, r1, #29
 800333e:	2302      	movs	r3, #2
 8003340:	430f      	orrs	r7, r1
 8003342:	092d      	lsrs	r5, r5, #4
 8003344:	e6a0      	b.n	8003088 <__aeabi_dsub+0x4b0>
 8003346:	0007      	movs	r7, r0
 8003348:	e542      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 800334a:	465b      	mov	r3, fp
 800334c:	2601      	movs	r6, #1
 800334e:	075f      	lsls	r7, r3, #29
 8003350:	08dd      	lsrs	r5, r3, #3
 8003352:	4663      	mov	r3, ip
 8003354:	08d2      	lsrs	r2, r2, #3
 8003356:	4317      	orrs	r7, r2
 8003358:	401e      	ands	r6, r3
 800335a:	e539      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 800335c:	465b      	mov	r3, fp
 800335e:	08d2      	lsrs	r2, r2, #3
 8003360:	075f      	lsls	r7, r3, #29
 8003362:	4317      	orrs	r7, r2
 8003364:	08dd      	lsrs	r5, r3, #3
 8003366:	e533      	b.n	8002dd0 <__aeabi_dsub+0x1f8>
 8003368:	4a1e      	ldr	r2, [pc, #120]	@ (80033e4 <__aeabi_dsub+0x80c>)
 800336a:	08db      	lsrs	r3, r3, #3
 800336c:	4022      	ands	r2, r4
 800336e:	0757      	lsls	r7, r2, #29
 8003370:	0252      	lsls	r2, r2, #9
 8003372:	2501      	movs	r5, #1
 8003374:	431f      	orrs	r7, r3
 8003376:	0b14      	lsrs	r4, r2, #12
 8003378:	e5c2      	b.n	8002f00 <__aeabi_dsub+0x328>
 800337a:	000e      	movs	r6, r1
 800337c:	2001      	movs	r0, #1
 800337e:	e65f      	b.n	8003040 <__aeabi_dsub+0x468>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00d      	beq.n	80033a0 <__aeabi_dsub+0x7c8>
 8003384:	464b      	mov	r3, r9
 8003386:	1b5b      	subs	r3, r3, r5
 8003388:	469c      	mov	ip, r3
 800338a:	2d00      	cmp	r5, #0
 800338c:	d100      	bne.n	8003390 <__aeabi_dsub+0x7b8>
 800338e:	e548      	b.n	8002e22 <__aeabi_dsub+0x24a>
 8003390:	2701      	movs	r7, #1
 8003392:	2b38      	cmp	r3, #56	@ 0x38
 8003394:	dd00      	ble.n	8003398 <__aeabi_dsub+0x7c0>
 8003396:	e566      	b.n	8002e66 <__aeabi_dsub+0x28e>
 8003398:	2380      	movs	r3, #128	@ 0x80
 800339a:	041b      	lsls	r3, r3, #16
 800339c:	431c      	orrs	r4, r3
 800339e:	e550      	b.n	8002e42 <__aeabi_dsub+0x26a>
 80033a0:	1c6b      	adds	r3, r5, #1
 80033a2:	4d11      	ldr	r5, [pc, #68]	@ (80033e8 <__aeabi_dsub+0x810>)
 80033a4:	422b      	tst	r3, r5
 80033a6:	d000      	beq.n	80033aa <__aeabi_dsub+0x7d2>
 80033a8:	e673      	b.n	8003092 <__aeabi_dsub+0x4ba>
 80033aa:	4659      	mov	r1, fp
 80033ac:	0023      	movs	r3, r4
 80033ae:	4311      	orrs	r1, r2
 80033b0:	468a      	mov	sl, r1
 80033b2:	4303      	orrs	r3, r0
 80033b4:	e600      	b.n	8002fb8 <__aeabi_dsub+0x3e0>
 80033b6:	0767      	lsls	r7, r4, #29
 80033b8:	08c0      	lsrs	r0, r0, #3
 80033ba:	2300      	movs	r3, #0
 80033bc:	4307      	orrs	r7, r0
 80033be:	08e5      	lsrs	r5, r4, #3
 80033c0:	e662      	b.n	8003088 <__aeabi_dsub+0x4b0>
 80033c2:	0764      	lsls	r4, r4, #29
 80033c4:	08ff      	lsrs	r7, r7, #3
 80033c6:	4327      	orrs	r7, r4
 80033c8:	0905      	lsrs	r5, r0, #4
 80033ca:	e65d      	b.n	8003088 <__aeabi_dsub+0x4b0>
 80033cc:	08d2      	lsrs	r2, r2, #3
 80033ce:	0749      	lsls	r1, r1, #29
 80033d0:	4311      	orrs	r1, r2
 80033d2:	000f      	movs	r7, r1
 80033d4:	2302      	movs	r3, #2
 80033d6:	092d      	lsrs	r5, r5, #4
 80033d8:	e656      	b.n	8003088 <__aeabi_dsub+0x4b0>
 80033da:	0007      	movs	r7, r0
 80033dc:	e5a4      	b.n	8002f28 <__aeabi_dsub+0x350>
 80033de:	0038      	movs	r0, r7
 80033e0:	e48f      	b.n	8002d02 <__aeabi_dsub+0x12a>
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	ff7fffff 	.word	0xff7fffff
 80033e8:	000007fe 	.word	0x000007fe

080033ec <__aeabi_dcmpun>:
 80033ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ee:	46c6      	mov	lr, r8
 80033f0:	031e      	lsls	r6, r3, #12
 80033f2:	0b36      	lsrs	r6, r6, #12
 80033f4:	46b0      	mov	r8, r6
 80033f6:	4e0d      	ldr	r6, [pc, #52]	@ (800342c <__aeabi_dcmpun+0x40>)
 80033f8:	030c      	lsls	r4, r1, #12
 80033fa:	004d      	lsls	r5, r1, #1
 80033fc:	005f      	lsls	r7, r3, #1
 80033fe:	b500      	push	{lr}
 8003400:	0b24      	lsrs	r4, r4, #12
 8003402:	0d6d      	lsrs	r5, r5, #21
 8003404:	0d7f      	lsrs	r7, r7, #21
 8003406:	42b5      	cmp	r5, r6
 8003408:	d00b      	beq.n	8003422 <__aeabi_dcmpun+0x36>
 800340a:	4908      	ldr	r1, [pc, #32]	@ (800342c <__aeabi_dcmpun+0x40>)
 800340c:	2000      	movs	r0, #0
 800340e:	428f      	cmp	r7, r1
 8003410:	d104      	bne.n	800341c <__aeabi_dcmpun+0x30>
 8003412:	4646      	mov	r6, r8
 8003414:	4316      	orrs	r6, r2
 8003416:	0030      	movs	r0, r6
 8003418:	1e43      	subs	r3, r0, #1
 800341a:	4198      	sbcs	r0, r3
 800341c:	bc80      	pop	{r7}
 800341e:	46b8      	mov	r8, r7
 8003420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003422:	4304      	orrs	r4, r0
 8003424:	2001      	movs	r0, #1
 8003426:	2c00      	cmp	r4, #0
 8003428:	d1f8      	bne.n	800341c <__aeabi_dcmpun+0x30>
 800342a:	e7ee      	b.n	800340a <__aeabi_dcmpun+0x1e>
 800342c:	000007ff 	.word	0x000007ff

08003430 <__aeabi_d2iz>:
 8003430:	000b      	movs	r3, r1
 8003432:	0002      	movs	r2, r0
 8003434:	b570      	push	{r4, r5, r6, lr}
 8003436:	4d16      	ldr	r5, [pc, #88]	@ (8003490 <__aeabi_d2iz+0x60>)
 8003438:	030c      	lsls	r4, r1, #12
 800343a:	b082      	sub	sp, #8
 800343c:	0049      	lsls	r1, r1, #1
 800343e:	2000      	movs	r0, #0
 8003440:	9200      	str	r2, [sp, #0]
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	0b24      	lsrs	r4, r4, #12
 8003446:	0d49      	lsrs	r1, r1, #21
 8003448:	0fde      	lsrs	r6, r3, #31
 800344a:	42a9      	cmp	r1, r5
 800344c:	dd04      	ble.n	8003458 <__aeabi_d2iz+0x28>
 800344e:	4811      	ldr	r0, [pc, #68]	@ (8003494 <__aeabi_d2iz+0x64>)
 8003450:	4281      	cmp	r1, r0
 8003452:	dd03      	ble.n	800345c <__aeabi_d2iz+0x2c>
 8003454:	4b10      	ldr	r3, [pc, #64]	@ (8003498 <__aeabi_d2iz+0x68>)
 8003456:	18f0      	adds	r0, r6, r3
 8003458:	b002      	add	sp, #8
 800345a:	bd70      	pop	{r4, r5, r6, pc}
 800345c:	2080      	movs	r0, #128	@ 0x80
 800345e:	0340      	lsls	r0, r0, #13
 8003460:	4320      	orrs	r0, r4
 8003462:	4c0e      	ldr	r4, [pc, #56]	@ (800349c <__aeabi_d2iz+0x6c>)
 8003464:	1a64      	subs	r4, r4, r1
 8003466:	2c1f      	cmp	r4, #31
 8003468:	dd08      	ble.n	800347c <__aeabi_d2iz+0x4c>
 800346a:	4b0d      	ldr	r3, [pc, #52]	@ (80034a0 <__aeabi_d2iz+0x70>)
 800346c:	1a5b      	subs	r3, r3, r1
 800346e:	40d8      	lsrs	r0, r3
 8003470:	0003      	movs	r3, r0
 8003472:	4258      	negs	r0, r3
 8003474:	2e00      	cmp	r6, #0
 8003476:	d1ef      	bne.n	8003458 <__aeabi_d2iz+0x28>
 8003478:	0018      	movs	r0, r3
 800347a:	e7ed      	b.n	8003458 <__aeabi_d2iz+0x28>
 800347c:	4b09      	ldr	r3, [pc, #36]	@ (80034a4 <__aeabi_d2iz+0x74>)
 800347e:	9a00      	ldr	r2, [sp, #0]
 8003480:	469c      	mov	ip, r3
 8003482:	0003      	movs	r3, r0
 8003484:	4461      	add	r1, ip
 8003486:	408b      	lsls	r3, r1
 8003488:	40e2      	lsrs	r2, r4
 800348a:	4313      	orrs	r3, r2
 800348c:	e7f1      	b.n	8003472 <__aeabi_d2iz+0x42>
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	000003fe 	.word	0x000003fe
 8003494:	0000041d 	.word	0x0000041d
 8003498:	7fffffff 	.word	0x7fffffff
 800349c:	00000433 	.word	0x00000433
 80034a0:	00000413 	.word	0x00000413
 80034a4:	fffffbed 	.word	0xfffffbed

080034a8 <__aeabi_i2d>:
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	2800      	cmp	r0, #0
 80034ac:	d016      	beq.n	80034dc <__aeabi_i2d+0x34>
 80034ae:	17c3      	asrs	r3, r0, #31
 80034b0:	18c5      	adds	r5, r0, r3
 80034b2:	405d      	eors	r5, r3
 80034b4:	0fc4      	lsrs	r4, r0, #31
 80034b6:	0028      	movs	r0, r5
 80034b8:	f000 f848 	bl	800354c <__clzsi2>
 80034bc:	4b10      	ldr	r3, [pc, #64]	@ (8003500 <__aeabi_i2d+0x58>)
 80034be:	1a1b      	subs	r3, r3, r0
 80034c0:	055b      	lsls	r3, r3, #21
 80034c2:	0d5b      	lsrs	r3, r3, #21
 80034c4:	280a      	cmp	r0, #10
 80034c6:	dc14      	bgt.n	80034f2 <__aeabi_i2d+0x4a>
 80034c8:	0002      	movs	r2, r0
 80034ca:	002e      	movs	r6, r5
 80034cc:	3215      	adds	r2, #21
 80034ce:	4096      	lsls	r6, r2
 80034d0:	220b      	movs	r2, #11
 80034d2:	1a12      	subs	r2, r2, r0
 80034d4:	40d5      	lsrs	r5, r2
 80034d6:	032d      	lsls	r5, r5, #12
 80034d8:	0b2d      	lsrs	r5, r5, #12
 80034da:	e003      	b.n	80034e4 <__aeabi_i2d+0x3c>
 80034dc:	2400      	movs	r4, #0
 80034de:	2300      	movs	r3, #0
 80034e0:	2500      	movs	r5, #0
 80034e2:	2600      	movs	r6, #0
 80034e4:	051b      	lsls	r3, r3, #20
 80034e6:	432b      	orrs	r3, r5
 80034e8:	07e4      	lsls	r4, r4, #31
 80034ea:	4323      	orrs	r3, r4
 80034ec:	0030      	movs	r0, r6
 80034ee:	0019      	movs	r1, r3
 80034f0:	bd70      	pop	{r4, r5, r6, pc}
 80034f2:	380b      	subs	r0, #11
 80034f4:	4085      	lsls	r5, r0
 80034f6:	032d      	lsls	r5, r5, #12
 80034f8:	2600      	movs	r6, #0
 80034fa:	0b2d      	lsrs	r5, r5, #12
 80034fc:	e7f2      	b.n	80034e4 <__aeabi_i2d+0x3c>
 80034fe:	46c0      	nop			@ (mov r8, r8)
 8003500:	0000041e 	.word	0x0000041e

08003504 <__aeabi_ui2d>:
 8003504:	b510      	push	{r4, lr}
 8003506:	1e04      	subs	r4, r0, #0
 8003508:	d010      	beq.n	800352c <__aeabi_ui2d+0x28>
 800350a:	f000 f81f 	bl	800354c <__clzsi2>
 800350e:	4b0e      	ldr	r3, [pc, #56]	@ (8003548 <__aeabi_ui2d+0x44>)
 8003510:	1a1b      	subs	r3, r3, r0
 8003512:	055b      	lsls	r3, r3, #21
 8003514:	0d5b      	lsrs	r3, r3, #21
 8003516:	280a      	cmp	r0, #10
 8003518:	dc0f      	bgt.n	800353a <__aeabi_ui2d+0x36>
 800351a:	220b      	movs	r2, #11
 800351c:	0021      	movs	r1, r4
 800351e:	1a12      	subs	r2, r2, r0
 8003520:	40d1      	lsrs	r1, r2
 8003522:	3015      	adds	r0, #21
 8003524:	030a      	lsls	r2, r1, #12
 8003526:	4084      	lsls	r4, r0
 8003528:	0b12      	lsrs	r2, r2, #12
 800352a:	e001      	b.n	8003530 <__aeabi_ui2d+0x2c>
 800352c:	2300      	movs	r3, #0
 800352e:	2200      	movs	r2, #0
 8003530:	051b      	lsls	r3, r3, #20
 8003532:	4313      	orrs	r3, r2
 8003534:	0020      	movs	r0, r4
 8003536:	0019      	movs	r1, r3
 8003538:	bd10      	pop	{r4, pc}
 800353a:	0022      	movs	r2, r4
 800353c:	380b      	subs	r0, #11
 800353e:	4082      	lsls	r2, r0
 8003540:	0312      	lsls	r2, r2, #12
 8003542:	2400      	movs	r4, #0
 8003544:	0b12      	lsrs	r2, r2, #12
 8003546:	e7f3      	b.n	8003530 <__aeabi_ui2d+0x2c>
 8003548:	0000041e 	.word	0x0000041e

0800354c <__clzsi2>:
 800354c:	211c      	movs	r1, #28
 800354e:	2301      	movs	r3, #1
 8003550:	041b      	lsls	r3, r3, #16
 8003552:	4298      	cmp	r0, r3
 8003554:	d301      	bcc.n	800355a <__clzsi2+0xe>
 8003556:	0c00      	lsrs	r0, r0, #16
 8003558:	3910      	subs	r1, #16
 800355a:	0a1b      	lsrs	r3, r3, #8
 800355c:	4298      	cmp	r0, r3
 800355e:	d301      	bcc.n	8003564 <__clzsi2+0x18>
 8003560:	0a00      	lsrs	r0, r0, #8
 8003562:	3908      	subs	r1, #8
 8003564:	091b      	lsrs	r3, r3, #4
 8003566:	4298      	cmp	r0, r3
 8003568:	d301      	bcc.n	800356e <__clzsi2+0x22>
 800356a:	0900      	lsrs	r0, r0, #4
 800356c:	3904      	subs	r1, #4
 800356e:	a202      	add	r2, pc, #8	@ (adr r2, 8003578 <__clzsi2+0x2c>)
 8003570:	5c10      	ldrb	r0, [r2, r0]
 8003572:	1840      	adds	r0, r0, r1
 8003574:	4770      	bx	lr
 8003576:	46c0      	nop			@ (mov r8, r8)
 8003578:	02020304 	.word	0x02020304
 800357c:	01010101 	.word	0x01010101
	...

08003588 <UART_read>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int32_t UART_read(const char port[], uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	0014      	movs	r4, r2
	memcpy(buf, UART_RX_DATA + current_modbus_index, count);
 800358c:	4d05      	ldr	r5, [pc, #20]	@ (80035a4 <UART_read+0x1c>)
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <UART_read+0x20>)
int32_t UART_read(const char port[], uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 8003590:	0008      	movs	r0, r1
	memcpy(buf, UART_RX_DATA + current_modbus_index, count);
 8003592:	7829      	ldrb	r1, [r5, #0]
 8003594:	18c9      	adds	r1, r1, r3
 8003596:	f008 faa1 	bl	800badc <memcpy>
	current_modbus_index += count;
 800359a:	782b      	ldrb	r3, [r5, #0]
	return count;
}
 800359c:	0020      	movs	r0, r4
	current_modbus_index += count;
 800359e:	191b      	adds	r3, r3, r4
 80035a0:	702b      	strb	r3, [r5, #0]
}
 80035a2:	bd70      	pop	{r4, r5, r6, pc}
 80035a4:	200001fa 	.word	0x200001fa
 80035a8:	200001fb 	.word	0x200001fb

080035ac <UART_write>:

int32_t UART_write(const char port[], const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 80035ac:	b510      	push	{r4, lr}
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, buf, count, byte_timeout_ms);
 80035ae:	4805      	ldr	r0, [pc, #20]	@ (80035c4 <UART_write+0x18>)
int32_t UART_write(const char port[], const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms) {
 80035b0:	0014      	movs	r4, r2
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, buf, count, byte_timeout_ms);
 80035b2:	f007 f9d9 	bl	800a968 <HAL_UART_Transmit>
	return status == HAL_OK ? count : 0;
 80035b6:	4243      	negs	r3, r0
 80035b8:	4158      	adcs	r0, r3
 80035ba:	4240      	negs	r0, r0
 80035bc:	4004      	ands	r4, r0
}
 80035be:	0020      	movs	r0, r4
 80035c0:	bd10      	pop	{r4, pc}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	20000318 	.word	0x20000318

080035c8 <compute_mpc_model>:
	  if(Flash_Write_Data(PARAMETERS, MAX_PARAMETERS) == HAL_ERROR){
		  Error_Handler();
	  }
}

void compute_mpc_model(){
 80035c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ca:	b0b3      	sub	sp, #204	@ 0xcc
	/* Read the calibration parameters */
	const uint16_t* PARAMETERS = modbus_server_get_parameters_array();
 80035cc:	f003 fcc0 	bl	8006f50 <modbus_server_get_parameters_array>
	const uint16_t A_MSB = PARAMETERS[19];
	const uint16_t B_LSB = PARAMETERS[20];
	const uint16_t B_MSB = PARAMETERS[21];
	const uint16_t qw_LSB = PARAMETERS[22];
	const uint16_t qw_MSB = PARAMETERS[23];
	const uint16_t rv_LSB = PARAMETERS[24];
 80035d0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
	const uint16_t B_LSB = PARAMETERS[20];
 80035d2:	8d07      	ldrh	r7, [r0, #40]	@ 0x28
	const uint16_t rv_LSB = PARAMETERS[24];
 80035d4:	930f      	str	r3, [sp, #60]	@ 0x3c
	const uint16_t rv_MSB = PARAMETERS[25];
 80035d6:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
	const uint16_t B_MSB = PARAMETERS[21];
 80035d8:	8d46      	ldrh	r6, [r0, #42]	@ 0x2a
	const uint16_t rv_MSB = PARAMETERS[25];
 80035da:	9310      	str	r3, [sp, #64]	@ 0x40
	const uint16_t qz_LSB = PARAMETERS[26];
 80035dc:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
	const uint16_t qw_LSB = PARAMETERS[22];
 80035de:	8d85      	ldrh	r5, [r0, #44]	@ 0x2c
	const uint16_t qz_LSB = PARAMETERS[26];
 80035e0:	9311      	str	r3, [sp, #68]	@ 0x44
	const uint16_t qz_MSB = PARAMETERS[27];
 80035e2:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
	const uint16_t qw_MSB = PARAMETERS[23];
 80035e4:	8dc4      	ldrh	r4, [r0, #46]	@ 0x2e
	const uint16_t qz_MSB = PARAMETERS[27];
 80035e6:	9312      	str	r3, [sp, #72]	@ 0x48
	const uint16_t s_LSB = PARAMETERS[28];
 80035e8:	8f03      	ldrh	r3, [r0, #56]	@ 0x38
 80035ea:	9313      	str	r3, [sp, #76]	@ 0x4c
	const uint16_t s_MSB = PARAMETERS[29];
 80035ec:	8f43      	ldrh	r3, [r0, #58]	@ 0x3a
 80035ee:	9314      	str	r3, [sp, #80]	@ 0x50
	const uint16_t Spsi_spsi_LSB = PARAMETERS[30];
 80035f0:	8f83      	ldrh	r3, [r0, #60]	@ 0x3c
 80035f2:	9315      	str	r3, [sp, #84]	@ 0x54
	const uint16_t Spsi_spsi_MSB = PARAMETERS[31];
 80035f4:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80035f6:	9316      	str	r3, [sp, #88]	@ 0x58
	const uint16_t alpha_LSB = PARAMETERS[32];
 80035f8:	1c83      	adds	r3, r0, #2
 80035fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035fc:	9317      	str	r3, [sp, #92]	@ 0x5c
	const uint16_t alpha_MSB = PARAMETERS[33];
 80035fe:	1d03      	adds	r3, r0, #4
 8003600:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003602:	9318      	str	r3, [sp, #96]	@ 0x60
	const uint16_t antiwindup_LSB = PARAMETERS[34];
 8003604:	1d83      	adds	r3, r0, #6
 8003606:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003608:	9319      	str	r3, [sp, #100]	@ 0x64
	const uint16_t antiwindup_MSB = PARAMETERS[35];
 800360a:	0003      	movs	r3, r0
 800360c:	3308      	adds	r3, #8
 800360e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003610:	931a      	str	r3, [sp, #104]	@ 0x68
	const uint16_t umin_LSB = PARAMETERS[36];
 8003612:	0003      	movs	r3, r0
 8003614:	3348      	adds	r3, #72	@ 0x48
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	931b      	str	r3, [sp, #108]	@ 0x6c
	const uint16_t umin_MSB = PARAMETERS[37];
 800361a:	0003      	movs	r3, r0
 800361c:	334a      	adds	r3, #74	@ 0x4a
 800361e:	881b      	ldrh	r3, [r3, #0]
 8003620:	931c      	str	r3, [sp, #112]	@ 0x70
	const uint16_t umax_LSB = PARAMETERS[38];
 8003622:	0003      	movs	r3, r0
 8003624:	334c      	adds	r3, #76	@ 0x4c
 8003626:	881b      	ldrh	r3, [r3, #0]
	const uint16_t deltaumin_MSB = PARAMETERS[45];
	const uint16_t deltaumax_LSB = PARAMETERS[46];
	const uint16_t deltaumax_MSB = PARAMETERS[47];

	/* Declare matrices */
	const float A[row_a * row_a] = { uint16_to_float(A_MSB, A_LSB) };
 8003628:	8c81      	ldrh	r1, [r0, #36]	@ 0x24
	const uint16_t umax_LSB = PARAMETERS[38];
 800362a:	931d      	str	r3, [sp, #116]	@ 0x74
	const uint16_t umax_MSB = PARAMETERS[39];
 800362c:	0003      	movs	r3, r0
 800362e:	334e      	adds	r3, #78	@ 0x4e
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	931e      	str	r3, [sp, #120]	@ 0x78
	const uint16_t steady_state_model_error_LSB = PARAMETERS[40];
 8003634:	0003      	movs	r3, r0
 8003636:	3350      	adds	r3, #80	@ 0x50
 8003638:	881b      	ldrh	r3, [r3, #0]
 800363a:	931f      	str	r3, [sp, #124]	@ 0x7c
	const uint16_t steady_state_model_error_MSB = PARAMETERS[41];
 800363c:	0003      	movs	r3, r0
 800363e:	3352      	adds	r3, #82	@ 0x52
 8003640:	881b      	ldrh	r3, [r3, #0]
 8003642:	9320      	str	r3, [sp, #128]	@ 0x80
	const uint16_t zmax_LSB = PARAMETERS[42];
 8003644:	0003      	movs	r3, r0
 8003646:	3354      	adds	r3, #84	@ 0x54
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	9321      	str	r3, [sp, #132]	@ 0x84
	const uint16_t zmax_MSB = PARAMETERS[43];
 800364c:	0003      	movs	r3, r0
 800364e:	3356      	adds	r3, #86	@ 0x56
 8003650:	881b      	ldrh	r3, [r3, #0]
 8003652:	9322      	str	r3, [sp, #136]	@ 0x88
	const uint16_t deltaumin_LSB = PARAMETERS[44];
 8003654:	0003      	movs	r3, r0
 8003656:	3358      	adds	r3, #88	@ 0x58
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	9323      	str	r3, [sp, #140]	@ 0x8c
	const uint16_t deltaumin_MSB = PARAMETERS[45];
 800365c:	0003      	movs	r3, r0
 800365e:	335a      	adds	r3, #90	@ 0x5a
 8003660:	881b      	ldrh	r3, [r3, #0]
 8003662:	9324      	str	r3, [sp, #144]	@ 0x90
	const uint16_t deltaumax_LSB = PARAMETERS[46];
 8003664:	0003      	movs	r3, r0
 8003666:	335c      	adds	r3, #92	@ 0x5c
 8003668:	881b      	ldrh	r3, [r3, #0]
 800366a:	9325      	str	r3, [sp, #148]	@ 0x94
	const uint16_t deltaumax_MSB = PARAMETERS[47];
 800366c:	0003      	movs	r3, r0
 800366e:	335e      	adds	r3, #94	@ 0x5e
 8003670:	881b      	ldrh	r3, [r3, #0]
	const float A[row_a * row_a] = { uint16_to_float(A_MSB, A_LSB) };
 8003672:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
	const uint16_t deltaumax_MSB = PARAMETERS[47];
 8003674:	9326      	str	r3, [sp, #152]	@ 0x98
	const float A[row_a * row_a] = { uint16_to_float(A_MSB, A_LSB) };
 8003676:	f003 fb39 	bl	8006cec <uint16_to_float>
	const float B[row_a * column_b] = { uint16_to_float(B_MSB, B_LSB) };
 800367a:	0039      	movs	r1, r7
	const float A[row_a * row_a] = { uint16_to_float(A_MSB, A_LSB) };
 800367c:	9028      	str	r0, [sp, #160]	@ 0xa0
	const float B[row_a * column_b] = { uint16_to_float(B_MSB, B_LSB) };
 800367e:	0030      	movs	r0, r6
 8003680:	f003 fb34 	bl	8006cec <uint16_to_float>
	const float C[row_c * row_a] = { 1.0f };	/* We assume that the state x is the same as output y */
 8003684:	23fe      	movs	r3, #254	@ 0xfe
	const float E[row_a * column_e] = { 0.0f };	/* We have no disturbance model */
 8003686:	2600      	movs	r6, #0
	const float C[row_c * row_a] = { 1.0f };	/* We assume that the state x is the same as output y */
 8003688:	059b      	lsls	r3, r3, #22

	/* Declare parameters  */
	const float qw = uint16_to_float(qw_MSB, qw_LSB); /* Kalman scalar for disturbance covariance matrix Q */
 800368a:	0029      	movs	r1, r5
	const float B[row_a * column_b] = { uint16_to_float(B_MSB, B_LSB) };
 800368c:	9029      	str	r0, [sp, #164]	@ 0xa4
	const float qw = uint16_to_float(qw_MSB, qw_LSB); /* Kalman scalar for disturbance covariance matrix Q */
 800368e:	0020      	movs	r0, r4
	const float C[row_c * row_a] = { 1.0f };	/* We assume that the state x is the same as output y */
 8003690:	932a      	str	r3, [sp, #168]	@ 0xa8
	const float E[row_a * column_e] = { 0.0f };	/* We have no disturbance model */
 8003692:	962b      	str	r6, [sp, #172]	@ 0xac
	const float qw = uint16_to_float(qw_MSB, qw_LSB); /* Kalman scalar for disturbance covariance matrix Q */
 8003694:	f003 fb2a 	bl	8006cec <uint16_to_float>
	const float rv = uint16_to_float(rv_MSB, rv_LSB); /* Kalman scalar for noise covariance matrix R */
 8003698:	990f      	ldr	r1, [sp, #60]	@ 0x3c
	const float qw = uint16_to_float(qw_MSB, qw_LSB); /* Kalman scalar for disturbance covariance matrix Q */
 800369a:	9027      	str	r0, [sp, #156]	@ 0x9c
	const float rv = uint16_to_float(rv_MSB, rv_LSB); /* Kalman scalar for noise covariance matrix R */
 800369c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800369e:	f003 fb25 	bl	8006cec <uint16_to_float>
	const float qz = uint16_to_float(qz_MSB, qz_LSB); /* Weight scalar for weight matrix QZ */
 80036a2:	9911      	ldr	r1, [sp, #68]	@ 0x44
	const float rv = uint16_to_float(rv_MSB, rv_LSB); /* Kalman scalar for noise covariance matrix R */
 80036a4:	900f      	str	r0, [sp, #60]	@ 0x3c
	const float qz = uint16_to_float(qz_MSB, qz_LSB); /* Weight scalar for weight matrix QZ */
 80036a6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80036a8:	f003 fb20 	bl	8006cec <uint16_to_float>
	const float s = uint16_to_float(s_MSB, s_LSB); /* Regularization scalar for regularization matrix S */
 80036ac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
	const float qz = uint16_to_float(qz_MSB, qz_LSB); /* Weight scalar for weight matrix QZ */
 80036ae:	9010      	str	r0, [sp, #64]	@ 0x40
	const float s = uint16_to_float(s_MSB, s_LSB); /* Regularization scalar for regularization matrix S */
 80036b0:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80036b2:	f003 fb1b 	bl	8006cec <uint16_to_float>
	const float Spsi_spsi = uint16_to_float(Spsi_spsi_MSB, Spsi_spsi_LSB); /* Slack variable scalar for slack variable matrix Spsi and slack vector spsi */
 80036b6:	9915      	ldr	r1, [sp, #84]	@ 0x54
	const float s = uint16_to_float(s_MSB, s_LSB); /* Regularization scalar for regularization matrix S */
 80036b8:	9011      	str	r0, [sp, #68]	@ 0x44
	const float Spsi_spsi = uint16_to_float(Spsi_spsi_MSB, Spsi_spsi_LSB); /* Slack variable scalar for slack variable matrix Spsi and slack vector spsi */
 80036ba:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80036bc:	f003 fb16 	bl	8006cec <uint16_to_float>
	const float alpha = uint16_to_float(alpha_MSB, alpha_LSB); /* Integral action constant */
 80036c0:	9917      	ldr	r1, [sp, #92]	@ 0x5c
	const float Spsi_spsi = uint16_to_float(Spsi_spsi_MSB, Spsi_spsi_LSB); /* Slack variable scalar for slack variable matrix Spsi and slack vector spsi */
 80036c2:	1c07      	adds	r7, r0, #0
	const float alpha = uint16_to_float(alpha_MSB, alpha_LSB); /* Integral action constant */
 80036c4:	9818      	ldr	r0, [sp, #96]	@ 0x60
 80036c6:	f003 fb11 	bl	8006cec <uint16_to_float>
	const float antiwindup = uint16_to_float(antiwindup_MSB, antiwindup_LSB); /* Anti-windup max/min limitation for the integral action */
 80036ca:	9919      	ldr	r1, [sp, #100]	@ 0x64
	const float alpha = uint16_to_float(alpha_MSB, alpha_LSB); /* Integral action constant */
 80036cc:	1c04      	adds	r4, r0, #0
	const float antiwindup = uint16_to_float(antiwindup_MSB, antiwindup_LSB); /* Anti-windup max/min limitation for the integral action */
 80036ce:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80036d0:	f003 fb0c 	bl	8006cec <uint16_to_float>

	/* Declare constraints */
	const float umin[column_b] = { uint16_to_float(umin_MSB, umin_LSB) };
 80036d4:	991b      	ldr	r1, [sp, #108]	@ 0x6c
	const float antiwindup = uint16_to_float(antiwindup_MSB, antiwindup_LSB); /* Anti-windup max/min limitation for the integral action */
 80036d6:	1c05      	adds	r5, r0, #0
	const float umin[column_b] = { uint16_to_float(umin_MSB, umin_LSB) };
 80036d8:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80036da:	f003 fb07 	bl	8006cec <uint16_to_float>
	const float umax[column_b] = { uint16_to_float(umax_MSB, umax_LSB) };
 80036de:	991d      	ldr	r1, [sp, #116]	@ 0x74
	const float umin[column_b] = { uint16_to_float(umin_MSB, umin_LSB) };
 80036e0:	902c      	str	r0, [sp, #176]	@ 0xb0
	const float umax[column_b] = { uint16_to_float(umax_MSB, umax_LSB) };
 80036e2:	981e      	ldr	r0, [sp, #120]	@ 0x78
 80036e4:	f003 fb02 	bl	8006cec <uint16_to_float>
	const float zmin[column_b] = { 0 }; /* We assume that we won't solder below zero */
	const float zmax[column_b] = { uint16_to_float(zmax_MSB, zmax_LSB) };
 80036e8:	9921      	ldr	r1, [sp, #132]	@ 0x84
	const float umax[column_b] = { uint16_to_float(umax_MSB, umax_LSB) };
 80036ea:	902d      	str	r0, [sp, #180]	@ 0xb4
	const float zmax[column_b] = { uint16_to_float(zmax_MSB, zmax_LSB) };
 80036ec:	9822      	ldr	r0, [sp, #136]	@ 0x88
	const float zmin[column_b] = { 0 }; /* We assume that we won't solder below zero */
 80036ee:	962e      	str	r6, [sp, #184]	@ 0xb8
	const float zmax[column_b] = { uint16_to_float(zmax_MSB, zmax_LSB) };
 80036f0:	f003 fafc 	bl	8006cec <uint16_to_float>
	const float deltaumin[column_b] = { uint16_to_float(deltaumin_MSB, deltaumin_LSB) };
 80036f4:	9923      	ldr	r1, [sp, #140]	@ 0x8c
	const float zmax[column_b] = { uint16_to_float(zmax_MSB, zmax_LSB) };
 80036f6:	902f      	str	r0, [sp, #188]	@ 0xbc
	const float deltaumin[column_b] = { uint16_to_float(deltaumin_MSB, deltaumin_LSB) };
 80036f8:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80036fa:	f003 faf7 	bl	8006cec <uint16_to_float>
	const float deltaumax[column_b] = { uint16_to_float(deltaumax_MSB, deltaumax_LSB) };
 80036fe:	9925      	ldr	r1, [sp, #148]	@ 0x94
	const float deltaumin[column_b] = { uint16_to_float(deltaumin_MSB, deltaumin_LSB) };
 8003700:	9030      	str	r0, [sp, #192]	@ 0xc0
	const float deltaumax[column_b] = { uint16_to_float(deltaumax_MSB, deltaumax_LSB) };
 8003702:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8003704:	f003 faf2 	bl	8006cec <uint16_to_float>

	/* For the integral action */
	steady_state_model_error = uint16_to_float(steady_state_model_error_MSB, steady_state_model_error_LSB);
 8003708:	991f      	ldr	r1, [sp, #124]	@ 0x7c
	const float deltaumax[column_b] = { uint16_to_float(deltaumax_MSB, deltaumax_LSB) };
 800370a:	9031      	str	r0, [sp, #196]	@ 0xc4
	steady_state_model_error = uint16_to_float(steady_state_model_error_MSB, steady_state_model_error_LSB);
 800370c:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800370e:	f003 faed 	bl	8006cec <uint16_to_float>

	/* Free the pointer arrays inside MPC structure - Ignored if not initialized */
	mpc_free(&mpc);
 8003712:	4e1b      	ldr	r6, [pc, #108]	@ (8003780 <compute_mpc_model+0x1b8>)
	steady_state_model_error = uint16_to_float(steady_state_model_error_MSB, steady_state_model_error_LSB);
 8003714:	4b1b      	ldr	r3, [pc, #108]	@ (8003784 <compute_mpc_model+0x1bc>)
 8003716:	6018      	str	r0, [r3, #0]
	mpc_free(&mpc);
 8003718:	0030      	movs	r0, r6
 800371a:	f002 fabb 	bl	8005c94 <mpc_free>

	/* Initialize the MPC structure */
	mpc_init(&mpc, A, B, C, E, sampleTime_mpc, sampleTime_kf, qw, rv, qz, s, Spsi_spsi, row_a, column_b, row_c, column_e, N, iterations);
 800371e:	23fa      	movs	r3, #250	@ 0xfa
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	930d      	str	r3, [sp, #52]	@ 0x34
 8003724:	2305      	movs	r3, #5
 8003726:	930c      	str	r3, [sp, #48]	@ 0x30
 8003728:	3b04      	subs	r3, #4
 800372a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800372c:	930a      	str	r3, [sp, #40]	@ 0x28
 800372e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003730:	9308      	str	r3, [sp, #32]
 8003732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003734:	aa29      	add	r2, sp, #164	@ 0xa4
 8003736:	9306      	str	r3, [sp, #24]
 8003738:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800373a:	a928      	add	r1, sp, #160	@ 0xa0
 800373c:	9305      	str	r3, [sp, #20]
 800373e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003740:	0030      	movs	r0, r6
 8003742:	9304      	str	r3, [sp, #16]
 8003744:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8003746:	9707      	str	r7, [sp, #28]
 8003748:	9303      	str	r3, [sp, #12]
 800374a:	4b0f      	ldr	r3, [pc, #60]	@ (8003788 <compute_mpc_model+0x1c0>)
 800374c:	9302      	str	r3, [sp, #8]
 800374e:	2380      	movs	r3, #128	@ 0x80
 8003750:	05db      	lsls	r3, r3, #23
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	ab2b      	add	r3, sp, #172	@ 0xac
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	ab2a      	add	r3, sp, #168	@ 0xa8
 800375a:	f001 febf 	bl	80054dc <mpc_init>

	/* Set constraints */
	mpc_set_constraints(&mpc, umin, umax, zmin, zmax, deltaumin, deltaumax, alpha, antiwindup);
 800375e:	ab31      	add	r3, sp, #196	@ 0xc4
 8003760:	9302      	str	r3, [sp, #8]
 8003762:	ab30      	add	r3, sp, #192	@ 0xc0
 8003764:	9301      	str	r3, [sp, #4]
 8003766:	ab2f      	add	r3, sp, #188	@ 0xbc
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	0030      	movs	r0, r6
 800376c:	9504      	str	r5, [sp, #16]
 800376e:	9403      	str	r4, [sp, #12]
 8003770:	ab2e      	add	r3, sp, #184	@ 0xb8
 8003772:	aa2d      	add	r2, sp, #180	@ 0xb4
 8003774:	a92c      	add	r1, sp, #176	@ 0xb0
 8003776:	f002 f85f 	bl	8005838 <mpc_set_constraints>
}
 800377a:	b033      	add	sp, #204	@ 0xcc
 800377c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800377e:	46c0      	nop			@ (mov r8, r8)
 8003780:	20000244 	.word	0x20000244
 8003784:	20000234 	.word	0x20000234
 8003788:	3f8a3d71 	.word	0x3f8a3d71

0800378c <read_uart>:

void read_uart(){
	/* Read the modbus data */
	current_modbus_index = 0;
 800378c:	2200      	movs	r2, #0
void read_uart(){
 800378e:	b510      	push	{r4, lr}
	current_modbus_index = 0;
 8003790:	4b02      	ldr	r3, [pc, #8]	@ (800379c <read_uart+0x10>)
 8003792:	701a      	strb	r2, [r3, #0]
	modbus_server_polling();
 8003794:	f003 fbcc 	bl	8006f30 <modbus_server_polling>
}
 8003798:	bd10      	pop	{r4, pc}
 800379a:	46c0      	nop			@ (mov r8, r8)
 800379c:	200001fa 	.word	0x200001fa

080037a0 <read_temperature>:

void read_temperature(){
 80037a0:	b530      	push	{r4, r5, lr}
 80037a2:	b085      	sub	sp, #20
	/* Read the calibration parameters */
	const uint16_t* PARAMETERS = modbus_server_get_parameters_array();
 80037a4:	f003 fbd4 	bl	8006f50 <modbus_server_get_parameters_array>
	const uint16_t minTemperatureReal_MSB = PARAMETERS[9];
	const uint16_t maxTemperatureReal_LSB = PARAMETERS[10];
	const uint16_t maxTemperatureReal_MSB = PARAMETERS[11];

	/* Read the raw temperature value */
	const uint16_t temperature_raw = ADC_DATA[0];
 80037a8:	4b0d      	ldr	r3, [pc, #52]	@ (80037e0 <read_temperature+0x40>)

	/* Calibrate the raw temperature value */
	y[0] = calibrate_value(temperature_raw, minTemperatureRaw, maxTemperatureRaw, minTemperatureReal_LSB, minTemperatureReal_MSB, maxTemperatureReal_LSB, maxTemperatureReal_MSB);
 80037aa:	8ac4      	ldrh	r4, [r0, #22]
	const uint16_t temperature_raw = ADC_DATA[0];
 80037ac:	881d      	ldrh	r5, [r3, #0]
	y[0] = calibrate_value(temperature_raw, minTemperatureRaw, maxTemperatureRaw, minTemperatureReal_LSB, minTemperatureReal_MSB, maxTemperatureReal_LSB, maxTemperatureReal_MSB);
 80037ae:	89c2      	ldrh	r2, [r0, #14]
 80037b0:	8a03      	ldrh	r3, [r0, #16]
 80037b2:	8981      	ldrh	r1, [r0, #12]
 80037b4:	9402      	str	r4, [sp, #8]
 80037b6:	8a84      	ldrh	r4, [r0, #20]
 80037b8:	9401      	str	r4, [sp, #4]
 80037ba:	8a40      	ldrh	r0, [r0, #18]
 80037bc:	9000      	str	r0, [sp, #0]
 80037be:	0028      	movs	r0, r5
 80037c0:	f003 faa6 	bl	8006d10 <calibrate_value>
 80037c4:	4c07      	ldr	r4, [pc, #28]	@ (80037e4 <read_temperature+0x44>)
 80037c6:	6020      	str	r0, [r4, #0]

	/* Save it to the analog inputs for Modbus */
	uint16_t* ANALOG_INPUTS = modbus_server_get_analog_inputs();
 80037c8:	f003 fbbe 	bl	8006f48 <modbus_server_get_analog_inputs>
 80037cc:	0001      	movs	r1, r0
	ANALOG_INPUTS[0] = temperature_raw;
 80037ce:	8005      	strh	r5, [r0, #0]
	float_to_uint16(y[0], &ANALOG_INPUTS[4], &ANALOG_INPUTS[3]);
 80037d0:	1d82      	adds	r2, r0, #6
 80037d2:	3108      	adds	r1, #8
 80037d4:	6820      	ldr	r0, [r4, #0]
 80037d6:	f003 fa91 	bl	8006cfc <float_to_uint16>
}
 80037da:	b005      	add	sp, #20
 80037dc:	bd30      	pop	{r4, r5, pc}
 80037de:	46c0      	nop			@ (mov r8, r8)
 80037e0:	200001f4 	.word	0x200001f4
 80037e4:	20000240 	.word	0x20000240

080037e8 <read_current>:

void read_current(){
 80037e8:	b530      	push	{r4, r5, lr}
 80037ea:	b085      	sub	sp, #20
	/* Read the calibration parameters */
	const uint16_t* PARAMETERS = modbus_server_get_parameters_array();
 80037ec:	f003 fbb0 	bl	8006f50 <modbus_server_get_parameters_array>
	const uint16_t minCurrentReal_MSB = PARAMETERS[15];
	const uint16_t maxCurrentReal_LSB = PARAMETERS[16];
	const uint16_t maxCurrentReal_MSB = PARAMETERS[17];

	/* Read the raw current */
	const uint16_t current_raw = ADC_DATA[1];
 80037f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003828 <read_current+0x40>)

	/* Calibrate current */
	const float current = calibrate_value(current_raw, minCurrentRaw, maxCurrentRaw, minCurrentReal_LSB, minCurrentReal_MSB, maxCurrentReal_LSB, maxCurrentReal_MSB);
 80037f2:	8c44      	ldrh	r4, [r0, #34]	@ 0x22
	const uint16_t current_raw = ADC_DATA[1];
 80037f4:	885d      	ldrh	r5, [r3, #2]
	const float current = calibrate_value(current_raw, minCurrentRaw, maxCurrentRaw, minCurrentReal_LSB, minCurrentReal_MSB, maxCurrentReal_LSB, maxCurrentReal_MSB);
 80037f6:	8b42      	ldrh	r2, [r0, #26]
 80037f8:	8b83      	ldrh	r3, [r0, #28]
 80037fa:	8b01      	ldrh	r1, [r0, #24]
 80037fc:	9402      	str	r4, [sp, #8]
 80037fe:	8c04      	ldrh	r4, [r0, #32]
 8003800:	9401      	str	r4, [sp, #4]
 8003802:	8bc0      	ldrh	r0, [r0, #30]
 8003804:	9000      	str	r0, [sp, #0]
 8003806:	0028      	movs	r0, r5
 8003808:	f003 fa82 	bl	8006d10 <calibrate_value>
 800380c:	1c04      	adds	r4, r0, #0

	/* Set analog inputs */
	uint16_t* ANALOG_INPUTS = modbus_server_get_analog_inputs();
 800380e:	f003 fb9b 	bl	8006f48 <modbus_server_get_analog_inputs>
 8003812:	0001      	movs	r1, r0
	ANALOG_INPUTS[2] = current_raw;
	float_to_uint16(current, &ANALOG_INPUTS[8], &ANALOG_INPUTS[7]);
 8003814:	0002      	movs	r2, r0
	ANALOG_INPUTS[2] = current_raw;
 8003816:	8085      	strh	r5, [r0, #4]
	float_to_uint16(current, &ANALOG_INPUTS[8], &ANALOG_INPUTS[7]);
 8003818:	320e      	adds	r2, #14
 800381a:	3110      	adds	r1, #16
 800381c:	1c20      	adds	r0, r4, #0
 800381e:	f003 fa6d 	bl	8006cfc <float_to_uint16>
}
 8003822:	b005      	add	sp, #20
 8003824:	bd30      	pop	{r4, r5, pc}
 8003826:	46c0      	nop			@ (mov r8, r8)
 8003828:	200001f4 	.word	0x200001f4

0800382c <read_sleep>:

void read_sleep(){
	/* Check if we have placed the soldering tip into holder. This GPIO has a internal pull-up activated. That's why the ! sign */
	sleep = !(HAL_GPIO_ReadPin(SLEEP_GPIO_Port, SLEEP_Pin) == GPIO_PIN_SET);
 800382c:	2180      	movs	r1, #128	@ 0x80
void read_sleep(){
 800382e:	b510      	push	{r4, lr}
	sleep = !(HAL_GPIO_ReadPin(SLEEP_GPIO_Port, SLEEP_Pin) == GPIO_PIN_SET);
 8003830:	4804      	ldr	r0, [pc, #16]	@ (8003844 <read_sleep+0x18>)
 8003832:	0189      	lsls	r1, r1, #6
 8003834:	f005 fd70 	bl	8009318 <HAL_GPIO_ReadPin>
 8003838:	3801      	subs	r0, #1
 800383a:	1e42      	subs	r2, r0, #1
 800383c:	4190      	sbcs	r0, r2
 800383e:	4b02      	ldr	r3, [pc, #8]	@ (8003848 <read_sleep+0x1c>)
 8003840:	7018      	strb	r0, [r3, #0]
}
 8003842:	bd10      	pop	{r4, pc}
 8003844:	48000800 	.word	0x48000800
 8003848:	2000022e 	.word	0x2000022e

0800384c <HAL_UARTEx_RxEventCallback>:
	/* This is important if communication can be re-establish */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART_RX_DATA, UART_RX_DATA_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800384c:	b510      	push	{r4, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART_RX_DATA, UART_RX_DATA_SIZE);
 800384e:	2233      	movs	r2, #51	@ 0x33
 8003850:	4906      	ldr	r1, [pc, #24]	@ (800386c <HAL_UARTEx_RxEventCallback+0x20>)
 8003852:	4807      	ldr	r0, [pc, #28]	@ (8003870 <HAL_UARTEx_RxEventCallback+0x24>)
 8003854:	f007 f9d5 	bl	800ac02 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8003858:	2104      	movs	r1, #4
 800385a:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <HAL_UARTEx_RxEventCallback+0x28>)
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	6813      	ldr	r3, [r2, #0]
 8003860:	438b      	bics	r3, r1
 8003862:	6013      	str	r3, [r2, #0]
	read_uart();
 8003864:	f7ff ff92 	bl	800378c <read_uart>
}
 8003868:	bd10      	pop	{r4, pc}
 800386a:	46c0      	nop			@ (mov r8, r8)
 800386c:	200001fb 	.word	0x200001fb
 8003870:	20000318 	.word	0x20000318
 8003874:	200002d4 	.word	0x200002d4

08003878 <read_initial_memory>:

void read_initial_memory(){
 8003878:	b510      	push	{r4, lr}
	uint16_t* PARAMETERS = modbus_server_get_parameters_array();
 800387a:	f003 fb69 	bl	8006f50 <modbus_server_get_parameters_array>
	Flash_Read_Data(PARAMETERS, MAX_PARAMETERS);
 800387e:	2131      	movs	r1, #49	@ 0x31
 8003880:	f003 faaa 	bl	8006dd8 <Flash_Read_Data>
}
 8003884:	bd10      	pop	{r4, pc}
	...

08003888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003888:	b570      	push	{r4, r5, r6, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800388a:	b672      	cpsid	i
  __disable_irq();
  while (1)
  {
	  /* Blink green if something went wrong - HAL_Delay() won't work here! */
	  for(long i = 0; i < 100000; i++){
		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800388c:	2580      	movs	r5, #128	@ 0x80
{
 800388e:	4c09      	ldr	r4, [pc, #36]	@ (80038b4 <Error_Handler+0x2c>)
		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003890:	2200      	movs	r2, #0
 8003892:	0029      	movs	r1, r5
 8003894:	4808      	ldr	r0, [pc, #32]	@ (80038b8 <Error_Handler+0x30>)
	  for(long i = 0; i < 100000; i++){
 8003896:	3c01      	subs	r4, #1
		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003898:	f005 fd44 	bl	8009324 <HAL_GPIO_WritePin>
	  for(long i = 0; i < 100000; i++){
 800389c:	2c00      	cmp	r4, #0
 800389e:	d1f7      	bne.n	8003890 <Error_Handler+0x8>
 80038a0:	4c04      	ldr	r4, [pc, #16]	@ (80038b4 <Error_Handler+0x2c>)
	  };
	  for(long i = 0; i < 100000; i++){
		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80038a2:	2201      	movs	r2, #1
 80038a4:	0029      	movs	r1, r5
 80038a6:	4804      	ldr	r0, [pc, #16]	@ (80038b8 <Error_Handler+0x30>)
	  for(long i = 0; i < 100000; i++){
 80038a8:	3c01      	subs	r4, #1
		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80038aa:	f005 fd3b 	bl	8009324 <HAL_GPIO_WritePin>
	  for(long i = 0; i < 100000; i++){
 80038ae:	2c00      	cmp	r4, #0
 80038b0:	d1f7      	bne.n	80038a2 <Error_Handler+0x1a>
 80038b2:	e7ec      	b.n	800388e <Error_Handler+0x6>
 80038b4:	000186a0 	.word	0x000186a0
 80038b8:	48001400 	.word	0x48001400

080038bc <write_initial_memory>:
void write_initial_memory(){
 80038bc:	b510      	push	{r4, lr}
	  uint16_t* PARAMETERS = modbus_server_get_parameters_array();
 80038be:	f003 fb47 	bl	8006f50 <modbus_server_get_parameters_array>
	  if(Flash_Write_Data(PARAMETERS, MAX_PARAMETERS) == HAL_ERROR){
 80038c2:	2131      	movs	r1, #49	@ 0x31
 80038c4:	f003 fa5e 	bl	8006d84 <Flash_Write_Data>
 80038c8:	2801      	cmp	r0, #1
 80038ca:	d101      	bne.n	80038d0 <write_initial_memory+0x14>
		  Error_Handler();
 80038cc:	f7ff ffdc 	bl	8003888 <Error_Handler>
}
 80038d0:	bd10      	pop	{r4, pc}
	...

080038d4 <read_everything_else>:
void read_everything_else(){
 80038d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038d6:	b087      	sub	sp, #28
	const uint16_t* PARAMETERS = modbus_server_get_parameters_array();
 80038d8:	f003 fb3a 	bl	8006f50 <modbus_server_get_parameters_array>
	const uint16_t minSetpointRaw = PARAMETERS[0];
 80038dc:	8801      	ldrh	r1, [r0, #0]
	const uint16_t maxSetpointReal_LSB = PARAMETERS[4];
 80038de:	8905      	ldrh	r5, [r0, #8]
	const uint16_t maxSetpointRaw = PARAMETERS[1];
 80038e0:	8842      	ldrh	r2, [r0, #2]
	const uint16_t minSetpointReal_LSB = PARAMETERS[2];
 80038e2:	8883      	ldrh	r3, [r0, #4]
	const uint16_t minSetpointReal_MSB = PARAMETERS[3];
 80038e4:	88c4      	ldrh	r4, [r0, #6]
	const uint16_t maxSetpointReal_MSB = PARAMETERS[5];
 80038e6:	8947      	ldrh	r7, [r0, #10]
	setpoint_raw = ADC_DATA[2];
 80038e8:	4825      	ldr	r0, [pc, #148]	@ (8003980 <read_everything_else+0xac>)
 80038ea:	4e26      	ldr	r6, [pc, #152]	@ (8003984 <read_everything_else+0xb0>)
 80038ec:	8880      	ldrh	r0, [r0, #4]
 80038ee:	8030      	strh	r0, [r6, #0]
	r[0] = calibrate_value(setpoint_raw, minSetpointRaw, maxSetpointRaw, minSetpointReal_LSB, minSetpointReal_MSB, maxSetpointReal_LSB, maxSetpointReal_MSB);
 80038f0:	9501      	str	r5, [sp, #4]
 80038f2:	9702      	str	r7, [sp, #8]
 80038f4:	9400      	str	r4, [sp, #0]
 80038f6:	f003 fa0b 	bl	8006d10 <calibrate_value>
 80038fa:	4d23      	ldr	r5, [pc, #140]	@ (8003988 <read_everything_else+0xb4>)
	const bool current_block_on = HAL_GPIO_ReadPin(CURRENT_BLOCK_ON_GPIO_Port, CURRENT_BLOCK_ON_Pin) == GPIO_PIN_SET;
 80038fc:	2104      	movs	r1, #4
	r[0] = calibrate_value(setpoint_raw, minSetpointRaw, maxSetpointRaw, minSetpointReal_LSB, minSetpointReal_MSB, maxSetpointReal_LSB, maxSetpointReal_MSB);
 80038fe:	6028      	str	r0, [r5, #0]
	const bool current_block_on = HAL_GPIO_ReadPin(CURRENT_BLOCK_ON_GPIO_Port, CURRENT_BLOCK_ON_Pin) == GPIO_PIN_SET;
 8003900:	4822      	ldr	r0, [pc, #136]	@ (800398c <read_everything_else+0xb8>)
 8003902:	f005 fd09 	bl	8009318 <HAL_GPIO_ReadPin>
	if(current_block_on){
 8003906:	2801      	cmp	r0, #1
 8003908:	d101      	bne.n	800390e <read_everything_else+0x3a>
		Error_Handler();
 800390a:	f7ff ffbd 	bl	8003888 <Error_Handler>
	uint16_t* ANALOG_INPUTS = modbus_server_get_analog_inputs();
 800390e:	f003 fb1b 	bl	8006f48 <modbus_server_get_analog_inputs>
	float_to_uint16(r[0], &ANALOG_INPUTS[6], &ANALOG_INPUTS[5]);
 8003912:	0002      	movs	r2, r0
 8003914:	0001      	movs	r1, r0
	uint16_t* ANALOG_INPUTS = modbus_server_get_analog_inputs();
 8003916:	0004      	movs	r4, r0
	ANALOG_INPUTS[1] = setpoint_raw;
 8003918:	8833      	ldrh	r3, [r6, #0]
	float_to_uint16(r[0], &ANALOG_INPUTS[6], &ANALOG_INPUTS[5]);
 800391a:	320a      	adds	r2, #10
	ANALOG_INPUTS[1] = setpoint_raw;
 800391c:	8043      	strh	r3, [r0, #2]
	float_to_uint16(r[0], &ANALOG_INPUTS[6], &ANALOG_INPUTS[5]);
 800391e:	310c      	adds	r1, #12
 8003920:	6828      	ldr	r0, [r5, #0]
 8003922:	f003 f9eb 	bl	8006cfc <float_to_uint16>
	float_to_uint16(mpc.x[0], &ANALOG_INPUTS[10], &ANALOG_INPUTS[9]);
 8003926:	0022      	movs	r2, r4
 8003928:	0021      	movs	r1, r4
 800392a:	4b19      	ldr	r3, [pc, #100]	@ (8003990 <read_everything_else+0xbc>)
 800392c:	3212      	adds	r2, #18
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	3114      	adds	r1, #20
 8003932:	6818      	ldr	r0, [r3, #0]
 8003934:	f003 f9e2 	bl	8006cfc <float_to_uint16>
	float_to_uint16(u[0], &ANALOG_INPUTS[13], &ANALOG_INPUTS[12]);
 8003938:	0022      	movs	r2, r4
 800393a:	0021      	movs	r1, r4
	ANALOG_INPUTS[11] = iteration_time_ms;
 800393c:	4b15      	ldr	r3, [pc, #84]	@ (8003994 <read_everything_else+0xc0>)
	float_to_uint16(u[0], &ANALOG_INPUTS[13], &ANALOG_INPUTS[12]);
 800393e:	3218      	adds	r2, #24
	ANALOG_INPUTS[11] = iteration_time_ms;
 8003940:	881b      	ldrh	r3, [r3, #0]
	float_to_uint16(u[0], &ANALOG_INPUTS[13], &ANALOG_INPUTS[12]);
 8003942:	311a      	adds	r1, #26
	ANALOG_INPUTS[11] = iteration_time_ms;
 8003944:	82e3      	strh	r3, [r4, #22]
	float_to_uint16(u[0], &ANALOG_INPUTS[13], &ANALOG_INPUTS[12]);
 8003946:	4b14      	ldr	r3, [pc, #80]	@ (8003998 <read_everything_else+0xc4>)
 8003948:	6818      	ldr	r0, [r3, #0]
 800394a:	f003 f9d7 	bl	8006cfc <float_to_uint16>
	const bool led_green = HAL_GPIO_ReadPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800394e:	2180      	movs	r1, #128	@ 0x80
 8003950:	4812      	ldr	r0, [pc, #72]	@ (800399c <read_everything_else+0xc8>)
 8003952:	f005 fce1 	bl	8009318 <HAL_GPIO_ReadPin>
 8003956:	0003      	movs	r3, r0
	const uint8_t digital_outputs = (uint8_t)led_green;
 8003958:	2016      	movs	r0, #22
	const bool led_green = HAL_GPIO_ReadPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800395a:	1e5a      	subs	r2, r3, #1
 800395c:	4193      	sbcs	r3, r2
	const uint8_t digital_outputs = (uint8_t)led_green;
 800395e:	4468      	add	r0, sp
	modbus_server_set_digital_outputs(&digital_outputs, 0, 1);
 8003960:	2201      	movs	r2, #1
 8003962:	2100      	movs	r1, #0
	const bool led_green = HAL_GPIO_ReadPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8003964:	7003      	strb	r3, [r0, #0]
	modbus_server_set_digital_outputs(&digital_outputs, 0, 1);
 8003966:	f003 fae7 	bl	8006f38 <modbus_server_set_digital_outputs>
	const uint8_t digital_inputs = (uint8_t)sleep;
 800396a:	2017      	movs	r0, #23
 800396c:	4b0c      	ldr	r3, [pc, #48]	@ (80039a0 <read_everything_else+0xcc>)
 800396e:	4468      	add	r0, sp
 8003970:	781b      	ldrb	r3, [r3, #0]
	modbus_server_set_digital_inputs(&digital_inputs, 0, 1);
 8003972:	2201      	movs	r2, #1
 8003974:	2100      	movs	r1, #0
	const uint8_t digital_inputs = (uint8_t)sleep;
 8003976:	7003      	strb	r3, [r0, #0]
	modbus_server_set_digital_inputs(&digital_inputs, 0, 1);
 8003978:	f003 fae2 	bl	8006f40 <modbus_server_set_digital_inputs>
}
 800397c:	b007      	add	sp, #28
 800397e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003980:	200001f4 	.word	0x200001f4
 8003984:	20000230 	.word	0x20000230
 8003988:	20000238 	.word	0x20000238
 800398c:	48000c00 	.word	0x48000c00
 8003990:	200002d0 	.word	0x200002d0
 8003994:	20000232 	.word	0x20000232
 8003998:	2000023c 	.word	0x2000023c
 800399c:	48001400 	.word	0x48001400
 80039a0:	2000022e 	.word	0x2000022e

080039a4 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM3) {
 80039a4:	4b16      	ldr	r3, [pc, #88]	@ (8003a00 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80039a6:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80039a8:	b570      	push	{r4, r5, r6, lr}
	if (htim->Instance == TIM3) {
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d10f      	bne.n	80039ce <HAL_TIM_PeriodElapsedCallback+0x2a>
		if(PWM_active){
 80039ae:	4c15      	ldr	r4, [pc, #84]	@ (8003a04 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80039b0:	4d15      	ldr	r5, [pc, #84]	@ (8003a08 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80039b2:	7826      	ldrb	r6, [r4, #0]
 80039b4:	2e00      	cmp	r6, #0
 80039b6:	d018      	beq.n	80039ea <HAL_TIM_PeriodElapsedCallback+0x46>
			read_temperature();
 80039b8:	f7ff fef2 	bl	80037a0 <read_temperature>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); /* 62.5 Hz */
 80039bc:	2100      	movs	r1, #0
 80039be:	0028      	movs	r0, r5
 80039c0:	f006 fbd4 	bl	800a16c <HAL_TIM_PWM_Start>
			PWM_active = false;
 80039c4:	2300      	movs	r3, #0
		HAL_TIM_Base_Start_IT(&htim3); /* 2 Hz */
 80039c6:	4811      	ldr	r0, [pc, #68]	@ (8003a0c <HAL_TIM_PeriodElapsedCallback+0x68>)
			PWM_active = false;
 80039c8:	7023      	strb	r3, [r4, #0]
		HAL_TIM_Base_Start_IT(&htim3); /* 2 Hz */
 80039ca:	f006 f8af 	bl	8009b2c <HAL_TIM_Base_Start_IT>
	read_everything_else();
 80039ce:	f7ff ff81 	bl	80038d4 <read_everything_else>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART_RX_DATA, UART_RX_DATA_SIZE);
 80039d2:	2233      	movs	r2, #51	@ 0x33
 80039d4:	490e      	ldr	r1, [pc, #56]	@ (8003a10 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80039d6:	480f      	ldr	r0, [pc, #60]	@ (8003a14 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80039d8:	f007 f913 	bl	800ac02 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80039dc:	2104      	movs	r1, #4
 80039de:	4b0e      	ldr	r3, [pc, #56]	@ (8003a18 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	6813      	ldr	r3, [r2, #0]
 80039e4:	438b      	bics	r3, r1
 80039e6:	6013      	str	r3, [r2, #0]
}
 80039e8:	bd70      	pop	{r4, r5, r6, pc}
			read_sleep();
 80039ea:	f7ff ff1f 	bl	800382c <read_sleep>
			read_current();
 80039ee:	f7ff fefb 	bl	80037e8 <read_current>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); /* 62.5 Hz */
 80039f2:	0031      	movs	r1, r6
 80039f4:	0028      	movs	r0, r5
 80039f6:	f006 fc07 	bl	800a208 <HAL_TIM_PWM_Stop>
 80039fa:	2301      	movs	r3, #1
 80039fc:	e7e3      	b.n	80039c6 <HAL_TIM_PeriodElapsedCallback+0x22>
 80039fe:	46c0      	nop			@ (mov r8, r8)
 8003a00:	40000400 	.word	0x40000400
 8003a04:	2000022f 	.word	0x2000022f
 8003a08:	200003e8 	.word	0x200003e8
 8003a0c:	200003a0 	.word	0x200003a0
 8003a10:	200001fb 	.word	0x200001fb
 8003a14:	20000318 	.word	0x20000318
 8003a18:	200002d4 	.word	0x200002d4

08003a1c <SystemClock_Config>:
{
 8003a1c:	b530      	push	{r4, r5, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a1e:	2510      	movs	r5, #16
{
 8003a20:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a22:	222c      	movs	r2, #44	@ 0x2c
 8003a24:	2100      	movs	r1, #0
 8003a26:	a80b      	add	r0, sp, #44	@ 0x2c
 8003a28:	f007 ff98 	bl	800b95c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a2c:	002a      	movs	r2, r5
 8003a2e:	2100      	movs	r1, #0
 8003a30:	a801      	add	r0, sp, #4
 8003a32:	f007 ff93 	bl	800b95c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a36:	2100      	movs	r1, #0
 8003a38:	2214      	movs	r2, #20
 8003a3a:	a805      	add	r0, sp, #20
 8003a3c:	f007 ff8e 	bl	800b95c <memset>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a40:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8003a42:	2312      	movs	r3, #18
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a44:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8003a46:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a48:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003a4a:	940f      	str	r4, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a4c:	950e      	str	r5, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003a4e:	9510      	str	r5, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a50:	f005 fc6e 	bl	8009330 <HAL_RCC_OscConfig>
 8003a54:	1e01      	subs	r1, r0, #0
 8003a56:	d001      	beq.n	8003a5c <SystemClock_Config+0x40>
    Error_Handler();
 8003a58:	f7ff ff16 	bl	8003888 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a5c:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003a5e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a60:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a62:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003a64:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a66:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003a68:	f005 fe86 	bl	8009778 <HAL_RCC_ClockConfig>
 8003a6c:	2800      	cmp	r0, #0
 8003a6e:	d1f3      	bne.n	8003a58 <SystemClock_Config+0x3c>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003a70:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a72:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003a74:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a76:	f005 ff13 	bl	80098a0 <HAL_RCCEx_PeriphCLKConfig>
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	d1ec      	bne.n	8003a58 <SystemClock_Config+0x3c>
}
 8003a7e:	b017      	add	sp, #92	@ 0x5c
 8003a80:	bd30      	pop	{r4, r5, pc}
	...

08003a84 <main>:
{
 8003a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a86:	b0a3      	sub	sp, #140	@ 0x8c
  HAL_Init();
 8003a88:	f004 fe22 	bl	80086d0 <HAL_Init>
  SystemClock_Config();
 8003a8c:	f7ff ffc6 	bl	8003a1c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a90:	2214      	movs	r2, #20
 8003a92:	2100      	movs	r1, #0
 8003a94:	a81b      	add	r0, sp, #108	@ 0x6c
 8003a96:	f007 ff61 	bl	800b95c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a9a:	2280      	movs	r2, #128	@ 0x80
 8003a9c:	4cd9      	ldr	r4, [pc, #868]	@ (8003e04 <main+0x380>)
 8003a9e:	0312      	lsls	r2, r2, #12
 8003aa0:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003aa2:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	6163      	str	r3, [r4, #20]
 8003aa8:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003aaa:	48d7      	ldr	r0, [pc, #860]	@ (8003e08 <main+0x384>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aac:	4013      	ands	r3, r2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003aae:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ab0:	9308      	str	r3, [sp, #32]
 8003ab2:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ab4:	6963      	ldr	r3, [r4, #20]
 8003ab6:	03d2      	lsls	r2, r2, #15
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	6163      	str	r3, [r4, #20]
 8003abc:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003abe:	2500      	movs	r5, #0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ac0:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ac2:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ac8:	6963      	ldr	r3, [r4, #20]
 8003aca:	0292      	lsls	r2, r2, #10
 8003acc:	4313      	orrs	r3, r2
 8003ace:	6163      	str	r3, [r4, #20]
 8003ad0:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ad2:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ad4:	4013      	ands	r3, r2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ad6:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ad8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ada:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003adc:	6963      	ldr	r3, [r4, #20]
 8003ade:	0352      	lsls	r2, r2, #13
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	6163      	str	r3, [r4, #20]
 8003ae4:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003ae6:	270c      	movs	r7, #12
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ae8:	4013      	ands	r3, r2
 8003aea:	930b      	str	r3, [sp, #44]	@ 0x2c
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003aec:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003af0:	f005 fc18 	bl	8009324 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SLEEP_Pin;
 8003af4:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(SLEEP_GPIO_Port, &GPIO_InitStruct);
 8003af6:	48c5      	ldr	r0, [pc, #788]	@ (8003e0c <main+0x388>)
  GPIO_InitStruct.Pin = SLEEP_Pin;
 8003af8:	019b      	lsls	r3, r3, #6
  HAL_GPIO_Init(SLEEP_GPIO_Port, &GPIO_InitStruct);
 8003afa:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = SLEEP_Pin;
 8003afc:	931b      	str	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003afe:	951c      	str	r5, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b00:	961d      	str	r6, [sp, #116]	@ 0x74
  HAL_GPIO_Init(SLEEP_GPIO_Port, &GPIO_InitStruct);
 8003b02:	f005 fb51 	bl	80091a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003b06:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003b08:	48bf      	ldr	r0, [pc, #764]	@ (8003e08 <main+0x384>)
 8003b0a:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003b0c:	931b      	str	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b0e:	961c      	str	r6, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b10:	951d      	str	r5, [sp, #116]	@ 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b12:	951e      	str	r5, [sp, #120]	@ 0x78
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003b14:	f005 fb48 	bl	80091a8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CURRENT_BLOCK_ON_Pin;
 8003b18:	2304      	movs	r3, #4
  HAL_GPIO_Init(CURRENT_BLOCK_ON_GPIO_Port, &GPIO_InitStruct);
 8003b1a:	48bd      	ldr	r0, [pc, #756]	@ (8003e10 <main+0x38c>)
  GPIO_InitStruct.Pin = CURRENT_BLOCK_ON_Pin;
 8003b1c:	931b      	str	r3, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(CURRENT_BLOCK_ON_GPIO_Port, &GPIO_InitStruct);
 8003b1e:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b20:	3b02      	subs	r3, #2
 8003b22:	931d      	str	r3, [sp, #116]	@ 0x74
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b24:	951c      	str	r5, [sp, #112]	@ 0x70
  HAL_GPIO_Init(CURRENT_BLOCK_ON_GPIO_Port, &GPIO_InitStruct);
 8003b26:	f005 fb3f 	bl	80091a8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b2a:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b2c:	002a      	movs	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b2e:	4333      	orrs	r3, r6
 8003b30:	6163      	str	r3, [r4, #20]
 8003b32:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b34:	0029      	movs	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b36:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b38:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b3a:	9307      	str	r3, [sp, #28]
 8003b3c:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b3e:	f005 f8d3 	bl	8008ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003b42:	2009      	movs	r0, #9
 8003b44:	f005 f8fa 	bl	8008d3c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8003b48:	002a      	movs	r2, r5
 8003b4a:	0029      	movs	r1, r5
 8003b4c:	200a      	movs	r0, #10
 8003b4e:	f005 f8cb 	bl	8008ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003b52:	200a      	movs	r0, #10
 8003b54:	f005 f8f2 	bl	8008d3c <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003b58:	003a      	movs	r2, r7
 8003b5a:	0029      	movs	r1, r5
 8003b5c:	a810      	add	r0, sp, #64	@ 0x40
 8003b5e:	f007 fefd 	bl	800b95c <memset>
  hadc.Instance = ADC1;
 8003b62:	4cac      	ldr	r4, [pc, #688]	@ (8003e14 <main+0x390>)
 8003b64:	4bac      	ldr	r3, [pc, #688]	@ (8003e18 <main+0x394>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003b66:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8003b68:	6023      	str	r3, [r4, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003b6a:	2304      	movs	r3, #4
 8003b6c:	6163      	str	r3, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003b6e:	2380      	movs	r3, #128	@ 0x80
 8003b70:	025b      	lsls	r3, r3, #9
 8003b72:	61a3      	str	r3, [r4, #24]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b74:	23c2      	movs	r3, #194	@ 0xc2
 8003b76:	33ff      	adds	r3, #255	@ 0xff
 8003b78:	61e3      	str	r3, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8003b7a:	1d63      	adds	r3, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003b7c:	6065      	str	r5, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003b7e:	60a5      	str	r5, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b80:	60e5      	str	r5, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003b82:	6126      	str	r6, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b84:	6225      	str	r5, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8003b86:	77de      	strb	r6, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003b88:	62a6      	str	r6, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003b8a:	f004 fe7d 	bl	8008888 <HAL_ADC_Init>
 8003b8e:	42a8      	cmp	r0, r5
 8003b90:	d001      	beq.n	8003b96 <main+0x112>
    Error_Handler();
 8003b92:	f7ff fe79 	bl	8003888 <Error_Handler>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003b96:	2380      	movs	r3, #128	@ 0x80
 8003b98:	015b      	lsls	r3, r3, #5
 8003b9a:	9311      	str	r3, [sp, #68]	@ 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003b9c:	2307      	movs	r3, #7
  sConfig.Channel = ADC_CHANNEL_0;
 8003b9e:	9010      	str	r0, [sp, #64]	@ 0x40
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003ba0:	a910      	add	r1, sp, #64	@ 0x40
 8003ba2:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003ba4:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003ba6:	f004 ffc7 	bl	8008b38 <HAL_ADC_ConfigChannel>
 8003baa:	2800      	cmp	r0, #0
 8003bac:	d1f1      	bne.n	8003b92 <main+0x10e>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003bae:	0020      	movs	r0, r4
 8003bb0:	a910      	add	r1, sp, #64	@ 0x40
  sConfig.Channel = ADC_CHANNEL_1;
 8003bb2:	9610      	str	r6, [sp, #64]	@ 0x40
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003bb4:	f004 ffc0 	bl	8008b38 <HAL_ADC_ConfigChannel>
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	d1ea      	bne.n	8003b92 <main+0x10e>
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003bbc:	0020      	movs	r0, r4
 8003bbe:	a910      	add	r1, sp, #64	@ 0x40
  sConfig.Channel = ADC_CHANNEL_12;
 8003bc0:	9710      	str	r7, [sp, #64]	@ 0x40
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003bc2:	f004 ffb9 	bl	8008b38 <HAL_ADC_ConfigChannel>
 8003bc6:	1e05      	subs	r5, r0, #0
 8003bc8:	d1e3      	bne.n	8003b92 <main+0x10e>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bca:	0001      	movs	r1, r0
 8003bcc:	2210      	movs	r2, #16
 8003bce:	a817      	add	r0, sp, #92	@ 0x5c
 8003bd0:	f007 fec4 	bl	800b95c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bd4:	2208      	movs	r2, #8
 8003bd6:	0029      	movs	r1, r5
 8003bd8:	a80e      	add	r0, sp, #56	@ 0x38
 8003bda:	f007 febf 	bl	800b95c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bde:	221c      	movs	r2, #28
 8003be0:	0029      	movs	r1, r5
 8003be2:	a81b      	add	r0, sp, #108	@ 0x6c
 8003be4:	f007 feba 	bl	800b95c <memset>
  htim2.Instance = TIM2;
 8003be8:	2380      	movs	r3, #128	@ 0x80
 8003bea:	4c8c      	ldr	r4, [pc, #560]	@ (8003e1c <main+0x398>)
 8003bec:	05db      	lsls	r3, r3, #23
 8003bee:	6023      	str	r3, [r4, #0]
  htim2.Init.Period = 63999;
 8003bf0:	4b8b      	ldr	r3, [pc, #556]	@ (8003e20 <main+0x39c>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003bf2:	0020      	movs	r0, r4
  htim2.Init.Prescaler = 1;
 8003bf4:	6066      	str	r6, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bf6:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 63999;
 8003bf8:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bfa:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bfc:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003bfe:	f006 f8b5 	bl	8009d6c <HAL_TIM_Base_Init>
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d1c5      	bne.n	8003b92 <main+0x10e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c06:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003c08:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c0a:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003c0c:	a917      	add	r1, sp, #92	@ 0x5c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c0e:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003c10:	f006 f9a8 	bl	8009f64 <HAL_TIM_ConfigClockSource>
 8003c14:	2800      	cmp	r0, #0
 8003c16:	d1bc      	bne.n	8003b92 <main+0x10e>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003c18:	0020      	movs	r0, r4
 8003c1a:	f006 f8cf 	bl	8009dbc <HAL_TIM_PWM_Init>
 8003c1e:	2800      	cmp	r0, #0
 8003c20:	d1b7      	bne.n	8003b92 <main+0x10e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003c22:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c24:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003c26:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c28:	a90e      	add	r1, sp, #56	@ 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003c2a:	3360      	adds	r3, #96	@ 0x60
 8003c2c:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c2e:	f006 faef 	bl	800a210 <HAL_TIMEx_MasterConfigSynchronization>
 8003c32:	1e02      	subs	r2, r0, #0
 8003c34:	d1ad      	bne.n	8003b92 <main+0x10e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c36:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8003c38:	901c      	str	r0, [sp, #112]	@ 0x70
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c3a:	901d      	str	r0, [sp, #116]	@ 0x74
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c3c:	901f      	str	r0, [sp, #124]	@ 0x7c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c3e:	a91b      	add	r1, sp, #108	@ 0x6c
 8003c40:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c42:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c44:	f006 f922 	bl	8009e8c <HAL_TIM_PWM_ConfigChannel>
 8003c48:	1e06      	subs	r6, r0, #0
 8003c4a:	d1a2      	bne.n	8003b92 <main+0x10e>
  HAL_TIM_MspPostInit(&htim2);
 8003c4c:	0020      	movs	r0, r4
 8003c4e:	f000 f9af 	bl	8003fb0 <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8003c52:	4d74      	ldr	r5, [pc, #464]	@ (8003e24 <main+0x3a0>)
 8003c54:	4b74      	ldr	r3, [pc, #464]	@ (8003e28 <main+0x3a4>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c56:	0028      	movs	r0, r5
  huart1.Instance = USART1;
 8003c58:	602b      	str	r3, [r5, #0]
  huart1.Init.BaudRate = 115200;
 8003c5a:	23e1      	movs	r3, #225	@ 0xe1
 8003c5c:	025b      	lsls	r3, r3, #9
 8003c5e:	606b      	str	r3, [r5, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c60:	60ae      	str	r6, [r5, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c62:	60ee      	str	r6, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c64:	612e      	str	r6, [r5, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c66:	616f      	str	r7, [r5, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c68:	61ae      	str	r6, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c6a:	61ee      	str	r6, [r5, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c6c:	622e      	str	r6, [r5, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c6e:	626e      	str	r6, [r5, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c70:	f006 ff40 	bl	800aaf4 <HAL_UART_Init>
 8003c74:	2800      	cmp	r0, #0
 8003c76:	d18c      	bne.n	8003b92 <main+0x10e>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c78:	2210      	movs	r2, #16
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	a813      	add	r0, sp, #76	@ 0x4c
 8003c7e:	f007 fe6d 	bl	800b95c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c82:	2208      	movs	r2, #8
 8003c84:	2100      	movs	r1, #0
 8003c86:	a80c      	add	r0, sp, #48	@ 0x30
 8003c88:	f007 fe68 	bl	800b95c <memset>
  htim3.Instance = TIM3;
 8003c8c:	4f67      	ldr	r7, [pc, #412]	@ (8003e2c <main+0x3a8>)
 8003c8e:	4b68      	ldr	r3, [pc, #416]	@ (8003e30 <main+0x3ac>)
  htim3.Init.Period = 19999;
 8003c90:	4a68      	ldr	r2, [pc, #416]	@ (8003e34 <main+0x3b0>)
  htim3.Instance = TIM3;
 8003c92:	603b      	str	r3, [r7, #0]
  htim3.Init.Prescaler = 199;
 8003c94:	23c7      	movs	r3, #199	@ 0xc7
 8003c96:	607b      	str	r3, [r7, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c98:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003c9a:	0038      	movs	r0, r7
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c9c:	60bb      	str	r3, [r7, #8]
  htim3.Init.Period = 19999;
 8003c9e:	60fa      	str	r2, [r7, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ca0:	613b      	str	r3, [r7, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ca2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003ca4:	f006 f862 	bl	8009d6c <HAL_TIM_Base_Init>
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	d000      	beq.n	8003cae <main+0x22a>
 8003cac:	e771      	b.n	8003b92 <main+0x10e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cae:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003cb0:	0038      	movs	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cb2:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003cb4:	a913      	add	r1, sp, #76	@ 0x4c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cb6:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003cb8:	f006 f954 	bl	8009f64 <HAL_TIM_ConfigClockSource>
 8003cbc:	2800      	cmp	r0, #0
 8003cbe:	d000      	beq.n	8003cc2 <main+0x23e>
 8003cc0:	e767      	b.n	8003b92 <main+0x10e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cc2:	900c      	str	r0, [sp, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cc4:	900d      	str	r0, [sp, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003cc6:	a90c      	add	r1, sp, #48	@ 0x30
 8003cc8:	0038      	movs	r0, r7
 8003cca:	f006 faa1 	bl	800a210 <HAL_TIMEx_MasterConfigSynchronization>
 8003cce:	1e06      	subs	r6, r0, #0
 8003cd0:	d000      	beq.n	8003cd4 <main+0x250>
 8003cd2:	e75e      	b.n	8003b92 <main+0x10e>
  modbus_set_serial_read(UART_read);
 8003cd4:	4858      	ldr	r0, [pc, #352]	@ (8003e38 <main+0x3b4>)
 8003cd6:	f003 f8b9 	bl	8006e4c <modbus_set_serial_read>
  modbus_set_serial_write(UART_write);
 8003cda:	4858      	ldr	r0, [pc, #352]	@ (8003e3c <main+0x3b8>)
 8003cdc:	f003 f8b0 	bl	8006e40 <modbus_set_serial_write>
  modbus_set_serial_port(NULL);
 8003ce0:	0030      	movs	r0, r6
 8003ce2:	f003 f8b9 	bl	8006e58 <modbus_set_serial_port>
  modbus_server_create_RTU(1);
 8003ce6:	2001      	movs	r0, #1
 8003ce8:	f003 f8c0 	bl	8006e6c <modbus_server_create_RTU>
  read_initial_memory();
 8003cec:	f7ff fdc4 	bl	8003878 <read_initial_memory>
  compute_mpc_model();
 8003cf0:	f7ff fc6a 	bl	80035c8 <compute_mpc_model>
  uint16_t* PARAMETERS = modbus_server_get_parameters_array();
 8003cf4:	f003 f92c 	bl	8006f50 <modbus_server_get_parameters_array>
  PARAMETERS[48] = operation;
 8003cf8:	3601      	adds	r6, #1
 8003cfa:	3060      	adds	r0, #96	@ 0x60
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART_RX_DATA, UART_RX_DATA_SIZE);
 8003cfc:	2233      	movs	r2, #51	@ 0x33
 8003cfe:	4950      	ldr	r1, [pc, #320]	@ (8003e40 <main+0x3bc>)
  PARAMETERS[48] = operation;
 8003d00:	9003      	str	r0, [sp, #12]
 8003d02:	8006      	strh	r6, [r0, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART_RX_DATA, UART_RX_DATA_SIZE);
 8003d04:	0028      	movs	r0, r5
 8003d06:	f006 ff7c 	bl	800ac02 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8003d0a:	2104      	movs	r1, #4
 8003d0c:	4b4d      	ldr	r3, [pc, #308]	@ (8003e44 <main+0x3c0>)
  HAL_TIM_PeriodElapsedCallback(&htim3);
 8003d0e:	0038      	movs	r0, r7
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	6813      	ldr	r3, [r2, #0]
 8003d14:	438b      	bics	r3, r1
 8003d16:	6013      	str	r3, [r2, #0]
  HAL_TIM_PeriodElapsedCallback(&htim3);
 8003d18:	f7ff fe44 	bl	80039a4 <HAL_TIM_PeriodElapsedCallback>
  HAL_ADC_Stop(&hadc);
 8003d1c:	4d3d      	ldr	r5, [pc, #244]	@ (8003e14 <main+0x390>)
 8003d1e:	0028      	movs	r0, r5
 8003d20:	f004 fe54 	bl	80089cc <HAL_ADC_Stop>
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK){
 8003d24:	0028      	movs	r0, r5
 8003d26:	f004 ff87 	bl	8008c38 <HAL_ADCEx_Calibration_Start>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	d000      	beq.n	8003d30 <main+0x2ac>
 8003d2e:	e730      	b.n	8003b92 <main+0x10e>
  if (HAL_ADC_Start_DMA(&hadc, (uint32_t*)ADC_DATA, ADC_DATA_SIZE) != HAL_OK){
 8003d30:	0028      	movs	r0, r5
 8003d32:	2203      	movs	r2, #3
 8003d34:	4944      	ldr	r1, [pc, #272]	@ (8003e48 <main+0x3c4>)
 8003d36:	f004 fe67 	bl	8008a08 <HAL_ADC_Start_DMA>
 8003d3a:	1e05      	subs	r5, r0, #0
 8003d3c:	d000      	beq.n	8003d40 <main+0x2bc>
 8003d3e:	e728      	b.n	8003b92 <main+0x10e>
  uint16_t tick = 0, tock = 0;
 8003d40:	9004      	str	r0, [sp, #16]
	iteration_time_ms = tick - tock;
 8003d42:	9a04      	ldr	r2, [sp, #16]
 8003d44:	4b41      	ldr	r3, [pc, #260]	@ (8003e4c <main+0x3c8>)
 8003d46:	1a80      	subs	r0, r0, r2
 8003d48:	8018      	strh	r0, [r3, #0]
	tock = HAL_GetTick();
 8003d4a:	f004 fcdd 	bl	8008708 <HAL_GetTick>
 8003d4e:	b283      	uxth	r3, r0
 8003d50:	9304      	str	r3, [sp, #16]
	switch (operation) {
 8003d52:	2e00      	cmp	r6, #0
 8003d54:	d00b      	beq.n	8003d6e <main+0x2ea>
 8003d56:	2e01      	cmp	r6, #1
 8003d58:	d00e      	beq.n	8003d78 <main+0x2f4>
	operation = PARAMETERS[48];
 8003d5a:	9b03      	ldr	r3, [sp, #12]
 8003d5c:	781e      	ldrb	r6, [r3, #0]
	switch(operation){
 8003d5e:	2e02      	cmp	r6, #2
 8003d60:	d046      	beq.n	8003df0 <main+0x36c>
 8003d62:	2e03      	cmp	r6, #3
 8003d64:	d04a      	beq.n	8003dfc <main+0x378>
	tick = HAL_GetTick();
 8003d66:	f004 fccf 	bl	8008708 <HAL_GetTick>
 8003d6a:	b280      	uxth	r0, r0
	iteration_time_ms = tick - tock;
 8003d6c:	e7e9      	b.n	8003d42 <main+0x2be>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, setpoint_raw);
 8003d6e:	4a38      	ldr	r2, [pc, #224]	@ (8003e50 <main+0x3cc>)
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	8812      	ldrh	r2, [r2, #0]
 8003d74:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8003d76:	e7f0      	b.n	8003d5a <main+0x2d6>
		if(sleep){
 8003d78:	4b36      	ldr	r3, [pc, #216]	@ (8003e54 <main+0x3d0>)
 8003d7a:	4a37      	ldr	r2, [pc, #220]	@ (8003e58 <main+0x3d4>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	4e37      	ldr	r6, [pc, #220]	@ (8003e5c <main+0x3d8>)
 8003d80:	4f37      	ldr	r7, [pc, #220]	@ (8003e60 <main+0x3dc>)
 8003d82:	9205      	str	r2, [sp, #20]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <main+0x30a>
				u[0] = 0.0f; /* MPC could not be solved - Set to zero to prevent explosion */
 8003d88:	2300      	movs	r3, #0
 8003d8a:	6033      	str	r3, [r6, #0]
				break;
 8003d8c:	e00a      	b.n	8003da4 <main+0x320>
			switch (mpc_optimize(&mpc, u, r, y, d, integral_action)) {
 8003d8e:	4b35      	ldr	r3, [pc, #212]	@ (8003e64 <main+0x3e0>)
 8003d90:	0031      	movs	r1, r6
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	4834      	ldr	r0, [pc, #208]	@ (8003e68 <main+0x3e4>)
 8003d96:	003b      	movs	r3, r7
 8003d98:	9a05      	ldr	r2, [sp, #20]
 8003d9a:	9501      	str	r5, [sp, #4]
 8003d9c:	f001 fd63 	bl	8005866 <mpc_optimize>
 8003da0:	2801      	cmp	r0, #1
 8003da2:	d9f1      	bls.n	8003d88 <main+0x304>
		if (fabsf(r[0] - y[0]) <= steady_state_model_error) {
 8003da4:	9b05      	ldr	r3, [sp, #20]
 8003da6:	6839      	ldr	r1, [r7, #0]
 8003da8:	6818      	ldr	r0, [r3, #0]
 8003daa:	f7fd f8ff 	bl	8000fac <__aeabi_fsub>
 8003dae:	4b2f      	ldr	r3, [pc, #188]	@ (8003e6c <main+0x3e8>)
 8003db0:	0040      	lsls	r0, r0, #1
 8003db2:	6819      	ldr	r1, [r3, #0]
 8003db4:	0840      	lsrs	r0, r0, #1
 8003db6:	f7fc fba9 	bl	800050c <__aeabi_fcmple>
 8003dba:	1e05      	subs	r5, r0, #0
 8003dbc:	d012      	beq.n	8003de4 <main+0x360>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	2180      	movs	r1, #128	@ 0x80
 8003dc2:	4811      	ldr	r0, [pc, #68]	@ (8003e08 <main+0x384>)
 8003dc4:	f005 faae 	bl	8009324 <HAL_GPIO_WritePin>
			integral_action = true;
 8003dc8:	2501      	movs	r5, #1
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, u[0]);
 8003dca:	4e24      	ldr	r6, [pc, #144]	@ (8003e5c <main+0x3d8>)
 8003dcc:	6827      	ldr	r7, [r4, #0]
 8003dce:	6830      	ldr	r0, [r6, #0]
 8003dd0:	f7fc fbba 	bl	8000548 <__aeabi_f2uiz>
		mpc_estimate(&mpc, u, y, d);
 8003dd4:	0031      	movs	r1, r6
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, u[0]);
 8003dd6:	6378      	str	r0, [r7, #52]	@ 0x34
		mpc_estimate(&mpc, u, y, d);
 8003dd8:	4b22      	ldr	r3, [pc, #136]	@ (8003e64 <main+0x3e0>)
 8003dda:	4a21      	ldr	r2, [pc, #132]	@ (8003e60 <main+0x3dc>)
 8003ddc:	4822      	ldr	r0, [pc, #136]	@ (8003e68 <main+0x3e4>)
 8003dde:	f001 feba 	bl	8005b56 <mpc_estimate>
		break;
 8003de2:	e7ba      	b.n	8003d5a <main+0x2d6>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003de4:	0002      	movs	r2, r0
 8003de6:	2180      	movs	r1, #128	@ 0x80
 8003de8:	4807      	ldr	r0, [pc, #28]	@ (8003e08 <main+0x384>)
 8003dea:	f005 fa9b 	bl	8009324 <HAL_GPIO_WritePin>
 8003dee:	e7ec      	b.n	8003dca <main+0x346>
		compute_mpc_model();
 8003df0:	f7ff fbea 	bl	80035c8 <compute_mpc_model>
		PARAMETERS[48] = MANUALLY_CONTROL;
 8003df4:	2600      	movs	r6, #0
 8003df6:	9b03      	ldr	r3, [sp, #12]
 8003df8:	801e      	strh	r6, [r3, #0]
 8003dfa:	e7b4      	b.n	8003d66 <main+0x2e2>
		write_initial_memory();
 8003dfc:	f7ff fd5e 	bl	80038bc <write_initial_memory>
		break;
 8003e00:	e7f8      	b.n	8003df4 <main+0x370>
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	40021000 	.word	0x40021000
 8003e08:	48001400 	.word	0x48001400
 8003e0c:	48000800 	.word	0x48000800
 8003e10:	48000c00 	.word	0x48000c00
 8003e14:	20000474 	.word	0x20000474
 8003e18:	40012400 	.word	0x40012400
 8003e1c:	200003e8 	.word	0x200003e8
 8003e20:	0000f9ff 	.word	0x0000f9ff
 8003e24:	20000318 	.word	0x20000318
 8003e28:	40013800 	.word	0x40013800
 8003e2c:	200003a0 	.word	0x200003a0
 8003e30:	40000400 	.word	0x40000400
 8003e34:	00004e1f 	.word	0x00004e1f
 8003e38:	08003589 	.word	0x08003589
 8003e3c:	080035ad 	.word	0x080035ad
 8003e40:	200001fb 	.word	0x200001fb
 8003e44:	200002d4 	.word	0x200002d4
 8003e48:	200001f4 	.word	0x200001f4
 8003e4c:	20000232 	.word	0x20000232
 8003e50:	20000230 	.word	0x20000230
 8003e54:	2000022e 	.word	0x2000022e
 8003e58:	20000238 	.word	0x20000238
 8003e5c:	2000023c 	.word	0x2000023c
 8003e60:	20000240 	.word	0x20000240
 8003e64:	0800d924 	.word	0x0800d924
 8003e68:	20000244 	.word	0x20000244
 8003e6c:	20000234 	.word	0x20000234

08003e70 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e70:	2101      	movs	r1, #1
 8003e72:	4b0a      	ldr	r3, [pc, #40]	@ (8003e9c <HAL_MspInit+0x2c>)
{
 8003e74:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e76:	699a      	ldr	r2, [r3, #24]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	619a      	str	r2, [r3, #24]
 8003e7c:	699a      	ldr	r2, [r3, #24]
 8003e7e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e80:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e82:	9200      	str	r2, [sp, #0]
 8003e84:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e86:	69da      	ldr	r2, [r3, #28]
 8003e88:	0549      	lsls	r1, r1, #21
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	61da      	str	r2, [r3, #28]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	400b      	ands	r3, r1
 8003e92:	9301      	str	r3, [sp, #4]
 8003e94:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e96:	b002      	add	sp, #8
 8003e98:	4770      	bx	lr
 8003e9a:	46c0      	nop			@ (mov r8, r8)
 8003e9c:	40021000 	.word	0x40021000

08003ea0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ea0:	b570      	push	{r4, r5, r6, lr}
 8003ea2:	0005      	movs	r5, r0
 8003ea4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea6:	2214      	movs	r2, #20
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	a803      	add	r0, sp, #12
 8003eac:	f007 fd56 	bl	800b95c <memset>
  if(hadc->Instance==ADC1)
 8003eb0:	4b25      	ldr	r3, [pc, #148]	@ (8003f48 <HAL_ADC_MspInit+0xa8>)
 8003eb2:	682a      	ldr	r2, [r5, #0]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d144      	bne.n	8003f42 <HAL_ADC_MspInit+0xa2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003eb8:	2180      	movs	r1, #128	@ 0x80
 8003eba:	4b24      	ldr	r3, [pc, #144]	@ (8003f4c <HAL_ADC_MspInit+0xac>)
 8003ebc:	0089      	lsls	r1, r1, #2
 8003ebe:	699a      	ldr	r2, [r3, #24]
    PC2     ------> ADC_IN12
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ec0:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	619a      	str	r2, [r3, #24]
 8003ec6:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(POTENTIOMETER_GPIO_Port, &GPIO_InitStruct);
 8003ec8:	4821      	ldr	r0, [pc, #132]	@ (8003f50 <HAL_ADC_MspInit+0xb0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003eca:	400a      	ands	r2, r1
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ecc:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ece:	9200      	str	r2, [sp, #0]
 8003ed0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ed2:	695a      	ldr	r2, [r3, #20]
 8003ed4:	0309      	lsls	r1, r1, #12
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	615a      	str	r2, [r3, #20]
 8003eda:	695a      	ldr	r2, [r3, #20]

    GPIO_InitStruct.Pin = TEMPERATURE_Pin|CURRENT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003edc:	2600      	movs	r6, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ede:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ee0:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ee2:	9201      	str	r2, [sp, #4]
 8003ee4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ee6:	695a      	ldr	r2, [r3, #20]
 8003ee8:	0289      	lsls	r1, r1, #10
 8003eea:	430a      	orrs	r2, r1
 8003eec:	615a      	str	r2, [r3, #20]
 8003eee:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ef0:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ef2:	400b      	ands	r3, r1
 8003ef4:	9302      	str	r3, [sp, #8]
 8003ef6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin;
 8003ef8:	2304      	movs	r3, #4
    HAL_GPIO_Init(POTENTIOMETER_GPIO_Port, &GPIO_InitStruct);
 8003efa:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin;
 8003efc:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(POTENTIOMETER_GPIO_Port, &GPIO_InitStruct);
 8003efe:	f005 f953 	bl	80091a8 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f02:	2090      	movs	r0, #144	@ 0x90
 8003f04:	a903      	add	r1, sp, #12
 8003f06:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = TEMPERATURE_Pin|CURRENT_Pin;
 8003f08:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f0a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0c:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f0e:	f005 f94b 	bl	80091a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8003f12:	4c10      	ldr	r4, [pc, #64]	@ (8003f54 <HAL_ADC_MspInit+0xb4>)
 8003f14:	4b10      	ldr	r3, [pc, #64]	@ (8003f58 <HAL_ADC_MspInit+0xb8>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003f16:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 8003f18:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003f1a:	2380      	movs	r3, #128	@ 0x80
 8003f1c:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003f1e:	18db      	adds	r3, r3, r3
 8003f20:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003f22:	2380      	movs	r3, #128	@ 0x80
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8003f28:	2320      	movs	r3, #32
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f2a:	6066      	str	r6, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f2c:	60a6      	str	r6, [r4, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8003f2e:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8003f30:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003f32:	f004 ff29 	bl	8008d88 <HAL_DMA_Init>
 8003f36:	42b0      	cmp	r0, r6
 8003f38:	d001      	beq.n	8003f3e <HAL_ADC_MspInit+0x9e>
    {
      Error_Handler();
 8003f3a:	f7ff fca5 	bl	8003888 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003f3e:	632c      	str	r4, [r5, #48]	@ 0x30
 8003f40:	6265      	str	r5, [r4, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003f42:	b008      	add	sp, #32
 8003f44:	bd70      	pop	{r4, r5, r6, pc}
 8003f46:	46c0      	nop			@ (mov r8, r8)
 8003f48:	40012400 	.word	0x40012400
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	48000800 	.word	0x48000800
 8003f54:	20000430 	.word	0x20000430
 8003f58:	40020008 	.word	0x40020008

08003f5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003f5c:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8003f5e:	2280      	movs	r2, #128	@ 0x80
 8003f60:	6803      	ldr	r3, [r0, #0]
 8003f62:	05d2      	lsls	r2, r2, #23
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d109      	bne.n	8003f7c <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f68:	2101      	movs	r1, #1
 8003f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa8 <HAL_TIM_Base_MspInit+0x4c>)
 8003f6c:	69da      	ldr	r2, [r3, #28]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	61da      	str	r2, [r3, #28]
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	400b      	ands	r3, r1
 8003f76:	9300      	str	r3, [sp, #0]
 8003f78:	9b00      	ldr	r3, [sp, #0]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003f7a:	bd07      	pop	{r0, r1, r2, pc}
  else if(htim_base->Instance==TIM3)
 8003f7c:	4a0b      	ldr	r2, [pc, #44]	@ (8003fac <HAL_TIM_Base_MspInit+0x50>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d1fb      	bne.n	8003f7a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f82:	2102      	movs	r1, #2
 8003f84:	4b08      	ldr	r3, [pc, #32]	@ (8003fa8 <HAL_TIM_Base_MspInit+0x4c>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003f86:	2010      	movs	r0, #16
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f88:	69da      	ldr	r2, [r3, #28]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003f8e:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	400b      	ands	r3, r1
 8003f94:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003f96:	0011      	movs	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f98:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003f9a:	f004 fea5 	bl	8008ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003f9e:	2010      	movs	r0, #16
 8003fa0:	f004 fecc 	bl	8008d3c <HAL_NVIC_EnableIRQ>
}
 8003fa4:	e7e9      	b.n	8003f7a <HAL_TIM_Base_MspInit+0x1e>
 8003fa6:	46c0      	nop			@ (mov r8, r8)
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40000400 	.word	0x40000400

08003fb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003fb0:	b510      	push	{r4, lr}
 8003fb2:	0004      	movs	r4, r0
 8003fb4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fb6:	2214      	movs	r2, #20
 8003fb8:	2100      	movs	r1, #0
 8003fba:	a801      	add	r0, sp, #4
 8003fbc:	f007 fcce 	bl	800b95c <memset>
  if(htim->Instance==TIM2)
 8003fc0:	2380      	movs	r3, #128	@ 0x80
 8003fc2:	6822      	ldr	r2, [r4, #0]
 8003fc4:	05db      	lsls	r3, r3, #23
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d117      	bne.n	8003ffa <HAL_TIM_MspPostInit+0x4a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fca:	2180      	movs	r1, #128	@ 0x80
 8003fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004000 <HAL_TIM_MspPostInit+0x50>)
 8003fce:	0289      	lsls	r1, r1, #10
 8003fd0:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = PWM_HEATER_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
    HAL_GPIO_Init(PWM_HEATER_GPIO_Port, &GPIO_InitStruct);
 8003fd2:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	615a      	str	r2, [r3, #20]
 8003fd8:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fda:	2203      	movs	r2, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fdc:	400b      	ands	r3, r1
 8003fde:	9300      	str	r3, [sp, #0]
 8003fe0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = PWM_HEATER_Pin;
 8003fe2:	2380      	movs	r3, #128	@ 0x80
 8003fe4:	021b      	lsls	r3, r3, #8
 8003fe6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe8:	2302      	movs	r3, #2
    HAL_GPIO_Init(PWM_HEATER_GPIO_Port, &GPIO_InitStruct);
 8003fea:	a901      	add	r1, sp, #4
 8003fec:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fee:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003ff0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ff2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003ff4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(PWM_HEATER_GPIO_Port, &GPIO_InitStruct);
 8003ff6:	f005 f8d7 	bl	80091a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003ffa:	b006      	add	sp, #24
 8003ffc:	bd10      	pop	{r4, pc}
 8003ffe:	46c0      	nop			@ (mov r8, r8)
 8004000:	40021000 	.word	0x40021000

08004004 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004004:	b530      	push	{r4, r5, lr}
 8004006:	0005      	movs	r5, r0
 8004008:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800400a:	2214      	movs	r2, #20
 800400c:	2100      	movs	r1, #0
 800400e:	a803      	add	r0, sp, #12
 8004010:	f007 fca4 	bl	800b95c <memset>
  if(huart->Instance==USART1)
 8004014:	4b21      	ldr	r3, [pc, #132]	@ (800409c <HAL_UART_MspInit+0x98>)
 8004016:	682a      	ldr	r2, [r5, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d13d      	bne.n	8004098 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800401c:	2180      	movs	r1, #128	@ 0x80
 800401e:	4b20      	ldr	r3, [pc, #128]	@ (80040a0 <HAL_UART_MspInit+0x9c>)
 8004020:	01c9      	lsls	r1, r1, #7
 8004022:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004024:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_USART1_CLK_ENABLE();
 8004026:	430a      	orrs	r2, r1
 8004028:	619a      	str	r2, [r3, #24]
 800402a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800402c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART1_CLK_ENABLE();
 800402e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004030:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8004032:	9201      	str	r2, [sp, #4]
 8004034:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004036:	695a      	ldr	r2, [r3, #20]
 8004038:	0289      	lsls	r1, r1, #10
 800403a:	430a      	orrs	r2, r1
 800403c:	615a      	str	r2, [r3, #20]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	400b      	ands	r3, r1
 8004042:	9302      	str	r3, [sp, #8]
 8004044:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004046:	23c0      	movs	r3, #192	@ 0xc0
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800404c:	2302      	movs	r3, #2
 800404e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004050:	3301      	adds	r3, #1
 8004052:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004054:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8004056:	3b02      	subs	r3, #2
 8004058:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405a:	f005 f8a5 	bl	80091a8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800405e:	4c11      	ldr	r4, [pc, #68]	@ (80040a4 <HAL_UART_MspInit+0xa0>)
 8004060:	4b11      	ldr	r3, [pc, #68]	@ (80040a8 <HAL_UART_MspInit+0xa4>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004062:	2280      	movs	r2, #128	@ 0x80
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8004064:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004066:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004068:	0020      	movs	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800406a:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800406c:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800406e:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004070:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004072:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004074:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004076:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004078:	f004 fe86 	bl	8008d88 <HAL_DMA_Init>
 800407c:	2800      	cmp	r0, #0
 800407e:	d001      	beq.n	8004084 <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 8004080:	f7ff fc02 	bl	8003888 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004084:	2200      	movs	r2, #0
 8004086:	201b      	movs	r0, #27
 8004088:	0011      	movs	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800408a:	676c      	str	r4, [r5, #116]	@ 0x74
 800408c:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800408e:	f004 fe2b 	bl	8008ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004092:	201b      	movs	r0, #27
 8004094:	f004 fe52 	bl	8008d3c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004098:	b009      	add	sp, #36	@ 0x24
 800409a:	bd30      	pop	{r4, r5, pc}
 800409c:	40013800 	.word	0x40013800
 80040a0:	40021000 	.word	0x40021000
 80040a4:	200002d4 	.word	0x200002d4
 80040a8:	40020030 	.word	0x40020030

080040ac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040ac:	e7fe      	b.n	80040ac <NMI_Handler>

080040ae <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040ae:	e7fe      	b.n	80040ae <HardFault_Handler>

080040b0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80040b0:	4770      	bx	lr

080040b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80040b2:	4770      	bx	lr

080040b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040b6:	f004 fb1b 	bl	80086f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040ba:	bd10      	pop	{r4, pc}

080040bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80040bc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80040be:	4802      	ldr	r0, [pc, #8]	@ (80040c8 <DMA1_Channel1_IRQHandler+0xc>)
 80040c0:	f004 ff0f 	bl	8008ee2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80040c4:	bd10      	pop	{r4, pc}
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	20000430 	.word	0x20000430

080040cc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80040cc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80040ce:	4802      	ldr	r0, [pc, #8]	@ (80040d8 <DMA1_Channel2_3_IRQHandler+0xc>)
 80040d0:	f004 ff07 	bl	8008ee2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80040d4:	bd10      	pop	{r4, pc}
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	200002d4 	.word	0x200002d4

080040dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80040dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80040de:	4802      	ldr	r0, [pc, #8]	@ (80040e8 <TIM3_IRQHandler+0xc>)
 80040e0:	f005 fd59 	bl	8009b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80040e4:	bd10      	pop	{r4, pc}
 80040e6:	46c0      	nop			@ (mov r8, r8)
 80040e8:	200003a0 	.word	0x200003a0

080040ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80040ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80040ee:	4802      	ldr	r0, [pc, #8]	@ (80040f8 <USART1_IRQHandler+0xc>)
 80040f0:	f006 f934 	bl	800a35c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80040f4:	bd10      	pop	{r4, pc}
 80040f6:	46c0      	nop			@ (mov r8, r8)
 80040f8:	20000318 	.word	0x20000318

080040fc <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80040fc:	2001      	movs	r0, #1
 80040fe:	4770      	bx	lr

08004100 <_kill>:

int _kill(int pid, int sig)
{
 8004100:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004102:	f007 fcab 	bl	800ba5c <__errno>
 8004106:	2316      	movs	r3, #22
 8004108:	6003      	str	r3, [r0, #0]
  return -1;
 800410a:	2001      	movs	r0, #1
}
 800410c:	4240      	negs	r0, r0
 800410e:	bd10      	pop	{r4, pc}

08004110 <_exit>:

void _exit (int status)
{
 8004110:	b510      	push	{r4, lr}
  errno = EINVAL;
 8004112:	f007 fca3 	bl	800ba5c <__errno>
 8004116:	2316      	movs	r3, #22
 8004118:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800411a:	e7fe      	b.n	800411a <_exit+0xa>

0800411c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800411c:	b570      	push	{r4, r5, r6, lr}
 800411e:	000e      	movs	r6, r1
 8004120:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004122:	2500      	movs	r5, #0
 8004124:	42a5      	cmp	r5, r4
 8004126:	db01      	blt.n	800412c <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8004128:	0020      	movs	r0, r4
 800412a:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 800412c:	e000      	b.n	8004130 <_read+0x14>
 800412e:	bf00      	nop
 8004130:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004132:	3501      	adds	r5, #1
 8004134:	e7f6      	b.n	8004124 <_read+0x8>

08004136 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004136:	b570      	push	{r4, r5, r6, lr}
 8004138:	000e      	movs	r6, r1
 800413a:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800413c:	2500      	movs	r5, #0
 800413e:	42a5      	cmp	r5, r4
 8004140:	db01      	blt.n	8004146 <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8004142:	0020      	movs	r0, r4
 8004144:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004146:	5d70      	ldrb	r0, [r6, r5]
 8004148:	e000      	b.n	800414c <_write+0x16>
 800414a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800414c:	3501      	adds	r5, #1
 800414e:	e7f6      	b.n	800413e <_write+0x8>

08004150 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8004150:	2001      	movs	r0, #1
}
 8004152:	4240      	negs	r0, r0
 8004154:	4770      	bx	lr

08004156 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004156:	2380      	movs	r3, #128	@ 0x80
 8004158:	019b      	lsls	r3, r3, #6
  return 0;
}
 800415a:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 800415c:	604b      	str	r3, [r1, #4]
}
 800415e:	4770      	bx	lr

08004160 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004160:	2001      	movs	r0, #1
 8004162:	4770      	bx	lr

08004164 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004164:	2000      	movs	r0, #0
 8004166:	4770      	bx	lr

08004168 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004168:	490b      	ldr	r1, [pc, #44]	@ (8004198 <_sbrk+0x30>)
 800416a:	4a0c      	ldr	r2, [pc, #48]	@ (800419c <_sbrk+0x34>)
{
 800416c:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800416e:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004170:	490b      	ldr	r1, [pc, #44]	@ (80041a0 <_sbrk+0x38>)
{
 8004172:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8004174:	6808      	ldr	r0, [r1, #0]
 8004176:	2800      	cmp	r0, #0
 8004178:	d101      	bne.n	800417e <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 800417a:	480a      	ldr	r0, [pc, #40]	@ (80041a4 <_sbrk+0x3c>)
 800417c:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800417e:	6808      	ldr	r0, [r1, #0]
 8004180:	18c3      	adds	r3, r0, r3
 8004182:	4293      	cmp	r3, r2
 8004184:	d906      	bls.n	8004194 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8004186:	f007 fc69 	bl	800ba5c <__errno>
 800418a:	230c      	movs	r3, #12
 800418c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800418e:	2001      	movs	r0, #1
 8004190:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004192:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004194:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8004196:	e7fc      	b.n	8004192 <_sbrk+0x2a>
 8004198:	00000400 	.word	0x00000400
 800419c:	20002000 	.word	0x20002000
 80041a0:	200004b4 	.word	0x200004b4
 80041a4:	20000768 	.word	0x20000768

080041a8 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80041a8:	4770      	bx	lr

080041aa <c2d>:
 * Turn A and B into discrete form
 * 
 * A[row_a*row_a]
 * B[row_a*column_b]
 */
void c2d(float A[], float B[], const size_t row_a, const size_t column_b, const float sampleTime) {
 80041aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041ac:	b08d      	sub	sp, #52	@ 0x34
 80041ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80041b0:	9202      	str	r2, [sp, #8]
	size_t bytes_of_M = (row_a + column_b) * (row_a + column_b) * sizeof(float);
 80041b2:	0013      	movs	r3, r2
 80041b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
void c2d(float A[], float B[], const size_t row_a, const size_t column_b, const float sampleTime) {
 80041b6:	900b      	str	r0, [sp, #44]	@ 0x2c
	size_t bytes_of_M = (row_a + column_b) * (row_a + column_b) * sizeof(float);
 80041b8:	4694      	mov	ip, r2
 80041ba:	4463      	add	r3, ip
 80041bc:	001c      	movs	r4, r3
 80041be:	435c      	muls	r4, r3
 80041c0:	00a4      	lsls	r4, r4, #2
	float *M = (float*)malloc(bytes_of_M);
 80041c2:	0020      	movs	r0, r4
	size_t bytes_of_M = (row_a + column_b) * (row_a + column_b) * sizeof(float);
 80041c4:	9303      	str	r3, [sp, #12]
void c2d(float A[], float B[], const size_t row_a, const size_t column_b, const float sampleTime) {
 80041c6:	9106      	str	r1, [sp, #24]
	float *M = (float*)malloc(bytes_of_M);
 80041c8:	f006 fd84 	bl	800acd4 <malloc>
	memset(M, 0, bytes_of_M);
 80041cc:	0022      	movs	r2, r4
	size_t i, j;
	/* Create M = [A B; zeros(RDIM, ADIM) zeros(RDIM, RDIM)] */
	for (i = 0; i < row_a; i++) {
 80041ce:	2400      	movs	r4, #0
	memset(M, 0, bytes_of_M);
 80041d0:	2100      	movs	r1, #0
	float *M = (float*)malloc(bytes_of_M);
 80041d2:	9001      	str	r0, [sp, #4]
	memset(M, 0, bytes_of_M);
 80041d4:	f007 fbc2 	bl	800b95c <memset>
	for (i = 0; i < row_a; i++) {
 80041d8:	9b02      	ldr	r3, [sp, #8]
 80041da:	9409      	str	r4, [sp, #36]	@ 0x24
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	9304      	str	r3, [sp, #16]
 80041e0:	9b02      	ldr	r3, [sp, #8]
 80041e2:	9405      	str	r4, [sp, #20]
 80041e4:	9308      	str	r3, [sp, #32]
 80041e6:	9407      	str	r4, [sp, #28]
 80041e8:	9b07      	ldr	r3, [sp, #28]
 80041ea:	9a02      	ldr	r2, [sp, #8]
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d114      	bne.n	800421a <c2d+0x70>
		for (j = 0; j < column_b; j++) {
			M[i * (row_a + column_b) + j + row_a] = B[i * column_b + j] * sampleTime;
		}
	}
	expm(M, row_a + column_b);
	for (i = 0; i < row_a; i++) {
 80041f0:	2500      	movs	r5, #0
 80041f2:	002c      	movs	r4, r5
	expm(M, row_a + column_b);
 80041f4:	9903      	ldr	r1, [sp, #12]
 80041f6:	9801      	ldr	r0, [sp, #4]
 80041f8:	f001 ffcc 	bl	8006194 <expm>
	for (i = 0; i < row_a; i++) {
 80041fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80041fe:	9a04      	ldr	r2, [sp, #16]
 8004200:	9305      	str	r3, [sp, #20]
 8004202:	9b01      	ldr	r3, [sp, #4]
 8004204:	9f02      	ldr	r7, [sp, #8]
 8004206:	1a9b      	subs	r3, r3, r2
 8004208:	9307      	str	r3, [sp, #28]
 800420a:	9b02      	ldr	r3, [sp, #8]
 800420c:	429c      	cmp	r4, r3
 800420e:	d13d      	bne.n	800428c <c2d+0xe2>
			B[i * column_b + j] = M[i * (row_a + column_b) + j + row_a];
		}
	}

	/* Free */
	free(M);
 8004210:	9801      	ldr	r0, [sp, #4]
 8004212:	f006 fd69 	bl	800ace8 <free>
}
 8004216:	b00d      	add	sp, #52	@ 0x34
 8004218:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < row_a; i++) {
 800421a:	2500      	movs	r5, #0
 800421c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800421e:	00a6      	lsls	r6, r4, #2
 8004220:	009f      	lsls	r7, r3, #2
 8004222:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004224:	19df      	adds	r7, r3, r7
 8004226:	9b01      	ldr	r3, [sp, #4]
 8004228:	18f6      	adds	r6, r6, r3
			M[i * (row_a + column_b) + j] = A[i * row_a + j] * sampleTime;
 800422a:	5978      	ldr	r0, [r7, r5]
 800422c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800422e:	f7fc fd63 	bl	8000cf8 <__aeabi_fmul>
		for (j = 0; j < row_a; j++) {
 8004232:	9b04      	ldr	r3, [sp, #16]
			M[i * (row_a + column_b) + j] = A[i * row_a + j] * sampleTime;
 8004234:	5170      	str	r0, [r6, r5]
		for (j = 0; j < row_a; j++) {
 8004236:	3504      	adds	r5, #4
 8004238:	429d      	cmp	r5, r3
 800423a:	d1f6      	bne.n	800422a <c2d+0x80>
 800423c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800423e:	9b05      	ldr	r3, [sp, #20]
 8004240:	4694      	mov	ip, r2
 8004242:	009d      	lsls	r5, r3, #2
 8004244:	9b06      	ldr	r3, [sp, #24]
 8004246:	18ed      	adds	r5, r5, r3
 8004248:	9b08      	ldr	r3, [sp, #32]
 800424a:	009e      	lsls	r6, r3, #2
 800424c:	9b01      	ldr	r3, [sp, #4]
 800424e:	199e      	adds	r6, r3, r6
 8004250:	9b05      	ldr	r3, [sp, #20]
 8004252:	4463      	add	r3, ip
 8004254:	009f      	lsls	r7, r3, #2
 8004256:	9305      	str	r3, [sp, #20]
 8004258:	9b06      	ldr	r3, [sp, #24]
 800425a:	18ff      	adds	r7, r7, r3
		for (j = 0; j < column_b; j++) {
 800425c:	42bd      	cmp	r5, r7
 800425e:	d10f      	bne.n	8004280 <c2d+0xd6>
	for (i = 0; i < row_a; i++) {
 8004260:	9a03      	ldr	r2, [sp, #12]
 8004262:	9b07      	ldr	r3, [sp, #28]
 8004264:	4694      	mov	ip, r2
 8004266:	3301      	adds	r3, #1
 8004268:	9a02      	ldr	r2, [sp, #8]
 800426a:	9307      	str	r3, [sp, #28]
 800426c:	9b08      	ldr	r3, [sp, #32]
 800426e:	4463      	add	r3, ip
 8004270:	4694      	mov	ip, r2
 8004272:	9308      	str	r3, [sp, #32]
 8004274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004276:	4463      	add	r3, ip
 8004278:	9309      	str	r3, [sp, #36]	@ 0x24
 800427a:	9b03      	ldr	r3, [sp, #12]
 800427c:	18e4      	adds	r4, r4, r3
 800427e:	e7b3      	b.n	80041e8 <c2d+0x3e>
			M[i * (row_a + column_b) + j + row_a] = B[i * column_b + j] * sampleTime;
 8004280:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8004282:	cd01      	ldmia	r5!, {r0}
 8004284:	f7fc fd38 	bl	8000cf8 <__aeabi_fmul>
 8004288:	c601      	stmia	r6!, {r0}
		for (j = 0; j < column_b; j++) {
 800428a:	e7e7      	b.n	800425c <c2d+0xb2>
			A[i * row_a + j] = M[i * (row_a + column_b) + j];
 800428c:	9b07      	ldr	r3, [sp, #28]
 800428e:	00be      	lsls	r6, r7, #2
 8004290:	1999      	adds	r1, r3, r6
 8004292:	9a04      	ldr	r2, [sp, #16]
 8004294:	9805      	ldr	r0, [sp, #20]
 8004296:	f007 fc21 	bl	800badc <memcpy>
 800429a:	9b01      	ldr	r3, [sp, #4]
 800429c:	9a06      	ldr	r2, [sp, #24]
 800429e:	199e      	adds	r6, r3, r6
 80042a0:	00ab      	lsls	r3, r5, #2
 80042a2:	189b      	adds	r3, r3, r2
 80042a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042a6:	9906      	ldr	r1, [sp, #24]
 80042a8:	18ad      	adds	r5, r5, r2
 80042aa:	00aa      	lsls	r2, r5, #2
 80042ac:	1852      	adds	r2, r2, r1
		for (j = 0; j < column_b; j++) {
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d108      	bne.n	80042c4 <c2d+0x11a>
	for (i = 0; i < row_a; i++) {
 80042b2:	9a04      	ldr	r2, [sp, #16]
 80042b4:	9b05      	ldr	r3, [sp, #20]
 80042b6:	4694      	mov	ip, r2
 80042b8:	4463      	add	r3, ip
 80042ba:	9305      	str	r3, [sp, #20]
 80042bc:	9b03      	ldr	r3, [sp, #12]
 80042be:	3401      	adds	r4, #1
 80042c0:	18ff      	adds	r7, r7, r3
 80042c2:	e7a2      	b.n	800420a <c2d+0x60>
			B[i * column_b + j] = M[i * (row_a + column_b) + j + row_a];
 80042c4:	ce02      	ldmia	r6!, {r1}
 80042c6:	c302      	stmia	r3!, {r1}
		for (j = 0; j < column_b; j++) {
 80042c8:	e7f1      	b.n	80042ae <c2d+0x104>

080042ca <cab>:
 * Gamma[(N*row_c)*(N*column_b)]
 * Phi[(N*row_c)*row_a]
 * B[row_a*columb_b]
 * C[row_c*row_a]
 */
void cab(float Gamma[], const float Phi[], const float B[], const float C[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 80042ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042cc:	b091      	sub	sp, #68	@ 0x44
 80042ce:	001e      	movs	r6, r3
 80042d0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80042d2:	900a      	str	r0, [sp, #40]	@ 0x28
	/* Decleration */
	size_t i, j;

	/* First create the initial C*A^0*B == C*I*B == C*B */
	float* CB = (float*)malloc(row_c * column_b * sizeof(float));
 80042d4:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80042d6:	009d      	lsls	r5, r3, #2
 80042d8:	4368      	muls	r0, r5
void cab(float Gamma[], const float Phi[], const float B[], const float C[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 80042da:	000f      	movs	r7, r1
 80042dc:	0014      	movs	r4, r2
	float* CB = (float*)malloc(row_c * column_b * sizeof(float));
 80042de:	f006 fcf9 	bl	800acd4 <malloc>
	mul(C, B, CB, row_c, row_a, column_b);
 80042e2:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80042e4:	0002      	movs	r2, r0
 80042e6:	9301      	str	r3, [sp, #4]
 80042e8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80042ea:	0021      	movs	r1, r4
	float* CB = (float*)malloc(row_c * column_b * sizeof(float));
 80042ec:	9003      	str	r0, [sp, #12]
	mul(C, B, CB, row_c, row_a, column_b);
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	0030      	movs	r0, r6
 80042f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80042f4:	f002 f978 	bl	80065e8 <mul>

	/* Take the transpose of CB so it will have dimension column_b*row_c instead */
	tran(CB, row_c, column_b);
 80042f8:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80042fa:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80042fc:	9803      	ldr	r0, [sp, #12]
 80042fe:	f002 fa65 	bl	80067cc <tran>

	/* Create the CAB matrix from Phi*B */
	float* PhiB = (float*)malloc(N * row_c * column_b * sizeof(float));
 8004302:	0028      	movs	r0, r5
 8004304:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004306:	9e19      	ldr	r6, [sp, #100]	@ 0x64
	 *                    0  CB Phi;
	 *            		  0   0  CB Phi;
	 *            		  0   0   0  CB Phi] from left to right
	 */
	memset(Gamma, 0, N * row_c * N * column_b * sizeof(float));
	for (i = 0; i < N; i++) {
 8004308:	2500      	movs	r5, #0
	float* PhiB = (float*)malloc(N * row_c * column_b * sizeof(float));
 800430a:	435e      	muls	r6, r3
 800430c:	4370      	muls	r0, r6
 800430e:	f006 fce1 	bl	800acd4 <malloc>
	mul(Phi, B, PhiB, N * row_c, row_a, column_b); /* CAB = Phi*B */
 8004312:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8004314:	0002      	movs	r2, r0
 8004316:	9301      	str	r3, [sp, #4]
 8004318:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800431a:	0021      	movs	r1, r4
	float* PhiB = (float*)malloc(N * row_c * column_b * sizeof(float));
 800431c:	9004      	str	r0, [sp, #16]
	mul(Phi, B, PhiB, N * row_c, row_a, column_b); /* CAB = Phi*B */
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	0038      	movs	r0, r7
 8004322:	0033      	movs	r3, r6
 8004324:	f002 f960 	bl	80065e8 <mul>
	tran(PhiB, N * row_c, column_b);
 8004328:	0031      	movs	r1, r6
 800432a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800432c:	9804      	ldr	r0, [sp, #16]
 800432e:	f002 fa4d 	bl	80067cc <tran>
	memset(Gamma, 0, N * row_c * N * column_b * sizeof(float));
 8004332:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8004334:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004336:	2100      	movs	r1, #0
 8004338:	4353      	muls	r3, r2
 800433a:	001a      	movs	r2, r3
 800433c:	4372      	muls	r2, r6
 800433e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004340:	0092      	lsls	r2, r2, #2
 8004342:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004344:	f007 fb0a 	bl	800b95c <memset>
		for (j = 0; j < column_b; j++) {
			memcpy(Gamma + N * row_c * (i * column_b + j) + row_c * i, CB + row_c * j, row_c * sizeof(float)); /* Add CB */
 8004348:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800434a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	9305      	str	r3, [sp, #20]
 8004350:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8004352:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8004354:	4373      	muls	r3, r6
 8004356:	189b      	adds	r3, r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	930e      	str	r3, [sp, #56]	@ 0x38
 800435c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
	for (i = 0; i < N; i++) {
 800435e:	9506      	str	r5, [sp, #24]
 8004360:	3b01      	subs	r3, #1
 8004362:	4353      	muls	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004368:	00b3      	lsls	r3, r6, #2
 800436a:	930c      	str	r3, [sp, #48]	@ 0x30
 800436c:	9b06      	ldr	r3, [sp, #24]
 800436e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004370:	4293      	cmp	r3, r2
 8004372:	d031      	beq.n	80043d8 <cab+0x10e>
			memcpy(Gamma + N * row_c * (i * column_b + j) + row_c * i + row_c, PhiB + N * row_c * j, (N - i - 1) * row_c * sizeof(float)); /* Add Phi*B */
 8004374:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004376:	00ab      	lsls	r3, r5, #2
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	930d      	str	r3, [sp, #52]	@ 0x34
 800437c:	9b03      	ldr	r3, [sp, #12]
 800437e:	003c      	movs	r4, r7
 8004380:	9308      	str	r3, [sp, #32]
 8004382:	9b04      	ldr	r3, [sp, #16]
 8004384:	9309      	str	r3, [sp, #36]	@ 0x24
		for (j = 0; j < column_b; j++) {
 8004386:	2300      	movs	r3, #0
 8004388:	9307      	str	r3, [sp, #28]
 800438a:	e019      	b.n	80043c0 <cab+0xf6>
			memcpy(Gamma + N * row_c * (i * column_b + j) + row_c * i, CB + row_c * j, row_c * sizeof(float)); /* Add CB */
 800438c:	0020      	movs	r0, r4
 800438e:	9a05      	ldr	r2, [sp, #20]
 8004390:	9908      	ldr	r1, [sp, #32]
 8004392:	f007 fba3 	bl	800badc <memcpy>
			memcpy(Gamma + N * row_c * (i * column_b + j) + row_c * i + row_c, PhiB + N * row_c * j, (N - i - 1) * row_c * sizeof(float)); /* Add Phi*B */
 8004396:	9b05      	ldr	r3, [sp, #20]
 8004398:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800439a:	1918      	adds	r0, r3, r4
 800439c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800439e:	f007 fb9d 	bl	800badc <memcpy>
		for (j = 0; j < column_b; j++) {
 80043a2:	9a05      	ldr	r2, [sp, #20]
 80043a4:	9b07      	ldr	r3, [sp, #28]
 80043a6:	4694      	mov	ip, r2
 80043a8:	3301      	adds	r3, #1
 80043aa:	9307      	str	r3, [sp, #28]
 80043ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80043ae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80043b0:	18e4      	adds	r4, r4, r3
 80043b2:	9b08      	ldr	r3, [sp, #32]
 80043b4:	4463      	add	r3, ip
 80043b6:	4694      	mov	ip, r2
 80043b8:	9308      	str	r3, [sp, #32]
 80043ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043bc:	4463      	add	r3, ip
 80043be:	9309      	str	r3, [sp, #36]	@ 0x24
 80043c0:	9b07      	ldr	r3, [sp, #28]
 80043c2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d1e1      	bne.n	800438c <cab+0xc2>
	for (i = 0; i < N; i++) {
 80043c8:	9b06      	ldr	r3, [sp, #24]
 80043ca:	3301      	adds	r3, #1
 80043cc:	9306      	str	r3, [sp, #24]
 80043ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80043d0:	18ff      	adds	r7, r7, r3
 80043d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80043d4:	18ed      	adds	r5, r5, r3
 80043d6:	e7c9      	b.n	800436c <cab+0xa2>
		}
	}

	/* Transpose of gamma */
	tran(Gamma, N * column_b, N * row_c);
 80043d8:	0032      	movs	r2, r6
 80043da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80043dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80043de:	f002 f9f5 	bl	80067cc <tran>

	/* Free */
	free(CB);
 80043e2:	9803      	ldr	r0, [sp, #12]
 80043e4:	f006 fc80 	bl	800ace8 <free>
	free(PhiB);
 80043e8:	9804      	ldr	r0, [sp, #16]
 80043ea:	f006 fc7d 	bl	800ace8 <free>
}
 80043ee:	b011      	add	sp, #68	@ 0x44
 80043f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080043f2 <RTYUI.isra.0>:
 * R[row_r * column_r]
 * Y[row_y * column_y]
 * U[row_u * column_u]
 * I[column_r * column_u]
 */
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 80043f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043f4:	b085      	sub	sp, #20
	/* Turn R into transpose */
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 80043f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 80043f8:	9303      	str	r3, [sp, #12]
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 80043fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 80043fc:	0007      	movs	r7, r0
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 80043fe:	435d      	muls	r5, r3
 8004400:	00ad      	lsls	r5, r5, #2
 8004402:	0028      	movs	r0, r5
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 8004404:	000e      	movs	r6, r1
 8004406:	9202      	str	r2, [sp, #8]
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 8004408:	f006 fc64 	bl	800acd4 <malloc>
 800440c:	0004      	movs	r4, r0
	memcpy(RT, R, row_r * column_r * sizeof(float));
 800440e:	002a      	movs	r2, r5
 8004410:	0039      	movs	r1, r7
 8004412:	f007 fb63 	bl	800badc <memcpy>
	tran(RT, row_r, column_r);
 8004416:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004418:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800441a:	0020      	movs	r0, r4
 800441c:	f002 f9d6 	bl	80067cc <tran>

	/* Compute YU = Y*U */
	float* YU = (float*)malloc(row_y * column_u * sizeof(float));
 8004420:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004422:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8004424:	4358      	muls	r0, r3
 8004426:	0080      	lsls	r0, r0, #2
 8004428:	f006 fc54 	bl	800acd4 <malloc>
 800442c:	0007      	movs	r7, r0
	mul(Y, U, YU, row_y, column_y, column_u);
 800442e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004430:	0002      	movs	r2, r0
 8004432:	9301      	str	r3, [sp, #4]
 8004434:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004436:	0030      	movs	r0, r6
 8004438:	9902      	ldr	r1, [sp, #8]
 800443a:	9300      	str	r3, [sp, #0]
 800443c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800443e:	f002 f8d3 	bl	80065e8 <mul>

	/* Compute I = RT*YU */
	mul(RT, YU, I, column_r, row_r, column_u);
 8004442:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004444:	0039      	movs	r1, r7
 8004446:	9301      	str	r3, [sp, #4]
 8004448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800444a:	9a03      	ldr	r2, [sp, #12]
 800444c:	0020      	movs	r0, r4
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004452:	f002 f8c9 	bl	80065e8 <mul>

	/* Free */
	free(RT);
 8004456:	0020      	movs	r0, r4
 8004458:	f006 fc46 	bl	800ace8 <free>
	free(YU);
 800445c:	0038      	movs	r0, r7
 800445e:	f006 fc43 	bl	800ace8 <free>
}
 8004462:	b005      	add	sp, #20
 8004464:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004466 <odefun>:

/* Discrete Algebraic Riccati Equation
 * Iterate: X = A'*X*A - X - A'*X*B*(B'*X*B + R)^{-1}*B'*X*A + Q
 */
static void odefun(const float t, float X[], float* matrices[], const size_t rows[], const size_t columns[]) {
 8004466:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Get the matrices */
	const float* A = matrices[0];
 8004468:	6810      	ldr	r0, [r2, #0]
static void odefun(const float t, float X[], float* matrices[], const size_t rows[], const size_t columns[]) {
 800446a:	b093      	sub	sp, #76	@ 0x4c
	const float* A = matrices[0];
 800446c:	9009      	str	r0, [sp, #36]	@ 0x24
	const float* B = matrices[1];
 800446e:	6850      	ldr	r0, [r2, #4]
static void odefun(const float t, float X[], float* matrices[], const size_t rows[], const size_t columns[]) {
 8004470:	9108      	str	r1, [sp, #32]
	const float* B = matrices[1];
 8004472:	900a      	str	r0, [sp, #40]	@ 0x28
static void odefun(const float t, float X[], float* matrices[], const size_t rows[], const size_t columns[]) {
 8004474:	9918      	ldr	r1, [sp, #96]	@ 0x60
	const float* Q = matrices[2];
 8004476:	6890      	ldr	r0, [r2, #8]
	const float* R = matrices[3];
 8004478:	68d2      	ldr	r2, [r2, #12]

	/* row_a and column_a has the same value */
	const size_t row_a = rows[0];
	const size_t column_a = columns[0];
 800447a:	680c      	ldr	r4, [r1, #0]
	const float* R = matrices[3];
 800447c:	920e      	str	r2, [sp, #56]	@ 0x38
	const size_t row_a = rows[0];
 800447e:	681a      	ldr	r2, [r3, #0]

	/* row_b has the same value as row_a */
	const size_t row_b = rows[1];
 8004480:	685b      	ldr	r3, [r3, #4]
	const float* Q = matrices[2];
 8004482:	9011      	str	r0, [sp, #68]	@ 0x44
	const size_t row_b = rows[1];
 8004484:	9310      	str	r3, [sp, #64]	@ 0x40
	/* row_x and column_x has the same value as row_a and column_a */
	const size_t row_x = row_a;
	const size_t column_x = column_a;

	/* Compute A'*X*A = ATXA */
	float* ATXA = (float*)malloc(column_a * column_a * sizeof(float));
 8004486:	0023      	movs	r3, r4
 8004488:	4363      	muls	r3, r4
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	0018      	movs	r0, r3
	const size_t column_b = columns[1];
 800448e:	684f      	ldr	r7, [r1, #4]
	const size_t row_a = rows[0];
 8004490:	9206      	str	r2, [sp, #24]
	float* ATXA = (float*)malloc(column_a * column_a * sizeof(float));
 8004492:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004494:	f006 fc1e 	bl	800acd4 <malloc>
	RTYUI(A, X, A, ATXA, row_a, column_a, row_x, column_x, row_a, column_a);
 8004498:	9b06      	ldr	r3, [sp, #24]
 800449a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800449c:	9908      	ldr	r1, [sp, #32]
	float* ATXA = (float*)malloc(column_a * column_a * sizeof(float));
 800449e:	900c      	str	r0, [sp, #48]	@ 0x30
	RTYUI(A, X, A, ATXA, row_a, column_a, row_x, column_x, row_a, column_a);
 80044a0:	9302      	str	r3, [sp, #8]
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	9404      	str	r4, [sp, #16]
 80044a6:	0003      	movs	r3, r0
 80044a8:	9403      	str	r4, [sp, #12]
 80044aa:	0010      	movs	r0, r2
 80044ac:	9401      	str	r4, [sp, #4]
 80044ae:	f7ff ffa0 	bl	80043f2 <RTYUI.isra.0>

	/* Compute A'*X*B = ATXB */
	float* ATXB = (float*)malloc(column_a * column_b * sizeof(float));
 80044b2:	003b      	movs	r3, r7
 80044b4:	4363      	muls	r3, r4
	RTYUI(A, X, B, ATXB, row_a, column_a, row_x, column_x, row_b, column_b);

	/* Compute B'*X*B + R = BTXBpR */
	float* BTXBpR = (float*)malloc(column_b * column_b * sizeof(float));
 80044b6:	003e      	movs	r6, r7
	float* ATXB = (float*)malloc(column_a * column_b * sizeof(float));
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	0018      	movs	r0, r3
 80044bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044be:	f006 fc09 	bl	800acd4 <malloc>
	float* BTXBpR = (float*)malloc(column_b * column_b * sizeof(float));
 80044c2:	437e      	muls	r6, r7
	RTYUI(A, X, B, ATXB, row_a, column_a, row_x, column_x, row_b, column_b);
 80044c4:	9b06      	ldr	r3, [sp, #24]
 80044c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044c8:	9908      	ldr	r1, [sp, #32]
	float* ATXB = (float*)malloc(column_a * column_b * sizeof(float));
 80044ca:	900d      	str	r0, [sp, #52]	@ 0x34
	RTYUI(A, X, B, ATXB, row_a, column_a, row_x, column_x, row_b, column_b);
 80044cc:	9302      	str	r3, [sp, #8]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	9704      	str	r7, [sp, #16]
 80044d2:	0003      	movs	r3, r0
 80044d4:	9403      	str	r4, [sp, #12]
 80044d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044d8:	9401      	str	r4, [sp, #4]
	float* BTXBpR = (float*)malloc(column_b * column_b * sizeof(float));
 80044da:	00b6      	lsls	r6, r6, #2
	RTYUI(A, X, B, ATXB, row_a, column_a, row_x, column_x, row_b, column_b);
 80044dc:	f7ff ff89 	bl	80043f2 <RTYUI.isra.0>
	float* BTXBpR = (float*)malloc(column_b * column_b * sizeof(float));
 80044e0:	0030      	movs	r0, r6
 80044e2:	f006 fbf7 	bl	800acd4 <malloc>
	RTYUI(B, X, B, BTXBpR, row_b, column_b, row_x, column_x, row_b, column_b);
 80044e6:	9b06      	ldr	r3, [sp, #24]
 80044e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044ea:	9302      	str	r3, [sp, #8]
 80044ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
	float* BTXBpR = (float*)malloc(column_b * column_b * sizeof(float));
 80044ee:	9007      	str	r0, [sp, #28]
	RTYUI(B, X, B, BTXBpR, row_b, column_b, row_x, column_x, row_b, column_b);
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	9908      	ldr	r1, [sp, #32]
 80044f4:	0003      	movs	r3, r0
 80044f6:	9704      	str	r7, [sp, #16]
 80044f8:	0010      	movs	r0, r2
 80044fa:	9403      	str	r4, [sp, #12]
 80044fc:	9701      	str	r7, [sp, #4]
 80044fe:	f7ff ff78 	bl	80043f2 <RTYUI.isra.0>
	size_t i;
	for (i = 0; i < column_b * column_b; i++) {
 8004502:	2500      	movs	r5, #0
 8004504:	42ae      	cmp	r6, r5
 8004506:	d146      	bne.n	8004596 <odefun+0x130>
		BTXBpR[i] += R[i];
	}

	/* Do inverse of BTXBpR */
	inv(BTXBpR, column_b);
 8004508:	0039      	movs	r1, r7
 800450a:	9807      	ldr	r0, [sp, #28]
 800450c:	f001 ff00 	bl	8006310 <inv>

	/* Compute B'*X*A = BTXA */
	float* BTXA = (float*)malloc(column_b * column_a * sizeof(float));
 8004510:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8004512:	f006 fbdf 	bl	800acd4 <malloc>
	RTYUI(B, X, A, BTXA, row_b, column_b, row_x, column_x, row_a, column_a);
 8004516:	9b06      	ldr	r3, [sp, #24]
 8004518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800451a:	9302      	str	r3, [sp, #8]
 800451c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800451e:	9908      	ldr	r1, [sp, #32]
	float* BTXA = (float*)malloc(column_b * column_a * sizeof(float));
 8004520:	900e      	str	r0, [sp, #56]	@ 0x38
	RTYUI(B, X, A, BTXA, row_b, column_b, row_x, column_x, row_a, column_a);
 8004522:	9404      	str	r4, [sp, #16]
 8004524:	9403      	str	r4, [sp, #12]
 8004526:	9701      	str	r7, [sp, #4]
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	0003      	movs	r3, r0
 800452c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800452e:	f7ff ff60 	bl	80043f2 <RTYUI.isra.0>

	/* Compute ATXB * BTXBpR * BTXA = ATXB_BTXBpR_BTXA */
	float* BTXBpR_BTXA = (float*)malloc(column_b * column_a * sizeof(float));
 8004532:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8004534:	f006 fbce 	bl	800acd4 <malloc>
	mul(BTXBpR, BTXA, BTXBpR_BTXA, column_b, column_b, column_a);
 8004538:	003b      	movs	r3, r7
 800453a:	0002      	movs	r2, r0
 800453c:	990e      	ldr	r1, [sp, #56]	@ 0x38
	float* BTXBpR_BTXA = (float*)malloc(column_b * column_a * sizeof(float));
 800453e:	0006      	movs	r6, r0
	mul(BTXBpR, BTXA, BTXBpR_BTXA, column_b, column_b, column_a);
 8004540:	9401      	str	r4, [sp, #4]
 8004542:	9807      	ldr	r0, [sp, #28]
 8004544:	9700      	str	r7, [sp, #0]
 8004546:	f002 f84f 	bl	80065e8 <mul>
	float* ATXB_BTXBpR_BTXA = (float*)malloc(column_a * column_a * sizeof(float));
 800454a:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800454c:	f006 fbc2 	bl	800acd4 <malloc>
	mul(ATXB, BTXBpR_BTXA, ATXB_BTXBpR_BTXA, column_a, column_b, column_a);
 8004550:	9700      	str	r7, [sp, #0]

	/* Return X */
	for (i = 0; i < row_x * column_x; i++) {
 8004552:	2700      	movs	r7, #0
	mul(ATXB, BTXBpR_BTXA, ATXB_BTXBpR_BTXA, column_a, column_b, column_a);
 8004554:	0023      	movs	r3, r4
 8004556:	0002      	movs	r2, r0
 8004558:	9401      	str	r4, [sp, #4]
	float* ATXB_BTXBpR_BTXA = (float*)malloc(column_a * column_a * sizeof(float));
 800455a:	0005      	movs	r5, r0
	mul(ATXB, BTXBpR_BTXA, ATXB_BTXBpR_BTXA, column_a, column_b, column_a);
 800455c:	0031      	movs	r1, r6
 800455e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004560:	f002 f842 	bl	80065e8 <mul>
	for (i = 0; i < row_x * column_x; i++) {
 8004564:	9b06      	ldr	r3, [sp, #24]
 8004566:	435c      	muls	r4, r3
 8004568:	00a4      	lsls	r4, r4, #2
 800456a:	42a7      	cmp	r7, r4
 800456c:	d11d      	bne.n	80045aa <odefun+0x144>
		X[i] = ATXA[i] - X[i] - ATXB_BTXBpR_BTXA[i] + Q[i];
	}

	/* Free */
	free(ATXA);
 800456e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004570:	f006 fbba 	bl	800ace8 <free>
	free(ATXB);
 8004574:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004576:	f006 fbb7 	bl	800ace8 <free>
	free(BTXBpR);
 800457a:	9807      	ldr	r0, [sp, #28]
 800457c:	f006 fbb4 	bl	800ace8 <free>
	free(BTXA);
 8004580:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8004582:	f006 fbb1 	bl	800ace8 <free>
	free(BTXBpR_BTXA);
 8004586:	0030      	movs	r0, r6
 8004588:	f006 fbae 	bl	800ace8 <free>
	free(ATXB_BTXBpR_BTXA);
 800458c:	0028      	movs	r0, r5
 800458e:	f006 fbab 	bl	800ace8 <free>
}	
 8004592:	b013      	add	sp, #76	@ 0x4c
 8004594:	bdf0      	pop	{r4, r5, r6, r7, pc}
		BTXBpR[i] += R[i];
 8004596:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004598:	5959      	ldr	r1, [r3, r5]
 800459a:	9b07      	ldr	r3, [sp, #28]
 800459c:	5958      	ldr	r0, [r3, r5]
 800459e:	f7fb ffeb 	bl	8000578 <__aeabi_fadd>
 80045a2:	9b07      	ldr	r3, [sp, #28]
 80045a4:	5158      	str	r0, [r3, r5]
	for (i = 0; i < column_b * column_b; i++) {
 80045a6:	3504      	adds	r5, #4
 80045a8:	e7ac      	b.n	8004504 <odefun+0x9e>
		X[i] = ATXA[i] - X[i] - ATXB_BTXBpR_BTXA[i] + Q[i];
 80045aa:	9b08      	ldr	r3, [sp, #32]
 80045ac:	59d9      	ldr	r1, [r3, r7]
 80045ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80045b0:	59d8      	ldr	r0, [r3, r7]
 80045b2:	f7fc fcfb 	bl	8000fac <__aeabi_fsub>
 80045b6:	59e9      	ldr	r1, [r5, r7]
 80045b8:	f7fc fcf8 	bl	8000fac <__aeabi_fsub>
 80045bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80045be:	59d9      	ldr	r1, [r3, r7]
 80045c0:	f7fb ffda 	bl	8000578 <__aeabi_fadd>
 80045c4:	9b08      	ldr	r3, [sp, #32]
 80045c6:	51d8      	str	r0, [r3, r7]
	for (i = 0; i < row_x * column_x; i++) {
 80045c8:	3704      	adds	r7, #4
 80045ca:	e7ce      	b.n	800456a <odefun+0x104>

080045cc <dare>:
 * B[row_a * column_b]
 * Q[row_a * row_a]
 * R[column_b * column_b]
 * X[row_a * row_a]
 */
void dare(const size_t iterations, const float sampleTime, const float A[], const float B[], const float Q[], const float R[], float X[], const size_t row_a, const size_t column_b) {
 80045cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ce:	b095      	sub	sp, #84	@ 0x54
 80045d0:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 80045d2:	9010      	str	r0, [sp, #64]	@ 0x40
	/* Create sizes */
	const size_t N = row_a * row_a;
 80045d4:	0026      	movs	r6, r4
 80045d6:	4366      	muls	r6, r4
	const size_t column_q = row_a;
	const size_t row_r = column_b;
	const size_t column_r = column_b;

	/* State vector */
	float* Y = (float*)malloc(N * sizeof(float));
 80045d8:	00b7      	lsls	r7, r6, #2
 80045da:	0038      	movs	r0, r7
void dare(const size_t iterations, const float sampleTime, const float A[], const float B[], const float Q[], const float R[], float X[], const size_t row_a, const size_t column_b) {
 80045dc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80045de:	9111      	str	r1, [sp, #68]	@ 0x44
 80045e0:	9212      	str	r2, [sp, #72]	@ 0x48
	float* Y = (float*)malloc(N * sizeof(float));
 80045e2:	f006 fb77 	bl	800acd4 <malloc>

	/* Clear solution */
	memset(X, 0, row_a * row_a * sizeof(float));
 80045e6:	003a      	movs	r2, r7
	float* Y = (float*)malloc(N * sizeof(float));
 80045e8:	0005      	movs	r5, r0
	memset(X, 0, row_a * row_a * sizeof(float));
 80045ea:	2100      	movs	r1, #0
 80045ec:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80045ee:	f007 f9b5 	bl	800b95c <memset>

	/* Do Runge-Kutta ODE solver */
	rk4args(true, iterations, sampleTime, Y, X, N, odefun, number_of_pointers, A, row_a, column_a, B, row_b, column_b, Q, row_q, column_q, R, row_r, column_r);
 80045f2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80045f4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80045f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80045f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80045fa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80045fc:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80045fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8004600:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8004602:	2001      	movs	r0, #1
 8004604:	930a      	str	r3, [sp, #40]	@ 0x28
 8004606:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004608:	9405      	str	r4, [sp, #20]
 800460a:	9309      	str	r3, [sp, #36]	@ 0x24
 800460c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800460e:	9601      	str	r6, [sp, #4]
 8004610:	9307      	str	r3, [sp, #28]
 8004612:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004614:	940c      	str	r4, [sp, #48]	@ 0x30
 8004616:	9304      	str	r3, [sp, #16]
 8004618:	2304      	movs	r3, #4
 800461a:	9303      	str	r3, [sp, #12]
 800461c:	4b07      	ldr	r3, [pc, #28]	@ (800463c <dare+0x70>)
 800461e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004620:	9302      	str	r3, [sp, #8]
 8004622:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8004624:	9408      	str	r4, [sp, #32]
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	002b      	movs	r3, r5
 800462a:	9406      	str	r4, [sp, #24]
 800462c:	f001 fbec 	bl	8005e08 <rk4args>

	/* Free */
	free(Y);
 8004630:	0028      	movs	r0, r5
 8004632:	f006 fb59 	bl	800ace8 <free>
 8004636:	b015      	add	sp, #84	@ 0x54
 8004638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800463a:	46c0      	nop			@ (mov r8, r8)
 800463c:	08004467 	.word	0x08004467

08004640 <lqe>:
 * C[row_c * row_a]
 * Q[row_a * row_a]
 * R[row_c * row_c]
 * K[row_a * row_c]
 */
void lqe(const size_t iterations, const float sampleTime, const float A[], const float C[], const float Q[], const float R[], float K[], const size_t row_a, const size_t row_c) {
 8004640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004642:	b08b      	sub	sp, #44	@ 0x2c
 8004644:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8004646:	9007      	str	r0, [sp, #28]
	/* Turn A to transpose */
	float* AT = (float*)malloc(row_a * row_a * sizeof(float));
 8004648:	0025      	movs	r5, r4
 800464a:	4365      	muls	r5, r4
 800464c:	00ad      	lsls	r5, r5, #2
 800464e:	0028      	movs	r0, r5
void lqe(const size_t iterations, const float sampleTime, const float A[], const float C[], const float Q[], const float R[], float K[], const size_t row_a, const size_t row_c) {
 8004650:	9309      	str	r3, [sp, #36]	@ 0x24
 8004652:	0017      	movs	r7, r2
 8004654:	9108      	str	r1, [sp, #32]
	float* AT = (float*)malloc(row_a * row_a * sizeof(float));
 8004656:	f006 fb3d 	bl	800acd4 <malloc>
 800465a:	0006      	movs	r6, r0
	memcpy(AT, A, row_a * row_a * sizeof(float));
 800465c:	002a      	movs	r2, r5
 800465e:	0039      	movs	r1, r7
 8004660:	f007 fa3c 	bl	800badc <memcpy>
	tran(AT, row_a, row_a);
 8004664:	0022      	movs	r2, r4
 8004666:	0021      	movs	r1, r4
 8004668:	0030      	movs	r0, r6
 800466a:	f002 f8af 	bl	80067cc <tran>

	/* Turn C to transpose */
	float* CT = (float*)malloc(row_c * row_a * sizeof(float));
 800466e:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8004670:	4367      	muls	r7, r4
 8004672:	00bf      	lsls	r7, r7, #2
 8004674:	0038      	movs	r0, r7
 8004676:	f006 fb2d 	bl	800acd4 <malloc>
 800467a:	0005      	movs	r5, r0
	memcpy(CT, C, row_c * row_a * sizeof(float));
 800467c:	003a      	movs	r2, r7
 800467e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004680:	f007 fa2c 	bl	800badc <memcpy>
	tran(CT, row_c, row_a);
 8004684:	0022      	movs	r2, r4
 8004686:	0028      	movs	r0, r5
 8004688:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800468a:	f002 f89f 	bl	80067cc <tran>

	/* Compute LQR with duality method */
	lqr(iterations, sampleTime, AT, CT, Q, R, K, row_a, row_c);
 800468e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004690:	0032      	movs	r2, r6
 8004692:	9304      	str	r3, [sp, #16]
 8004694:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004696:	9908      	ldr	r1, [sp, #32]
 8004698:	9302      	str	r3, [sp, #8]
 800469a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800469c:	9807      	ldr	r0, [sp, #28]
 800469e:	9301      	str	r3, [sp, #4]
 80046a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80046a2:	9403      	str	r4, [sp, #12]
 80046a4:	9300      	str	r3, [sp, #0]
 80046a6:	002b      	movs	r3, r5
 80046a8:	f000 f847 	bl	800473a <lqr>

	/* Free */
	free(AT);
 80046ac:	0030      	movs	r0, r6
 80046ae:	f006 fb1b 	bl	800ace8 <free>
	free(CT);
 80046b2:	0028      	movs	r0, r5
 80046b4:	f006 fb18 	bl	800ace8 <free>
	
	/* Transpose on K */
	tran(K, row_c, row_a);
 80046b8:	0022      	movs	r2, r4
 80046ba:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80046bc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80046be:	f002 f885 	bl	80067cc <tran>
 80046c2:	b00b      	add	sp, #44	@ 0x2c
 80046c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080046c6 <RTYUI.isra.0>:
  * R[row_r * column_r]
  * Y[row_y * column_y]
  * U[row_u * column_u]
  * I[column_r * column_u]
  */
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 80046c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046c8:	b085      	sub	sp, #20
	/* Turn R into transpose */
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 80046ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 80046cc:	9303      	str	r3, [sp, #12]
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 80046ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 80046d0:	0007      	movs	r7, r0
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 80046d2:	435d      	muls	r5, r3
 80046d4:	00ad      	lsls	r5, r5, #2
 80046d6:	0028      	movs	r0, r5
static void RTYUI(const float R[], const float Y[], const float U[], float I[], const size_t row_r, const size_t column_r, const size_t row_y, const size_t column_y, const size_t row_u, const size_t column_u) {
 80046d8:	000e      	movs	r6, r1
 80046da:	9202      	str	r2, [sp, #8]
	float* RT = (float*)malloc(row_r * column_r * sizeof(float));
 80046dc:	f006 fafa 	bl	800acd4 <malloc>
 80046e0:	0004      	movs	r4, r0
	memcpy(RT, R, row_r * column_r * sizeof(float));
 80046e2:	002a      	movs	r2, r5
 80046e4:	0039      	movs	r1, r7
 80046e6:	f007 f9f9 	bl	800badc <memcpy>
	tran(RT, row_r, column_r);
 80046ea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80046ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80046ee:	0020      	movs	r0, r4
 80046f0:	f002 f86c 	bl	80067cc <tran>

	/* Compute YU = Y*U */
	float* YU = (float*)malloc(row_y * column_u * sizeof(float));
 80046f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80046f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80046f8:	4358      	muls	r0, r3
 80046fa:	0080      	lsls	r0, r0, #2
 80046fc:	f006 faea 	bl	800acd4 <malloc>
 8004700:	0007      	movs	r7, r0
	mul(Y, U, YU, row_y, column_y, column_u);
 8004702:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004704:	0002      	movs	r2, r0
 8004706:	9301      	str	r3, [sp, #4]
 8004708:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800470a:	0030      	movs	r0, r6
 800470c:	9902      	ldr	r1, [sp, #8]
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004712:	f001 ff69 	bl	80065e8 <mul>

	/* Compute I = RT*YU */
	mul(RT, YU, I, column_r, row_r, column_u);
 8004716:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004718:	0039      	movs	r1, r7
 800471a:	9301      	str	r3, [sp, #4]
 800471c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800471e:	9a03      	ldr	r2, [sp, #12]
 8004720:	0020      	movs	r0, r4
 8004722:	9300      	str	r3, [sp, #0]
 8004724:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004726:	f001 ff5f 	bl	80065e8 <mul>

	/* Free */
	free(RT);
 800472a:	0020      	movs	r0, r4
 800472c:	f006 fadc 	bl	800ace8 <free>
	free(YU);
 8004730:	0038      	movs	r0, r7
 8004732:	f006 fad9 	bl	800ace8 <free>
}
 8004736:	b005      	add	sp, #20
 8004738:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800473a <lqr>:
 * B[row_a * column_b]
 * Q[row_a * row_a]
 * R[column_b * column_b]
 * L[column_b * row_a]
 */
void lqr(const size_t iterations, const float sampleTime, const float A[], const float B[], const float Q[], const float R[], float L[], const size_t row_a, const size_t column_b) {
 800473a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800473c:	b08b      	sub	sp, #44	@ 0x2c
 800473e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8004740:	0005      	movs	r5, r0
	/* Create the X solution to the discrete Algebraic Riccati Equation */
	float* X = (float*)malloc(row_a * row_a * sizeof(float));
 8004742:	0020      	movs	r0, r4
 8004744:	4360      	muls	r0, r4
 8004746:	0080      	lsls	r0, r0, #2
void lqr(const size_t iterations, const float sampleTime, const float A[], const float B[], const float Q[], const float R[], float L[], const size_t row_a, const size_t column_b) {
 8004748:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 800474a:	1c0e      	adds	r6, r1, #0
 800474c:	9209      	str	r2, [sp, #36]	@ 0x24
 800474e:	9307      	str	r3, [sp, #28]
	float* X = (float*)malloc(row_a * row_a * sizeof(float));
 8004750:	f006 fac0 	bl	800acd4 <malloc>

	/* Find the solution */
	dare(iterations, sampleTime, A, B, Q, R, X, row_a, column_b);
 8004754:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004756:	1c31      	adds	r1, r6, #0
 8004758:	9301      	str	r3, [sp, #4]
 800475a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800475c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
	float* X = (float*)malloc(row_a * row_a * sizeof(float));
 800475e:	9006      	str	r0, [sp, #24]
	dare(iterations, sampleTime, A, B, Q, R, X, row_a, column_b);
 8004760:	9002      	str	r0, [sp, #8]
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	0028      	movs	r0, r5
 8004766:	9b07      	ldr	r3, [sp, #28]
 8004768:	9704      	str	r7, [sp, #16]
 800476a:	9403      	str	r4, [sp, #12]
 800476c:	f7ff ff2e 	bl	80045cc <dare>

	/* Compute B'*X*B + R = BTXBpR */
	float* BTXBpR = (float*)malloc(column_b * column_b * sizeof(float));
 8004770:	003b      	movs	r3, r7
 8004772:	437b      	muls	r3, r7
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	0018      	movs	r0, r3
 8004778:	9308      	str	r3, [sp, #32]
 800477a:	f006 faab 	bl	800acd4 <malloc>
	RTYUI(B, X, B, BTXBpR, row_a, column_b, row_a, row_a, row_a, column_b);
 800477e:	9a07      	ldr	r2, [sp, #28]
 8004780:	0003      	movs	r3, r0
	float* BTXBpR = (float*)malloc(column_b * column_b * sizeof(float));
 8004782:	0005      	movs	r5, r0
	RTYUI(B, X, B, BTXBpR, row_a, column_b, row_a, row_a, row_a, column_b);
 8004784:	9906      	ldr	r1, [sp, #24]
 8004786:	0010      	movs	r0, r2
 8004788:	9704      	str	r7, [sp, #16]
 800478a:	9403      	str	r4, [sp, #12]
 800478c:	9402      	str	r4, [sp, #8]
 800478e:	9701      	str	r7, [sp, #4]
 8004790:	9400      	str	r4, [sp, #0]
 8004792:	f7ff ff98 	bl	80046c6 <RTYUI.isra.0>
	size_t i;
	for (i = 0; i < column_b * column_b; i++) {
 8004796:	2600      	movs	r6, #0
 8004798:	9b08      	ldr	r3, [sp, #32]
 800479a:	429e      	cmp	r6, r3
 800479c:	d127      	bne.n	80047ee <lqr+0xb4>
		BTXBpR[i] += R[i];
	}

	/* Do inverse of BTXBpR */
	inv(BTXBpR, column_b);
 800479e:	0039      	movs	r1, r7
 80047a0:	0028      	movs	r0, r5
 80047a2:	f001 fdb5 	bl	8006310 <inv>

	/* Compute B'*X*A = BTXA */
	float* BTXA = (float*)malloc(column_b * row_a * sizeof(float));
 80047a6:	0038      	movs	r0, r7
 80047a8:	4360      	muls	r0, r4
 80047aa:	0080      	lsls	r0, r0, #2
 80047ac:	f006 fa92 	bl	800acd4 <malloc>
 80047b0:	0006      	movs	r6, r0
	RTYUI(B, X, A, BTXA, row_a, column_b, row_a, row_a, row_a, row_a);
 80047b2:	0003      	movs	r3, r0
 80047b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047b6:	9906      	ldr	r1, [sp, #24]
 80047b8:	9807      	ldr	r0, [sp, #28]
 80047ba:	9404      	str	r4, [sp, #16]
 80047bc:	9403      	str	r4, [sp, #12]
 80047be:	9402      	str	r4, [sp, #8]
 80047c0:	9701      	str	r7, [sp, #4]
 80047c2:	9400      	str	r4, [sp, #0]
 80047c4:	f7ff ff7f 	bl	80046c6 <RTYUI.isra.0>

	/* Compute BTXBpR * BTXA = L */
	mul(BTXBpR, BTXA, L, column_b, column_b, row_a);
 80047c8:	003b      	movs	r3, r7
 80047ca:	0031      	movs	r1, r6
 80047cc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80047ce:	0028      	movs	r0, r5
 80047d0:	9401      	str	r4, [sp, #4]
 80047d2:	9700      	str	r7, [sp, #0]
 80047d4:	f001 ff08 	bl	80065e8 <mul>

	/* Free */
	free(X);
 80047d8:	9806      	ldr	r0, [sp, #24]
 80047da:	f006 fa85 	bl	800ace8 <free>
	free(BTXBpR);
 80047de:	0028      	movs	r0, r5
 80047e0:	f006 fa82 	bl	800ace8 <free>
	free(BTXA);
 80047e4:	0030      	movs	r0, r6
 80047e6:	f006 fa7f 	bl	800ace8 <free>
 80047ea:	b00b      	add	sp, #44	@ 0x2c
 80047ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		BTXBpR[i] += R[i];
 80047ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80047f0:	59a8      	ldr	r0, [r5, r6]
 80047f2:	5999      	ldr	r1, [r3, r6]
 80047f4:	f7fb fec0 	bl	8000578 <__aeabi_fadd>
 80047f8:	51a8      	str	r0, [r5, r6]
	for (i = 0; i < column_b * column_b; i++) {
 80047fa:	3604      	adds	r6, #4
 80047fc:	e7cc      	b.n	8004798 <lqr+0x5e>

080047fe <mpc_discrete_matrices>:
  * Ad[row_a * row_a]
  * Bd[row_a * column_b]
  * Cd[row_c * row_a]
  * Ed[row_a * column_e]
  */
void mpc_discrete_matrices(const float sampleTime, const float A[], const float B[], const float C[], const float E[], float Ad[], float Bd[], float Cd[], float Ed[], const size_t row_a, const size_t column_b, const size_t row_c, const size_t column_e) {
 80047fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004800:	b089      	sub	sp, #36	@ 0x24
 8004802:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8004804:	9004      	str	r0, [sp, #16]
	/* Create augmented B */
	float* Bae = (float*)malloc(row_a * (column_b + column_e) * sizeof(float));
 8004806:	0038      	movs	r0, r7
void mpc_discrete_matrices(const float sampleTime, const float A[], const float B[], const float C[], const float E[], float Ad[], float Bd[], float Cd[], float Ed[], const size_t row_a, const size_t column_b, const size_t row_c, const size_t column_e) {
 8004808:	9206      	str	r2, [sp, #24]
 800480a:	9307      	str	r3, [sp, #28]
	float* Bae = (float*)malloc(row_a * (column_b + column_e) * sizeof(float));
 800480c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800480e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
void mpc_discrete_matrices(const float sampleTime, const float A[], const float B[], const float C[], const float E[], float Ad[], float Bd[], float Cd[], float Ed[], const size_t row_a, const size_t column_b, const size_t row_c, const size_t column_e) {
 8004810:	9105      	str	r1, [sp, #20]
	float* Bae = (float*)malloc(row_a * (column_b + column_e) * sizeof(float));
 8004812:	189d      	adds	r5, r3, r2
 8004814:	4368      	muls	r0, r5
 8004816:	0080      	lsls	r0, r0, #2
 8004818:	f006 fa5c 	bl	800acd4 <malloc>
	insert(B, Bae, row_a, column_b, column_b + column_e, 0, 0);
 800481c:	2600      	movs	r6, #0
	float* Bae = (float*)malloc(row_a * (column_b + column_e) * sizeof(float));
 800481e:	0004      	movs	r4, r0
	insert(B, Bae, row_a, column_b, column_b + column_e, 0, 0);
 8004820:	003a      	movs	r2, r7
 8004822:	0001      	movs	r1, r0
 8004824:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004826:	9806      	ldr	r0, [sp, #24]
 8004828:	9602      	str	r6, [sp, #8]
 800482a:	9601      	str	r6, [sp, #4]
 800482c:	9500      	str	r5, [sp, #0]
 800482e:	f002 f81c 	bl	800686a <insert>
	insert(E, Bae, row_a, column_e, column_b + column_e, 0, column_b);
 8004832:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004834:	003a      	movs	r2, r7
 8004836:	0021      	movs	r1, r4
 8004838:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800483a:	9302      	str	r3, [sp, #8]
 800483c:	9601      	str	r6, [sp, #4]
 800483e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004840:	9500      	str	r5, [sp, #0]
 8004842:	f002 f812 	bl	800686a <insert>

	/* Copy */
	memcpy(Ad, A, row_a * row_a * sizeof(float));
 8004846:	003a      	movs	r2, r7
 8004848:	437a      	muls	r2, r7
 800484a:	9905      	ldr	r1, [sp, #20]
 800484c:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800484e:	0092      	lsls	r2, r2, #2
 8004850:	f007 f944 	bl	800badc <memcpy>
	memcpy(Cd, C, row_c * row_a * sizeof(float));
 8004854:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004856:	9907      	ldr	r1, [sp, #28]
 8004858:	437a      	muls	r2, r7
 800485a:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800485c:	0092      	lsls	r2, r2, #2
 800485e:	f007 f93d 	bl	800badc <memcpy>

	/* Turn Ad and Bae discrete */
	c2d(Ad, Bae, row_a, column_b + column_e, sampleTime);
 8004862:	9b04      	ldr	r3, [sp, #16]
 8004864:	003a      	movs	r2, r7
 8004866:	0021      	movs	r1, r4
 8004868:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	002b      	movs	r3, r5
 800486e:	f7ff fc9c 	bl	80041aa <c2d>

	/* Then cut Bae into Bd and Ed */
	cut(Bae, column_b + column_e, Bd, 0, row_a - 1, 0, column_b - 1);
 8004872:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004874:	3f01      	subs	r7, #1
 8004876:	3b01      	subs	r3, #1
 8004878:	0029      	movs	r1, r5
 800487a:	0020      	movs	r0, r4
 800487c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800487e:	9302      	str	r3, [sp, #8]
 8004880:	9601      	str	r6, [sp, #4]
 8004882:	0033      	movs	r3, r6
 8004884:	9700      	str	r7, [sp, #0]
 8004886:	f001 ffd2 	bl	800682e <cut>
	cut(Bae, column_b + column_e, Ed, 0, row_a - 1, column_b, column_b + column_e - 1);
 800488a:	1e6b      	subs	r3, r5, #1
 800488c:	9302      	str	r3, [sp, #8]
 800488e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004890:	0029      	movs	r1, r5
 8004892:	0020      	movs	r0, r4
 8004894:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004896:	9301      	str	r3, [sp, #4]
 8004898:	9700      	str	r7, [sp, #0]
 800489a:	0033      	movs	r3, r6
 800489c:	f001 ffc7 	bl	800682e <cut>

	/* Free */
	free(Bae);
 80048a0:	0020      	movs	r0, r4
 80048a2:	f006 fa21 	bl	800ace8 <free>
}
 80048a6:	b009      	add	sp, #36	@ 0x24
 80048a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048aa <mpc_kalman_gain>:
/*
 * A[row_a * row_a]
 * C[row_c * row_a]
 * K[row_a * row_c]
 */
void mpc_kalman_gain(const size_t iterations, const float sampleTime, const float A[], const float C[], const float qw, const float rv, float K[], const size_t row_a, const size_t row_c) {
 80048aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048ac:	b08b      	sub	sp, #44	@ 0x2c
 80048ae:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80048b0:	9006      	str	r0, [sp, #24]
	float* Q = (float*)malloc(row_a * row_a * sizeof(float));
 80048b2:	0030      	movs	r0, r6
 80048b4:	4370      	muls	r0, r6
 80048b6:	0080      	lsls	r0, r0, #2
void mpc_kalman_gain(const size_t iterations, const float sampleTime, const float A[], const float C[], const float qw, const float rv, float K[], const size_t row_a, const size_t row_c) {
 80048b8:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 80048ba:	9107      	str	r1, [sp, #28]
 80048bc:	9208      	str	r2, [sp, #32]
 80048be:	9309      	str	r3, [sp, #36]	@ 0x24
	float* Q = (float*)malloc(row_a * row_a * sizeof(float));
 80048c0:	f006 fa08 	bl	800acd4 <malloc>
	eye(Q, qw, row_a, row_a);
 80048c4:	0033      	movs	r3, r6
 80048c6:	0032      	movs	r2, r6
 80048c8:	9910      	ldr	r1, [sp, #64]	@ 0x40
	float* Q = (float*)malloc(row_a * row_a * sizeof(float));
 80048ca:	0005      	movs	r5, r0
	eye(Q, qw, row_a, row_a);
 80048cc:	f001 fcfe 	bl	80062cc <eye>
	float* R = (float*)malloc(row_c * row_c * sizeof(float));
 80048d0:	0038      	movs	r0, r7
 80048d2:	4378      	muls	r0, r7
 80048d4:	0080      	lsls	r0, r0, #2
 80048d6:	f006 f9fd 	bl	800acd4 <malloc>
 80048da:	0004      	movs	r4, r0
	eye(R, rv, row_c, row_c);
 80048dc:	003b      	movs	r3, r7
 80048de:	003a      	movs	r2, r7
 80048e0:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80048e2:	f001 fcf3 	bl	80062cc <eye>
	lqe(iterations, sampleTime, A, C, Q, R, K, row_a, row_c);
 80048e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80048e8:	9a08      	ldr	r2, [sp, #32]
 80048ea:	9907      	ldr	r1, [sp, #28]
 80048ec:	9806      	ldr	r0, [sp, #24]
 80048ee:	9302      	str	r3, [sp, #8]
 80048f0:	9704      	str	r7, [sp, #16]
 80048f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048f4:	9603      	str	r6, [sp, #12]
 80048f6:	9401      	str	r4, [sp, #4]
 80048f8:	9500      	str	r5, [sp, #0]
 80048fa:	f7ff fea1 	bl	8004640 <lqe>

	/* Free */
	free(Q);
 80048fe:	0028      	movs	r0, r5
 8004900:	f006 f9f2 	bl	800ace8 <free>
	free(R);
 8004904:	0020      	movs	r0, r4
 8004906:	f006 f9ef 	bl	800ace8 <free>
}
 800490a:	b00b      	add	sp, #44	@ 0x2c
 800490c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800490e <mpc_vector>:

/*
 * V[N*dim_v]
 * v[dim_v]
 */
void mpc_vector(float V[], const float v[], const size_t dim_v, const size_t N) {
 800490e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	size_t i, j;
	for (i = 0; i < N; i++) {
 8004910:	2400      	movs	r4, #0
 8004912:	0026      	movs	r6, r4
void mpc_vector(float V[], const float v[], const size_t dim_v, const size_t N) {
 8004914:	9000      	str	r0, [sp, #0]
 8004916:	9301      	str	r3, [sp, #4]
 8004918:	0097      	lsls	r7, r2, #2
	for (i = 0; i < N; i++) {
 800491a:	9b01      	ldr	r3, [sp, #4]
 800491c:	429e      	cmp	r6, r3
 800491e:	d00c      	beq.n	800493a <mpc_vector+0x2c>
 8004920:	9b00      	ldr	r3, [sp, #0]
 8004922:	00a5      	lsls	r5, r4, #2
 8004924:	2000      	movs	r0, #0
 8004926:	195d      	adds	r5, r3, r5
 8004928:	e002      	b.n	8004930 <mpc_vector+0x22>
		for (j = 0; j < dim_v; j++) {
			V[i * dim_v + j] = v[j];
 800492a:	580b      	ldr	r3, [r1, r0]
 800492c:	502b      	str	r3, [r5, r0]
		for (j = 0; j < dim_v; j++) {
 800492e:	3004      	adds	r0, #4
 8004930:	42b8      	cmp	r0, r7
 8004932:	d1fa      	bne.n	800492a <mpc_vector+0x1c>
	for (i = 0; i < N; i++) {
 8004934:	3601      	adds	r6, #1
 8004936:	18a4      	adds	r4, r4, r2
 8004938:	e7ef      	b.n	800491a <mpc_vector+0xc>
		}
	}
}
 800493a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

0800493c <mpc_QZ_matrix>:

/*
 * QZ[(N * row_c) * (N * row_c)]
 */
void mpc_QZ_matrix(float QZ[], const float qz, const size_t row_c, const size_t N) {
 800493c:	b5f0      	push	{r4, r5, r6, r7, lr}
	memset(QZ, 0, (N * row_c) * (N * row_c) * sizeof(float));
 800493e:	001f      	movs	r7, r3
 8004940:	4357      	muls	r7, r2
void mpc_QZ_matrix(float QZ[], const float qz, const size_t row_c, const size_t N) {
 8004942:	0014      	movs	r4, r2
	memset(QZ, 0, (N * row_c) * (N * row_c) * sizeof(float));
 8004944:	003a      	movs	r2, r7
 8004946:	437a      	muls	r2, r7
void mpc_QZ_matrix(float QZ[], const float qz, const size_t row_c, const size_t N) {
 8004948:	b089      	sub	sp, #36	@ 0x24
 800494a:	1c0d      	adds	r5, r1, #0
	memset(QZ, 0, (N * row_c) * (N * row_c) * sizeof(float));
 800494c:	0092      	lsls	r2, r2, #2
 800494e:	2100      	movs	r1, #0
void mpc_QZ_matrix(float QZ[], const float qz, const size_t row_c, const size_t N) {
 8004950:	9307      	str	r3, [sp, #28]
 8004952:	9006      	str	r0, [sp, #24]
	memset(QZ, 0, (N * row_c) * (N * row_c) * sizeof(float));
 8004954:	f007 f802 	bl	800b95c <memset>
	float* Qz = (float*)malloc(row_c * row_c * sizeof(float));
 8004958:	0020      	movs	r0, r4
 800495a:	4360      	muls	r0, r4
 800495c:	0080      	lsls	r0, r0, #2
 800495e:	f006 f9b9 	bl	800acd4 <malloc>
	eye(Qz, qz, row_c, row_c);
 8004962:	1c29      	adds	r1, r5, #0
	size_t i;
	for (i = 0; i < N; i++) {
 8004964:	2500      	movs	r5, #0
	eye(Qz, qz, row_c, row_c);
 8004966:	0023      	movs	r3, r4
 8004968:	0022      	movs	r2, r4
	float* Qz = (float*)malloc(row_c * row_c * sizeof(float));
 800496a:	9005      	str	r0, [sp, #20]
	for (i = 0; i < N; i++) {
 800496c:	002e      	movs	r6, r5
	eye(Qz, qz, row_c, row_c);
 800496e:	f001 fcad 	bl	80062cc <eye>
	for (i = 0; i < N; i++) {
 8004972:	9b07      	ldr	r3, [sp, #28]
 8004974:	429e      	cmp	r6, r3
 8004976:	d104      	bne.n	8004982 <mpc_QZ_matrix+0x46>
		insert(Qz, QZ, row_c, row_c, N * row_c, i * row_c, i * row_c);
	}

	/* Free */
	free(Qz);
 8004978:	9805      	ldr	r0, [sp, #20]
 800497a:	f006 f9b5 	bl	800ace8 <free>
}
 800497e:	b009      	add	sp, #36	@ 0x24
 8004980:	bdf0      	pop	{r4, r5, r6, r7, pc}
		insert(Qz, QZ, row_c, row_c, N * row_c, i * row_c, i * row_c);
 8004982:	9502      	str	r5, [sp, #8]
 8004984:	9501      	str	r5, [sp, #4]
 8004986:	0023      	movs	r3, r4
 8004988:	0022      	movs	r2, r4
 800498a:	9906      	ldr	r1, [sp, #24]
 800498c:	9805      	ldr	r0, [sp, #20]
 800498e:	9700      	str	r7, [sp, #0]
 8004990:	f001 ff6b 	bl	800686a <insert>
	for (i = 0; i < N; i++) {
 8004994:	3601      	adds	r6, #1
 8004996:	192d      	adds	r5, r5, r4
 8004998:	e7eb      	b.n	8004972 <mpc_QZ_matrix+0x36>

0800499a <mpc_S_matrix>:

/*
 * S[column_b * column_b]
 */
void mpc_S_matrix(float S[], const float s, const size_t column_b) {
 800499a:	b510      	push	{r4, lr}
	eye(S, s, column_b, column_b);
 800499c:	0013      	movs	r3, r2
 800499e:	f001 fc95 	bl	80062cc <eye>
}
 80049a2:	bd10      	pop	{r4, pc}

080049a4 <mpc_HS_matrix>:

/*
 * HS[(N * column_b) * (N * column_b)]
 * S[column_b * column_b]
 */
void mpc_HS_matrix(float HS[], const float S[], const size_t column_b, const size_t N) {
 80049a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Positive 2*S */
	float* p2S = (float*)malloc(column_b * column_b * sizeof(float));
 80049a6:	0015      	movs	r5, r2
 80049a8:	4355      	muls	r5, r2
void mpc_HS_matrix(float HS[], const float S[], const size_t column_b, const size_t N) {
 80049aa:	b08d      	sub	sp, #52	@ 0x34
	float* p2S = (float*)malloc(column_b * column_b * sizeof(float));
 80049ac:	00ad      	lsls	r5, r5, #2
void mpc_HS_matrix(float HS[], const float S[], const size_t column_b, const size_t N) {
 80049ae:	9005      	str	r0, [sp, #20]
	float* p2S = (float*)malloc(column_b * column_b * sizeof(float));
 80049b0:	0028      	movs	r0, r5
void mpc_HS_matrix(float HS[], const float S[], const size_t column_b, const size_t N) {
 80049b2:	0014      	movs	r4, r2
 80049b4:	000f      	movs	r7, r1
 80049b6:	9309      	str	r3, [sp, #36]	@ 0x24
	float* p2S = (float*)malloc(column_b * column_b * sizeof(float));
 80049b8:	f006 f98c 	bl	800acd4 <malloc>
 80049bc:	9008      	str	r0, [sp, #32]
	eye(p2S, 2.0f * S[0], column_b, column_b);
 80049be:	6838      	ldr	r0, [r7, #0]
 80049c0:	1c01      	adds	r1, r0, #0
 80049c2:	f7fb fdd9 	bl	8000578 <__aeabi_fadd>
 80049c6:	0023      	movs	r3, r4
 80049c8:	0022      	movs	r2, r4
 80049ca:	1c01      	adds	r1, r0, #0
 80049cc:	9808      	ldr	r0, [sp, #32]
 80049ce:	f001 fc7d 	bl	80062cc <eye>

	/* Negative -2*S */
	float* m2S = (float*)malloc(column_b * column_b * sizeof(float));
 80049d2:	0028      	movs	r0, r5
 80049d4:	f006 f97e 	bl	800acd4 <malloc>
	eye(m2S, -2.0f * S[0], column_b, column_b);
 80049d8:	21c0      	movs	r1, #192	@ 0xc0
	float* m2S = (float*)malloc(column_b * column_b * sizeof(float));
 80049da:	900a      	str	r0, [sp, #40]	@ 0x28
	eye(m2S, -2.0f * S[0], column_b, column_b);
 80049dc:	0609      	lsls	r1, r1, #24
 80049de:	6838      	ldr	r0, [r7, #0]
 80049e0:	f7fc f98a 	bl	8000cf8 <__aeabi_fmul>
 80049e4:	0023      	movs	r3, r4
 80049e6:	1c01      	adds	r1, r0, #0
 80049e8:	0022      	movs	r2, r4
 80049ea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80049ec:	f001 fc6e 	bl	80062cc <eye>

	/* Negative S */
	float* mS = (float*)malloc(column_b * column_b * sizeof(float));
 80049f0:	0028      	movs	r0, r5
 80049f2:	f006 f96f 	bl	800acd4 <malloc>
	eye(mS, -1.0f * S[0], column_b, column_b);
 80049f6:	2380      	movs	r3, #128	@ 0x80
 80049f8:	6839      	ldr	r1, [r7, #0]
 80049fa:	061b      	lsls	r3, r3, #24
 80049fc:	18c9      	adds	r1, r1, r3
 80049fe:	0022      	movs	r2, r4
 8004a00:	0023      	movs	r3, r4
	float* mS = (float*)malloc(column_b * column_b * sizeof(float));
 8004a02:	9007      	str	r0, [sp, #28]
	eye(mS, -1.0f * S[0], column_b, column_b);
 8004a04:	f001 fc62 	bl	80062cc <eye>

	/* Fill */
	if (N == 1) {
 8004a08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d10f      	bne.n	8004a2e <mpc_HS_matrix+0x8a>
		memcpy(HS, S, column_b * column_b * sizeof(float));
 8004a0e:	002a      	movs	r2, r5
 8004a10:	0039      	movs	r1, r7
 8004a12:	9805      	ldr	r0, [sp, #20]
 8004a14:	f007 f862 	bl	800badc <memcpy>
		insert(mS, HS, column_b, column_b, N * column_b, i_column_b + column_b, i_column_b);
		insert(S, HS, column_b, column_b, N * column_b, i_column_b + column_b, i_column_b + column_b);
	}

	/* Free */
	free(p2S);
 8004a18:	9808      	ldr	r0, [sp, #32]
 8004a1a:	f006 f965 	bl	800ace8 <free>
	free(m2S);
 8004a1e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004a20:	f006 f962 	bl	800ace8 <free>
	free(mS);
 8004a24:	9807      	ldr	r0, [sp, #28]
 8004a26:	f006 f95f 	bl	800ace8 <free>
}
 8004a2a:	b00d      	add	sp, #52	@ 0x34
 8004a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memset(HS, 0, N * column_b * N * column_b * sizeof(float));
 8004a2e:	9e09      	ldr	r6, [sp, #36]	@ 0x24
		insert(p2S, HS, column_b, column_b, N * column_b, 0, 0);
 8004a30:	2500      	movs	r5, #0
		memset(HS, 0, N * column_b * N * column_b * sizeof(float));
 8004a32:	4366      	muls	r6, r4
 8004a34:	0032      	movs	r2, r6
 8004a36:	4372      	muls	r2, r6
 8004a38:	2100      	movs	r1, #0
 8004a3a:	0092      	lsls	r2, r2, #2
 8004a3c:	9805      	ldr	r0, [sp, #20]
 8004a3e:	f006 ff8d 	bl	800b95c <memset>
		insert(p2S, HS, column_b, column_b, N * column_b, 0, 0);
 8004a42:	0023      	movs	r3, r4
 8004a44:	0022      	movs	r2, r4
 8004a46:	9905      	ldr	r1, [sp, #20]
 8004a48:	9808      	ldr	r0, [sp, #32]
 8004a4a:	9502      	str	r5, [sp, #8]
 8004a4c:	9501      	str	r5, [sp, #4]
 8004a4e:	9600      	str	r6, [sp, #0]
 8004a50:	f001 ff0b 	bl	800686a <insert>
		insert(mS, HS, column_b, column_b, N * column_b, 0, column_b);
 8004a54:	0023      	movs	r3, r4
 8004a56:	0022      	movs	r2, r4
 8004a58:	9905      	ldr	r1, [sp, #20]
 8004a5a:	9807      	ldr	r0, [sp, #28]
 8004a5c:	9402      	str	r4, [sp, #8]
 8004a5e:	9501      	str	r5, [sp, #4]
 8004a60:	9600      	str	r6, [sp, #0]
 8004a62:	f001 ff02 	bl	800686a <insert>
		for (i = 0; i < N - 2; i++) {
 8004a66:	9406      	str	r4, [sp, #24]
			i_column_b = i * column_b;
 8004a68:	9b06      	ldr	r3, [sp, #24]
 8004a6a:	1b1a      	subs	r2, r3, r4
		for (i = 0; i < N - 2; i++) {
 8004a6c:	191b      	adds	r3, r3, r4
 8004a6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a72:	3b02      	subs	r3, #2
 8004a74:	42ab      	cmp	r3, r5
 8004a76:	d815      	bhi.n	8004aa4 <mpc_HS_matrix+0x100>
 8004a78:	0063      	lsls	r3, r4, #1
 8004a7a:	1af3      	subs	r3, r6, r3
 8004a7c:	18e5      	adds	r5, r4, r3
		insert(mS, HS, column_b, column_b, N * column_b, i_column_b + column_b, i_column_b);
 8004a7e:	0022      	movs	r2, r4
 8004a80:	9905      	ldr	r1, [sp, #20]
 8004a82:	9807      	ldr	r0, [sp, #28]
 8004a84:	9302      	str	r3, [sp, #8]
 8004a86:	9501      	str	r5, [sp, #4]
 8004a88:	0023      	movs	r3, r4
 8004a8a:	9600      	str	r6, [sp, #0]
 8004a8c:	f001 feed 	bl	800686a <insert>
		insert(S, HS, column_b, column_b, N * column_b, i_column_b + column_b, i_column_b + column_b);
 8004a90:	0023      	movs	r3, r4
 8004a92:	0022      	movs	r2, r4
 8004a94:	0038      	movs	r0, r7
 8004a96:	9905      	ldr	r1, [sp, #20]
 8004a98:	9502      	str	r5, [sp, #8]
 8004a9a:	9501      	str	r5, [sp, #4]
 8004a9c:	9600      	str	r6, [sp, #0]
 8004a9e:	f001 fee4 	bl	800686a <insert>
 8004aa2:	e7b9      	b.n	8004a18 <mpc_HS_matrix+0x74>
			insert(mS, HS, column_b, column_b, N * column_b, i_column_b + column_b, i_column_b);
 8004aa4:	9b06      	ldr	r3, [sp, #24]
 8004aa6:	9905      	ldr	r1, [sp, #20]
 8004aa8:	9807      	ldr	r0, [sp, #28]
 8004aaa:	9202      	str	r2, [sp, #8]
 8004aac:	9301      	str	r3, [sp, #4]
 8004aae:	0022      	movs	r2, r4
 8004ab0:	0023      	movs	r3, r4
 8004ab2:	9600      	str	r6, [sp, #0]
 8004ab4:	f001 fed9 	bl	800686a <insert>
			insert(p2S, HS, column_b, column_b, N * column_b, i_column_b + column_b, i_column_b + column_b);
 8004ab8:	9b06      	ldr	r3, [sp, #24]
 8004aba:	0022      	movs	r2, r4
 8004abc:	9905      	ldr	r1, [sp, #20]
 8004abe:	9808      	ldr	r0, [sp, #32]
 8004ac0:	9302      	str	r3, [sp, #8]
 8004ac2:	9301      	str	r3, [sp, #4]
 8004ac4:	9600      	str	r6, [sp, #0]
 8004ac6:	0023      	movs	r3, r4
 8004ac8:	f001 fecf 	bl	800686a <insert>
			insert(mS, HS, column_b, column_b, N * column_b, i_column_b + column_b, i_column_b + 2 * column_b);
 8004acc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ace:	0022      	movs	r2, r4
 8004ad0:	9302      	str	r3, [sp, #8]
 8004ad2:	9b06      	ldr	r3, [sp, #24]
 8004ad4:	9905      	ldr	r1, [sp, #20]
 8004ad6:	9301      	str	r3, [sp, #4]
 8004ad8:	9807      	ldr	r0, [sp, #28]
 8004ada:	0023      	movs	r3, r4
 8004adc:	9600      	str	r6, [sp, #0]
 8004ade:	f001 fec4 	bl	800686a <insert>
		for (i = 0; i < N - 2; i++) {
 8004ae2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ae4:	3501      	adds	r5, #1
 8004ae6:	9306      	str	r3, [sp, #24]
 8004ae8:	e7be      	b.n	8004a68 <mpc_HS_matrix+0xc4>

08004aea <mpc_H_matrix>:
 * H[(N * column_b) * (N * column_b)]
 * Gamma[(N * row_c) * (N * column_b)]
 * QZ[(N * row_c) * (N * row_c)]
 * HS[(N * column_b) * (N * column_b)]
 */
void mpc_H_matrix(float H[], const float Gamma[], const float QZ[], const float HS[], const size_t row_c, const size_t column_b, const size_t N) {
 8004aea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004aec:	b087      	sub	sp, #28
	/* Transpose Gamma */
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004aee:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
void mpc_H_matrix(float H[], const float Gamma[], const float QZ[], const float HS[], const size_t row_c, const size_t column_b, const size_t N) {
 8004af0:	9305      	str	r3, [sp, #20]
 8004af2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004af4:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8004af6:	435c      	muls	r4, r3
 8004af8:	0027      	movs	r7, r4
 8004afa:	435d      	muls	r5, r3
 8004afc:	436f      	muls	r7, r5
 8004afe:	00bf      	lsls	r7, r7, #2
void mpc_H_matrix(float H[], const float Gamma[], const float QZ[], const float HS[], const size_t row_c, const size_t column_b, const size_t N) {
 8004b00:	9002      	str	r0, [sp, #8]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004b02:	0038      	movs	r0, r7
void mpc_H_matrix(float H[], const float Gamma[], const float QZ[], const float HS[], const size_t row_c, const size_t column_b, const size_t N) {
 8004b04:	9103      	str	r1, [sp, #12]
 8004b06:	9204      	str	r2, [sp, #16]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004b08:	f006 f8e4 	bl	800acd4 <malloc>
 8004b0c:	0006      	movs	r6, r0
	memcpy(GammaT, Gamma, (N * row_c) * (N * column_b) * sizeof(float));
 8004b0e:	003a      	movs	r2, r7
 8004b10:	9903      	ldr	r1, [sp, #12]
 8004b12:	f006 ffe3 	bl	800badc <memcpy>
	tran(GammaT, N * row_c, N * column_b);
 8004b16:	0022      	movs	r2, r4
 8004b18:	0029      	movs	r1, r5
 8004b1a:	0030      	movs	r0, r6
 8004b1c:	f001 fe56 	bl	80067cc <tran>

	/* Compute QZGamma = QZ * Gamma */
	float* QZGamma = (float*)malloc(N * row_c * N * column_b * sizeof(float));
 8004b20:	0038      	movs	r0, r7
 8004b22:	f006 f8d7 	bl	800acd4 <malloc>
 8004b26:	0007      	movs	r7, r0
	mul(QZ, Gamma, QZGamma, N * row_c, N * row_c, N * column_b);
 8004b28:	002b      	movs	r3, r5
 8004b2a:	0002      	movs	r2, r0
 8004b2c:	9903      	ldr	r1, [sp, #12]
 8004b2e:	9804      	ldr	r0, [sp, #16]
 8004b30:	9401      	str	r4, [sp, #4]
 8004b32:	9500      	str	r5, [sp, #0]
 8004b34:	f001 fd58 	bl	80065e8 <mul>

	/* Compute H = GammaT * QZGamma + HS */
	mul(GammaT, QZGamma, H, N * column_b, N * row_c, N * column_b);
 8004b38:	0023      	movs	r3, r4
 8004b3a:	9401      	str	r4, [sp, #4]
 8004b3c:	9500      	str	r5, [sp, #0]
 8004b3e:	0039      	movs	r1, r7
 8004b40:	0030      	movs	r0, r6
 8004b42:	9a02      	ldr	r2, [sp, #8]
 8004b44:	f001 fd50 	bl	80065e8 <mul>
	size_t i;
	for (i = 0; i < N * column_b * N * column_b; i++) {
 8004b48:	2500      	movs	r5, #0
 8004b4a:	4364      	muls	r4, r4
 8004b4c:	00a4      	lsls	r4, r4, #2
 8004b4e:	42ac      	cmp	r4, r5
 8004b50:	d107      	bne.n	8004b62 <mpc_H_matrix+0x78>
		H[i] += HS[i];
	}

	/* Free */
	free(GammaT);
 8004b52:	0030      	movs	r0, r6
 8004b54:	f006 f8c8 	bl	800ace8 <free>
	free(QZGamma);
 8004b58:	0038      	movs	r0, r7
 8004b5a:	f006 f8c5 	bl	800ace8 <free>
}
 8004b5e:	b007      	add	sp, #28
 8004b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
		H[i] += HS[i];
 8004b62:	9b05      	ldr	r3, [sp, #20]
 8004b64:	5959      	ldr	r1, [r3, r5]
 8004b66:	9b02      	ldr	r3, [sp, #8]
 8004b68:	5958      	ldr	r0, [r3, r5]
 8004b6a:	f7fb fd05 	bl	8000578 <__aeabi_fadd>
 8004b6e:	9b02      	ldr	r3, [sp, #8]
 8004b70:	5158      	str	r0, [r3, r5]
	for (i = 0; i < N * column_b * N * column_b; i++) {
 8004b72:	3504      	adds	r5, #4
 8004b74:	e7eb      	b.n	8004b4e <mpc_H_matrix+0x64>

08004b76 <mpc_Mx0_matrix>:
 * Mx0[(N * column_b) * row_a]
 * Gamma[(N * row_c) * (N * column_b)]
 * QZ[(N * row_c) * (N * row_c)]
 * Phi[(N * row_c) * row_a]
 */
void mpc_Mx0_matrix(float Mx0[], const float Gamma[], const float QZ[], const float Phi[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 8004b76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b78:	b087      	sub	sp, #28
	/* Transpose Gamma */
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004b7a:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
void mpc_Mx0_matrix(float Mx0[], const float Gamma[], const float QZ[], const float Phi[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 8004b7c:	9305      	str	r3, [sp, #20]
 8004b7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004b80:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8004b82:	435e      	muls	r6, r3
 8004b84:	0035      	movs	r5, r6
 8004b86:	435f      	muls	r7, r3
 8004b88:	437d      	muls	r5, r7
 8004b8a:	00ad      	lsls	r5, r5, #2
void mpc_Mx0_matrix(float Mx0[], const float Gamma[], const float QZ[], const float Phi[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 8004b8c:	9002      	str	r0, [sp, #8]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004b8e:	0028      	movs	r0, r5
void mpc_Mx0_matrix(float Mx0[], const float Gamma[], const float QZ[], const float Phi[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t N) {
 8004b90:	9103      	str	r1, [sp, #12]
 8004b92:	9204      	str	r2, [sp, #16]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004b94:	f006 f89e 	bl	800acd4 <malloc>
 8004b98:	0004      	movs	r4, r0
	memcpy(GammaT, Gamma, (N * row_c) * (N * column_b) * sizeof(float));
 8004b9a:	002a      	movs	r2, r5
 8004b9c:	9903      	ldr	r1, [sp, #12]
 8004b9e:	f006 ff9d 	bl	800badc <memcpy>
	tran(GammaT, N * row_c, N * column_b);
 8004ba2:	0032      	movs	r2, r6
 8004ba4:	0039      	movs	r1, r7
 8004ba6:	0020      	movs	r0, r4
 8004ba8:	f001 fe10 	bl	80067cc <tran>

	/* Compute QZPhi = QZ * Phi */
	float* QZPhi = (float*)malloc(N * row_c * row_a * sizeof(float));
 8004bac:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004bae:	4378      	muls	r0, r7
 8004bb0:	0080      	lsls	r0, r0, #2
 8004bb2:	f006 f88f 	bl	800acd4 <malloc>
 8004bb6:	0005      	movs	r5, r0
	mul(QZ, Phi, QZPhi, N * row_c, N * row_c, row_a);
 8004bb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004bba:	0002      	movs	r2, r0
 8004bbc:	9905      	ldr	r1, [sp, #20]
 8004bbe:	9804      	ldr	r0, [sp, #16]
 8004bc0:	9301      	str	r3, [sp, #4]
 8004bc2:	9700      	str	r7, [sp, #0]
 8004bc4:	003b      	movs	r3, r7
 8004bc6:	f001 fd0f 	bl	80065e8 <mul>

	/* Compute Mx0 = GammaT * QZPhi */
	mul(GammaT, QZPhi, Mx0, N * column_b, N * row_c, row_a);
 8004bca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004bcc:	0029      	movs	r1, r5
 8004bce:	9a02      	ldr	r2, [sp, #8]
 8004bd0:	0020      	movs	r0, r4
 8004bd2:	9301      	str	r3, [sp, #4]
 8004bd4:	9700      	str	r7, [sp, #0]
 8004bd6:	0033      	movs	r3, r6
 8004bd8:	f001 fd06 	bl	80065e8 <mul>

	/* Free */
	free(GammaT);
 8004bdc:	0020      	movs	r0, r4
 8004bde:	f006 f883 	bl	800ace8 <free>
	free(QZPhi);
 8004be2:	0028      	movs	r0, r5
 8004be4:	f006 f880 	bl	800ace8 <free>
}
 8004be8:	b007      	add	sp, #28
 8004bea:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bec <mpc_Mum1_matrix>:

/*
 * Mum1[(N * column_b) * column_b]
 * S[column_b * column_b]
 */
void mpc_Mum1_matrix(float Mum1[], const float S[], const size_t column_b, const size_t N) {
 8004bec:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Negative S */
	float* mS = (float*)malloc(column_b * column_b * sizeof(float));
 8004bee:	0015      	movs	r5, r2
 8004bf0:	4355      	muls	r5, r2
void mpc_Mum1_matrix(float Mum1[], const float S[], const size_t column_b, const size_t N) {
 8004bf2:	b087      	sub	sp, #28
 8004bf4:	0007      	movs	r7, r0
	float* mS = (float*)malloc(column_b * column_b * sizeof(float));
 8004bf6:	00a8      	lsls	r0, r5, #2
void mpc_Mum1_matrix(float Mum1[], const float S[], const size_t column_b, const size_t N) {
 8004bf8:	0014      	movs	r4, r2
 8004bfa:	9305      	str	r3, [sp, #20]
 8004bfc:	9104      	str	r1, [sp, #16]
	float* mS = (float*)malloc(column_b * column_b * sizeof(float));
 8004bfe:	f006 f869 	bl	800acd4 <malloc>
 8004c02:	0006      	movs	r6, r0
	memcpy(mS, S, column_b * column_b * sizeof(float));
 8004c04:	9904      	ldr	r1, [sp, #16]
 8004c06:	00aa      	lsls	r2, r5, #2
 8004c08:	f006 ff68 	bl	800badc <memcpy>
	scalar(mS, -1.0f, column_b * column_b);
 8004c0c:	002a      	movs	r2, r5
 8004c0e:	0030      	movs	r0, r6
 8004c10:	490c      	ldr	r1, [pc, #48]	@ (8004c44 <mpc_Mum1_matrix+0x58>)
 8004c12:	f001 fe46 	bl	80068a2 <scalar>

	/* Insert */
	memset(Mum1, 0, (N * column_b) * column_b * sizeof(float));
 8004c16:	9b05      	ldr	r3, [sp, #20]
 8004c18:	2100      	movs	r1, #0
 8004c1a:	435d      	muls	r5, r3
 8004c1c:	0038      	movs	r0, r7
 8004c1e:	00aa      	lsls	r2, r5, #2
 8004c20:	f006 fe9c 	bl	800b95c <memset>
	insert(mS, Mum1, column_b, column_b, column_b, 0, 0);
 8004c24:	2300      	movs	r3, #0
 8004c26:	0022      	movs	r2, r4
 8004c28:	0039      	movs	r1, r7
 8004c2a:	0030      	movs	r0, r6
 8004c2c:	9302      	str	r3, [sp, #8]
 8004c2e:	9301      	str	r3, [sp, #4]
 8004c30:	9400      	str	r4, [sp, #0]
 8004c32:	0023      	movs	r3, r4
 8004c34:	f001 fe19 	bl	800686a <insert>

	/* Free */
	free(mS);
 8004c38:	0030      	movs	r0, r6
 8004c3a:	f006 f855 	bl	800ace8 <free>
}
 8004c3e:	b007      	add	sp, #28
 8004c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c42:	46c0      	nop			@ (mov r8, r8)
 8004c44:	bf800000 	.word	0xbf800000

08004c48 <mpc_MR_matrix>:
/*
 * MR[(N * column_b) * (N * row_c)]
 * Gamma[(N * row_c) * (N * column_b)]
 * QZ[(N * row_c) * (N * row_c)]
 */
void mpc_MR_matrix(float MR[], const float Gamma[], const float QZ[], const size_t row_c, const size_t column_b, const size_t N) {
 8004c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c4a:	b087      	sub	sp, #28
	/* Transpose -Gamma */
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004c4c:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
void mpc_MR_matrix(float MR[], const float Gamma[], const float QZ[], const size_t row_c, const size_t column_b, const size_t N) {
 8004c4e:	9205      	str	r2, [sp, #20]
 8004c50:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004c52:	9003      	str	r0, [sp, #12]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004c54:	4357      	muls	r7, r2
 8004c56:	003d      	movs	r5, r7
 8004c58:	4353      	muls	r3, r2
 8004c5a:	435d      	muls	r5, r3
 8004c5c:	00ad      	lsls	r5, r5, #2
 8004c5e:	0028      	movs	r0, r5
 8004c60:	001e      	movs	r6, r3
void mpc_MR_matrix(float MR[], const float Gamma[], const float QZ[], const size_t row_c, const size_t column_b, const size_t N) {
 8004c62:	9104      	str	r1, [sp, #16]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004c64:	f006 f836 	bl	800acd4 <malloc>
 8004c68:	0004      	movs	r4, r0
	memcpy(GammaT, Gamma, (N * row_c) * (N * column_b) * sizeof(float));
 8004c6a:	002a      	movs	r2, r5
 8004c6c:	9904      	ldr	r1, [sp, #16]
 8004c6e:	f006 ff35 	bl	800badc <memcpy>
	tran(GammaT, N * row_c, N * column_b);
 8004c72:	003a      	movs	r2, r7
 8004c74:	0031      	movs	r1, r6
 8004c76:	0020      	movs	r0, r4
 8004c78:	f001 fda8 	bl	80067cc <tran>
	size_t i;
	for (i = 0; i < (N * row_c) * (N * column_b); i++) {
 8004c7c:	0023      	movs	r3, r4
 8004c7e:	192d      	adds	r5, r5, r4
 8004c80:	42ab      	cmp	r3, r5
 8004c82:	d10c      	bne.n	8004c9e <mpc_MR_matrix+0x56>
		GammaT[i] = -GammaT[i];
	}

	/* MR = -GammaT * QZ */
	mul(GammaT, QZ, MR, N * column_b, N * row_c, N * row_c);
 8004c84:	003b      	movs	r3, r7
 8004c86:	0020      	movs	r0, r4
 8004c88:	9a03      	ldr	r2, [sp, #12]
 8004c8a:	9905      	ldr	r1, [sp, #20]
 8004c8c:	9601      	str	r6, [sp, #4]
 8004c8e:	9600      	str	r6, [sp, #0]
 8004c90:	f001 fcaa 	bl	80065e8 <mul>

	/* Free */
	free(GammaT);
 8004c94:	0020      	movs	r0, r4
 8004c96:	f006 f827 	bl	800ace8 <free>
}
 8004c9a:	b007      	add	sp, #28
 8004c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		GammaT[i] = -GammaT[i];
 8004c9e:	2180      	movs	r1, #128	@ 0x80
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	0609      	lsls	r1, r1, #24
 8004ca4:	1852      	adds	r2, r2, r1
 8004ca6:	c304      	stmia	r3!, {r2}
	for (i = 0; i < (N * row_c) * (N * column_b); i++) {
 8004ca8:	e7ea      	b.n	8004c80 <mpc_MR_matrix+0x38>

08004caa <mpc_MD_matrix>:
 * MD[(N * column_b) * (N * column_e)]
 * Gamma[(N * row_c) * (N * column_b)]
 * QZ[(N * row_c) * (N * row_c)]
 * Gammad[(N * row_c) * (N * column_e)]
 */
void mpc_MD_matrix(float MD[], const float Gamma[], const float Gammad[], const float QZ[], const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004caa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cac:	b087      	sub	sp, #28
	/* Transpose Gamma */
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004cae:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
void mpc_MD_matrix(float MD[], const float Gamma[], const float Gammad[], const float QZ[], const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004cb0:	9305      	str	r3, [sp, #20]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004cb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
void mpc_MD_matrix(float MD[], const float Gamma[], const float Gammad[], const float QZ[], const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004cb4:	9204      	str	r2, [sp, #16]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004cb6:	435f      	muls	r7, r3
 8004cb8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004cba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
void mpc_MD_matrix(float MD[], const float Gamma[], const float Gammad[], const float QZ[], const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004cbc:	9003      	str	r0, [sp, #12]
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004cbe:	4353      	muls	r3, r2
 8004cc0:	001d      	movs	r5, r3
 8004cc2:	437d      	muls	r5, r7
 8004cc4:	00ad      	lsls	r5, r5, #2
 8004cc6:	0028      	movs	r0, r5
 8004cc8:	9302      	str	r3, [sp, #8]
void mpc_MD_matrix(float MD[], const float Gamma[], const float Gammad[], const float QZ[], const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004cca:	000e      	movs	r6, r1
	float* GammaT = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8004ccc:	f006 f802 	bl	800acd4 <malloc>
 8004cd0:	0004      	movs	r4, r0
	memcpy(GammaT, Gamma, (N * row_c) * (N * column_b) * sizeof(float));
 8004cd2:	002a      	movs	r2, r5
 8004cd4:	0031      	movs	r1, r6
 8004cd6:	f006 ff01 	bl	800badc <memcpy>
	tran(GammaT, N * row_c, N * column_b);
 8004cda:	0039      	movs	r1, r7
 8004cdc:	9a02      	ldr	r2, [sp, #8]
 8004cde:	0020      	movs	r0, r4
 8004ce0:	f001 fd74 	bl	80067cc <tran>

	/* Compute QZGamma = QZ * Gammad */
	float* QZGammad = (float*)malloc(N * row_c * N * column_e * sizeof(float));
 8004ce4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ce6:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8004ce8:	435e      	muls	r6, r3
 8004cea:	0030      	movs	r0, r6
 8004cec:	4378      	muls	r0, r7
 8004cee:	0080      	lsls	r0, r0, #2
 8004cf0:	f005 fff0 	bl	800acd4 <malloc>
 8004cf4:	0005      	movs	r5, r0
	mul(QZ, Gammad, QZGammad, N * row_c, N * row_c, N * column_e);
 8004cf6:	003b      	movs	r3, r7
 8004cf8:	0002      	movs	r2, r0
 8004cfa:	9904      	ldr	r1, [sp, #16]
 8004cfc:	9805      	ldr	r0, [sp, #20]
 8004cfe:	9601      	str	r6, [sp, #4]
 8004d00:	9700      	str	r7, [sp, #0]
 8004d02:	f001 fc71 	bl	80065e8 <mul>

	/* Compute MD = GammaT * QZGammad */
	mul(GammaT, QZGammad, MD, N * column_b, N * row_c, N * column_e);
 8004d06:	0029      	movs	r1, r5
 8004d08:	9b02      	ldr	r3, [sp, #8]
 8004d0a:	9a03      	ldr	r2, [sp, #12]
 8004d0c:	0020      	movs	r0, r4
 8004d0e:	9601      	str	r6, [sp, #4]
 8004d10:	9700      	str	r7, [sp, #0]
 8004d12:	f001 fc69 	bl	80065e8 <mul>

	/* Free */
	free(GammaT);
 8004d16:	0020      	movs	r0, r4
 8004d18:	f005 ffe6 	bl	800ace8 <free>
	free(QZGammad);
 8004d1c:	0028      	movs	r0, r5
 8004d1e:	f005 ffe3 	bl	800ace8 <free>
}
 8004d22:	b007      	add	sp, #28
 8004d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004d28 <mpc_Lambda_matrix>:

/*
 * Lambda[((N-1)*column_b) * (N * column_b)]
 */
void mpc_Lambda_matrix(float Lambda[], const size_t column_b, const size_t N) {
 8004d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d2a:	000c      	movs	r4, r1
	memset(Lambda, 0, ((N - 1) * column_b) * (N * column_b) * sizeof(float));
 8004d2c:	1e53      	subs	r3, r2, #1
 8004d2e:	434a      	muls	r2, r1
void mpc_Lambda_matrix(float Lambda[], const size_t column_b, const size_t N) {
 8004d30:	b08b      	sub	sp, #44	@ 0x2c
	memset(Lambda, 0, ((N - 1) * column_b) * (N * column_b) * sizeof(float));
 8004d32:	9205      	str	r2, [sp, #20]
 8004d34:	001a      	movs	r2, r3
	float* I = (float*)malloc(column_b * column_b * sizeof(float));
 8004d36:	0026      	movs	r6, r4
	memset(Lambda, 0, ((N - 1) * column_b) * (N * column_b) * sizeof(float));
 8004d38:	434a      	muls	r2, r1
 8004d3a:	9308      	str	r3, [sp, #32]
 8004d3c:	9b05      	ldr	r3, [sp, #20]
	float* I = (float*)malloc(column_b * column_b * sizeof(float));
 8004d3e:	4366      	muls	r6, r4
	memset(Lambda, 0, ((N - 1) * column_b) * (N * column_b) * sizeof(float));
 8004d40:	435a      	muls	r2, r3
 8004d42:	2100      	movs	r1, #0
 8004d44:	0092      	lsls	r2, r2, #2
void mpc_Lambda_matrix(float Lambda[], const size_t column_b, const size_t N) {
 8004d46:	9007      	str	r0, [sp, #28]
	memset(Lambda, 0, ((N - 1) * column_b) * (N * column_b) * sizeof(float));
 8004d48:	f006 fe08 	bl	800b95c <memset>
	float* I = (float*)malloc(column_b * column_b * sizeof(float));
 8004d4c:	00b0      	lsls	r0, r6, #2
 8004d4e:	f005 ffc1 	bl	800acd4 <malloc>
	eye(I, 1.0f, column_b, column_b);
 8004d52:	21fe      	movs	r1, #254	@ 0xfe
 8004d54:	0023      	movs	r3, r4
 8004d56:	0022      	movs	r2, r4
 8004d58:	0589      	lsls	r1, r1, #22
	float* I = (float*)malloc(column_b * column_b * sizeof(float));
 8004d5a:	0005      	movs	r5, r0
	eye(I, 1.0f, column_b, column_b);
 8004d5c:	f001 fab6 	bl	80062cc <eye>
	float* T = (float*)malloc(column_b * (2 * column_b) * sizeof(float));
 8004d60:	00f0      	lsls	r0, r6, #3
 8004d62:	f005 ffb7 	bl	800acd4 <malloc>
	insert(I, T, column_b, column_b, 2 * column_b, 0, column_b);
 8004d66:	2600      	movs	r6, #0
	float* T = (float*)malloc(column_b * (2 * column_b) * sizeof(float));
 8004d68:	0007      	movs	r7, r0
	insert(I, T, column_b, column_b, 2 * column_b, 0, column_b);
 8004d6a:	0063      	lsls	r3, r4, #1
 8004d6c:	0001      	movs	r1, r0
 8004d6e:	0022      	movs	r2, r4
 8004d70:	0028      	movs	r0, r5
 8004d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d74:	9601      	str	r6, [sp, #4]
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	9402      	str	r4, [sp, #8]
 8004d7a:	0023      	movs	r3, r4
 8004d7c:	f001 fd75 	bl	800686a <insert>
	eye(I, -1.0f, column_b, column_b);
 8004d80:	0023      	movs	r3, r4
 8004d82:	0022      	movs	r2, r4
 8004d84:	0028      	movs	r0, r5
 8004d86:	491a      	ldr	r1, [pc, #104]	@ (8004df0 <mpc_Lambda_matrix+0xc8>)
 8004d88:	f001 faa0 	bl	80062cc <eye>
	insert(I, T, column_b, column_b, 2 * column_b, 0, 0);
 8004d8c:	0063      	lsls	r3, r4, #1
 8004d8e:	0022      	movs	r2, r4
 8004d90:	0039      	movs	r1, r7
 8004d92:	0028      	movs	r0, r5
 8004d94:	9602      	str	r6, [sp, #8]
 8004d96:	9601      	str	r6, [sp, #4]
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	0023      	movs	r3, r4
 8004d9c:	f001 fd65 	bl	800686a <insert>
	insert(T, Lambda, column_b, 2 * column_b, N * column_b, 0, 0);
 8004da0:	9b05      	ldr	r3, [sp, #20]
 8004da2:	9602      	str	r6, [sp, #8]
 8004da4:	9601      	str	r6, [sp, #4]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	0022      	movs	r2, r4
 8004daa:	0063      	lsls	r3, r4, #1
 8004dac:	0038      	movs	r0, r7
 8004dae:	9907      	ldr	r1, [sp, #28]
 8004db0:	f001 fd5b 	bl	800686a <insert>
	size_t i;
	for (i = 1; i < N - 1; i++) {
 8004db4:	2301      	movs	r3, #1
 8004db6:	0026      	movs	r6, r4
 8004db8:	9306      	str	r3, [sp, #24]
 8004dba:	9b08      	ldr	r3, [sp, #32]
 8004dbc:	9a06      	ldr	r2, [sp, #24]
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d807      	bhi.n	8004dd2 <mpc_Lambda_matrix+0xaa>
		insert(T, Lambda, column_b, 2 * column_b, N * column_b, i * column_b, i * column_b);
	}

	/* Free */
	free(I);
 8004dc2:	0028      	movs	r0, r5
 8004dc4:	f005 ff90 	bl	800ace8 <free>
	free(T);
 8004dc8:	0038      	movs	r0, r7
 8004dca:	f005 ff8d 	bl	800ace8 <free>
}
 8004dce:	b00b      	add	sp, #44	@ 0x2c
 8004dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		insert(T, Lambda, column_b, 2 * column_b, N * column_b, i * column_b, i * column_b);
 8004dd2:	9b05      	ldr	r3, [sp, #20]
 8004dd4:	9602      	str	r6, [sp, #8]
 8004dd6:	9601      	str	r6, [sp, #4]
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	0022      	movs	r2, r4
 8004ddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dde:	0038      	movs	r0, r7
 8004de0:	9907      	ldr	r1, [sp, #28]
 8004de2:	f001 fd42 	bl	800686a <insert>
	for (i = 1; i < N - 1; i++) {
 8004de6:	9b06      	ldr	r3, [sp, #24]
 8004de8:	1936      	adds	r6, r6, r4
 8004dea:	3301      	adds	r3, #1
 8004dec:	9306      	str	r3, [sp, #24]
 8004dee:	e7e4      	b.n	8004dba <mpc_Lambda_matrix+0x92>
 8004df0:	bf800000 	.word	0xbf800000

08004df4 <mpc_barSpsi_matrix>:

/*
 * barSpsi[(N * column_b * (N * column_b)]
 */
void mpc_barSpsi_matrix(float barSpsi[], const float Spsi, const size_t column_b, const size_t N) {
 8004df4:	b510      	push	{r4, lr}
	eye(barSpsi, Spsi, N * column_b, N * column_b);
 8004df6:	435a      	muls	r2, r3
 8004df8:	0013      	movs	r3, r2
 8004dfa:	f001 fa67 	bl	80062cc <eye>
}
 8004dfe:	bd10      	pop	{r4, pc}

08004e00 <mpc_barspsi_vector>:
/*
 * barspsi[N * column_b]
 */
void mpc_barspsi_vector(float barspsi[], const float spsi, const size_t column_b, const size_t N) {
	size_t i;
	for (i = 0; i < N * column_b; i++) {
 8004e00:	435a      	muls	r2, r3
 8004e02:	0092      	lsls	r2, r2, #2
 8004e04:	1882      	adds	r2, r0, r2
 8004e06:	4290      	cmp	r0, r2
 8004e08:	d100      	bne.n	8004e0c <mpc_barspsi_vector+0xc>
		barspsi[i] = spsi;
	}
}
 8004e0a:	4770      	bx	lr
		barspsi[i] = spsi;
 8004e0c:	c002      	stmia	r0!, {r1}
	for (i = 0; i < N * column_b; i++) {
 8004e0e:	e7fa      	b.n	8004e06 <mpc_barspsi_vector+0x6>

08004e10 <mpc_barH_matrix>:
/*
 * barH[(2 * N * column_b) * (2 * N * column_b)]
 * H[(N * column_b) * (N * column_b)]
 * barSpsi[(N * column_b) * (N * column_b)]
 */
void mpc_barH_matrix(float barH[], const float H[], const float barSpsi[], const size_t column_b, const size_t N) {
 8004e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e12:	b087      	sub	sp, #28
	memset(barH, 0, (2 * N * column_b) * (2 * N * column_b) * sizeof(float));
 8004e14:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
void mpc_barH_matrix(float barH[], const float H[], const float barSpsi[], const size_t column_b, const size_t N) {
 8004e16:	9205      	str	r2, [sp, #20]
	memset(barH, 0, (2 * N * column_b) * (2 * N * column_b) * sizeof(float));
 8004e18:	435c      	muls	r4, r3
 8004e1a:	0022      	movs	r2, r4
 8004e1c:	4362      	muls	r2, r4
void mpc_barH_matrix(float barH[], const float H[], const float barSpsi[], const size_t column_b, const size_t N) {
 8004e1e:	000e      	movs	r6, r1
	memset(barH, 0, (2 * N * column_b) * (2 * N * column_b) * sizeof(float));
 8004e20:	0112      	lsls	r2, r2, #4
 8004e22:	2100      	movs	r1, #0
void mpc_barH_matrix(float barH[], const float H[], const float barSpsi[], const size_t column_b, const size_t N) {
 8004e24:	0005      	movs	r5, r0
	memset(barH, 0, (2 * N * column_b) * (2 * N * column_b) * sizeof(float));
 8004e26:	f006 fd99 	bl	800b95c <memset>
	insert(H, barH, N * column_b, N * column_b, 2 * N * column_b, 0, 0);
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	0067      	lsls	r7, r4, #1
 8004e2e:	0022      	movs	r2, r4
 8004e30:	0029      	movs	r1, r5
 8004e32:	0030      	movs	r0, r6
 8004e34:	9302      	str	r3, [sp, #8]
 8004e36:	9301      	str	r3, [sp, #4]
 8004e38:	9700      	str	r7, [sp, #0]
 8004e3a:	0023      	movs	r3, r4
 8004e3c:	f001 fd15 	bl	800686a <insert>
	insert(barSpsi, barH, N * column_b, N * column_b, 2 * N * column_b, N * column_b, N * column_b);
 8004e40:	0023      	movs	r3, r4
 8004e42:	0022      	movs	r2, r4
 8004e44:	0029      	movs	r1, r5
 8004e46:	9805      	ldr	r0, [sp, #20]
 8004e48:	9402      	str	r4, [sp, #8]
 8004e4a:	9401      	str	r4, [sp, #4]
 8004e4c:	9700      	str	r7, [sp, #0]
 8004e4e:	f001 fd0c 	bl	800686a <insert>
}
 8004e52:	b007      	add	sp, #28
 8004e54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e56 <mpc_eta_vector>:
/*
 * eta[row_c]
 * r[row_c]
 * y[row_c]
 */
void mpc_eta_vector(float eta[], const float r[], const float y[], const float alpha, const bool integral_active, const size_t row_c) {
 8004e56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e58:	9301      	str	r3, [sp, #4]
 8004e5a:	ab08      	add	r3, sp, #32
 8004e5c:	9100      	str	r1, [sp, #0]
 8004e5e:	7819      	ldrb	r1, [r3, #0]
 8004e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e62:	0005      	movs	r5, r0
 8004e64:	0017      	movs	r7, r2
	if (integral_active) {
 8004e66:	2400      	movs	r4, #0
 8004e68:	009e      	lsls	r6, r3, #2
 8004e6a:	2900      	cmp	r1, #0
 8004e6c:	d111      	bne.n	8004e92 <mpc_eta_vector+0x3c>
			const float psi = r[i] - y[i];
			eta[i] = eta[i] + alpha * psi;
		}
	}else{
		/* Reset the integral */
		memset(eta, 0, row_c * sizeof(float));
 8004e6e:	0032      	movs	r2, r6
 8004e70:	f006 fd74 	bl	800b95c <memset>
	}
}
 8004e74:	e00f      	b.n	8004e96 <mpc_eta_vector+0x40>
			const float psi = r[i] - y[i];
 8004e76:	9b00      	ldr	r3, [sp, #0]
 8004e78:	5939      	ldr	r1, [r7, r4]
 8004e7a:	5918      	ldr	r0, [r3, r4]
 8004e7c:	f7fc f896 	bl	8000fac <__aeabi_fsub>
			eta[i] = eta[i] + alpha * psi;
 8004e80:	9901      	ldr	r1, [sp, #4]
 8004e82:	f7fb ff39 	bl	8000cf8 <__aeabi_fmul>
 8004e86:	1c01      	adds	r1, r0, #0
 8004e88:	5928      	ldr	r0, [r5, r4]
 8004e8a:	f7fb fb75 	bl	8000578 <__aeabi_fadd>
 8004e8e:	5128      	str	r0, [r5, r4]
		for (i = 0; i < row_c; i++) {
 8004e90:	3404      	adds	r4, #4
 8004e92:	42b4      	cmp	r4, r6
 8004e94:	d1ef      	bne.n	8004e76 <mpc_eta_vector+0x20>
}
 8004e96:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08004e98 <mpc_antiwindup_vector>:

/*
 * eta[row_c]
 */
void mpc_antiwindup_vector(float eta[], const float antiwindup, const size_t row_c) {
 8004e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e9a:	0004      	movs	r4, r0
	size_t i;
	for (i = 0; i < row_c; i++) {
 8004e9c:	2600      	movs	r6, #0
void mpc_antiwindup_vector(float eta[], const float antiwindup, const size_t row_c) {
 8004e9e:	1c0d      	adds	r5, r1, #0
 8004ea0:	9201      	str	r2, [sp, #4]
	for (i = 0; i < row_c; i++) {
 8004ea2:	9b01      	ldr	r3, [sp, #4]
 8004ea4:	429e      	cmp	r6, r3
 8004ea6:	d100      	bne.n	8004eaa <mpc_antiwindup_vector+0x12>
		if (fabsf(eta[i]) > antiwindup) {
			eta[i] = sign(eta[i]) * antiwindup;
		}
	}
}
 8004ea8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		if (fabsf(eta[i]) > antiwindup) {
 8004eaa:	6827      	ldr	r7, [r4, #0]
 8004eac:	1c29      	adds	r1, r5, #0
 8004eae:	0078      	lsls	r0, r7, #1
 8004eb0:	0840      	lsrs	r0, r0, #1
 8004eb2:	f7fb fb35 	bl	8000520 <__aeabi_fcmpgt>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	d006      	beq.n	8004ec8 <mpc_antiwindup_vector+0x30>
			eta[i] = sign(eta[i]) * antiwindup;
 8004eba:	1c38      	adds	r0, r7, #0
 8004ebc:	f001 fd00 	bl	80068c0 <sign>
 8004ec0:	1c29      	adds	r1, r5, #0
 8004ec2:	f7fb ff19 	bl	8000cf8 <__aeabi_fmul>
 8004ec6:	6020      	str	r0, [r4, #0]
	for (i = 0; i < row_c; i++) {
 8004ec8:	3601      	adds	r6, #1
 8004eca:	3404      	adds	r4, #4
 8004ecc:	e7e9      	b.n	8004ea2 <mpc_antiwindup_vector+0xa>

08004ece <mpc_g_vector>:
 * MD(N * column_b) * (N * column_e)
 * D[N * column_b]
 * Mum1[(N * column_b) * column_b]
 * um1[column_b]
 */
void mpc_g_vector(float g[], const float Mx0[], const float x[], const float MR[], const float R[], const float eta[], const float MD[], const float D[], const float Mum1[], const float um1[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004ece:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ed0:	0015      	movs	r5, r2
 8004ed2:	b08b      	sub	sp, #44	@ 0x2c
	float* Mx0x = (float*)malloc(N * column_b * sizeof(float));
 8004ed4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
void mpc_g_vector(float g[], const float Mx0[], const float x[], const float MR[], const float R[], const float eta[], const float MD[], const float D[], const float Mum1[], const float um1[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004ed6:	9309      	str	r3, [sp, #36]	@ 0x24
	float* Mx0x = (float*)malloc(N * column_b * sizeof(float));
 8004ed8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
void mpc_g_vector(float g[], const float Mx0[], const float x[], const float MR[], const float R[], const float eta[], const float MD[], const float D[], const float Mum1[], const float um1[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004eda:	9008      	str	r0, [sp, #32]
	float* Mx0x = (float*)malloc(N * column_b * sizeof(float));
 8004edc:	4353      	muls	r3, r2
 8004ede:	9302      	str	r3, [sp, #8]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	0018      	movs	r0, r3
void mpc_g_vector(float g[], const float Mx0[], const float x[], const float MR[], const float R[], const float eta[], const float MD[], const float D[], const float Mum1[], const float um1[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8004ee4:	000c      	movs	r4, r1
	float* Mx0x = (float*)malloc(N * column_b * sizeof(float));
 8004ee6:	9303      	str	r3, [sp, #12]
 8004ee8:	f005 fef4 	bl	800acd4 <malloc>
	mul(Mx0, x, Mx0x, N * column_b, row_a, 1);
 8004eec:	2301      	movs	r3, #1
 8004eee:	0029      	movs	r1, r5

	float* Reta = (float*)malloc(N * row_c * sizeof(float));
	size_t i, j;
	for (i = 0; i < N; i++) {
 8004ef0:	2500      	movs	r5, #0
	mul(Mx0, x, Mx0x, N * column_b, row_a, 1);
 8004ef2:	9301      	str	r3, [sp, #4]
 8004ef4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004ef6:	0002      	movs	r2, r0
	float* Mx0x = (float*)malloc(N * column_b * sizeof(float));
 8004ef8:	9004      	str	r0, [sp, #16]
	mul(Mx0, x, Mx0x, N * column_b, row_a, 1);
 8004efa:	9300      	str	r3, [sp, #0]
 8004efc:	0020      	movs	r0, r4
 8004efe:	9b02      	ldr	r3, [sp, #8]
 8004f00:	f001 fb72 	bl	80065e8 <mul>
	float* Reta = (float*)malloc(N * row_c * sizeof(float));
 8004f04:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004f06:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
	for (i = 0; i < N; i++) {
 8004f08:	002e      	movs	r6, r5
	float* Reta = (float*)malloc(N * row_c * sizeof(float));
 8004f0a:	4353      	muls	r3, r2
 8004f0c:	0098      	lsls	r0, r3, #2
 8004f0e:	9306      	str	r3, [sp, #24]
 8004f10:	f005 fee0 	bl	800acd4 <malloc>
 8004f14:	9005      	str	r0, [sp, #20]
	for (i = 0; i < N; i++) {
 8004f16:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8004f18:	429e      	cmp	r6, r3
 8004f1a:	d014      	beq.n	8004f46 <mpc_g_vector+0x78>
 8004f1c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004f1e:	00ac      	lsls	r4, r5, #2
 8004f20:	18ed      	adds	r5, r5, r3
 8004f22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004f24:	00af      	lsls	r7, r5, #2
 8004f26:	1b1b      	subs	r3, r3, r4
 8004f28:	9307      	str	r3, [sp, #28]
 8004f2a:	e008      	b.n	8004f3e <mpc_g_vector+0x70>
		for (j = 0; j < row_c; j++) {
			Reta[i * row_c + j] = R[i * row_c + j] + eta[j];
 8004f2c:	9b07      	ldr	r3, [sp, #28]
 8004f2e:	5919      	ldr	r1, [r3, r4]
 8004f30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004f32:	5918      	ldr	r0, [r3, r4]
 8004f34:	f7fb fb20 	bl	8000578 <__aeabi_fadd>
 8004f38:	9b05      	ldr	r3, [sp, #20]
 8004f3a:	5118      	str	r0, [r3, r4]
		for (j = 0; j < row_c; j++) {
 8004f3c:	3404      	adds	r4, #4
 8004f3e:	42bc      	cmp	r4, r7
 8004f40:	d1f4      	bne.n	8004f2c <mpc_g_vector+0x5e>
	for (i = 0; i < N; i++) {
 8004f42:	3601      	adds	r6, #1
 8004f44:	e7e7      	b.n	8004f16 <mpc_g_vector+0x48>
		}
	}
	float* MRReta = (float*)malloc(N * column_b * sizeof(float));
 8004f46:	9803      	ldr	r0, [sp, #12]
 8004f48:	f005 fec4 	bl	800acd4 <malloc>
	mul(MR, Reta, MRReta, N * column_b, N * row_c, 1);
 8004f4c:	2501      	movs	r5, #1
 8004f4e:	9b06      	ldr	r3, [sp, #24]
 8004f50:	0002      	movs	r2, r0
 8004f52:	9905      	ldr	r1, [sp, #20]
 8004f54:	9501      	str	r5, [sp, #4]
 8004f56:	9300      	str	r3, [sp, #0]
	float* MRReta = (float*)malloc(N * column_b * sizeof(float));
 8004f58:	0007      	movs	r7, r0
	mul(MR, Reta, MRReta, N * column_b, N * row_c, 1);
 8004f5a:	9b02      	ldr	r3, [sp, #8]
 8004f5c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f5e:	f001 fb43 	bl	80065e8 <mul>

	float* MDD = (float*)malloc(N * column_b * sizeof(float));
 8004f62:	9803      	ldr	r0, [sp, #12]
 8004f64:	f005 feb6 	bl	800acd4 <malloc>
	mul(MD, D, MDD, N * column_b, N * column_e, 1);
 8004f68:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f6a:	0002      	movs	r2, r0
 8004f6c:	4373      	muls	r3, r6
 8004f6e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8004f70:	9501      	str	r5, [sp, #4]
 8004f72:	9300      	str	r3, [sp, #0]
	float* MDD = (float*)malloc(N * column_b * sizeof(float));
 8004f74:	0004      	movs	r4, r0
	mul(MD, D, MDD, N * column_b, N * column_e, 1);
 8004f76:	9b02      	ldr	r3, [sp, #8]
 8004f78:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8004f7a:	f001 fb35 	bl	80065e8 <mul>

	float* Mum1um1 = (float*)malloc(N * column_b * sizeof(float));
 8004f7e:	9803      	ldr	r0, [sp, #12]
 8004f80:	f005 fea8 	bl	800acd4 <malloc>
	mul(Mum1, um1, Mum1um1, N * column_b, column_b, 1);
 8004f84:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8004f86:	0002      	movs	r2, r0
 8004f88:	9501      	str	r5, [sp, #4]
 8004f8a:	9300      	str	r3, [sp, #0]
	float* Mum1um1 = (float*)malloc(N * column_b * sizeof(float));
 8004f8c:	0006      	movs	r6, r0
	mul(Mum1, um1, Mum1um1, N * column_b, column_b, 1);
 8004f8e:	9b02      	ldr	r3, [sp, #8]
 8004f90:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8004f92:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8004f94:	f001 fb28 	bl	80065e8 <mul>

	for (i = 0; i < N * column_b; i++) {
 8004f98:	2500      	movs	r5, #0
 8004f9a:	9b03      	ldr	r3, [sp, #12]
 8004f9c:	42ab      	cmp	r3, r5
 8004f9e:	d110      	bne.n	8004fc2 <mpc_g_vector+0xf4>
		g[i] = Mx0x[i] + MRReta[i] + MDD[i] + Mum1um1[i];
	}

	/* Free */
	free(Mx0x);
 8004fa0:	9804      	ldr	r0, [sp, #16]
 8004fa2:	f005 fea1 	bl	800ace8 <free>
	free(Reta);
 8004fa6:	9805      	ldr	r0, [sp, #20]
 8004fa8:	f005 fe9e 	bl	800ace8 <free>
	free(MRReta);
 8004fac:	0038      	movs	r0, r7
 8004fae:	f005 fe9b 	bl	800ace8 <free>
	free(MDD);
 8004fb2:	0020      	movs	r0, r4
 8004fb4:	f005 fe98 	bl	800ace8 <free>
	free(Mum1um1);
 8004fb8:	0030      	movs	r0, r6
 8004fba:	f005 fe95 	bl	800ace8 <free>
}
 8004fbe:	b00b      	add	sp, #44	@ 0x2c
 8004fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		g[i] = Mx0x[i] + MRReta[i] + MDD[i] + Mum1um1[i];
 8004fc2:	9b04      	ldr	r3, [sp, #16]
 8004fc4:	5979      	ldr	r1, [r7, r5]
 8004fc6:	5958      	ldr	r0, [r3, r5]
 8004fc8:	f7fb fad6 	bl	8000578 <__aeabi_fadd>
 8004fcc:	5961      	ldr	r1, [r4, r5]
 8004fce:	f7fb fad3 	bl	8000578 <__aeabi_fadd>
 8004fd2:	5971      	ldr	r1, [r6, r5]
 8004fd4:	f7fb fad0 	bl	8000578 <__aeabi_fadd>
 8004fd8:	9b08      	ldr	r3, [sp, #32]
 8004fda:	5158      	str	r0, [r3, r5]
	for (i = 0; i < N * column_b; i++) {
 8004fdc:	3504      	adds	r5, #4
 8004fde:	e7dc      	b.n	8004f9a <mpc_g_vector+0xcc>

08004fe0 <mpc_Umin_vector>:
 * Umin[N * column_b]
 * umin[column_b]
 * deltaumin[column_b]
 * um1[column_b]
 */
void mpc_Umin_vector(float Umin[], const float umin[], const float deltaumin[], const float um1[], const size_t N, const size_t column_b) {
 8004fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fe2:	9200      	str	r2, [sp, #0]
 8004fe4:	9301      	str	r3, [sp, #4]
	mpc_vector(Umin, umin, column_b, N);
 8004fe6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fe8:	9b08      	ldr	r3, [sp, #32]
void mpc_Umin_vector(float Umin[], const float umin[], const float deltaumin[], const float um1[], const size_t N, const size_t column_b) {
 8004fea:	0005      	movs	r5, r0
 8004fec:	000e      	movs	r6, r1
	size_t i;
	for (i = 0; i < column_b; i++) {
 8004fee:	2400      	movs	r4, #0
	mpc_vector(Umin, umin, column_b, N);
 8004ff0:	f7ff fc8d 	bl	800490e <mpc_vector>
	for (i = 0; i < column_b; i++) {
 8004ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ff6:	429c      	cmp	r4, r3
 8004ff8:	d100      	bne.n	8004ffc <mpc_Umin_vector+0x1c>
		Umin[i] = vmax(umin[i], deltaumin[i] + um1[i]);
	}
}
 8004ffa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		Umin[i] = vmax(umin[i], deltaumin[i] + um1[i]);
 8004ffc:	9b01      	ldr	r3, [sp, #4]
 8004ffe:	00a7      	lsls	r7, r4, #2
 8005000:	59d9      	ldr	r1, [r3, r7]
 8005002:	9b00      	ldr	r3, [sp, #0]
	for (i = 0; i < column_b; i++) {
 8005004:	3401      	adds	r4, #1
		Umin[i] = vmax(umin[i], deltaumin[i] + um1[i]);
 8005006:	59d8      	ldr	r0, [r3, r7]
 8005008:	f7fb fab6 	bl	8000578 <__aeabi_fadd>
 800500c:	1c01      	adds	r1, r0, #0
 800500e:	59f0      	ldr	r0, [r6, r7]
 8005010:	f001 fc6c 	bl	80068ec <vmax>
 8005014:	51e8      	str	r0, [r5, r7]
	for (i = 0; i < column_b; i++) {
 8005016:	e7ed      	b.n	8004ff4 <mpc_Umin_vector+0x14>

08005018 <mpc_Umax_vector>:
 * Umax[N * column_b]
 * umax[column_b]
 * deltaumax[column_b]
 * um1[column_b]
 */
void mpc_Umax_vector(float Umax[], const float umax[], const float deltaumax[], const float um1[], const size_t N, const size_t column_b) {
 8005018:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800501a:	9200      	str	r2, [sp, #0]
 800501c:	9301      	str	r3, [sp, #4]
	mpc_vector(Umax, umax, column_b, N);
 800501e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005020:	9b08      	ldr	r3, [sp, #32]
void mpc_Umax_vector(float Umax[], const float umax[], const float deltaumax[], const float um1[], const size_t N, const size_t column_b) {
 8005022:	0005      	movs	r5, r0
 8005024:	000e      	movs	r6, r1
	size_t i;
	for (i = 0; i < column_b; i++) {
 8005026:	2400      	movs	r4, #0
	mpc_vector(Umax, umax, column_b, N);
 8005028:	f7ff fc71 	bl	800490e <mpc_vector>
	for (i = 0; i < column_b; i++) {
 800502c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800502e:	429c      	cmp	r4, r3
 8005030:	d100      	bne.n	8005034 <mpc_Umax_vector+0x1c>
		Umax[i] = vmin(umax[i], deltaumax[i] + um1[i]);
	}
}
 8005032:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		Umax[i] = vmin(umax[i], deltaumax[i] + um1[i]);
 8005034:	9b01      	ldr	r3, [sp, #4]
 8005036:	00a7      	lsls	r7, r4, #2
 8005038:	59d9      	ldr	r1, [r3, r7]
 800503a:	9b00      	ldr	r3, [sp, #0]
	for (i = 0; i < column_b; i++) {
 800503c:	3401      	adds	r4, #1
		Umax[i] = vmin(umax[i], deltaumax[i] + um1[i]);
 800503e:	59d8      	ldr	r0, [r3, r7]
 8005040:	f7fb fa9a 	bl	8000578 <__aeabi_fadd>
 8005044:	1c01      	adds	r1, r0, #0
 8005046:	59f0      	ldr	r0, [r6, r7]
 8005048:	f001 fc5a 	bl	8006900 <vmin>
 800504c:	51e8      	str	r0, [r5, r7]
	for (i = 0; i < column_b; i++) {
 800504e:	e7ed      	b.n	800502c <mpc_Umax_vector+0x14>

08005050 <mpc_barZmin_vector>:
 * Phi[(N * row_c) * row_a]
 * x0[row_a]
 * Gammad[(N * row_c) * (N * column_e)]
 * D[N * column_e]
 */
void mpc_barZmin_vector(float barZmin[], const float Zmin[], const float Phi[], const float x0[], const float Gammad[], const float D[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8005050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005052:	b087      	sub	sp, #28
	float* Phix0 = (float*)malloc(N * row_c * sizeof(float));
 8005054:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
void mpc_barZmin_vector(float barZmin[], const float Zmin[], const float Phi[], const float x0[], const float Gammad[], const float D[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8005056:	9305      	str	r3, [sp, #20]
	float* Phix0 = (float*)malloc(N * row_c * sizeof(float));
 8005058:	9b12      	ldr	r3, [sp, #72]	@ 0x48
void mpc_barZmin_vector(float barZmin[], const float Zmin[], const float Phi[], const float x0[], const float Gammad[], const float D[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 800505a:	9003      	str	r0, [sp, #12]
	float* Phix0 = (float*)malloc(N * row_c * sizeof(float));
 800505c:	435e      	muls	r6, r3
 800505e:	00b7      	lsls	r7, r6, #2
 8005060:	0038      	movs	r0, r7
void mpc_barZmin_vector(float barZmin[], const float Zmin[], const float Phi[], const float x0[], const float Gammad[], const float D[], const size_t row_a, const size_t row_c, const size_t column_b, const size_t column_e, const size_t N) {
 8005062:	0014      	movs	r4, r2
 8005064:	9104      	str	r1, [sp, #16]
	float* Phix0 = (float*)malloc(N * row_c * sizeof(float));
 8005066:	f005 fe35 	bl	800acd4 <malloc>
	mul(Phi, x0, Phix0, N * row_c, row_a, 1);
 800506a:	2301      	movs	r3, #1
 800506c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800506e:	9905      	ldr	r1, [sp, #20]
 8005070:	9301      	str	r3, [sp, #4]
 8005072:	9200      	str	r2, [sp, #0]
 8005074:	0033      	movs	r3, r6
 8005076:	0002      	movs	r2, r0
	float* Phix0 = (float*)malloc(N * row_c * sizeof(float));
 8005078:	0005      	movs	r5, r0
	mul(Phi, x0, Phix0, N * row_c, row_a, 1);
 800507a:	0020      	movs	r0, r4
 800507c:	f001 fab4 	bl	80065e8 <mul>
	float* GammadD = (float*)malloc(N * row_c * sizeof(float));
 8005080:	0038      	movs	r0, r7
 8005082:	f005 fe27 	bl	800acd4 <malloc>
	mul(Gammad, D, GammadD, N * row_c, N * column_e, 1);
 8005086:	2301      	movs	r3, #1
 8005088:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800508a:	9301      	str	r3, [sp, #4]
 800508c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
	float* GammadD = (float*)malloc(N * row_c * sizeof(float));
 800508e:	0004      	movs	r4, r0
	mul(Gammad, D, GammadD, N * row_c, N * column_e, 1);
 8005090:	4353      	muls	r3, r2
 8005092:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005094:	0002      	movs	r2, r0
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800509a:	0033      	movs	r3, r6
 800509c:	f001 faa4 	bl	80065e8 <mul>
	size_t i;
	for (i = 0; i < N * row_c; i++) {
 80050a0:	2600      	movs	r6, #0
 80050a2:	42b7      	cmp	r7, r6
 80050a4:	d107      	bne.n	80050b6 <mpc_barZmin_vector+0x66>
		barZmin[i] = Zmin[i] - Phix0[i] - GammadD[i];
	}

	/* Free */
	free(Phix0);
 80050a6:	0028      	movs	r0, r5
 80050a8:	f005 fe1e 	bl	800ace8 <free>
	free(GammadD);
 80050ac:	0020      	movs	r0, r4
 80050ae:	f005 fe1b 	bl	800ace8 <free>
}
 80050b2:	b007      	add	sp, #28
 80050b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		barZmin[i] = Zmin[i] - Phix0[i] - GammadD[i];
 80050b6:	9b04      	ldr	r3, [sp, #16]
 80050b8:	59a9      	ldr	r1, [r5, r6]
 80050ba:	5998      	ldr	r0, [r3, r6]
 80050bc:	f7fb ff76 	bl	8000fac <__aeabi_fsub>
 80050c0:	59a1      	ldr	r1, [r4, r6]
 80050c2:	f7fb ff73 	bl	8000fac <__aeabi_fsub>
 80050c6:	9b03      	ldr	r3, [sp, #12]
 80050c8:	5198      	str	r0, [r3, r6]
	for (i = 0; i < N * row_c; i++) {
 80050ca:	3604      	adds	r6, #4
 80050cc:	e7e9      	b.n	80050a2 <mpc_barZmin_vector+0x52>

080050ce <mpc_barg_vector>:
/*
 * barg[N * column_b + column_b * N]
 * g[N * column_b]
 * barspsi[N * column_b]
 */
void mpc_barg_vector(float barg[], const float g[], const float barspsi[], const size_t column_b, const size_t N) {
 80050ce:	b5f0      	push	{r4, r5, r6, r7, lr}
	insert(g, barg, N * column_b, 1, 1, 0, 0);
 80050d0:	2601      	movs	r6, #1
void mpc_barg_vector(float barg[], const float g[], const float barspsi[], const size_t column_b, const size_t N) {
 80050d2:	0005      	movs	r5, r0
	insert(g, barg, N * column_b, 1, 1, 0, 0);
 80050d4:	2700      	movs	r7, #0
void mpc_barg_vector(float barg[], const float g[], const float barspsi[], const size_t column_b, const size_t N) {
 80050d6:	b087      	sub	sp, #28
	insert(g, barg, N * column_b, 1, 1, 0, 0);
 80050d8:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
void mpc_barg_vector(float barg[], const float g[], const float barspsi[], const size_t column_b, const size_t N) {
 80050da:	0008      	movs	r0, r1
	insert(g, barg, N * column_b, 1, 1, 0, 0);
 80050dc:	435c      	muls	r4, r3
 80050de:	0029      	movs	r1, r5
 80050e0:	0033      	movs	r3, r6
void mpc_barg_vector(float barg[], const float g[], const float barspsi[], const size_t column_b, const size_t N) {
 80050e2:	9205      	str	r2, [sp, #20]
	insert(g, barg, N * column_b, 1, 1, 0, 0);
 80050e4:	9702      	str	r7, [sp, #8]
 80050e6:	0022      	movs	r2, r4
 80050e8:	9701      	str	r7, [sp, #4]
 80050ea:	9600      	str	r6, [sp, #0]
 80050ec:	f001 fbbd 	bl	800686a <insert>
	insert(barspsi, barg, N * column_b, 1, 1, N * column_b, 0);
 80050f0:	0033      	movs	r3, r6
 80050f2:	0022      	movs	r2, r4
 80050f4:	0029      	movs	r1, r5
 80050f6:	9805      	ldr	r0, [sp, #20]
 80050f8:	9702      	str	r7, [sp, #8]
 80050fa:	9401      	str	r4, [sp, #4]
 80050fc:	9600      	str	r6, [sp, #0]
 80050fe:	f001 fbb4 	bl	800686a <insert>
}
 8005102:	b007      	add	sp, #28
 8005104:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005106 <mpc_barUmin_vector>:

/*
 * barUmin[N * column_b + N]
 * Umin[N * column_b]
 */
void mpc_barUmin_vector(float barUmin[], const float Umin[], const size_t column_b, const size_t N) {
 8005106:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005108:	001c      	movs	r4, r3
 800510a:	0016      	movs	r6, r2
	memset(barUmin, 0, (N * column_b + N) * sizeof(float));
 800510c:	3201      	adds	r2, #1
 800510e:	435a      	muls	r2, r3
void mpc_barUmin_vector(float barUmin[], const float Umin[], const size_t column_b, const size_t N) {
 8005110:	b085      	sub	sp, #20
 8005112:	000f      	movs	r7, r1
	memset(barUmin, 0, (N * column_b + N) * sizeof(float));
 8005114:	0092      	lsls	r2, r2, #2
 8005116:	2100      	movs	r1, #0
void mpc_barUmin_vector(float barUmin[], const float Umin[], const size_t column_b, const size_t N) {
 8005118:	0005      	movs	r5, r0
	memset(barUmin, 0, (N * column_b + N) * sizeof(float));
 800511a:	f006 fc1f 	bl	800b95c <memset>
	insert(Umin, barUmin, N * column_b, 1, 1, 0, 0);
 800511e:	2300      	movs	r3, #0
 8005120:	0022      	movs	r2, r4
 8005122:	9302      	str	r3, [sp, #8]
 8005124:	9301      	str	r3, [sp, #4]
 8005126:	3301      	adds	r3, #1
 8005128:	0029      	movs	r1, r5
 800512a:	0038      	movs	r0, r7
 800512c:	4372      	muls	r2, r6
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	f001 fb9b 	bl	800686a <insert>
}
 8005134:	b005      	add	sp, #20
 8005136:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005138 <mpc_barUmax_vector>:

/*
 * barUmax[N * column_b + N]
 * Umax[N * column_b]
 */
void mpc_barUmax_vector(float barUmax[], const float Umax[], const size_t column_b, const size_t N) {
 8005138:	b530      	push	{r4, r5, lr}
 800513a:	0004      	movs	r4, r0
	const float infinity = FLT_MAX;
	size_t i;
	for (i = 0; i < N; i++) {
		barUmax[N * column_b + i] = infinity;
 800513c:	435a      	muls	r2, r3
 800513e:	18d3      	adds	r3, r2, r3
void mpc_barUmax_vector(float barUmax[], const float Umax[], const size_t column_b, const size_t N) {
 8005140:	0008      	movs	r0, r1
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	0091      	lsls	r1, r2, #2
		barUmax[N * column_b + i] = infinity;
 8005146:	4d09      	ldr	r5, [pc, #36]	@ (800516c <mpc_barUmax_vector+0x34>)
void mpc_barUmax_vector(float barUmax[], const float Umax[], const size_t column_b, const size_t N) {
 8005148:	b085      	sub	sp, #20
 800514a:	1861      	adds	r1, r4, r1
 800514c:	18e3      	adds	r3, r4, r3
	for (i = 0; i < N; i++) {
 800514e:	4299      	cmp	r1, r3
 8005150:	d109      	bne.n	8005166 <mpc_barUmax_vector+0x2e>
	}
	insert(Umax, barUmax, N * column_b, 1, 1, 0, 0);
 8005152:	2300      	movs	r3, #0
 8005154:	9302      	str	r3, [sp, #8]
 8005156:	9301      	str	r3, [sp, #4]
 8005158:	3301      	adds	r3, #1
 800515a:	0021      	movs	r1, r4
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	f001 fb84 	bl	800686a <insert>
}
 8005162:	b005      	add	sp, #20
 8005164:	bd30      	pop	{r4, r5, pc}
		barUmax[N * column_b + i] = infinity;
 8005166:	c120      	stmia	r1!, {r5}
	for (i = 0; i < N; i++) {
 8005168:	e7f1      	b.n	800514e <mpc_barUmax_vector+0x16>
 800516a:	46c0      	nop			@ (mov r8, r8)
 800516c:	7f7fffff 	.word	0x7f7fffff

08005170 <mpc_bmin_vector>:
/*
 * bmin[(N - 1) * column_b + N * row_c + N * row_c]
 * deltaUmin[(N - 1) * column_b]
 * barZmin[N * row_c]
 */
void mpc_bmin_vector(float bmin[], const float deltaUmin[], const float barZmin[], const size_t column_b, const size_t row_c, const size_t N) {
 8005170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005172:	b085      	sub	sp, #20
 8005174:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005176:	0005      	movs	r5, r0
	size_t insert_row = 0;
	insert(deltaUmin, bmin, (N - 1) * column_b, 1, 1, insert_row, 0);
 8005178:	1e7c      	subs	r4, r7, #1
 800517a:	435c      	muls	r4, r3
 800517c:	2300      	movs	r3, #0
 800517e:	9302      	str	r3, [sp, #8]
 8005180:	9301      	str	r3, [sp, #4]
 8005182:	3301      	adds	r3, #1
void mpc_bmin_vector(float bmin[], const float deltaUmin[], const float barZmin[], const size_t column_b, const size_t row_c, const size_t N) {
 8005184:	0008      	movs	r0, r1
	insert(deltaUmin, bmin, (N - 1) * column_b, 1, 1, insert_row, 0);
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	0029      	movs	r1, r5
void mpc_bmin_vector(float bmin[], const float deltaUmin[], const float barZmin[], const size_t column_b, const size_t row_c, const size_t N) {
 800518a:	0016      	movs	r6, r2
	insert(deltaUmin, bmin, (N - 1) * column_b, 1, 1, insert_row, 0);
 800518c:	0022      	movs	r2, r4
 800518e:	f001 fb6c 	bl	800686a <insert>
	insert_row += (N - 1) * column_b;
	const float infinity = FLT_MAX;
	size_t i;
	for (i = 0; i < N * row_c; i++) {
 8005192:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005194:	00a3      	lsls	r3, r4, #2
 8005196:	437a      	muls	r2, r7
 8005198:	18a4      	adds	r4, r4, r2
 800519a:	00a1      	lsls	r1, r4, #2
		bmin[insert_row + i] = -infinity;
 800519c:	4808      	ldr	r0, [pc, #32]	@ (80051c0 <mpc_bmin_vector+0x50>)
 800519e:	18eb      	adds	r3, r5, r3
 80051a0:	1869      	adds	r1, r5, r1
	for (i = 0; i < N * row_c; i++) {
 80051a2:	428b      	cmp	r3, r1
 80051a4:	d10a      	bne.n	80051bc <mpc_bmin_vector+0x4c>
	}
	insert_row += i;
	insert(barZmin, bmin, N * row_c, 1, 1, insert_row, 0);
 80051a6:	2300      	movs	r3, #0
 80051a8:	9302      	str	r3, [sp, #8]
 80051aa:	3301      	adds	r3, #1
 80051ac:	0029      	movs	r1, r5
 80051ae:	0030      	movs	r0, r6
 80051b0:	9401      	str	r4, [sp, #4]
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	f001 fb59 	bl	800686a <insert>
}
 80051b8:	b005      	add	sp, #20
 80051ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		bmin[insert_row + i] = -infinity;
 80051bc:	c301      	stmia	r3!, {r0}
	for (i = 0; i < N * row_c; i++) {
 80051be:	e7f0      	b.n	80051a2 <mpc_bmin_vector+0x32>
 80051c0:	ff7fffff 	.word	0xff7fffff

080051c4 <mpc_bmax_vector>:
/*
 * bmax[(N - 1) * column_b + N * row_c + N * row_c]
 * deltaUmax[(N - 1) * column_b]
 * barZmax[N * row_c]
 */
void mpc_bmax_vector(float bmax[], const float deltaUmax[], const float barZmax[], const size_t column_b, const size_t row_c, const size_t N) {
 80051c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051c6:	0005      	movs	r5, r0
	size_t insert_row = 0;
	insert(deltaUmax, bmax, (N - 1) * column_b, 1, 1, insert_row, 0);
 80051c8:	2601      	movs	r6, #1
 80051ca:	2700      	movs	r7, #0
void mpc_bmax_vector(float bmax[], const float deltaUmax[], const float barZmax[], const size_t column_b, const size_t row_c, const size_t N) {
 80051cc:	b087      	sub	sp, #28
 80051ce:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80051d0:	9205      	str	r2, [sp, #20]
	insert(deltaUmax, bmax, (N - 1) * column_b, 1, 1, insert_row, 0);
 80051d2:	1e62      	subs	r2, r4, #1
 80051d4:	4353      	muls	r3, r2
 80051d6:	9304      	str	r3, [sp, #16]
void mpc_bmax_vector(float bmax[], const float deltaUmax[], const float barZmax[], const size_t column_b, const size_t row_c, const size_t N) {
 80051d8:	0008      	movs	r0, r1
	insert(deltaUmax, bmax, (N - 1) * column_b, 1, 1, insert_row, 0);
 80051da:	0033      	movs	r3, r6
 80051dc:	0029      	movs	r1, r5
 80051de:	9a04      	ldr	r2, [sp, #16]
 80051e0:	9702      	str	r7, [sp, #8]
 80051e2:	9701      	str	r7, [sp, #4]
 80051e4:	9600      	str	r6, [sp, #0]
 80051e6:	f001 fb40 	bl	800686a <insert>
	insert_row += (N - 1) * column_b;
	insert(barZmax, bmax, N * row_c, 1, 1, insert_row, 0);
 80051ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051ec:	0029      	movs	r1, r5
 80051ee:	435c      	muls	r4, r3
 80051f0:	9b04      	ldr	r3, [sp, #16]
 80051f2:	0022      	movs	r2, r4
 80051f4:	9301      	str	r3, [sp, #4]
 80051f6:	9805      	ldr	r0, [sp, #20]
 80051f8:	0033      	movs	r3, r6
 80051fa:	9702      	str	r7, [sp, #8]
 80051fc:	9600      	str	r6, [sp, #0]
 80051fe:	f001 fb34 	bl	800686a <insert>
	insert_row += N * row_c;
 8005202:	9b04      	ldr	r3, [sp, #16]
 8005204:	191b      	adds	r3, r3, r4
	const float infinity = FLT_MAX;
	size_t i;
	for (i = 0; i < N * row_c; i++) {
 8005206:	18e4      	adds	r4, r4, r3
 8005208:	009a      	lsls	r2, r3, #2
 800520a:	00a4      	lsls	r4, r4, #2
		bmax[insert_row + i] = infinity;
 800520c:	4b04      	ldr	r3, [pc, #16]	@ (8005220 <mpc_bmax_vector+0x5c>)
 800520e:	18aa      	adds	r2, r5, r2
 8005210:	192d      	adds	r5, r5, r4
	for (i = 0; i < N * row_c; i++) {
 8005212:	42aa      	cmp	r2, r5
 8005214:	d101      	bne.n	800521a <mpc_bmax_vector+0x56>
	}
}
 8005216:	b007      	add	sp, #28
 8005218:	bdf0      	pop	{r4, r5, r6, r7, pc}
		bmax[insert_row + i] = infinity;
 800521a:	c208      	stmia	r2!, {r3}
	for (i = 0; i < N * row_c; i++) {
 800521c:	e7f9      	b.n	8005212 <mpc_bmax_vector+0x4e>
 800521e:	46c0      	nop			@ (mov r8, r8)
 8005220:	7f7fffff 	.word	0x7f7fffff

08005224 <mpc_AA_matrix>:
/*
 * AA[((N-1) * column_b + 2 * N * row_c) * (2 * N * column_b)]
 * Lambda[((N-1)*column_b) * (N * column_b)]
 * Gamma[(N * row_c) * (N * column_b)]
 */
void mpc_AA_matrix(float AA[], const float Lambda[], const float Gamma[], const size_t row_c, const size_t column_b, const size_t N) {
 8005224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005226:	b089      	sub	sp, #36	@ 0x24
 8005228:	000e      	movs	r6, r1
 800522a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800522c:	9207      	str	r2, [sp, #28]
	memset(AA, 0, ((N - 1) * column_b + 2 * N * row_c) * (2 * N * column_b) * sizeof(float));
 800522e:	000c      	movs	r4, r1
void mpc_AA_matrix(float AA[], const float Lambda[], const float Gamma[], const size_t row_c, const size_t column_b, const size_t N) {
 8005230:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005232:	9005      	str	r0, [sp, #20]
	memset(AA, 0, ((N - 1) * column_b + 2 * N * row_c) * (2 * N * column_b) * sizeof(float));
 8005234:	4354      	muls	r4, r2
 8005236:	4353      	muls	r3, r2
 8005238:	1a67      	subs	r7, r4, r1
 800523a:	001d      	movs	r5, r3
 800523c:	005b      	lsls	r3, r3, #1
 800523e:	19db      	adds	r3, r3, r7
 8005240:	001a      	movs	r2, r3
 8005242:	4362      	muls	r2, r4
 8005244:	2100      	movs	r1, #0
 8005246:	00d2      	lsls	r2, r2, #3
 8005248:	9306      	str	r3, [sp, #24]
 800524a:	f006 fb87 	bl	800b95c <memset>
	insert(Lambda, AA, (N - 1) * column_b, N * column_b, 2 * N * column_b, 0, 0);
 800524e:	2300      	movs	r3, #0
 8005250:	0062      	lsls	r2, r4, #1
 8005252:	9905      	ldr	r1, [sp, #20]
 8005254:	0030      	movs	r0, r6
 8005256:	9302      	str	r3, [sp, #8]
 8005258:	9301      	str	r3, [sp, #4]
 800525a:	9200      	str	r2, [sp, #0]
 800525c:	0023      	movs	r3, r4
 800525e:	003a      	movs	r2, r7
 8005260:	f001 fb03 	bl	800686a <insert>
	float* I = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8005264:	0028      	movs	r0, r5
 8005266:	4360      	muls	r0, r4
 8005268:	0080      	lsls	r0, r0, #2
 800526a:	f005 fd33 	bl	800acd4 <malloc>
	eye(I, -1.0f, N * row_c, N * column_b);
 800526e:	0023      	movs	r3, r4
 8005270:	002a      	movs	r2, r5
 8005272:	491e      	ldr	r1, [pc, #120]	@ (80052ec <mpc_AA_matrix+0xc8>)
	float* I = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8005274:	0006      	movs	r6, r0
	eye(I, -1.0f, N * row_c, N * column_b);
 8005276:	f001 f829 	bl	80062cc <eye>
	insert(Gamma, AA, N * row_c, N * column_b, 2 * N * column_b, (N - 1) * column_b, 0);
 800527a:	2300      	movs	r3, #0
 800527c:	0062      	lsls	r2, r4, #1
 800527e:	9905      	ldr	r1, [sp, #20]
 8005280:	9807      	ldr	r0, [sp, #28]
 8005282:	9302      	str	r3, [sp, #8]
 8005284:	9701      	str	r7, [sp, #4]
 8005286:	0023      	movs	r3, r4
 8005288:	9200      	str	r2, [sp, #0]
 800528a:	002a      	movs	r2, r5
 800528c:	f001 faed 	bl	800686a <insert>
	insert(I, AA, N * row_c, N * column_b, 2 * N * column_b, (N - 1) * column_b, N * column_b);
 8005290:	0062      	lsls	r2, r4, #1
 8005292:	0023      	movs	r3, r4
 8005294:	0030      	movs	r0, r6
 8005296:	9905      	ldr	r1, [sp, #20]
 8005298:	9701      	str	r7, [sp, #4]
 800529a:	9200      	str	r2, [sp, #0]
 800529c:	9402      	str	r4, [sp, #8]
 800529e:	002a      	movs	r2, r5
 80052a0:	f001 fae3 	bl	800686a <insert>
	insert(Gamma, AA, N * row_c, N * column_b, 2 * N * column_b, (N - 1) * column_b + N * row_c, 0);
 80052a4:	2300      	movs	r3, #0
 80052a6:	9a06      	ldr	r2, [sp, #24]
 80052a8:	9302      	str	r3, [sp, #8]
 80052aa:	1b57      	subs	r7, r2, r5
 80052ac:	0063      	lsls	r3, r4, #1
 80052ae:	002a      	movs	r2, r5
 80052b0:	9905      	ldr	r1, [sp, #20]
 80052b2:	9807      	ldr	r0, [sp, #28]
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	9701      	str	r7, [sp, #4]
 80052b8:	0023      	movs	r3, r4
 80052ba:	f001 fad6 	bl	800686a <insert>
	eye(I, 1.0f, N * row_c, N * column_b);
 80052be:	21fe      	movs	r1, #254	@ 0xfe
 80052c0:	0023      	movs	r3, r4
 80052c2:	002a      	movs	r2, r5
 80052c4:	0030      	movs	r0, r6
 80052c6:	0589      	lsls	r1, r1, #22
 80052c8:	f001 f800 	bl	80062cc <eye>
	insert(I, AA, N * row_c, N * column_b, 2 * N * column_b, (N - 1) * column_b + N * row_c, N * column_b);
 80052cc:	0063      	lsls	r3, r4, #1
 80052ce:	002a      	movs	r2, r5
 80052d0:	0030      	movs	r0, r6
 80052d2:	9905      	ldr	r1, [sp, #20]
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	9402      	str	r4, [sp, #8]
 80052d8:	0023      	movs	r3, r4
 80052da:	9701      	str	r7, [sp, #4]
 80052dc:	f001 fac5 	bl	800686a <insert>

	/* Free */
	free(I);
 80052e0:	0030      	movs	r0, r6
 80052e2:	f005 fd01 	bl	800ace8 <free>
}
 80052e6:	b009      	add	sp, #36	@ 0x24
 80052e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052ea:	46c0      	nop			@ (mov r8, r8)
 80052ec:	bf800000 	.word	0xbf800000

080052f0 <mpc_aqp_matrix>:

/*
 * aqp[(2*((N-1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N)) * (2 * N * column_b)]
 * AA[((N-1) * column_b + 2 * N * row_c) * (2 * N * column_b)]
 */
void mpc_aqp_matrix(float aqp[], const float AA[], const size_t column_b, const size_t row_c, const size_t N) {
 80052f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* First create a row index variable */
	size_t insert_row = 0;

	/* Clear aqp matrix */
	memset(aqp, 0, (2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N)) * (2 * N * column_b) * sizeof(float));
 80052f2:	0015      	movs	r5, r2
void mpc_aqp_matrix(float aqp[], const float AA[], const size_t column_b, const size_t row_c, const size_t N) {
 80052f4:	b089      	sub	sp, #36	@ 0x24
 80052f6:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 80052f8:	9107      	str	r1, [sp, #28]
	memset(aqp, 0, (2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N)) * (2 * N * column_b) * sizeof(float));
 80052fa:	4365      	muls	r5, r4
 80052fc:	4363      	muls	r3, r4
 80052fe:	1aaa      	subs	r2, r5, r2
 8005300:	005b      	lsls	r3, r3, #1
 8005302:	192c      	adds	r4, r5, r4
 8005304:	189b      	adds	r3, r3, r2
 8005306:	9304      	str	r3, [sp, #16]
 8005308:	191b      	adds	r3, r3, r4
 800530a:	9305      	str	r3, [sp, #20]
 800530c:	436b      	muls	r3, r5
 800530e:	2100      	movs	r1, #0
 8005310:	011a      	lsls	r2, r3, #4
void mpc_aqp_matrix(float aqp[], const float AA[], const size_t column_b, const size_t row_c, const size_t N) {
 8005312:	0006      	movs	r6, r0
	memset(aqp, 0, (2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N)) * (2 * N * column_b) * sizeof(float));
 8005314:	9306      	str	r3, [sp, #24]
 8005316:	f006 fb21 	bl	800b95c <memset>
	
	/* Insert first I matrix */
	eye(aqp + insert_row * (2 * N * column_b), 1.0f, N * column_b + N, 2 * N * column_b);
 800531a:	21fe      	movs	r1, #254	@ 0xfe
 800531c:	006f      	lsls	r7, r5, #1
 800531e:	0022      	movs	r2, r4
 8005320:	0030      	movs	r0, r6
 8005322:	003b      	movs	r3, r7
 8005324:	0589      	lsls	r1, r1, #22
 8005326:	f000 ffd1 	bl	80062cc <eye>
	insert_row += N * column_b + N;
	
	/* Insert first AA matrix */
	insert(AA, aqp, (N - 1) * column_b + 2 * N * row_c, 2 * N * column_b, 2 * N * column_b, insert_row, 0);
 800532a:	2300      	movs	r3, #0
 800532c:	0031      	movs	r1, r6
 800532e:	9a04      	ldr	r2, [sp, #16]
 8005330:	9807      	ldr	r0, [sp, #28]
 8005332:	9302      	str	r3, [sp, #8]
 8005334:	9401      	str	r4, [sp, #4]
 8005336:	003b      	movs	r3, r7
 8005338:	9700      	str	r7, [sp, #0]
 800533a:	f001 fa96 	bl	800686a <insert>
	insert_row += (N - 1) * column_b + 2 * N * row_c;
	
	/* Insert second -I matrix */
	eye(aqp + insert_row * (2 * N * column_b), -1.0f, N * column_b + N, 2 * N * column_b);
 800533e:	9b06      	ldr	r3, [sp, #24]
 8005340:	0022      	movs	r2, r4
 8005342:	00d8      	lsls	r0, r3, #3
 8005344:	1830      	adds	r0, r6, r0
 8005346:	003b      	movs	r3, r7
 8005348:	490b      	ldr	r1, [pc, #44]	@ (8005378 <mpc_aqp_matrix+0x88>)
 800534a:	f000 ffbf 	bl	80062cc <eye>
	insert_row += N * column_b + N;
 800534e:	9b05      	ldr	r3, [sp, #20]
 8005350:	9a04      	ldr	r2, [sp, #16]
 8005352:	18e4      	adds	r4, r4, r3
	
	/* Then insert -AA matrix */
	size_t i;
	for (i = 0; i < ((N - 1) * column_b + 2 * N * row_c) * (2 * N * column_b); i++) {
 8005354:	2300      	movs	r3, #0
 8005356:	436a      	muls	r2, r5
 8005358:	4365      	muls	r5, r4
 800535a:	00ed      	lsls	r5, r5, #3
 800535c:	00d2      	lsls	r2, r2, #3
 800535e:	1976      	adds	r6, r6, r5
 8005360:	429a      	cmp	r2, r3
 8005362:	d101      	bne.n	8005368 <mpc_aqp_matrix+0x78>
		aqp[insert_row * 2 * N * column_b + i] = -AA[i];
	}
}
 8005364:	b009      	add	sp, #36	@ 0x24
 8005366:	bdf0      	pop	{r4, r5, r6, r7, pc}
		aqp[insert_row * 2 * N * column_b + i] = -AA[i];
 8005368:	2080      	movs	r0, #128	@ 0x80
 800536a:	9907      	ldr	r1, [sp, #28]
 800536c:	0600      	lsls	r0, r0, #24
 800536e:	58c9      	ldr	r1, [r1, r3]
 8005370:	1809      	adds	r1, r1, r0
 8005372:	50f1      	str	r1, [r6, r3]
	for (i = 0; i < ((N - 1) * column_b + 2 * N * row_c) * (2 * N * column_b); i++) {
 8005374:	3304      	adds	r3, #4
 8005376:	e7f3      	b.n	8005360 <mpc_aqp_matrix+0x70>
 8005378:	bf800000 	.word	0xbf800000

0800537c <mpc_bqp_vector>:
 * barUmin[N * column_b + N]
 * barUmax[N * column_b + N]
 * bmin[(N - 1) * column_b + N * row_c + N * row_c]
 * bmax[(N - 1) * column_b + N * row_c + N * row_c]
 */
void mpc_bqp_vector(float bqp[], const float barUmin[], const float barUmax[], const float bmin[], const float bmax[], const size_t column_b, const size_t row_c, const size_t N) {
 800537c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	size_t i, row = 0;
	for (i = 0; i < N * column_b + N; i++) {
 800537e:	2600      	movs	r6, #0
void mpc_bqp_vector(float bqp[], const float barUmin[], const float barUmax[], const float bmin[], const float bmax[], const size_t column_b, const size_t row_c, const size_t N) {
 8005380:	9301      	str	r3, [sp, #4]
	for (i = 0; i < N * column_b + N; i++) {
 8005382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
void mpc_bqp_vector(float bqp[], const float barUmin[], const float barUmax[], const float bmin[], const float bmax[], const size_t column_b, const size_t row_c, const size_t N) {
 8005384:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
	for (i = 0; i < N * column_b + N; i++) {
 8005386:	1c5c      	adds	r4, r3, #1
 8005388:	437c      	muls	r4, r7
void mpc_bqp_vector(float bqp[], const float barUmin[], const float barUmax[], const float bmin[], const float bmax[], const size_t column_b, const size_t row_c, const size_t N) {
 800538a:	9100      	str	r1, [sp, #0]
 800538c:	00a5      	lsls	r5, r4, #2
	for (i = 0; i < N * column_b + N; i++) {
 800538e:	42ae      	cmp	r6, r5
 8005390:	d118      	bne.n	80053c4 <mpc_bqp_vector+0x48>
		bqp[i] = barUmax[i];
	}
	row += i;
	for (i = 0; i < (N - 1) * column_b + N * row_c + N * row_c; i++) {
 8005392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005394:	1e7a      	subs	r2, r7, #1
 8005396:	4353      	muls	r3, r2
 8005398:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800539a:	4357      	muls	r7, r2
 800539c:	007a      	lsls	r2, r7, #1
 800539e:	189b      	adds	r3, r3, r2
 80053a0:	2200      	movs	r2, #0
 80053a2:	009e      	lsls	r6, r3, #2
 80053a4:	1947      	adds	r7, r0, r5
 80053a6:	42b2      	cmp	r2, r6
 80053a8:	d110      	bne.n	80053cc <mpc_bqp_vector+0x50>
 80053aa:	2200      	movs	r2, #0
 80053ac:	18e3      	adds	r3, r4, r3
 80053ae:	009f      	lsls	r7, r3, #2
 80053b0:	19c7      	adds	r7, r0, r7
		bqp[row + i] = bmax[i];
	}
	row += i;
	for (i = 0; i < N * column_b + N; i++) {
 80053b2:	42aa      	cmp	r2, r5
 80053b4:	d10f      	bne.n	80053d6 <mpc_bqp_vector+0x5a>
 80053b6:	18e4      	adds	r4, r4, r3
 80053b8:	2300      	movs	r3, #0
 80053ba:	00a4      	lsls	r4, r4, #2
 80053bc:	1900      	adds	r0, r0, r4
		bqp[row + i] = -barUmin[i];
	}
	row += i;
	for (i = 0; i < (N - 1) * column_b + N * row_c + N * row_c; i++) {
 80053be:	42b3      	cmp	r3, r6
 80053c0:	d113      	bne.n	80053ea <mpc_bqp_vector+0x6e>
		bqp[row + i] = -bmin[i];
	}
}
 80053c2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		bqp[i] = barUmax[i];
 80053c4:	5993      	ldr	r3, [r2, r6]
 80053c6:	5183      	str	r3, [r0, r6]
	for (i = 0; i < N * column_b + N; i++) {
 80053c8:	3604      	adds	r6, #4
 80053ca:	e7e0      	b.n	800538e <mpc_bqp_vector+0x12>
		bqp[row + i] = bmax[i];
 80053cc:	9908      	ldr	r1, [sp, #32]
 80053ce:	5889      	ldr	r1, [r1, r2]
 80053d0:	50b9      	str	r1, [r7, r2]
	for (i = 0; i < (N - 1) * column_b + N * row_c + N * row_c; i++) {
 80053d2:	3204      	adds	r2, #4
 80053d4:	e7e7      	b.n	80053a6 <mpc_bqp_vector+0x2a>
		bqp[row + i] = -barUmin[i];
 80053d6:	9900      	ldr	r1, [sp, #0]
 80053d8:	5889      	ldr	r1, [r1, r2]
 80053da:	468c      	mov	ip, r1
 80053dc:	2180      	movs	r1, #128	@ 0x80
 80053de:	0609      	lsls	r1, r1, #24
 80053e0:	448c      	add	ip, r1
 80053e2:	4661      	mov	r1, ip
 80053e4:	50b9      	str	r1, [r7, r2]
	for (i = 0; i < N * column_b + N; i++) {
 80053e6:	3204      	adds	r2, #4
 80053e8:	e7e3      	b.n	80053b2 <mpc_bqp_vector+0x36>
		bqp[row + i] = -bmin[i];
 80053ea:	2180      	movs	r1, #128	@ 0x80
 80053ec:	9a01      	ldr	r2, [sp, #4]
 80053ee:	0609      	lsls	r1, r1, #24
 80053f0:	58d2      	ldr	r2, [r2, r3]
 80053f2:	1852      	adds	r2, r2, r1
 80053f4:	50c2      	str	r2, [r0, r3]
	for (i = 0; i < (N - 1) * column_b + N * row_c + N * row_c; i++) {
 80053f6:	3304      	adds	r3, #4
 80053f8:	e7e1      	b.n	80053be <mpc_bqp_vector+0x42>

080053fa <mpc_set_input_change_constraints>:

/*
 * deltaumin[column_b]
 * deltaumax[column_b]
 */
void mpc_set_input_change_constraints(MPC* mpc, const float deltaumin[], const float deltaumax[]) {
 80053fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053fc:	0004      	movs	r4, r0
	/* Create constraints on the movment - Equation (3.38) */
	const size_t column_b = mpc->column_b;
 80053fe:	6885      	ldr	r5, [r0, #8]
	const size_t N = mpc->N;
 8005400:	6946      	ldr	r6, [r0, #20]
	if (mpc->deltaUmin) {
 8005402:	6d40      	ldr	r0, [r0, #84]	@ 0x54
void mpc_set_input_change_constraints(MPC* mpc, const float deltaumin[], const float deltaumax[]) {
 8005404:	b085      	sub	sp, #20
 8005406:	9101      	str	r1, [sp, #4]
 8005408:	9202      	str	r2, [sp, #8]
	if (mpc->deltaUmin) {
 800540a:	2800      	cmp	r0, #0
 800540c:	d001      	beq.n	8005412 <mpc_set_input_change_constraints+0x18>
		free(mpc->deltaUmin);
 800540e:	f005 fc6b 	bl	800ace8 <free>
	}
	if (mpc->deltaUmax) {
 8005412:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005414:	2800      	cmp	r0, #0
 8005416:	d001      	beq.n	800541c <mpc_set_input_change_constraints+0x22>
		free(mpc->deltaUmax);
 8005418:	f005 fc66 	bl	800ace8 <free>
	}
	mpc->deltaUmin = (float*)malloc((N - 1) * column_b * sizeof(float));
 800541c:	002f      	movs	r7, r5
 800541e:	3e01      	subs	r6, #1
 8005420:	4377      	muls	r7, r6
 8005422:	00bf      	lsls	r7, r7, #2
 8005424:	0038      	movs	r0, r7
 8005426:	f005 fc55 	bl	800acd4 <malloc>
 800542a:	9003      	str	r0, [sp, #12]
 800542c:	6560      	str	r0, [r4, #84]	@ 0x54
	mpc->deltaUmax = (float*)malloc((N - 1) * column_b * sizeof(float));
 800542e:	0038      	movs	r0, r7
 8005430:	f005 fc50 	bl	800acd4 <malloc>
 8005434:	0007      	movs	r7, r0
	mpc_vector(mpc->deltaUmin, deltaumin, column_b, N - 1);
 8005436:	0033      	movs	r3, r6
 8005438:	002a      	movs	r2, r5
 800543a:	9901      	ldr	r1, [sp, #4]
	mpc->deltaUmax = (float*)malloc((N - 1) * column_b * sizeof(float));
 800543c:	65a0      	str	r0, [r4, #88]	@ 0x58
	mpc_vector(mpc->deltaUmin, deltaumin, column_b, N - 1);
 800543e:	9803      	ldr	r0, [sp, #12]
 8005440:	f7ff fa65 	bl	800490e <mpc_vector>
	mpc_vector(mpc->deltaUmax, deltaumax, column_b, N - 1);
 8005444:	0033      	movs	r3, r6
 8005446:	002a      	movs	r2, r5
 8005448:	0038      	movs	r0, r7
 800544a:	9902      	ldr	r1, [sp, #8]
 800544c:	f7ff fa5f 	bl	800490e <mpc_vector>
	memcpy(mpc->deltaumin, deltaumin, mpc->column_b * sizeof(float));
 8005450:	68a2      	ldr	r2, [r4, #8]
 8005452:	9901      	ldr	r1, [sp, #4]
 8005454:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005456:	0092      	lsls	r2, r2, #2
 8005458:	f006 fb40 	bl	800badc <memcpy>
	memcpy(mpc->deltaumax, deltaumax, mpc->column_b * sizeof(float));
 800545c:	68a2      	ldr	r2, [r4, #8]
 800545e:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8005460:	9902      	ldr	r1, [sp, #8]
 8005462:	0092      	lsls	r2, r2, #2
 8005464:	f006 fb3a 	bl	800badc <memcpy>

	/* Debug
	print(mpc->deltaUmin, (N - 1) * column_b, 1);
	print(mpc->deltaUmax, (N - 1) * column_b, 1); */
}
 8005468:	b005      	add	sp, #20
 800546a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800546c <mpc_set_output_constraints>:

/*
 * zmin[row_c]
 * zmax[row_c]
 */
void mpc_set_output_constraints(MPC* mpc, const float zmin[], const float zmax[]) {
 800546c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800546e:	0004      	movs	r4, r0
	/* Create constraints on outputs - Equation (3.43) */
	const size_t row_c = mpc->row_c;
 8005470:	68c6      	ldr	r6, [r0, #12]
	const size_t N = mpc->N;
 8005472:	6947      	ldr	r7, [r0, #20]
	if (mpc->Zmin) {
 8005474:	6e40      	ldr	r0, [r0, #100]	@ 0x64
void mpc_set_output_constraints(MPC* mpc, const float zmin[], const float zmax[]) {
 8005476:	9100      	str	r1, [sp, #0]
 8005478:	9201      	str	r2, [sp, #4]
	if (mpc->Zmin) {
 800547a:	2800      	cmp	r0, #0
 800547c:	d001      	beq.n	8005482 <mpc_set_output_constraints+0x16>
		free(mpc->Zmin);
 800547e:	f005 fc33 	bl	800ace8 <free>
	}
	mpc->Zmin = (float*)malloc(N * row_c * sizeof(float));
 8005482:	003d      	movs	r5, r7
 8005484:	4375      	muls	r5, r6
 8005486:	00ad      	lsls	r5, r5, #2
 8005488:	0028      	movs	r0, r5
 800548a:	f005 fc23 	bl	800acd4 <malloc>
 800548e:	6660      	str	r0, [r4, #100]	@ 0x64
	if (mpc->Zmax) {
 8005490:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8005492:	2800      	cmp	r0, #0
 8005494:	d001      	beq.n	800549a <mpc_set_output_constraints+0x2e>
		free(mpc->Zmax);
 8005496:	f005 fc27 	bl	800ace8 <free>
	}
	mpc->Zmax = (float*)malloc(N * row_c * sizeof(float));
 800549a:	0028      	movs	r0, r5
 800549c:	f005 fc1a 	bl	800acd4 <malloc>
 80054a0:	0005      	movs	r5, r0
	mpc_vector(mpc->Zmin, zmin, row_c, N);
 80054a2:	003b      	movs	r3, r7
 80054a4:	0032      	movs	r2, r6
 80054a6:	9900      	ldr	r1, [sp, #0]
	mpc->Zmax = (float*)malloc(N * row_c * sizeof(float));
 80054a8:	66a0      	str	r0, [r4, #104]	@ 0x68
	mpc_vector(mpc->Zmin, zmin, row_c, N);
 80054aa:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80054ac:	f7ff fa2f 	bl	800490e <mpc_vector>
	mpc_vector(mpc->Zmax, zmax, row_c, N);
 80054b0:	003b      	movs	r3, r7
 80054b2:	0032      	movs	r2, r6
 80054b4:	0028      	movs	r0, r5
 80054b6:	9901      	ldr	r1, [sp, #4]
 80054b8:	f7ff fa29 	bl	800490e <mpc_vector>

	/* Debug
	print(mpc->Zmin, N * row_c, 1);
	print(mpc->Zmax, N * row_c, 1); */
}
 80054bc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

080054be <mpc_set_input_constraints>:

/*
 * umin[column_b]
 * umax[column_b]
 */
void mpc_set_input_constraints(MPC* mpc, const float umin[], const float umax[]) {
 80054be:	b570      	push	{r4, r5, r6, lr}
 80054c0:	0004      	movs	r4, r0
 80054c2:	0015      	movs	r5, r2
	/* Create constraints on inputs - Equation (3.40) */
	memcpy(mpc->umin, umin, mpc->column_b * sizeof(float));
 80054c4:	68a2      	ldr	r2, [r4, #8]
 80054c6:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 80054c8:	0092      	lsls	r2, r2, #2
 80054ca:	f006 fb07 	bl	800badc <memcpy>
	memcpy(mpc->umax, umax, mpc->column_b * sizeof(float));
 80054ce:	68a2      	ldr	r2, [r4, #8]
 80054d0:	0029      	movs	r1, r5
 80054d2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80054d4:	0092      	lsls	r2, r2, #2
 80054d6:	f006 fb01 	bl	800badc <memcpy>
}
 80054da:	bd70      	pop	{r4, r5, r6, pc}

080054dc <mpc_init>:
 * A[row_a * row_a]
 * B[row_a * column_b]
 * C[row_c * row_a]
 * E[row_a * column_e]
 */
bool mpc_init(MPC* mpc, const float A[], const float B[], const float C[], const float E[], const float sampleTime_mpc, const float sampleTime_kf, const float qw, const float rv, const float qz, const float s, const float Spsi_spsi, const size_t row_a, const size_t column_b, const size_t row_c, const size_t column_e, const size_t N, const size_t iterations) {
 80054dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054de:	b095      	sub	sp, #84	@ 0x54
 80054e0:	9211      	str	r2, [sp, #68]	@ 0x44
	/* Check if the mpc has been initlized before */
	if (mpc->is_initlized) {
		return false;
 80054e2:	2200      	movs	r2, #0
bool mpc_init(MPC* mpc, const float A[], const float B[], const float C[], const float E[], const float sampleTime_mpc, const float sampleTime_kf, const float qw, const float rv, const float qz, const float s, const float Spsi_spsi, const size_t row_a, const size_t column_b, const size_t row_c, const size_t column_e, const size_t N, const size_t iterations) {
 80054e4:	9312      	str	r3, [sp, #72]	@ 0x48
	if (mpc->is_initlized) {
 80054e6:	7803      	ldrb	r3, [r0, #0]
bool mpc_init(MPC* mpc, const float A[], const float B[], const float C[], const float E[], const float sampleTime_mpc, const float sampleTime_kf, const float qw, const float rv, const float qz, const float s, const float Spsi_spsi, const size_t row_a, const size_t column_b, const size_t row_c, const size_t column_e, const size_t N, const size_t iterations) {
 80054e8:	0004      	movs	r4, r0
 80054ea:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 80054ec:	9110      	str	r1, [sp, #64]	@ 0x40
		return false;
 80054ee:	920a      	str	r2, [sp, #40]	@ 0x28
	if (mpc->is_initlized) {
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d000      	beq.n	80054f6 <mpc_init+0x1a>
 80054f4:	e19d      	b.n	8005832 <mpc_init+0x356>
	}

	/* Set sizes */
	mpc->row_a = row_a;           /* Dimension of A matrix */
 80054f6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
	mpc->column_b = column_b;     /* Columns of B matrix */
 80054f8:	6087      	str	r7, [r0, #8]
	mpc->row_a = row_a;           /* Dimension of A matrix */
 80054fa:	6043      	str	r3, [r0, #4]
	mpc->row_c = row_c;           /* Dimension of C matrix */
 80054fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80054fe:	60c3      	str	r3, [r0, #12]
	mpc->column_e = column_e;     /* Columns of E matrix */
 8005500:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8005502:	6103      	str	r3, [r0, #16]
	mpc->N = N;                   /* Horizon */
 8005504:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005506:	6143      	str	r3, [r0, #20]

	/* Create discrete matrices for MPC - Equation (2.9) */
	mpc->Ad = (float*)malloc(row_a * row_a * sizeof(float));
 8005508:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800550a:	435b      	muls	r3, r3
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	0018      	movs	r0, r3
 8005510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005512:	f005 fbdf 	bl	800acd4 <malloc>
 8005516:	00bb      	lsls	r3, r7, #2
 8005518:	930c      	str	r3, [sp, #48]	@ 0x30
	mpc->Bd = (float*)malloc(row_a * column_b * sizeof(float));
 800551a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800551c:	00ba      	lsls	r2, r7, #2
 800551e:	4353      	muls	r3, r2
	mpc->Ad = (float*)malloc(row_a * row_a * sizeof(float));
 8005520:	9013      	str	r0, [sp, #76]	@ 0x4c
 8005522:	61a0      	str	r0, [r4, #24]
	mpc->Bd = (float*)malloc(row_a * column_b * sizeof(float));
 8005524:	0018      	movs	r0, r3
 8005526:	930d      	str	r3, [sp, #52]	@ 0x34
 8005528:	f005 fbd4 	bl	800acd4 <malloc>
 800552c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800552e:	0005      	movs	r5, r0
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	930f      	str	r3, [sp, #60]	@ 0x3c
	mpc->Cd = (float*)malloc(row_c * row_a * sizeof(float));
 8005534:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005536:	9b22      	ldr	r3, [sp, #136]	@ 0x88
	mpc->Bd = (float*)malloc(row_a * column_b * sizeof(float));
 8005538:	61e0      	str	r0, [r4, #28]
	mpc->Cd = (float*)malloc(row_c * row_a * sizeof(float));
 800553a:	4353      	muls	r3, r2
 800553c:	0018      	movs	r0, r3
 800553e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005540:	f005 fbc8 	bl	800acd4 <malloc>
	mpc->Ed = (float*)malloc(row_a * column_e * sizeof(float));
 8005544:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005546:	9b25      	ldr	r3, [sp, #148]	@ 0x94
	mpc->Cd = (float*)malloc(row_c * row_a * sizeof(float));
 8005548:	0006      	movs	r6, r0
	mpc->Ed = (float*)malloc(row_a * column_e * sizeof(float));
 800554a:	4353      	muls	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
	mpc->Cd = (float*)malloc(row_c * row_a * sizeof(float));
 800554e:	6220      	str	r0, [r4, #32]
	mpc->Ed = (float*)malloc(row_a * column_e * sizeof(float));
 8005550:	0018      	movs	r0, r3
 8005552:	930e      	str	r3, [sp, #56]	@ 0x38
 8005554:	f005 fbbe 	bl	800acd4 <malloc>
	mpc_discrete_matrices(sampleTime_mpc, A, B, C, E, mpc->Ad, mpc->Bd, mpc->Cd, mpc->Ed, row_a, column_b, row_c, column_e);
 8005558:	9b25      	ldr	r3, [sp, #148]	@ 0x94
	mpc->Ed = (float*)malloc(row_a * column_e * sizeof(float));
 800555a:	6260      	str	r0, [r4, #36]	@ 0x24
	mpc_discrete_matrices(sampleTime_mpc, A, B, C, E, mpc->Ad, mpc->Bd, mpc->Cd, mpc->Ed, row_a, column_b, row_c, column_e);
 800555c:	9308      	str	r3, [sp, #32]
 800555e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005560:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005562:	9307      	str	r3, [sp, #28]
 8005564:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005566:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005568:	9305      	str	r3, [sp, #20]
 800556a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800556c:	9004      	str	r0, [sp, #16]
 800556e:	9301      	str	r3, [sp, #4]
 8005570:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8005572:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8005574:	9603      	str	r6, [sp, #12]
 8005576:	9502      	str	r5, [sp, #8]
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	9706      	str	r7, [sp, #24]
 800557c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800557e:	f7ff f93e 	bl	80047fe <mpc_discrete_matrices>

	/* Create discrete matrices for KF - Equation (2.9) */
	mpc->Adkf = (float*)malloc(row_a * row_a * sizeof(float));
 8005582:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005584:	f005 fba6 	bl	800acd4 <malloc>
 8005588:	0005      	movs	r5, r0
 800558a:	62a0      	str	r0, [r4, #40]	@ 0x28
	mpc->Bdkf = (float*)malloc(row_a * column_b * sizeof(float));
 800558c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800558e:	f005 fba1 	bl	800acd4 <malloc>
 8005592:	0006      	movs	r6, r0
 8005594:	62e0      	str	r0, [r4, #44]	@ 0x2c
	mpc->Cdkf = (float*)malloc(row_c * row_a * sizeof(float));
 8005596:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005598:	f005 fb9c 	bl	800acd4 <malloc>
 800559c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800559e:	6320      	str	r0, [r4, #48]	@ 0x30
	mpc->Edkf = (float*)malloc(row_a * column_e * sizeof(float));
 80055a0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80055a2:	f005 fb97 	bl	800acd4 <malloc>
	mpc_discrete_matrices(sampleTime_kf, A, B, C, E, mpc->Adkf, mpc->Bdkf, mpc->Cdkf, mpc->Edkf, row_a, column_b, row_c, column_e);
 80055a6:	9b25      	ldr	r3, [sp, #148]	@ 0x94
	mpc->Edkf = (float*)malloc(row_a * column_e * sizeof(float));
 80055a8:	6360      	str	r0, [r4, #52]	@ 0x34
	mpc_discrete_matrices(sampleTime_kf, A, B, C, E, mpc->Adkf, mpc->Bdkf, mpc->Cdkf, mpc->Edkf, row_a, column_b, row_c, column_e);
 80055aa:	9308      	str	r3, [sp, #32]
 80055ac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80055ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80055b0:	9307      	str	r3, [sp, #28]
 80055b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80055b4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80055b6:	9305      	str	r3, [sp, #20]
 80055b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055ba:	9004      	str	r0, [sp, #16]
 80055bc:	9303      	str	r3, [sp, #12]
 80055be:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80055c0:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80055c2:	9602      	str	r6, [sp, #8]
 80055c4:	9501      	str	r5, [sp, #4]
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	9706      	str	r7, [sp, #24]
 80055ca:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80055cc:	f7ff f917 	bl	80047fe <mpc_discrete_matrices>
	print(mpc->Bdkf, row_a, column_b);
	print(mpc->Cdkf, row_c, row_a);
	print(mpc->Edkf, row_a, column_e); */

	/* Create the kalman gain matrix K - Here we use Kalman-Bucy (1961) filter instead of Kalman Filter (1960) */
	mpc->K = (float*)malloc(row_a * row_c * sizeof(float));
 80055d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80055d2:	f005 fb7f 	bl	800acd4 <malloc>
	mpc_kalman_gain(iterations, sampleTime_kf, mpc->Adkf, mpc->Cdkf, qw, rv, mpc->K, row_a, row_c);
 80055d6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
	mpc->K = (float*)malloc(row_a * row_c * sizeof(float));
 80055d8:	63a0      	str	r0, [r4, #56]	@ 0x38
	mpc_kalman_gain(iterations, sampleTime_kf, mpc->Adkf, mpc->Cdkf, qw, rv, mpc->K, row_a, row_c);
 80055da:	9304      	str	r3, [sp, #16]
 80055dc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80055de:	9002      	str	r0, [sp, #8]
 80055e0:	9303      	str	r3, [sp, #12]
 80055e2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80055e4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80055e6:	9301      	str	r3, [sp, #4]
 80055e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80055ea:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80055f0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80055f2:	f7ff f95a 	bl	80048aa <mpc_kalman_gain>

	/* Debug 
	print(mpc->K, row_a, row_c); */

	/* Create the Phi matrix and lower hankel toeplitz Gamma matrix of inputs - Equation (3.6) */
	mpc->Phi = (float*)malloc((N * row_c) * row_a * sizeof(float));
 80055f6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80055f8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80055fa:	9822      	ldr	r0, [sp, #136]	@ 0x88
 80055fc:	4353      	muls	r3, r2
 80055fe:	009d      	lsls	r5, r3, #2
 8005600:	4368      	muls	r0, r5
 8005602:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005604:	f005 fb66 	bl	800acd4 <malloc>
	obsv(Phi, A, C, row_a, row_c, N);
 8005608:	9b26      	ldr	r3, [sp, #152]	@ 0x98
	mpc->Phi = (float*)malloc((N * row_c) * row_a * sizeof(float));
 800560a:	63e0      	str	r0, [r4, #60]	@ 0x3c
	obsv(Phi, A, C, row_a, row_c, N);
 800560c:	9301      	str	r3, [sp, #4]
 800560e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	6a22      	ldr	r2, [r4, #32]
 8005614:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005616:	69a1      	ldr	r1, [r4, #24]
 8005618:	f000 fb9c 	bl	8005d54 <obsv>

	/* Debug
	print(mpc->Phi, N * row_c, row_a); */

	/* Lower triangular toeplitz of extended observability matrix */
	float* Gamma = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 800561c:	9e26      	ldr	r6, [sp, #152]	@ 0x98
 800561e:	437e      	muls	r6, r7
 8005620:	4375      	muls	r5, r6
 8005622:	0028      	movs	r0, r5
 8005624:	9512      	str	r5, [sp, #72]	@ 0x48
 8005626:	f005 fb55 	bl	800acd4 <malloc>
	cab(Gamma, Phi, B, C, row_a, row_c, column_b, N);
 800562a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800562c:	9702      	str	r7, [sp, #8]
 800562e:	9303      	str	r3, [sp, #12]
 8005630:	9b24      	ldr	r3, [sp, #144]	@ 0x90
	float* Gamma = (float*)malloc((N * row_c) * (N * column_b) * sizeof(float));
 8005632:	900a      	str	r0, [sp, #40]	@ 0x28
	cab(Gamma, Phi, B, C, row_a, row_c, column_b, N);
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6a23      	ldr	r3, [r4, #32]
 800563c:	69e2      	ldr	r2, [r4, #28]
 800563e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8005640:	f7fe fe43 	bl	80042ca <cab>

	/* Debug
	print(Gamma, N * row_c, N * column_b); */

	/* Create the weigth matrix - Equation (3.10) */
	float* QZ = (float*)malloc((N * row_c) * (N * row_c) * sizeof(float));
 8005644:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005646:	4340      	muls	r0, r0
 8005648:	0080      	lsls	r0, r0, #2
 800564a:	f005 fb43 	bl	800acd4 <malloc>
	mpc_QZ_matrix(QZ, qz, row_c, N);
 800564e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005650:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005652:	991f      	ldr	r1, [sp, #124]	@ 0x7c
	float* QZ = (float*)malloc((N * row_c) * (N * row_c) * sizeof(float));
 8005654:	0005      	movs	r5, r0
	mpc_QZ_matrix(QZ, qz, row_c, N);
 8005656:	f7ff f971 	bl	800493c <mpc_QZ_matrix>

	/* Debug
	print(QZ, N * row_c, N * row_c); */

	/* Create the regularization matrix - Equation (3.21) */
	float* S = (float*)malloc(column_b * column_b * sizeof(float));
 800565a:	0038      	movs	r0, r7
 800565c:	4378      	muls	r0, r7
 800565e:	0080      	lsls	r0, r0, #2
 8005660:	f005 fb38 	bl	800acd4 <malloc>
	mpc_S_matrix(S, s, column_b);
 8005664:	003a      	movs	r2, r7
 8005666:	9920      	ldr	r1, [sp, #128]	@ 0x80
	float* S = (float*)malloc(column_b * column_b * sizeof(float));
 8005668:	900d      	str	r0, [sp, #52]	@ 0x34
	mpc_S_matrix(S, s, column_b);
 800566a:	f7ff f996 	bl	800499a <mpc_S_matrix>
	float* HS = (float*)malloc((N * column_b) * (N * column_b) * sizeof(float));
 800566e:	0033      	movs	r3, r6
 8005670:	4373      	muls	r3, r6
 8005672:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	0018      	movs	r0, r3
 8005678:	930e      	str	r3, [sp, #56]	@ 0x38
 800567a:	f005 fb2b 	bl	800acd4 <malloc>
	mpc_HS_matrix(HS, S, column_b, N);
 800567e:	003a      	movs	r2, r7
 8005680:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005682:	990d      	ldr	r1, [sp, #52]	@ 0x34
	float* HS = (float*)malloc((N * column_b) * (N * column_b) * sizeof(float));
 8005684:	9010      	str	r0, [sp, #64]	@ 0x40
	mpc_HS_matrix(HS, S, column_b, N);
 8005686:	f7ff f98d 	bl	80049a4 <mpc_HS_matrix>
	/* Debug
	print(S, column_b, column_b);
	print(HS, N * column_b, N * column_b); */

	/* Create the QP solver H matrix - Equation (3.24) */
	float* H = (float*)malloc((N * column_b) * (N * column_b) * sizeof(float));
 800568a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800568c:	f005 fb22 	bl	800acd4 <malloc>
	mpc_H_matrix(H, Gamma, QZ, HS, row_c, column_b, N);
 8005690:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005692:	002a      	movs	r2, r5
 8005694:	9302      	str	r3, [sp, #8]
 8005696:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005698:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800569a:	9300      	str	r3, [sp, #0]
 800569c:	9701      	str	r7, [sp, #4]
 800569e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
	float* H = (float*)malloc((N * column_b) * (N * column_b) * sizeof(float));
 80056a0:	9011      	str	r0, [sp, #68]	@ 0x44
	mpc_H_matrix(H, Gamma, QZ, HS, row_c, column_b, N);
 80056a2:	f7ff fa22 	bl	8004aea <mpc_H_matrix>

	/* Free */
	free(HS);
 80056a6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80056a8:	f005 fb1e 	bl	800ace8 <free>

	/* Debug
	print(H, N * column_b, N * column_b); */

	/* Create the lower hankel toeplitz Gamma matrix of disturbance - Equation (3.27) */
	mpc->Gammad = (float*)malloc((N * row_c) * (N * column_e) * sizeof(float));
 80056ac:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80056ae:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80056b0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80056b2:	4353      	muls	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4358      	muls	r0, r3
 80056b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80056ba:	f005 fb0b 	bl	800acd4 <malloc>
	cab(Gamma, Phi, B, C, row_a, row_c, column_b, N);
 80056be:	9b26      	ldr	r3, [sp, #152]	@ 0x98
	mpc->Gammad = (float*)malloc((N * row_c) * (N * column_e) * sizeof(float));
 80056c0:	6420      	str	r0, [r4, #64]	@ 0x40
	cab(Gamma, Phi, B, C, row_a, row_c, column_b, N);
 80056c2:	9303      	str	r3, [sp, #12]
 80056c4:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80056c6:	9302      	str	r3, [sp, #8]
 80056c8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80056ca:	9301      	str	r3, [sp, #4]
 80056cc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	6a23      	ldr	r3, [r4, #32]
 80056d2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80056d4:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80056d6:	f7fe fdf8 	bl	80042ca <cab>

	/* Debug
	print(mpc->Gammad, N * row_c, N * column_e); */

	/* Create the QP solver matrix for the gradient - Equation (3.32) */
	mpc->Mx0 = (float*)malloc((N * column_b) * row_a * sizeof(float));
 80056da:	9822      	ldr	r0, [sp, #136]	@ 0x88
 80056dc:	4370      	muls	r0, r6
 80056de:	0080      	lsls	r0, r0, #2
 80056e0:	f005 faf8 	bl	800acd4 <malloc>
	mpc_Mx0_matrix(mpc->Mx0, Gamma, QZ, mpc->Phi, row_a, row_c, column_b, N);
 80056e4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
	mpc->Mx0 = (float*)malloc((N * column_b) * row_a * sizeof(float));
 80056e6:	6460      	str	r0, [r4, #68]	@ 0x44
	mpc_Mx0_matrix(mpc->Mx0, Gamma, QZ, mpc->Phi, row_a, row_c, column_b, N);
 80056e8:	9303      	str	r3, [sp, #12]
 80056ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80056ec:	9702      	str	r7, [sp, #8]
 80056ee:	9301      	str	r3, [sp, #4]
 80056f0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80056f2:	002a      	movs	r2, r5
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80056f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80056fa:	f7ff fa3c 	bl	8004b76 <mpc_Mx0_matrix>
	mpc->Mum1 = (float*)malloc((N * column_b) * column_b * sizeof(float));
 80056fe:	00b8      	lsls	r0, r7, #2
 8005700:	4370      	muls	r0, r6
 8005702:	f005 fae7 	bl	800acd4 <malloc>
	mpc_Mum1_matrix(mpc->Mum1, S, column_b, N);
 8005706:	003a      	movs	r2, r7
 8005708:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800570a:	990d      	ldr	r1, [sp, #52]	@ 0x34
	mpc->Mum1 = (float*)malloc((N * column_b) * column_b * sizeof(float));
 800570c:	64a0      	str	r0, [r4, #72]	@ 0x48
	mpc_Mum1_matrix(mpc->Mum1, S, column_b, N);
 800570e:	f7ff fa6d 	bl	8004bec <mpc_Mum1_matrix>
	mpc->MR = (float*)malloc((N * column_b) * (N * row_c) * sizeof(float));
 8005712:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005714:	f005 fade 	bl	800acd4 <malloc>
	mpc_MR_matrix(mpc->MR, Gamma, QZ, row_c, column_b, N);
 8005718:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800571a:	002a      	movs	r2, r5
	mpc->MR = (float*)malloc((N * column_b) * (N * row_c) * sizeof(float));
 800571c:	64e0      	str	r0, [r4, #76]	@ 0x4c
	mpc_MR_matrix(mpc->MR, Gamma, QZ, row_c, column_b, N);
 800571e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005720:	9301      	str	r3, [sp, #4]
 8005722:	9700      	str	r7, [sp, #0]
 8005724:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005726:	f7ff fa8f 	bl	8004c48 <mpc_MR_matrix>
	mpc->MD = (float*)malloc((N * column_b) * (N * column_e) * sizeof(float));
 800572a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800572c:	4370      	muls	r0, r6
 800572e:	f005 fad1 	bl	800acd4 <malloc>
	mpc_MD_matrix(mpc->MD, Gamma, mpc->Gammad, QZ, row_c, column_b, column_e, N);
 8005732:	9b26      	ldr	r3, [sp, #152]	@ 0x98
	mpc->MD = (float*)malloc((N * column_b) * (N * column_e) * sizeof(float));
 8005734:	6520      	str	r0, [r4, #80]	@ 0x50
	mpc_MD_matrix(mpc->MD, Gamma, mpc->Gammad, QZ, row_c, column_b, column_e, N);
 8005736:	9303      	str	r3, [sp, #12]
 8005738:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800573a:	9701      	str	r7, [sp, #4]
 800573c:	9302      	str	r3, [sp, #8]
 800573e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005740:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005746:	002b      	movs	r3, r5
 8005748:	f7ff faaf 	bl	8004caa <mpc_MD_matrix>

	/* Free */
	free(S);
 800574c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800574e:	f005 facb 	bl	800ace8 <free>
	free(QZ);
 8005752:	0028      	movs	r0, r5
 8005754:	f005 fac8 	bl	800ace8 <free>
	print(mpc->Mum1, N * column_b, column_b);
	print(mpc->MR, N * column_b, N * row_c);
	print(mpc->MD, N * column_b, N * column_e); */

	/* Create constraints on the movment - Equation (3.38) */
	float* Lambda = (float*)malloc(((N - 1) * column_b) * (N * column_b) * sizeof(float));
 8005758:	1bf0      	subs	r0, r6, r7
 800575a:	4370      	muls	r0, r6
 800575c:	0080      	lsls	r0, r0, #2
 800575e:	f005 fab9 	bl	800acd4 <malloc>
	mpc_Lambda_matrix(Lambda, column_b, N);
 8005762:	0039      	movs	r1, r7
 8005764:	9a26      	ldr	r2, [sp, #152]	@ 0x98
	float* Lambda = (float*)malloc(((N - 1) * column_b) * (N * column_b) * sizeof(float));
 8005766:	0005      	movs	r5, r0
	mpc_Lambda_matrix(Lambda, column_b, N);
 8005768:	f7ff fade 	bl	8004d28 <mpc_Lambda_matrix>

	/* Debug
	print(Lambda, (N - 1) * column_b, N * column_b); */

	/* Create the slack variables - Equation (3.49) */
	float* barSpsi = (float*)malloc((N * column_b) * (N * column_b) * sizeof(float));
 800576c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800576e:	f005 fab1 	bl	800acd4 <malloc>
	mpc_barSpsi_matrix(barSpsi, Spsi_spsi, column_b, N);
 8005772:	003a      	movs	r2, r7
 8005774:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005776:	9921      	ldr	r1, [sp, #132]	@ 0x84
	float* barSpsi = (float*)malloc((N * column_b) * (N * column_b) * sizeof(float));
 8005778:	900d      	str	r0, [sp, #52]	@ 0x34
	mpc_barSpsi_matrix(barSpsi, Spsi_spsi, column_b, N);
 800577a:	f7ff fb3b 	bl	8004df4 <mpc_barSpsi_matrix>
	mpc->barspsi = (float*)malloc(N * column_b * sizeof(float));
 800577e:	00b0      	lsls	r0, r6, #2
 8005780:	f005 faa8 	bl	800acd4 <malloc>
	mpc_barspsi_vector(mpc->barspsi, Spsi_spsi, column_b, N);
 8005784:	003a      	movs	r2, r7
 8005786:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8005788:	9b26      	ldr	r3, [sp, #152]	@ 0x98
	mpc->barspsi = (float*)malloc(N * column_b * sizeof(float));
 800578a:	6760      	str	r0, [r4, #116]	@ 0x74
	mpc_barspsi_vector(mpc->barspsi, Spsi_spsi, column_b, N);
 800578c:	f7ff fb38 	bl	8004e00 <mpc_barspsi_vector>
	/* Debug
	print(barSpsi, N * column_b, N * column_b);
	print(mpc->barspsi, N, 1); */

	/* Create QP solver matrix - Equation (3.51) */
	mpc->barH = (float*)malloc((2 * N * column_b) * (2 * N * column_b) * sizeof(float));
 8005790:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005792:	0118      	lsls	r0, r3, #4
 8005794:	f005 fa9e 	bl	800acd4 <malloc>
	mpc_barH_matrix(mpc->barH, H, barSpsi, column_b, N);
 8005798:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800579a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800579c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
	mpc->barH = (float*)malloc((2 * N * column_b) * (2 * N * column_b) * sizeof(float));
 800579e:	67a0      	str	r0, [r4, #120]	@ 0x78
	mpc_barH_matrix(mpc->barH, H, barSpsi, column_b, N);
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	003b      	movs	r3, r7
 80057a4:	f7ff fb34 	bl	8004e10 <mpc_barH_matrix>

	/* Free */
	free(H);
 80057a8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80057aa:	f005 fa9d 	bl	800ace8 <free>
	free(barSpsi);
 80057ae:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80057b0:	f005 fa9a 	bl	800ace8 <free>

	/* Debug
	print(mpc->barH, 2 * N * column_b, 2 * N * column_b); */

	/* Create inequality constraints AA - Equation (3.56) */
	mpc->AA = (float*)malloc(((N - 1) * column_b + 2 * N * row_c) * (2 * N * column_b) * sizeof(float));
 80057b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057b6:	1bf2      	subs	r2, r6, r7
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	189b      	adds	r3, r3, r2
 80057bc:	4373      	muls	r3, r6
 80057be:	00d8      	lsls	r0, r3, #3
 80057c0:	f005 fa88 	bl	800acd4 <malloc>
	mpc_AA_matrix(mpc->AA, Lambda, Gamma, row_c, column_b, N);
 80057c4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80057c6:	0029      	movs	r1, r5
 80057c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
	mpc->AA = (float*)malloc(((N - 1) * column_b + 2 * N * row_c) * (2 * N * column_b) * sizeof(float));
 80057ca:	67e0      	str	r0, [r4, #124]	@ 0x7c
	mpc_AA_matrix(mpc->AA, Lambda, Gamma, row_c, column_b, N);
 80057cc:	9301      	str	r3, [sp, #4]
 80057ce:	9700      	str	r7, [sp, #0]
 80057d0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057d2:	f7ff fd27 	bl	8005224 <mpc_AA_matrix>

	/* Debug 
	print(mpc->AA, (N - 1) * column_b + 2 * N * row_c, (2 * N * column_b)); */

	/* Free */
	free(Gamma);
 80057d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80057d8:	f005 fa86 	bl	800ace8 <free>
	free(Lambda);
 80057dc:	0028      	movs	r0, r5
 80057de:	f005 fa83 	bl	800ace8 <free>

	/* Create empty arrays */
	mpc->eta = (float*)malloc(row_c * sizeof(float));
 80057e2:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80057e4:	f005 fa76 	bl	800acd4 <malloc>
 80057e8:	1d23      	adds	r3, r4, #4
	memset(mpc->eta, 0, row_c * sizeof(float));
 80057ea:	2100      	movs	r1, #0
 80057ec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
	mpc->eta = (float*)malloc(row_c * sizeof(float));
 80057ee:	67d8      	str	r0, [r3, #124]	@ 0x7c
	memset(mpc->eta, 0, row_c * sizeof(float));
 80057f0:	f006 f8b4 	bl	800b95c <memset>
	mpc->x = (float*)malloc(row_a * sizeof(float));
 80057f4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80057f6:	009d      	lsls	r5, r3, #2
 80057f8:	0028      	movs	r0, r5
 80057fa:	f005 fa6b 	bl	800acd4 <malloc>
 80057fe:	0023      	movs	r3, r4
 8005800:	338c      	adds	r3, #140	@ 0x8c
 8005802:	6018      	str	r0, [r3, #0]
	memset(mpc->x, 0, row_a * sizeof(float));
 8005804:	002a      	movs	r2, r5
 8005806:	2100      	movs	r1, #0
 8005808:	f006 f8a8 	bl	800b95c <memset>

	/* Create holders */
	mpc->deltaumin = (float*)malloc(column_b * sizeof(float));
 800580c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800580e:	f005 fa61 	bl	800acd4 <malloc>
 8005812:	65e0      	str	r0, [r4, #92]	@ 0x5c
	mpc->deltaumax = (float*)malloc(column_b * sizeof(float));
 8005814:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005816:	f005 fa5d 	bl	800acd4 <malloc>
 800581a:	6620      	str	r0, [r4, #96]	@ 0x60
	mpc->umin = (float*)malloc(column_b * sizeof(float));
 800581c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800581e:	f005 fa59 	bl	800acd4 <malloc>
 8005822:	66e0      	str	r0, [r4, #108]	@ 0x6c
	mpc->umax = (float*)malloc(column_b * sizeof(float));
 8005824:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005826:	f005 fa55 	bl	800acd4 <malloc>

	/* Flag */
	mpc->is_initlized = true;
 800582a:	2301      	movs	r3, #1
	mpc->umax = (float*)malloc(column_b * sizeof(float));
 800582c:	6720      	str	r0, [r4, #112]	@ 0x70
	mpc->is_initlized = true;
 800582e:	7023      	strb	r3, [r4, #0]

	/* Return true */
	return true;
 8005830:	930a      	str	r3, [sp, #40]	@ 0x28
}
 8005832:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005834:	b015      	add	sp, #84	@ 0x54
 8005836:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005838 <mpc_set_constraints>:
 * zmin[row_c]
 * zmax[row_c]
 * deltaumin[column_b]
 * deltaumax[column_b]
 */
void mpc_set_constraints(MPC* mpc, const float umin[], const float umax[], const float zmin[], const float zmax[], const float deltaumin[], const float deltaumax[], const float alpha, const float antiwindup) {
 8005838:	b570      	push	{r4, r5, r6, lr}
 800583a:	001d      	movs	r5, r3
 800583c:	0004      	movs	r4, r0
	mpc_set_input_constraints(mpc, umin, umax);
 800583e:	f7ff fe3e 	bl	80054be <mpc_set_input_constraints>
	mpc_set_output_constraints(mpc, zmin, zmax);
 8005842:	0029      	movs	r1, r5
 8005844:	0020      	movs	r0, r4
 8005846:	9a04      	ldr	r2, [sp, #16]
 8005848:	f7ff fe10 	bl	800546c <mpc_set_output_constraints>
	mpc_set_input_change_constraints(mpc, deltaumin, deltaumax);
 800584c:	0020      	movs	r0, r4
 800584e:	9a06      	ldr	r2, [sp, #24]
 8005850:	9905      	ldr	r1, [sp, #20]
 8005852:	f7ff fdd2 	bl	80053fa <mpc_set_input_change_constraints>
	mpc->alpha = alpha;
 8005856:	0023      	movs	r3, r4
 8005858:	9a07      	ldr	r2, [sp, #28]
 800585a:	3308      	adds	r3, #8
 800585c:	67da      	str	r2, [r3, #124]	@ 0x7c
	mpc->antiwindup = antiwindup;
 800585e:	9b08      	ldr	r3, [sp, #32]
 8005860:	3488      	adds	r4, #136	@ 0x88
 8005862:	6023      	str	r3, [r4, #0]
}
 8005864:	bd70      	pop	{r4, r5, r6, pc}

08005866 <mpc_optimize>:
 * u[column_b]
 * r[row_c]
 * y[row_c]
 * d[column_e]
 */
STATUS_CODES mpc_optimize(MPC* mpc, float u[], const float r[], const float y[], const float d[], const bool integral_active) {
 8005866:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005868:	b09d      	sub	sp, #116	@ 0x74
 800586a:	0015      	movs	r5, r2
 800586c:	001a      	movs	r2, r3
 800586e:	ab22      	add	r3, sp, #136	@ 0x88
 8005870:	911b      	str	r1, [sp, #108]	@ 0x6c
 8005872:	cb02      	ldmia	r3!, {r1}
 8005874:	0004      	movs	r4, r0
 8005876:	910e      	str	r1, [sp, #56]	@ 0x38
 8005878:	7819      	ldrb	r1, [r3, #0]
	/* Get sizes */
	const size_t row_a = mpc->row_a;
 800587a:	6843      	ldr	r3, [r0, #4]
	const size_t column_b = mpc->column_b;
	const size_t row_c = mpc->row_c;
	const size_t column_e = mpc->column_e;
	const size_t N = mpc->N;
 800587c:	6947      	ldr	r7, [r0, #20]
	const size_t row_a = mpc->row_a;
 800587e:	9316      	str	r3, [sp, #88]	@ 0x58
	const size_t column_b = mpc->column_b;
 8005880:	6883      	ldr	r3, [r0, #8]

	/* Integral action - Equation (3.66) */
	mpc_eta_vector(mpc->eta, r, y, mpc->alpha, integral_active, row_c);
 8005882:	1d06      	adds	r6, r0, #4
	const size_t column_b = mpc->column_b;
 8005884:	930c      	str	r3, [sp, #48]	@ 0x30
	const size_t row_c = mpc->row_c;
 8005886:	68c3      	ldr	r3, [r0, #12]
 8005888:	930d      	str	r3, [sp, #52]	@ 0x34
	const size_t column_e = mpc->column_e;
 800588a:	6903      	ldr	r3, [r0, #16]
	mpc_eta_vector(mpc->eta, r, y, mpc->alpha, integral_active, row_c);
 800588c:	9100      	str	r1, [sp, #0]
	const size_t column_e = mpc->column_e;
 800588e:	930f      	str	r3, [sp, #60]	@ 0x3c
	mpc_eta_vector(mpc->eta, r, y, mpc->alpha, integral_active, row_c);
 8005890:	0003      	movs	r3, r0
 8005892:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005894:	3308      	adds	r3, #8
 8005896:	9001      	str	r0, [sp, #4]
 8005898:	0029      	movs	r1, r5
 800589a:	6ff0      	ldr	r0, [r6, #124]	@ 0x7c
 800589c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800589e:	f7ff fada 	bl	8004e56 <mpc_eta_vector>

	/* Debug
	print(mpc->eta, row_c, 1); */

	/* Anti-windup */
	mpc_antiwindup_vector(mpc->eta, mpc->antiwindup, row_c);
 80058a2:	0023      	movs	r3, r4
 80058a4:	3388      	adds	r3, #136	@ 0x88
 80058a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80058a8:	6819      	ldr	r1, [r3, #0]
 80058aa:	6ff0      	ldr	r0, [r6, #124]	@ 0x7c
 80058ac:	f7ff faf4 	bl	8004e98 <mpc_antiwindup_vector>

	/* Debug
	print(mpc->eta, row_c, 1); */

	/* Create reference vector */
	float* R = (float*)malloc(N * row_c * sizeof(float));
 80058b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058b2:	437b      	muls	r3, r7
 80058b4:	9312      	str	r3, [sp, #72]	@ 0x48
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	0018      	movs	r0, r3
 80058ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 80058bc:	f005 fa0a 	bl	800acd4 <malloc>
	mpc_vector(R, r, row_c, N);
 80058c0:	003b      	movs	r3, r7
 80058c2:	0029      	movs	r1, r5
 80058c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
	float* R = (float*)malloc(N * row_c * sizeof(float));
 80058c6:	9017      	str	r0, [sp, #92]	@ 0x5c
	mpc_vector(R, r, row_c, N);
 80058c8:	f7ff f821 	bl	800490e <mpc_vector>

	/* Debug
	print(R, N * row_c, 1); */

	/* Create disturbance vector */
	float* D = (float*)malloc(N * column_e * sizeof(float));
 80058cc:	980f      	ldr	r0, [sp, #60]	@ 0x3c
	/*
	 * Create gradient g. Also add the integral eta together with reference vector R for adjust the reference settings - Equation (3.32)
	 * The reason why adjusting the reference R vector is because then the integral action will be optimized inside the QP-solver.
	 */
	float* g = (float*)malloc(N * column_b * sizeof(float));
	mpc_g_vector(g, mpc->Mx0, mpc->x, mpc->MR, R, mpc->eta, mpc->MD, D, mpc->Mum1, um1, row_a, row_c, column_b, column_e, N);
 80058ce:	0025      	movs	r5, r4
	float* D = (float*)malloc(N * column_e * sizeof(float));
 80058d0:	4378      	muls	r0, r7
 80058d2:	0080      	lsls	r0, r0, #2
 80058d4:	f005 f9fe 	bl	800acd4 <malloc>
	mpc_vector(D, d, column_e, N);
 80058d8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80058da:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80058dc:	003b      	movs	r3, r7
	float* D = (float*)malloc(N * column_e * sizeof(float));
 80058de:	9010      	str	r0, [sp, #64]	@ 0x40
	mpc_vector(D, d, column_e, N);
 80058e0:	f7ff f815 	bl	800490e <mpc_vector>
	float* um1 = (float*)malloc(column_b * sizeof(float));
 80058e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
	mpc_g_vector(g, mpc->Mx0, mpc->x, mpc->MR, R, mpc->eta, mpc->MD, D, mpc->Mum1, um1, row_a, row_c, column_b, column_e, N);
 80058e6:	358c      	adds	r5, #140	@ 0x8c
	float* um1 = (float*)malloc(column_b * sizeof(float));
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	0018      	movs	r0, r3
 80058ec:	9314      	str	r3, [sp, #80]	@ 0x50
 80058ee:	f005 f9f1 	bl	800acd4 <malloc>
	memcpy(um1, u, column_b * sizeof(float));
 80058f2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80058f4:	991b      	ldr	r1, [sp, #108]	@ 0x6c
	float* um1 = (float*)malloc(column_b * sizeof(float));
 80058f6:	9011      	str	r0, [sp, #68]	@ 0x44
	memcpy(um1, u, column_b * sizeof(float));
 80058f8:	f006 f8f0 	bl	800badc <memcpy>
	float* g = (float*)malloc(N * column_b * sizeof(float));
 80058fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058fe:	437b      	muls	r3, r7
 8005900:	930e      	str	r3, [sp, #56]	@ 0x38
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	0018      	movs	r0, r3
 8005906:	9315      	str	r3, [sp, #84]	@ 0x54
 8005908:	f005 f9e4 	bl	800acd4 <malloc>
	mpc_g_vector(g, mpc->Mx0, mpc->x, mpc->MR, R, mpc->eta, mpc->MD, D, mpc->Mum1, um1, row_a, row_c, column_b, column_e, N);
 800590c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800590e:	970a      	str	r7, [sp, #40]	@ 0x28
 8005910:	9309      	str	r3, [sp, #36]	@ 0x24
 8005912:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
	float* g = (float*)malloc(N * column_b * sizeof(float));
 8005914:	9018      	str	r0, [sp, #96]	@ 0x60
	mpc_g_vector(g, mpc->Mx0, mpc->x, mpc->MR, R, mpc->eta, mpc->MD, D, mpc->Mum1, um1, row_a, row_c, column_b, column_e, N);
 8005916:	9308      	str	r3, [sp, #32]
 8005918:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800591a:	9307      	str	r3, [sp, #28]
 800591c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800591e:	9306      	str	r3, [sp, #24]
 8005920:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005922:	9305      	str	r3, [sp, #20]
 8005924:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005926:	9304      	str	r3, [sp, #16]
 8005928:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800592a:	9303      	str	r3, [sp, #12]
 800592c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800592e:	9302      	str	r3, [sp, #8]
 8005930:	6ff3      	ldr	r3, [r6, #124]	@ 0x7c
 8005932:	9301      	str	r3, [sp, #4]
 8005934:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005936:	9300      	str	r3, [sp, #0]
 8005938:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800593a:	682a      	ldr	r2, [r5, #0]
 800593c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800593e:	f7ff fac6 	bl	8004ece <mpc_g_vector>

	/* Free */
	free(R);
 8005942:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005944:	f005 f9d0 	bl	800ace8 <free>

	/* Debug
	print(g, N * column_b, 1); */

	/* Create constrants on inputs */
	float* Umin = (float*)malloc(N * column_b * sizeof(float));
 8005948:	9815      	ldr	r0, [sp, #84]	@ 0x54
 800594a:	f005 f9c3 	bl	800acd4 <malloc>
 800594e:	9017      	str	r0, [sp, #92]	@ 0x5c
	float* Umax = (float*)malloc(N * column_b * sizeof(float));
 8005950:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8005952:	f005 f9bf 	bl	800acd4 <malloc>
 8005956:	0006      	movs	r6, r0
	mpc_Umin_vector(Umin, mpc->umin, mpc->deltaumin, um1, N, column_b);
 8005958:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800595a:	9700      	str	r7, [sp, #0]
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005960:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005962:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8005964:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005966:	f7ff fb3b 	bl	8004fe0 <mpc_Umin_vector>
	mpc_Umax_vector(Umax, mpc->umax, mpc->deltaumax, um1, N, column_b);
 800596a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800596c:	9700      	str	r7, [sp, #0]
 800596e:	9301      	str	r3, [sp, #4]
 8005970:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005972:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005974:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8005976:	0030      	movs	r0, r6
 8005978:	f7ff fb4e 	bl	8005018 <mpc_Umax_vector>

	/* Free */
	free(um1);
 800597c:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800597e:	f005 f9b3 	bl	800ace8 <free>

	/* Create constraints for the output - Equation (3.44) */
	float* barZmin = (float*)malloc(N * row_c * sizeof(float));
 8005982:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8005984:	f005 f9a6 	bl	800acd4 <malloc>
 8005988:	9011      	str	r0, [sp, #68]	@ 0x44
	float* barZmax = (float*)malloc(N * row_c * sizeof(float));
 800598a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800598c:	f005 f9a2 	bl	800acd4 <malloc>
	mpc_barZmin_vector(barZmin, mpc->Zmin, mpc->Phi, mpc->x, mpc->Gammad, D, row_a, row_c, column_b, column_e, N);
 8005990:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005992:	9706      	str	r7, [sp, #24]
 8005994:	9305      	str	r3, [sp, #20]
 8005996:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
	float* barZmax = (float*)malloc(N * row_c * sizeof(float));
 8005998:	9013      	str	r0, [sp, #76]	@ 0x4c
	mpc_barZmin_vector(barZmin, mpc->Zmin, mpc->Phi, mpc->x, mpc->Gammad, D, row_a, row_c, column_b, column_e, N);
 800599a:	9304      	str	r3, [sp, #16]
 800599c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800599e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80059a0:	9303      	str	r3, [sp, #12]
 80059a2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80059a4:	9302      	str	r3, [sp, #8]
 80059a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80059a8:	9301      	str	r3, [sp, #4]
 80059aa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	682b      	ldr	r3, [r5, #0]
 80059b0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80059b2:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80059b4:	f7ff fb4c 	bl	8005050 <mpc_barZmin_vector>
	mpc_barZmax_vector(barZmax, mpc->Zmax, mpc->Phi, mpc->x, mpc->Gammad, D, row_a, row_c, column_b, column_e, N);
 80059b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059ba:	9706      	str	r7, [sp, #24]
 80059bc:	9305      	str	r3, [sp, #20]
 80059be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80059c0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80059c2:	9304      	str	r3, [sp, #16]
 80059c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059c6:	9303      	str	r3, [sp, #12]
 80059c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80059ca:	9302      	str	r3, [sp, #8]
 80059cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80059d6:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80059d8:	682b      	ldr	r3, [r5, #0]
 80059da:	f7ff fb39 	bl	8005050 <mpc_barZmin_vector>

	/* Free */
	free(D);
 80059de:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80059e0:	f005 f982 	bl	800ace8 <free>
	/* Debug
	print(mpc->barZmin, N * row_c, 1);
	print(mpc->barZmax, N * row_c, 1); */

	/* Create gradient bar g - Equation (3.51) */
	float* barg = (float*)malloc((N * column_b + column_b * N) * sizeof(float));
 80059e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	0018      	movs	r0, r3
 80059ea:	9319      	str	r3, [sp, #100]	@ 0x64
 80059ec:	f005 f972 	bl	800acd4 <malloc>
	mpc_barg_vector(barg, g, mpc->barspsi, column_b, N);
 80059f0:	9700      	str	r7, [sp, #0]
 80059f2:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 80059f4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80059f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
	float* barg = (float*)malloc((N * column_b + column_b * N) * sizeof(float));
 80059f8:	900f      	str	r0, [sp, #60]	@ 0x3c
	mpc_barg_vector(barg, g, mpc->barspsi, column_b, N);
 80059fa:	f7ff fb68 	bl	80050ce <mpc_barg_vector>

	/* Free */
	free(g);
 80059fe:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8005a00:	f005 f972 	bl	800ace8 <free>
	/* Debug
	print(Umin, N * column_b, 1);
	print(Umax, N * column_b, 1); */

	/* Create barUmin and barUmax - Equation (3.52) */
	float* barUmin = (float*)malloc((N * column_b + N) * sizeof(float));
 8005a04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a06:	19db      	adds	r3, r3, r7
 8005a08:	009d      	lsls	r5, r3, #2
 8005a0a:	0028      	movs	r0, r5
 8005a0c:	9318      	str	r3, [sp, #96]	@ 0x60
 8005a0e:	f005 f961 	bl	800acd4 <malloc>
 8005a12:	9010      	str	r0, [sp, #64]	@ 0x40
	float* barUmax = (float*)malloc((N * column_b + N) * sizeof(float));
 8005a14:	0028      	movs	r0, r5
 8005a16:	f005 f95d 	bl	800acd4 <malloc>
	mpc_barUmin_vector(barUmin, Umin, column_b, N);
 8005a1a:	003b      	movs	r3, r7
 8005a1c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a1e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
	float* barUmax = (float*)malloc((N * column_b + N) * sizeof(float));
 8005a20:	9015      	str	r0, [sp, #84]	@ 0x54
	mpc_barUmin_vector(barUmin, Umin, column_b, N);
 8005a22:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005a24:	f7ff fb6f 	bl	8005106 <mpc_barUmin_vector>
	mpc_barUmax_vector(barUmax, Umax, column_b, N);
 8005a28:	0031      	movs	r1, r6
 8005a2a:	003b      	movs	r3, r7
 8005a2c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a2e:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8005a30:	f7ff fb82 	bl	8005138 <mpc_barUmax_vector>

	/* Free */
	free(Umin);
 8005a34:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005a36:	f005 f957 	bl	800ace8 <free>
	free(Umax);
 8005a3a:	0030      	movs	r0, r6
 8005a3c:	f005 f954 	bl	800ace8 <free>
	/* Debug
	print(barUmin, N * column_b + N, 1);
	print(barUmax, N * column_b + N, 1); */

	/* Create bmin and bmax - Equation (3.56) */
	float* bmin = (float*)malloc(((N - 1) * column_b + N * row_c + N * row_c) * sizeof(float));
 8005a40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a42:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a44:	1a9d      	subs	r5, r3, r2
 8005a46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a48:	195b      	adds	r3, r3, r5
 8005a4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005a4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a50:	189e      	adds	r6, r3, r2
 8005a52:	00b6      	lsls	r6, r6, #2
 8005a54:	0030      	movs	r0, r6
 8005a56:	f005 f93d 	bl	800acd4 <malloc>
 8005a5a:	9016      	str	r0, [sp, #88]	@ 0x58
	float* bmax = (float*)malloc(((N - 1) * column_b + N * row_c + N * row_c) * sizeof(float));
 8005a5c:	0030      	movs	r0, r6
 8005a5e:	f005 f939 	bl	800acd4 <malloc>
	mpc_bmax_vector(bmax, mpc->deltaUmax, barZmax, column_b, row_c, N);
 8005a62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a64:	9701      	str	r7, [sp, #4]
 8005a66:	9300      	str	r3, [sp, #0]
 8005a68:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005a6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a6c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
	float* bmax = (float*)malloc(((N - 1) * column_b + N * row_c + N * row_c) * sizeof(float));
 8005a6e:	9017      	str	r0, [sp, #92]	@ 0x5c
	mpc_bmax_vector(bmax, mpc->deltaUmax, barZmax, column_b, row_c, N);
 8005a70:	f7ff fba8 	bl	80051c4 <mpc_bmax_vector>
	mpc_bmin_vector(bmin, mpc->deltaUmin, barZmin, column_b, row_c, N);
 8005a74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a76:	9701      	str	r7, [sp, #4]
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8005a7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005a80:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8005a82:	f7ff fb75 	bl	8005170 <mpc_bmin_vector>
	/* Debug
	print(bmin, (N - 1) * column_b + N * row_c + N * row_c, 1);
	print(bmax, (N - 1) * column_b + N * row_c + N * row_c, 1); */

	/* Free */
	free(barZmin);
 8005a86:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8005a88:	f005 f92e 	bl	800ace8 <free>
	free(barZmax);
 8005a8c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8005a8e:	f005 f92b 	bl	800ace8 <free>

	/* Create for QP - Equation (3.57) */
	float* aqp = (float*)malloc((2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N)) * (2 * N * column_b) * sizeof(float));
 8005a92:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8005a94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a96:	1955      	adds	r5, r2, r5
 8005a98:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	195b      	adds	r3, r3, r5
 8005a9e:	4358      	muls	r0, r3
 8005aa0:	0100      	lsls	r0, r0, #4
 8005aa2:	9311      	str	r3, [sp, #68]	@ 0x44
 8005aa4:	f005 f916 	bl	800acd4 <malloc>
	float* bqp = (float*)malloc((2 * (N * column_b + N) + 2 * ((N - 1) * column_b + N * row_c + N * row_c)) * sizeof(float));
 8005aa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005aaa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
	float* aqp = (float*)malloc((2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N)) * (2 * N * column_b) * sizeof(float));
 8005aac:	0006      	movs	r6, r0
	float* bqp = (float*)malloc((2 * (N * column_b + N) + 2 * ((N - 1) * column_b + N * row_c + N * row_c)) * sizeof(float));
 8005aae:	1898      	adds	r0, r3, r2
 8005ab0:	3001      	adds	r0, #1
 8005ab2:	4378      	muls	r0, r7
 8005ab4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8005ab6:	18c0      	adds	r0, r0, r3
 8005ab8:	00c0      	lsls	r0, r0, #3
 8005aba:	f005 f90b 	bl	800acd4 <malloc>
 8005abe:	0005      	movs	r5, r0
	mpc_aqp_matrix(aqp, mpc->AA, column_b, row_c, N);
 8005ac0:	9700      	str	r7, [sp, #0]
 8005ac2:	0030      	movs	r0, r6
 8005ac4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ac6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ac8:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8005aca:	f7ff fc11 	bl	80052f0 <mpc_aqp_matrix>
	mpc_bqp_vector(bqp, barUmin, barUmax, bmin, bmax, column_b, row_c, N);
 8005ace:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ad0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005ad2:	9302      	str	r3, [sp, #8]
 8005ad4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ad6:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005ad8:	9301      	str	r3, [sp, #4]
 8005ada:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005adc:	0028      	movs	r0, r5
 8005ade:	9703      	str	r7, [sp, #12]
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ae4:	f7ff fc4a 	bl	800537c <mpc_bqp_vector>

	/* Free */
	free(bmin);
 8005ae8:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8005aea:	f005 f8fd 	bl	800ace8 <free>
	free(bmax);
 8005aee:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005af0:	f005 f8fa 	bl	800ace8 <free>
	free(barUmin);
 8005af4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005af6:	f005 f8f7 	bl	800ace8 <free>
	free(barUmax);
 8005afa:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8005afc:	f005 f8f4 	bl	800ace8 <free>
	/* Debug 
	print(aqp, 2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N), 2 * N * column_b);
	print(bqp, 2 * (N * column_b + N) + 2 * ((N - 1) * column_b + N * row_c + N * row_c), 1); */

	/* Quadraptic programming output */
	float* U = (float*)malloc(2 * N * column_b * sizeof(float));
 8005b00:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005b02:	f005 f8e7 	bl	800acd4 <malloc>
	const STATUS_CODES status = quadprogslim(mpc->barH, barg, aqp, bqp, NULL, NULL, U, 2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N), 0, 2 * N * column_b, false);
 8005b06:	2200      	movs	r2, #0
 8005b08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b0a:	9206      	str	r2, [sp, #24]
 8005b0c:	005b      	lsls	r3, r3, #1
 8005b0e:	9305      	str	r3, [sp, #20]
 8005b10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005b12:	9204      	str	r2, [sp, #16]
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	9303      	str	r3, [sp, #12]
 8005b18:	9201      	str	r2, [sp, #4]
 8005b1a:	9200      	str	r2, [sp, #0]
 8005b1c:	9002      	str	r0, [sp, #8]
 8005b1e:	002b      	movs	r3, r5
	float* U = (float*)malloc(2 * N * column_b * sizeof(float));
 8005b20:	0007      	movs	r7, r0
	const STATUS_CODES status = quadprogslim(mpc->barH, barg, aqp, bqp, NULL, NULL, U, 2 * ((N - 1) * column_b + 2 * N * row_c) + 2 * (N * column_b + N), 0, 2 * N * column_b, false);
 8005b22:	0032      	movs	r2, r6
 8005b24:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005b26:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8005b28:	f001 f86c 	bl	8006c04 <quadprogslim>
 8005b2c:	0004      	movs	r4, r0

	/* Get amount of output from U */
	memcpy(u, U, column_b * sizeof(float));
 8005b2e:	0039      	movs	r1, r7
 8005b30:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005b32:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8005b34:	f005 ffd2 	bl	800badc <memcpy>

	/* Free */
	free(barg);
 8005b38:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8005b3a:	f005 f8d5 	bl	800ace8 <free>
	free(aqp);
 8005b3e:	0030      	movs	r0, r6
 8005b40:	f005 f8d2 	bl	800ace8 <free>
	free(bqp);
 8005b44:	0028      	movs	r0, r5
 8005b46:	f005 f8cf 	bl	800ace8 <free>
	free(U);
 8005b4a:	0038      	movs	r0, r7
 8005b4c:	f005 f8cc 	bl	800ace8 <free>

	/* Return status */
	return status;
}
 8005b50:	0020      	movs	r0, r4
 8005b52:	b01d      	add	sp, #116	@ 0x74
 8005b54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b56 <mpc_estimate>:
/*
 * u[column_b]
 * y[row_c]
 * d[column_e]
 */
void mpc_estimate(MPC* mpc, const float u[], const float y[], const float d[]) {
 8005b56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b58:	0004      	movs	r4, r0
 8005b5a:	b08b      	sub	sp, #44	@ 0x2c
 8005b5c:	9309      	str	r3, [sp, #36]	@ 0x24
	/* Get sizes */
	const size_t row_c = mpc->row_c;
	const size_t row_a = mpc->row_a;
 8005b5e:	6843      	ldr	r3, [r0, #4]
	const size_t row_c = mpc->row_c;
 8005b60:	68c6      	ldr	r6, [r0, #12]
	const size_t row_a = mpc->row_a;
 8005b62:	9302      	str	r3, [sp, #8]
	const size_t column_b = mpc->column_b;
 8005b64:	6883      	ldr	r3, [r0, #8]
void mpc_estimate(MPC* mpc, const float u[], const float y[], const float d[]) {
 8005b66:	9107      	str	r1, [sp, #28]
	const size_t column_b = mpc->column_b;
 8005b68:	9305      	str	r3, [sp, #20]
	const size_t column_e = mpc->column_e;
 8005b6a:	6903      	ldr	r3, [r0, #16]
void mpc_estimate(MPC* mpc, const float u[], const float y[], const float d[]) {
 8005b6c:	9208      	str	r2, [sp, #32]
	const size_t column_e = mpc->column_e;
 8005b6e:	9306      	str	r3, [sp, #24]

	/* Compute model output */
	float* Cdkfx = (float*)malloc(row_c * sizeof(float));
 8005b70:	00b3      	lsls	r3, r6, #2
 8005b72:	0018      	movs	r0, r3
 8005b74:	9304      	str	r3, [sp, #16]
 8005b76:	f005 f8ad 	bl	800acd4 <malloc>
	mul(mpc->Cdkf, mpc->x, Cdkfx, row_c, row_a, 1);
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	0021      	movs	r1, r4
 8005b7e:	9301      	str	r3, [sp, #4]
 8005b80:	9b02      	ldr	r3, [sp, #8]
 8005b82:	318c      	adds	r1, #140	@ 0x8c
 8005b84:	9300      	str	r3, [sp, #0]
 8005b86:	0002      	movs	r2, r0
 8005b88:	0033      	movs	r3, r6
 8005b8a:	6809      	ldr	r1, [r1, #0]
	float* Cdkfx = (float*)malloc(row_c * sizeof(float));
 8005b8c:	0007      	movs	r7, r0
	mul(mpc->Cdkf, mpc->x, Cdkfx, row_c, row_a, 1);
 8005b8e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005b90:	f000 fd2a 	bl	80065e8 <mul>

	/* Update error - Equation (3.72) */
	float* e = (float*)malloc(row_c * sizeof(float));
 8005b94:	00b0      	lsls	r0, r6, #2
 8005b96:	f005 f89d 	bl	800acd4 <malloc>
	size_t i;
	for (i = 0; i < row_c; i++) {
 8005b9a:	2500      	movs	r5, #0
	float* e = (float*)malloc(row_c * sizeof(float));
 8005b9c:	9003      	str	r0, [sp, #12]
	for (i = 0; i < row_c; i++) {
 8005b9e:	9b04      	ldr	r3, [sp, #16]
 8005ba0:	42ab      	cmp	r3, r5
 8005ba2:	d156      	bne.n	8005c52 <mpc_estimate+0xfc>
		e[i] = y[i] - Cdkfx[i];
	}

	/* Free */
	free(Cdkfx);
 8005ba4:	0038      	movs	r0, r7
 8005ba6:	f005 f89f 	bl	800ace8 <free>

	/* Compute kalman */
	float* Ke = (float*)malloc(row_a * sizeof(float));
 8005baa:	9b02      	ldr	r3, [sp, #8]
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	0018      	movs	r0, r3
 8005bb0:	9304      	str	r3, [sp, #16]
 8005bb2:	f005 f88f 	bl	800acd4 <malloc>
	mul(mpc->K, e, Ke, row_a, row_c, 1);
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	9600      	str	r6, [sp, #0]
 8005bba:	9301      	str	r3, [sp, #4]
 8005bbc:	0002      	movs	r2, r0
 8005bbe:	9b02      	ldr	r3, [sp, #8]
 8005bc0:	9903      	ldr	r1, [sp, #12]
	float* Ke = (float*)malloc(row_a * sizeof(float));
 8005bc2:	0007      	movs	r7, r0
	mul(mpc->K, e, Ke, row_a, row_c, 1);
 8005bc4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005bc6:	f000 fd0f 	bl	80065e8 <mul>

	/* Free */
	free(e);
 8005bca:	9803      	ldr	r0, [sp, #12]
 8005bcc:	f005 f88c 	bl	800ace8 <free>

	/* Kalman update - Equation (3.75) */
	for (i = 0; i < row_a; i++) {
		mpc->x[i] = mpc->x[i] + Ke[i];
 8005bd0:	0023      	movs	r3, r4
	for (i = 0; i < row_a; i++) {
 8005bd2:	2600      	movs	r6, #0
		mpc->x[i] = mpc->x[i] + Ke[i];
 8005bd4:	338c      	adds	r3, #140	@ 0x8c
 8005bd6:	9303      	str	r3, [sp, #12]
	for (i = 0; i < row_a; i++) {
 8005bd8:	9b04      	ldr	r3, [sp, #16]
 8005bda:	42b3      	cmp	r3, r6
 8005bdc:	d142      	bne.n	8005c64 <mpc_estimate+0x10e>
	}

	/* Free */
	free(Ke);
 8005bde:	0038      	movs	r0, r7
 8005be0:	f005 f882 	bl	800ace8 <free>

	/* Compute candidate state x - Equation (3.65) */
	float* Adkfx = (float*)malloc(row_a * sizeof(float));
	mul(mpc->Adkf, mpc->x, Adkfx, row_a, row_a, 1);
 8005be4:	2701      	movs	r7, #1
 8005be6:	0025      	movs	r5, r4
	float* Adkfx = (float*)malloc(row_a * sizeof(float));
 8005be8:	0030      	movs	r0, r6
 8005bea:	f005 f873 	bl	800acd4 <malloc>
	mul(mpc->Adkf, mpc->x, Adkfx, row_a, row_a, 1);
 8005bee:	9b02      	ldr	r3, [sp, #8]
 8005bf0:	9701      	str	r7, [sp, #4]
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	358c      	adds	r5, #140	@ 0x8c
 8005bf6:	0002      	movs	r2, r0
 8005bf8:	6829      	ldr	r1, [r5, #0]
	float* Adkfx = (float*)malloc(row_a * sizeof(float));
 8005bfa:	9003      	str	r0, [sp, #12]
	mul(mpc->Adkf, mpc->x, Adkfx, row_a, row_a, 1);
 8005bfc:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005bfe:	f000 fcf3 	bl	80065e8 <mul>
	float* Bdkfu = (float*)malloc(row_a * sizeof(float));
 8005c02:	0030      	movs	r0, r6
 8005c04:	f005 f866 	bl	800acd4 <malloc>
	mul(mpc->Bdkf, u, Bdkfu, row_a, column_b, 1);
 8005c08:	9b05      	ldr	r3, [sp, #20]
 8005c0a:	9701      	str	r7, [sp, #4]
 8005c0c:	9300      	str	r3, [sp, #0]
 8005c0e:	0002      	movs	r2, r0
 8005c10:	9b02      	ldr	r3, [sp, #8]
 8005c12:	9907      	ldr	r1, [sp, #28]
	float* Bdkfu = (float*)malloc(row_a * sizeof(float));
 8005c14:	9004      	str	r0, [sp, #16]
	mul(mpc->Bdkf, u, Bdkfu, row_a, column_b, 1);
 8005c16:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005c18:	f000 fce6 	bl	80065e8 <mul>
	float* Edkfd = (float*)malloc(row_a * sizeof(float));
 8005c1c:	0030      	movs	r0, r6
 8005c1e:	f005 f859 	bl	800acd4 <malloc>
	mul(mpc->Edkf, d, Edkfd, row_a, column_e, 1);
 8005c22:	9b06      	ldr	r3, [sp, #24]
 8005c24:	9701      	str	r7, [sp, #4]
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	0002      	movs	r2, r0
	float* Edkfd = (float*)malloc(row_a * sizeof(float));
 8005c2a:	9005      	str	r0, [sp, #20]
	mul(mpc->Edkf, d, Edkfd, row_a, column_e, 1);
 8005c2c:	9b02      	ldr	r3, [sp, #8]
 8005c2e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005c30:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c32:	f000 fcd9 	bl	80065e8 <mul>
	for (i = 0; i < row_a; i++) {
 8005c36:	2400      	movs	r4, #0
 8005c38:	42b4      	cmp	r4, r6
 8005c3a:	d11d      	bne.n	8005c78 <mpc_estimate+0x122>
		mpc->x[i] = Adkfx[i] + Bdkfu[i] + Edkfd[i];
	}

	/* Free */
	free(Adkfx);
 8005c3c:	9803      	ldr	r0, [sp, #12]
 8005c3e:	f005 f853 	bl	800ace8 <free>
	free(Bdkfu);
 8005c42:	9804      	ldr	r0, [sp, #16]
 8005c44:	f005 f850 	bl	800ace8 <free>
	free(Edkfd);
 8005c48:	9805      	ldr	r0, [sp, #20]
 8005c4a:	f005 f84d 	bl	800ace8 <free>
}
 8005c4e:	b00b      	add	sp, #44	@ 0x2c
 8005c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
		e[i] = y[i] - Cdkfx[i];
 8005c52:	9b08      	ldr	r3, [sp, #32]
 8005c54:	5979      	ldr	r1, [r7, r5]
 8005c56:	5958      	ldr	r0, [r3, r5]
 8005c58:	f7fb f9a8 	bl	8000fac <__aeabi_fsub>
 8005c5c:	9b03      	ldr	r3, [sp, #12]
 8005c5e:	5158      	str	r0, [r3, r5]
	for (i = 0; i < row_c; i++) {
 8005c60:	3504      	adds	r5, #4
 8005c62:	e79c      	b.n	8005b9e <mpc_estimate+0x48>
		mpc->x[i] = mpc->x[i] + Ke[i];
 8005c64:	9b03      	ldr	r3, [sp, #12]
 8005c66:	59b9      	ldr	r1, [r7, r6]
 8005c68:	681d      	ldr	r5, [r3, #0]
 8005c6a:	19ad      	adds	r5, r5, r6
 8005c6c:	6828      	ldr	r0, [r5, #0]
 8005c6e:	f7fa fc83 	bl	8000578 <__aeabi_fadd>
 8005c72:	3604      	adds	r6, #4
 8005c74:	6028      	str	r0, [r5, #0]
	for (i = 0; i < row_a; i++) {
 8005c76:	e7af      	b.n	8005bd8 <mpc_estimate+0x82>
		mpc->x[i] = Adkfx[i] + Bdkfu[i] + Edkfd[i];
 8005c78:	9b04      	ldr	r3, [sp, #16]
 8005c7a:	682f      	ldr	r7, [r5, #0]
 8005c7c:	5919      	ldr	r1, [r3, r4]
 8005c7e:	9b03      	ldr	r3, [sp, #12]
 8005c80:	5918      	ldr	r0, [r3, r4]
 8005c82:	f7fa fc79 	bl	8000578 <__aeabi_fadd>
 8005c86:	9b05      	ldr	r3, [sp, #20]
 8005c88:	5919      	ldr	r1, [r3, r4]
 8005c8a:	f7fa fc75 	bl	8000578 <__aeabi_fadd>
 8005c8e:	5138      	str	r0, [r7, r4]
	for (i = 0; i < row_a; i++) {
 8005c90:	3404      	adds	r4, #4
 8005c92:	e7d1      	b.n	8005c38 <mpc_estimate+0xe2>

08005c94 <mpc_free>:

bool mpc_free(MPC* mpc) {
 8005c94:	b570      	push	{r4, r5, r6, lr}
	/* Only free if it has been initlized */
	if (!mpc->is_initlized) {
 8005c96:	7805      	ldrb	r5, [r0, #0]
bool mpc_free(MPC* mpc) {
 8005c98:	0004      	movs	r4, r0
	if (!mpc->is_initlized) {
 8005c9a:	2d00      	cmp	r5, #0
 8005c9c:	d058      	beq.n	8005d50 <mpc_free+0xbc>
		return false;
	}

	/* This follows the MPC struct */
	free(mpc->Ad);
 8005c9e:	6980      	ldr	r0, [r0, #24]
 8005ca0:	f005 f822 	bl	800ace8 <free>
	free(mpc->Bd);
 8005ca4:	69e0      	ldr	r0, [r4, #28]
 8005ca6:	f005 f81f 	bl	800ace8 <free>
	free(mpc->Cd);
 8005caa:	6a20      	ldr	r0, [r4, #32]
 8005cac:	f005 f81c 	bl	800ace8 <free>
	free(mpc->Ed);
 8005cb0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005cb2:	f005 f819 	bl	800ace8 <free>
	free(mpc->Adkf);
 8005cb6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005cb8:	f005 f816 	bl	800ace8 <free>
	free(mpc->Bdkf);
 8005cbc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005cbe:	f005 f813 	bl	800ace8 <free>
	free(mpc->Cdkf);
 8005cc2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005cc4:	f005 f810 	bl	800ace8 <free>
	free(mpc->Edkf);
 8005cc8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005cca:	f005 f80d 	bl	800ace8 <free>
	free(mpc->K);
 8005cce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005cd0:	f005 f80a 	bl	800ace8 <free>
	free(mpc->Phi);
 8005cd4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005cd6:	f005 f807 	bl	800ace8 <free>
	free(mpc->Gammad);
 8005cda:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005cdc:	f005 f804 	bl	800ace8 <free>
	free(mpc->Mx0);
 8005ce0:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8005ce2:	f005 f801 	bl	800ace8 <free>
	free(mpc->Mum1);
 8005ce6:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8005ce8:	f004 fffe 	bl	800ace8 <free>
	free(mpc->MR);
 8005cec:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8005cee:	f004 fffb 	bl	800ace8 <free>
	free(mpc->MD);
 8005cf2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005cf4:	f004 fff8 	bl	800ace8 <free>
	free(mpc->deltaUmin);
 8005cf8:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8005cfa:	f004 fff5 	bl	800ace8 <free>
	free(mpc->deltaUmax);
 8005cfe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d00:	f004 fff2 	bl	800ace8 <free>
	free(mpc->deltaumin);
 8005d04:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005d06:	f004 ffef 	bl	800ace8 <free>
	free(mpc->deltaumax);
 8005d0a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8005d0c:	f004 ffec 	bl	800ace8 <free>
	free(mpc->Zmin);
 8005d10:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8005d12:	f004 ffe9 	bl	800ace8 <free>
	free(mpc->Zmax);
 8005d16:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8005d18:	f004 ffe6 	bl	800ace8 <free>
	free(mpc->umin);
 8005d1c:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8005d1e:	f004 ffe3 	bl	800ace8 <free>
	free(mpc->umax);
 8005d22:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8005d24:	f004 ffe0 	bl	800ace8 <free>
	free(mpc->barspsi);
 8005d28:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8005d2a:	f004 ffdd 	bl	800ace8 <free>
	free(mpc->barH);
 8005d2e:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8005d30:	f004 ffda 	bl	800ace8 <free>
	free(mpc->AA);
 8005d34:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8005d36:	f004 ffd7 	bl	800ace8 <free>
	free(mpc->eta);
 8005d3a:	1d23      	adds	r3, r4, #4
 8005d3c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8005d3e:	f004 ffd3 	bl	800ace8 <free>
	free(mpc->x);
 8005d42:	0023      	movs	r3, r4
 8005d44:	338c      	adds	r3, #140	@ 0x8c
 8005d46:	6818      	ldr	r0, [r3, #0]
 8005d48:	f004 ffce 	bl	800ace8 <free>

	/* Flag */
	mpc->is_initlized = false;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	7023      	strb	r3, [r4, #0]

	/* Return true */
	return true;
}
 8005d50:	0028      	movs	r0, r5
 8005d52:	bd70      	pop	{r4, r5, r6, pc}

08005d54 <obsv>:
  * [C*A^1; C*A^2; C*A^3; ... ; C*A^N] % Extended observability matrix
  * A[row_a*row_a]
  * C[row_c*row_a]
  * Phi[(N*row_c)*row_a]
  */
void obsv(float Phi[], const float A[], const float C[], const size_t row_a, const size_t row_c, const size_t N) {
 8005d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d56:	001c      	movs	r4, r3
	/* Decleration */
	size_t i;

	/* This matrix will A^(i+1) all the time */
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8005d58:	435b      	muls	r3, r3
 8005d5a:	009b      	lsls	r3, r3, #2
void obsv(float Phi[], const float A[], const float C[], const size_t row_a, const size_t row_c, const size_t N) {
 8005d5c:	b089      	sub	sp, #36	@ 0x24
 8005d5e:	0005      	movs	r5, r0
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8005d60:	0018      	movs	r0, r3
 8005d62:	9302      	str	r3, [sp, #8]
void obsv(float Phi[], const float A[], const float C[], const size_t row_a, const size_t row_c, const size_t N) {
 8005d64:	9106      	str	r1, [sp, #24]
 8005d66:	9207      	str	r2, [sp, #28]
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8005d68:	f004 ffb4 	bl	800acd4 <malloc>
	memcpy(A_copy, A, row_a * row_a * sizeof(float));
 8005d6c:	9a02      	ldr	r2, [sp, #8]
 8005d6e:	9906      	ldr	r1, [sp, #24]
	float* A_copy = (float*)malloc(row_a * row_a * sizeof(float));
 8005d70:	9003      	str	r0, [sp, #12]
	memcpy(A_copy, A, row_a * row_a * sizeof(float));
 8005d72:	f005 feb3 	bl	800badc <memcpy>

	/* Temporary matrix */
	float* T = (float*)malloc(row_c * row_a * sizeof(float));
 8005d76:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8005d78:	4367      	muls	r7, r4
 8005d7a:	00bf      	lsls	r7, r7, #2
 8005d7c:	0038      	movs	r0, r7
 8005d7e:	f004 ffa9 	bl	800acd4 <malloc>
 8005d82:	0006      	movs	r6, r0

	/* Regular T = C*A^(1+i) */
	mul(C, A, T, row_c, row_a, row_a);
 8005d84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d86:	0002      	movs	r2, r0
 8005d88:	9906      	ldr	r1, [sp, #24]
 8005d8a:	9807      	ldr	r0, [sp, #28]
 8005d8c:	9401      	str	r4, [sp, #4]
 8005d8e:	9400      	str	r4, [sp, #0]
 8005d90:	f000 fc2a 	bl	80065e8 <mul>

	/* Insert temporary T into Phi */
	memcpy(Phi, T, row_c * row_a * sizeof(float));
 8005d94:	003a      	movs	r2, r7
 8005d96:	0031      	movs	r1, r6
 8005d98:	0028      	movs	r0, r5
 8005d9a:	f005 fe9f 	bl	800badc <memcpy>

	/* Do the rest C*A^(i+1) because we have already done i = 0 */
	float* A_pow = (float*)malloc(row_a * row_a * sizeof(float));
 8005d9e:	9802      	ldr	r0, [sp, #8]
 8005da0:	f004 ff98 	bl	800acd4 <malloc>
 8005da4:	19eb      	adds	r3, r5, r7
	for (i = 1; i < N; i++) {
 8005da6:	2501      	movs	r5, #1
	float* A_pow = (float*)malloc(row_a * row_a * sizeof(float));
 8005da8:	9004      	str	r0, [sp, #16]
	for (i = 1; i < N; i++) {
 8005daa:	9305      	str	r3, [sp, #20]
 8005dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dae:	429d      	cmp	r5, r3
 8005db0:	d30a      	bcc.n	8005dc8 <obsv+0x74>
		memcpy(Phi + i * row_c * row_a, T, row_c * row_a * sizeof(float)); /* Insert temporary T into PHI */
		memcpy(A_copy, A_pow, row_a * row_a * sizeof(float)); /* A_copy <- A_pow */
	}

	/* Free */
	free(A_copy);
 8005db2:	9803      	ldr	r0, [sp, #12]
 8005db4:	f004 ff98 	bl	800ace8 <free>
	free(T);
 8005db8:	0030      	movs	r0, r6
 8005dba:	f004 ff95 	bl	800ace8 <free>
	free(A_pow);
 8005dbe:	9804      	ldr	r0, [sp, #16]
 8005dc0:	f004 ff92 	bl	800ace8 <free>
}
 8005dc4:	b009      	add	sp, #36	@ 0x24
 8005dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		mul(A, A_copy, A_pow, row_a, row_a, row_a); /*  Matrix power A_pow = A*A_copy */
 8005dc8:	0023      	movs	r3, r4
 8005dca:	9a04      	ldr	r2, [sp, #16]
 8005dcc:	9903      	ldr	r1, [sp, #12]
 8005dce:	9806      	ldr	r0, [sp, #24]
 8005dd0:	9401      	str	r4, [sp, #4]
 8005dd2:	9400      	str	r4, [sp, #0]
 8005dd4:	f000 fc08 	bl	80065e8 <mul>
		mul(C, A_pow, T, row_c, row_a, row_a); /* T = C*A^(1+i) */
 8005dd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005dda:	0032      	movs	r2, r6
 8005ddc:	9904      	ldr	r1, [sp, #16]
 8005dde:	9807      	ldr	r0, [sp, #28]
 8005de0:	9401      	str	r4, [sp, #4]
 8005de2:	9400      	str	r4, [sp, #0]
 8005de4:	f000 fc00 	bl	80065e8 <mul>
		memcpy(Phi + i * row_c * row_a, T, row_c * row_a * sizeof(float)); /* Insert temporary T into PHI */
 8005de8:	003a      	movs	r2, r7
 8005dea:	0031      	movs	r1, r6
 8005dec:	9805      	ldr	r0, [sp, #20]
 8005dee:	f005 fe75 	bl	800badc <memcpy>
		memcpy(A_copy, A_pow, row_a * row_a * sizeof(float)); /* A_copy <- A_pow */
 8005df2:	9a02      	ldr	r2, [sp, #8]
 8005df4:	9904      	ldr	r1, [sp, #16]
 8005df6:	9803      	ldr	r0, [sp, #12]
 8005df8:	f005 fe70 	bl	800badc <memcpy>
	for (i = 1; i < N; i++) {
 8005dfc:	9b05      	ldr	r3, [sp, #20]
 8005dfe:	3501      	adds	r5, #1
 8005e00:	19db      	adds	r3, r3, r7
 8005e02:	9305      	str	r3, [sp, #20]
 8005e04:	e7d2      	b.n	8005dac <obsv+0x58>
	...

08005e08 <rk4args>:
  * N - Dimension for y-vector
  * odefun(const float t, float y[], const float* matrices[], const size_t rows[], const size_t columns[])
  * ... = const float matrixA[], const size_t rowA, const size_t columnA, const float matrixB[], const size_t rowB, const size_t columnB, const float matrixC[], const size_t rowC, const size_t columnC, etc...
  * no_ode_output = If true, then Y[N]. If false, then Y[iterations*N].
  */
void rk4args(const bool no_ode_output, const size_t iterations, const float h, float Y[], float y[], const size_t N, void (*odefun)(float, float*, float**, const size_t*, const size_t*), const size_t number_of_pointers, ...) {
 8005e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e0a:	b097      	sub	sp, #92	@ 0x5c
 8005e0c:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8005e0e:	930f      	str	r3, [sp, #60]	@ 0x3c
	/* Variables */
	size_t i, j;

	/* Constants */
	const size_t length = N * sizeof(float);
 8005e10:	00ab      	lsls	r3, r5, #2
void rk4args(const bool no_ode_output, const size_t iterations, const float h, float Y[], float y[], const size_t N, void (*odefun)(float, float*, float**, const size_t*, const size_t*), const size_t number_of_pointers, ...) {
 8005e12:	0007      	movs	r7, r0

	/* Create vectors */
	float* k1 = (float*)malloc(length);
 8005e14:	0018      	movs	r0, r3
	const size_t length = N * sizeof(float);
 8005e16:	9311      	str	r3, [sp, #68]	@ 0x44
void rk4args(const bool no_ode_output, const size_t iterations, const float h, float Y[], float y[], const size_t N, void (*odefun)(float, float*, float**, const size_t*, const size_t*), const size_t number_of_pointers, ...) {
 8005e18:	9112      	str	r1, [sp, #72]	@ 0x48
 8005e1a:	9206      	str	r2, [sp, #24]
	float* k1 = (float*)malloc(length);
 8005e1c:	f004 ff5a 	bl	800acd4 <malloc>
 8005e20:	9007      	str	r0, [sp, #28]
	float* k2 = (float*)malloc(length);
 8005e22:	00a8      	lsls	r0, r5, #2
 8005e24:	f004 ff56 	bl	800acd4 <malloc>
 8005e28:	9008      	str	r0, [sp, #32]
	float* k3 = (float*)malloc(length);
 8005e2a:	00a8      	lsls	r0, r5, #2
 8005e2c:	f004 ff52 	bl	800acd4 <malloc>
 8005e30:	9009      	str	r0, [sp, #36]	@ 0x24
	float* k4 = (float*)malloc(length);
 8005e32:	00a8      	lsls	r0, r5, #2
 8005e34:	f004 ff4e 	bl	800acd4 <malloc>
 8005e38:	900b      	str	r0, [sp, #44]	@ 0x2c

	/* Temporary vectors */
	float* yt = (float*)malloc(length);
 8005e3a:	00a8      	lsls	r0, r5, #2
 8005e3c:	f004 ff4a 	bl	800acd4 <malloc>

	/* Variables */
	float t = 0.0f;

	/* Initial output */
	memcpy(Y, y, length);
 8005e40:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005e42:	00aa      	lsls	r2, r5, #2
	float* yt = (float*)malloc(length);
 8005e44:	0006      	movs	r6, r0
	memcpy(Y, y, length);
 8005e46:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8005e48:	f005 fe48 	bl	800badc <memcpy>

	/* Variable arguments */
	va_list args;
	va_start(args, number_of_pointers);
 8005e4c:	ab20      	add	r3, sp, #128	@ 0x80
 8005e4e:	9315      	str	r3, [sp, #84]	@ 0x54

	/* Pointers */
	float** matrices = (float**)malloc(number_of_pointers * sizeof(float*));
 8005e50:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8005e52:	009c      	lsls	r4, r3, #2
 8005e54:	0020      	movs	r0, r4
 8005e56:	f004 ff3d 	bl	800acd4 <malloc>
 8005e5a:	9003      	str	r0, [sp, #12]
	size_t* rows = (size_t*)malloc(number_of_pointers * sizeof(size_t));
 8005e5c:	0020      	movs	r0, r4
 8005e5e:	f004 ff39 	bl	800acd4 <malloc>
 8005e62:	9004      	str	r0, [sp, #16]
	size_t* columns = (size_t*)malloc(number_of_pointers * sizeof(size_t));
 8005e64:	0020      	movs	r0, r4
 8005e66:	f004 ff35 	bl	800acd4 <malloc>

	/* Get the arguments */
	for (i = 0; i < number_of_pointers; i++) {
 8005e6a:	2100      	movs	r1, #0
	size_t* columns = (size_t*)malloc(number_of_pointers * sizeof(size_t));
 8005e6c:	9005      	str	r0, [sp, #20]
		matrices[i] = va_arg(args, float*);
		rows[i] = va_arg(args, const size_t);
		columns[i] = va_arg(args, const size_t);
 8005e6e:	2001      	movs	r0, #1
	for (i = 0; i < number_of_pointers; i++) {
 8005e70:	000a      	movs	r2, r1
		columns[i] = va_arg(args, const size_t);
 8005e72:	4684      	mov	ip, r0
 8005e74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
	for (i = 0; i < number_of_pointers; i++) {
 8005e76:	4294      	cmp	r4, r2
 8005e78:	d116      	bne.n	8005ea8 <rk4args+0xa0>
 8005e7a:	2900      	cmp	r1, #0
 8005e7c:	d000      	beq.n	8005e80 <rk4args+0x78>
 8005e7e:	9315      	str	r3, [sp, #84]	@ 0x54
			k4[j] = yt[j] * h;
		}

		/* Save output */
		for (j = 0; j < N; j++) {
			Y[i * N * (!no_ode_output) + j] = y[j] + (k1[j] + 2.0f * k2[j] + 2.0f * k3[j] + k4[j]) / 6.0f;
 8005e80:	2301      	movs	r3, #1
 8005e82:	2200      	movs	r2, #0
 8005e84:	405f      	eors	r7, r3
 8005e86:	437d      	muls	r5, r7
	float t = 0.0f;
 8005e88:	2700      	movs	r7, #0
 8005e8a:	950c      	str	r5, [sp, #48]	@ 0x30
			Y[i * N * (!no_ode_output) + j] = y[j] + (k1[j] + 2.0f * k2[j] + 2.0f * k3[j] + k4[j]) / 6.0f;
 8005e8c:	950d      	str	r5, [sp, #52]	@ 0x34
 8005e8e:	920e      	str	r2, [sp, #56]	@ 0x38
	for (i = 1; i < iterations; i++) {
 8005e90:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e94:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d300      	bcc.n	8005e9c <rk4args+0x94>
 8005e9a:	e0e3      	b.n	8006064 <rk4args+0x25c>
 8005e9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e9e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	2400      	movs	r4, #0
 8005ea4:	189b      	adds	r3, r3, r2
 8005ea6:	e010      	b.n	8005eca <rk4args+0xc2>
		matrices[i] = va_arg(args, float*);
 8005ea8:	6819      	ldr	r1, [r3, #0]
 8005eaa:	9803      	ldr	r0, [sp, #12]
 8005eac:	5081      	str	r1, [r0, r2]
		rows[i] = va_arg(args, const size_t);
 8005eae:	6859      	ldr	r1, [r3, #4]
 8005eb0:	9804      	ldr	r0, [sp, #16]
 8005eb2:	5081      	str	r1, [r0, r2]
		columns[i] = va_arg(args, const size_t);
 8005eb4:	6899      	ldr	r1, [r3, #8]
 8005eb6:	9805      	ldr	r0, [sp, #20]
 8005eb8:	330c      	adds	r3, #12
 8005eba:	5081      	str	r1, [r0, r2]
 8005ebc:	4661      	mov	r1, ip
 8005ebe:	3204      	adds	r2, #4
 8005ec0:	e7d9      	b.n	8005e76 <rk4args+0x6e>
			y[j] = Y[(i - 1) * N * (!no_ode_output) + j];
 8005ec2:	591a      	ldr	r2, [r3, r4]
 8005ec4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005ec6:	510a      	str	r2, [r1, r4]
		for (j = 0; j < N; j++) {
 8005ec8:	3404      	adds	r4, #4
 8005eca:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005ecc:	42a2      	cmp	r2, r4
 8005ece:	d1f8      	bne.n	8005ec2 <rk4args+0xba>
		memcpy(yt, y, length);
 8005ed0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005ed2:	0030      	movs	r0, r6
 8005ed4:	f005 fe02 	bl	800badc <memcpy>
		odefun(t, yt, matrices, rows, columns);
 8005ed8:	9b05      	ldr	r3, [sp, #20]
 8005eda:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	0031      	movs	r1, r6
 8005ee0:	9b04      	ldr	r3, [sp, #16]
 8005ee2:	9a03      	ldr	r2, [sp, #12]
 8005ee4:	1c38      	adds	r0, r7, #0
 8005ee6:	47a8      	blx	r5
		for (j = 0; j < N; j++) {
 8005ee8:	2500      	movs	r5, #0
 8005eea:	42a5      	cmp	r5, r4
 8005eec:	d158      	bne.n	8005fa0 <rk4args+0x198>
		memcpy(yt, y, length);
 8005eee:	0022      	movs	r2, r4
 8005ef0:	0030      	movs	r0, r6
 8005ef2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005ef4:	f005 fdf2 	bl	800badc <memcpy>
		for (j = 0; j < N; j++) {
 8005ef8:	2500      	movs	r5, #0
			yt[j] += k1[j] / 2.0f;
 8005efa:	21fc      	movs	r1, #252	@ 0xfc
 8005efc:	0589      	lsls	r1, r1, #22
		for (j = 0; j < N; j++) {
 8005efe:	42a5      	cmp	r5, r4
 8005f00:	d156      	bne.n	8005fb0 <rk4args+0x1a8>
		odefun(t + h / 2.0f, yt, matrices, rows, columns);
 8005f02:	9806      	ldr	r0, [sp, #24]
 8005f04:	f7fa fef8 	bl	8000cf8 <__aeabi_fmul>
 8005f08:	1c39      	adds	r1, r7, #0
 8005f0a:	f7fa fb35 	bl	8000578 <__aeabi_fadd>
 8005f0e:	9b05      	ldr	r3, [sp, #20]
 8005f10:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	0031      	movs	r1, r6
 8005f16:	9b04      	ldr	r3, [sp, #16]
 8005f18:	9a03      	ldr	r2, [sp, #12]
 8005f1a:	9010      	str	r0, [sp, #64]	@ 0x40
 8005f1c:	47a8      	blx	r5
		for (j = 0; j < N; j++) {
 8005f1e:	2500      	movs	r5, #0
 8005f20:	42a5      	cmp	r5, r4
 8005f22:	d150      	bne.n	8005fc6 <rk4args+0x1be>
		memcpy(yt, y, length);
 8005f24:	0022      	movs	r2, r4
 8005f26:	0030      	movs	r0, r6
 8005f28:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005f2a:	f005 fdd7 	bl	800badc <memcpy>
		for (j = 0; j < N; j++) {
 8005f2e:	2500      	movs	r5, #0
 8005f30:	42a5      	cmp	r5, r4
 8005f32:	d150      	bne.n	8005fd6 <rk4args+0x1ce>
		odefun(t + h / 2.0f, yt, matrices, rows, columns);
 8005f34:	9b05      	ldr	r3, [sp, #20]
 8005f36:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	0031      	movs	r1, r6
 8005f3c:	9b04      	ldr	r3, [sp, #16]
 8005f3e:	9a03      	ldr	r2, [sp, #12]
 8005f40:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005f42:	47a8      	blx	r5
		for (j = 0; j < N; j++) {
 8005f44:	2500      	movs	r5, #0
 8005f46:	42a5      	cmp	r5, r4
 8005f48:	d152      	bne.n	8005ff0 <rk4args+0x1e8>
		memcpy(yt, y, length);
 8005f4a:	0022      	movs	r2, r4
 8005f4c:	0030      	movs	r0, r6
 8005f4e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005f50:	f005 fdc4 	bl	800badc <memcpy>
		for (j = 0; j < N; j++) {
 8005f54:	2500      	movs	r5, #0
 8005f56:	42a5      	cmp	r5, r4
 8005f58:	d152      	bne.n	8006000 <rk4args+0x1f8>
		odefun(t + h, yt, matrices, rows, columns);
 8005f5a:	9906      	ldr	r1, [sp, #24]
 8005f5c:	1c38      	adds	r0, r7, #0
 8005f5e:	f7fa fb0b 	bl	8000578 <__aeabi_fadd>
 8005f62:	9b05      	ldr	r3, [sp, #20]
 8005f64:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	0031      	movs	r1, r6
 8005f6a:	9b04      	ldr	r3, [sp, #16]
 8005f6c:	9a03      	ldr	r2, [sp, #12]
 8005f6e:	1c07      	adds	r7, r0, #0
 8005f70:	47a8      	blx	r5
		for (j = 0; j < N; j++) {
 8005f72:	2500      	movs	r5, #0
 8005f74:	42a5      	cmp	r5, r4
 8005f76:	d14b      	bne.n	8006010 <rk4args+0x208>
 8005f78:	2500      	movs	r5, #0
 8005f7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f7c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	18d3      	adds	r3, r2, r3
 8005f82:	9310      	str	r3, [sp, #64]	@ 0x40
		for (j = 0; j < N; j++) {
 8005f84:	42a5      	cmp	r5, r4
 8005f86:	d14b      	bne.n	8006020 <rk4args+0x218>
	for (i = 1; i < iterations; i++) {
 8005f88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005f8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f8c:	4694      	mov	ip, r2
 8005f8e:	3301      	adds	r3, #1
 8005f90:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f94:	4463      	add	r3, ip
 8005f96:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f9a:	4463      	add	r3, ip
 8005f9c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005f9e:	e778      	b.n	8005e92 <rk4args+0x8a>
			k1[j] = yt[j] * h;
 8005fa0:	5970      	ldr	r0, [r6, r5]
 8005fa2:	9906      	ldr	r1, [sp, #24]
 8005fa4:	f7fa fea8 	bl	8000cf8 <__aeabi_fmul>
 8005fa8:	9b07      	ldr	r3, [sp, #28]
 8005faa:	5158      	str	r0, [r3, r5]
		for (j = 0; j < N; j++) {
 8005fac:	3504      	adds	r5, #4
 8005fae:	e79c      	b.n	8005eea <rk4args+0xe2>
			yt[j] += k1[j] / 2.0f;
 8005fb0:	9b07      	ldr	r3, [sp, #28]
 8005fb2:	5958      	ldr	r0, [r3, r5]
 8005fb4:	f7fa fea0 	bl	8000cf8 <__aeabi_fmul>
 8005fb8:	1c01      	adds	r1, r0, #0
 8005fba:	5970      	ldr	r0, [r6, r5]
 8005fbc:	f7fa fadc 	bl	8000578 <__aeabi_fadd>
 8005fc0:	5170      	str	r0, [r6, r5]
		for (j = 0; j < N; j++) {
 8005fc2:	3504      	adds	r5, #4
 8005fc4:	e799      	b.n	8005efa <rk4args+0xf2>
			k2[j] = yt[j] * h;
 8005fc6:	5970      	ldr	r0, [r6, r5]
 8005fc8:	9906      	ldr	r1, [sp, #24]
 8005fca:	f7fa fe95 	bl	8000cf8 <__aeabi_fmul>
 8005fce:	9b08      	ldr	r3, [sp, #32]
 8005fd0:	5158      	str	r0, [r3, r5]
		for (j = 0; j < N; j++) {
 8005fd2:	3504      	adds	r5, #4
 8005fd4:	e7a4      	b.n	8005f20 <rk4args+0x118>
			yt[j] += k2[j] / 2.0f;
 8005fd6:	21fc      	movs	r1, #252	@ 0xfc
 8005fd8:	9b08      	ldr	r3, [sp, #32]
 8005fda:	0589      	lsls	r1, r1, #22
 8005fdc:	5958      	ldr	r0, [r3, r5]
 8005fde:	f7fa fe8b 	bl	8000cf8 <__aeabi_fmul>
 8005fe2:	1c01      	adds	r1, r0, #0
 8005fe4:	5970      	ldr	r0, [r6, r5]
 8005fe6:	f7fa fac7 	bl	8000578 <__aeabi_fadd>
 8005fea:	5170      	str	r0, [r6, r5]
		for (j = 0; j < N; j++) {
 8005fec:	3504      	adds	r5, #4
 8005fee:	e79f      	b.n	8005f30 <rk4args+0x128>
			k3[j] = yt[j] * h;
 8005ff0:	5970      	ldr	r0, [r6, r5]
 8005ff2:	9906      	ldr	r1, [sp, #24]
 8005ff4:	f7fa fe80 	bl	8000cf8 <__aeabi_fmul>
 8005ff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ffa:	5158      	str	r0, [r3, r5]
		for (j = 0; j < N; j++) {
 8005ffc:	3504      	adds	r5, #4
 8005ffe:	e7a2      	b.n	8005f46 <rk4args+0x13e>
			yt[j] += k3[j];
 8006000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006002:	5970      	ldr	r0, [r6, r5]
 8006004:	5959      	ldr	r1, [r3, r5]
 8006006:	f7fa fab7 	bl	8000578 <__aeabi_fadd>
 800600a:	5170      	str	r0, [r6, r5]
		for (j = 0; j < N; j++) {
 800600c:	3504      	adds	r5, #4
 800600e:	e7a2      	b.n	8005f56 <rk4args+0x14e>
			k4[j] = yt[j] * h;
 8006010:	5970      	ldr	r0, [r6, r5]
 8006012:	9906      	ldr	r1, [sp, #24]
 8006014:	f7fa fe70 	bl	8000cf8 <__aeabi_fmul>
 8006018:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800601a:	5158      	str	r0, [r3, r5]
		for (j = 0; j < N; j++) {
 800601c:	3504      	adds	r5, #4
 800601e:	e7a9      	b.n	8005f74 <rk4args+0x16c>
			Y[i * N * (!no_ode_output) + j] = y[j] + (k1[j] + 2.0f * k2[j] + 2.0f * k3[j] + k4[j]) / 6.0f;
 8006020:	9b08      	ldr	r3, [sp, #32]
 8006022:	5958      	ldr	r0, [r3, r5]
 8006024:	1c01      	adds	r1, r0, #0
 8006026:	f7fa faa7 	bl	8000578 <__aeabi_fadd>
 800602a:	9b07      	ldr	r3, [sp, #28]
 800602c:	5959      	ldr	r1, [r3, r5]
 800602e:	f7fa faa3 	bl	8000578 <__aeabi_fadd>
 8006032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006034:	9013      	str	r0, [sp, #76]	@ 0x4c
 8006036:	5958      	ldr	r0, [r3, r5]
 8006038:	1c01      	adds	r1, r0, #0
 800603a:	f7fa fa9d 	bl	8000578 <__aeabi_fadd>
 800603e:	1c01      	adds	r1, r0, #0
 8006040:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006042:	f7fa fa99 	bl	8000578 <__aeabi_fadd>
 8006046:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006048:	5959      	ldr	r1, [r3, r5]
 800604a:	f7fa fa95 	bl	8000578 <__aeabi_fadd>
 800604e:	4912      	ldr	r1, [pc, #72]	@ (8006098 <rk4args+0x290>)
 8006050:	f7fa fc84 	bl	800095c <__aeabi_fdiv>
 8006054:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006056:	5959      	ldr	r1, [r3, r5]
 8006058:	f7fa fa8e 	bl	8000578 <__aeabi_fadd>
 800605c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800605e:	5158      	str	r0, [r3, r5]
		for (j = 0; j < N; j++) {
 8006060:	3504      	adds	r5, #4
 8006062:	e78f      	b.n	8005f84 <rk4args+0x17c>
		/* Update t */
		t += h;
	}

	/* Free */
	free(k1);
 8006064:	9807      	ldr	r0, [sp, #28]
 8006066:	f004 fe3f 	bl	800ace8 <free>
	free(k2);
 800606a:	9808      	ldr	r0, [sp, #32]
 800606c:	f004 fe3c 	bl	800ace8 <free>
	free(k3);
 8006070:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006072:	f004 fe39 	bl	800ace8 <free>
	free(k4);
 8006076:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006078:	f004 fe36 	bl	800ace8 <free>
	free(yt);
 800607c:	0030      	movs	r0, r6
 800607e:	f004 fe33 	bl	800ace8 <free>
	free(rows);
 8006082:	9804      	ldr	r0, [sp, #16]
 8006084:	f004 fe30 	bl	800ace8 <free>
	free(columns);
 8006088:	9805      	ldr	r0, [sp, #20]
 800608a:	f004 fe2d 	bl	800ace8 <free>
	free(matrices);
 800608e:	9803      	ldr	r0, [sp, #12]
 8006090:	f004 fe2a 	bl	800ace8 <free>

	/* Close */
	va_end(args);
}
 8006094:	b017      	add	sp, #92	@ 0x5c
 8006096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006098:	40c00000 	.word	0x40c00000

0800609c <chol>:
 * A need to be symmetric positive definite
 * A [m*n]
 * L [m*n]
 * n == m
 */
bool chol(const float A[], float L[], const size_t row) {
 800609c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800609e:	0017      	movs	r7, r2
	const float* Ai = A;

	memset(L, 0, row * row * sizeof(float));
	float s;
	size_t i, j;
	for (i = 0; i < row; i++) {
 80060a0:	2500      	movs	r5, #0
	memset(L, 0, row * row * sizeof(float));
 80060a2:	4352      	muls	r2, r2
bool chol(const float A[], float L[], const size_t row) {
 80060a4:	b089      	sub	sp, #36	@ 0x24
 80060a6:	9102      	str	r1, [sp, #8]
 80060a8:	9001      	str	r0, [sp, #4]
	memset(L, 0, row * row * sizeof(float));
 80060aa:	2100      	movs	r1, #0
 80060ac:	9802      	ldr	r0, [sp, #8]
 80060ae:	0092      	lsls	r2, r2, #2
 80060b0:	f005 fc54 	bl	800b95c <memset>
				Lj[j] = FLT_EPSILON;
				/* L[row * j + j] = FLT_EPSILON; // Same as eps command in MATLAB */
			}
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
			/* L[row * i + j] = (i == j) ? sqrtf(A[row * i + i] - s) : (1.0f / L[row * j + j] * (A[row * i + j] - s)); */
			Lj += row;
 80060b4:	00bb      	lsls	r3, r7, #2
 80060b6:	9303      	str	r3, [sp, #12]
 80060b8:	3304      	adds	r3, #4
 80060ba:	9307      	str	r3, [sp, #28]
 80060bc:	9b01      	ldr	r3, [sp, #4]
 80060be:	9305      	str	r3, [sp, #20]
	float* Li = L;
 80060c0:	9b02      	ldr	r3, [sp, #8]
 80060c2:	9300      	str	r3, [sp, #0]
	for (i = 0; i < row; i++) {
 80060c4:	42bd      	cmp	r5, r7
 80060c6:	d102      	bne.n	80060ce <chol+0x32>
		Li += row;
		Ai += row;
	}
#endif
	return true;
 80060c8:	2001      	movs	r0, #1
 80060ca:	b009      	add	sp, #36	@ 0x24
 80060cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		for (j = 0; j <= i; j++) {
 80060ce:	2400      	movs	r4, #0
 80060d0:	9e02      	ldr	r6, [sp, #8]
		Lj = L;
 80060d2:	9604      	str	r6, [sp, #16]
			s = dot(Li, Lj, j);
 80060d4:	9904      	ldr	r1, [sp, #16]
 80060d6:	0022      	movs	r2, r4
 80060d8:	9800      	ldr	r0, [sp, #0]
 80060da:	f000 f843 	bl	8006164 <dot>
 80060de:	9006      	str	r0, [sp, #24]
			if (fabsf(Lj[j]) < MIN_VALUE) {
 80060e0:	6830      	ldr	r0, [r6, #0]
 80060e2:	491f      	ldr	r1, [pc, #124]	@ (8006160 <chol+0xc4>)
 80060e4:	0040      	lsls	r0, r0, #1
 80060e6:	0840      	lsrs	r0, r0, #1
 80060e8:	f7fa fa06 	bl	80004f8 <__aeabi_fcmplt>
 80060ec:	2800      	cmp	r0, #0
 80060ee:	d002      	beq.n	80060f6 <chol+0x5a>
				Lj[j] = FLT_EPSILON;
 80060f0:	23d0      	movs	r3, #208	@ 0xd0
 80060f2:	059b      	lsls	r3, r3, #22
 80060f4:	6033      	str	r3, [r6, #0]
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
 80060f6:	42a5      	cmp	r5, r4
 80060f8:	d120      	bne.n	800613c <chol+0xa0>
 80060fa:	9b05      	ldr	r3, [sp, #20]
 80060fc:	9906      	ldr	r1, [sp, #24]
 80060fe:	6818      	ldr	r0, [r3, #0]
 8006100:	f7fa ff54 	bl	8000fac <__aeabi_fsub>
 8006104:	f007 fb12 	bl	800d72c <sqrtf>
 8006108:	9a00      	ldr	r2, [sp, #0]
 800610a:	00a3      	lsls	r3, r4, #2
 800610c:	50d0      	str	r0, [r2, r3]
			Lj += row;
 800610e:	9a03      	ldr	r2, [sp, #12]
 8006110:	9b04      	ldr	r3, [sp, #16]
 8006112:	4694      	mov	ip, r2
 8006114:	4463      	add	r3, ip
 8006116:	9304      	str	r3, [sp, #16]
		for (j = 0; j <= i; j++) {
 8006118:	9b07      	ldr	r3, [sp, #28]
 800611a:	3401      	adds	r4, #1
 800611c:	18f6      	adds	r6, r6, r3
 800611e:	42a5      	cmp	r5, r4
 8006120:	d2d8      	bcs.n	80060d4 <chol+0x38>
		Li += row;
 8006122:	9b00      	ldr	r3, [sp, #0]
 8006124:	9a07      	ldr	r2, [sp, #28]
 8006126:	4463      	add	r3, ip
 8006128:	9300      	str	r3, [sp, #0]
		Ai += row;
 800612a:	9b01      	ldr	r3, [sp, #4]
	for (i = 0; i < row; i++) {
 800612c:	3501      	adds	r5, #1
		Ai += row;
 800612e:	4463      	add	r3, ip
 8006130:	4694      	mov	ip, r2
 8006132:	9301      	str	r3, [sp, #4]
	for (i = 0; i < row; i++) {
 8006134:	9b05      	ldr	r3, [sp, #20]
 8006136:	4463      	add	r3, ip
 8006138:	9305      	str	r3, [sp, #20]
 800613a:	e7c3      	b.n	80060c4 <chol+0x28>
			Li[j] = (i == j) ? sqrtf(Ai[i] - s) : (1.0f / Lj[j] * (Ai[j] - s));
 800613c:	9a01      	ldr	r2, [sp, #4]
 800613e:	00a3      	lsls	r3, r4, #2
 8006140:	9906      	ldr	r1, [sp, #24]
 8006142:	58d0      	ldr	r0, [r2, r3]
 8006144:	f7fa ff32 	bl	8000fac <__aeabi_fsub>
 8006148:	9006      	str	r0, [sp, #24]
 800614a:	20fe      	movs	r0, #254	@ 0xfe
 800614c:	6831      	ldr	r1, [r6, #0]
 800614e:	0580      	lsls	r0, r0, #22
 8006150:	f7fa fc04 	bl	800095c <__aeabi_fdiv>
 8006154:	1c01      	adds	r1, r0, #0
 8006156:	9806      	ldr	r0, [sp, #24]
 8006158:	f7fa fdce 	bl	8000cf8 <__aeabi_fmul>
 800615c:	e7d4      	b.n	8006108 <chol+0x6c>
 800615e:	46c0      	nop			@ (mov r8, r8)
 8006160:	3727c5ac 	.word	0x3727c5ac

08006164 <dot>:
/*
 * Compute dot product of two vectors
 * a[m]
 * b[m]
 */
float dot(const float a[], const float b[], const size_t row) {
 8006164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006166:	0006      	movs	r6, r0
 8006168:	000f      	movs	r7, r1
#elif defined(MKL_LAPACK_USED)
    return cblas_sdot(row, a, 1, b, 1);
#else
    float result = 0.0f;
    size_t i;
    for (i = 0; i < row; i++) {
 800616a:	2500      	movs	r5, #0
    float result = 0.0f;
 800616c:	2400      	movs	r4, #0
 800616e:	0093      	lsls	r3, r2, #2
 8006170:	9301      	str	r3, [sp, #4]
    for (i = 0; i < row; i++) {
 8006172:	9b01      	ldr	r3, [sp, #4]
 8006174:	429d      	cmp	r5, r3
 8006176:	d101      	bne.n	800617c <dot+0x18>
        result += a[i] * b[i];
    }
    return result;
#endif

 8006178:	1c20      	adds	r0, r4, #0
 800617a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        result += a[i] * b[i];
 800617c:	5979      	ldr	r1, [r7, r5]
 800617e:	5970      	ldr	r0, [r6, r5]
 8006180:	f7fa fdba 	bl	8000cf8 <__aeabi_fmul>
 8006184:	1c01      	adds	r1, r0, #0
 8006186:	1c20      	adds	r0, r4, #0
 8006188:	f7fa f9f6 	bl	8000578 <__aeabi_fadd>
 800618c:	3504      	adds	r5, #4
 800618e:	1c04      	adds	r4, r0, #0
    for (i = 0; i < row; i++) {
 8006190:	e7ef      	b.n	8006172 <dot+0xe>
	...

08006194 <expm>:
/*
 * Find matrix exponential, return A as A = expm(A)
 * A[m*n]
 * m == n
 */
bool expm(float A[], const size_t row){
 8006194:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Decleration */
	size_t i;

	/* Create zero matrix */
	size_t row_row_size = row * row * sizeof(float);
 8006196:	000c      	movs	r4, r1
 8006198:	434c      	muls	r4, r1
bool expm(float A[], const size_t row){
 800619a:	b08b      	sub	sp, #44	@ 0x2c
	size_t row_row_size = row * row * sizeof(float);
 800619c:	00a4      	lsls	r4, r4, #2
bool expm(float A[], const size_t row){
 800619e:	9009      	str	r0, [sp, #36]	@ 0x24
	float *E = (float*)malloc(row_row_size);
 80061a0:	0020      	movs	r0, r4
bool expm(float A[], const size_t row){
 80061a2:	000f      	movs	r7, r1
	float *E = (float*)malloc(row_row_size);
 80061a4:	f004 fd96 	bl	800acd4 <malloc>
	memset(E, 0, row_row_size);
 80061a8:	0022      	movs	r2, r4
 80061aa:	2100      	movs	r1, #0
	float *E = (float*)malloc(row_row_size);
 80061ac:	9005      	str	r0, [sp, #20]
	memset(E, 0, row_row_size);
 80061ae:	f005 fbd5 	bl	800b95c <memset>
	/* Create identity matrices */
	float *F = (float*)malloc(row_row_size);
 80061b2:	0020      	movs	r0, r4
 80061b4:	f004 fd8e 	bl	800acd4 <malloc>
 80061b8:	9003      	str	r0, [sp, #12]
	float *T = (float*)malloc(row_row_size);
 80061ba:	0020      	movs	r0, r4
 80061bc:	f004 fd8a 	bl	800acd4 <malloc>
	memset(F, 0, row_row_size);
 80061c0:	0022      	movs	r2, r4
 80061c2:	2100      	movs	r1, #0
	float *T = (float*)malloc(row_row_size);
 80061c4:	9004      	str	r0, [sp, #16]
	memset(F, 0, row_row_size);
 80061c6:	9803      	ldr	r0, [sp, #12]
 80061c8:	f005 fbc8 	bl	800b95c <memset>
	memset(T, 0, row_row_size);
 80061cc:	25fe      	movs	r5, #254	@ 0xfe
 80061ce:	0022      	movs	r2, r4
 80061d0:	2100      	movs	r1, #0
 80061d2:	9804      	ldr	r0, [sp, #16]
 80061d4:	f005 fbc2 	bl	800b95c <memset>
	for(i = 0; i < row; i++){
 80061d8:	2200      	movs	r2, #0
		F[i * row + i] = 1;
 80061da:	1c7b      	adds	r3, r7, #1
 80061dc:	9903      	ldr	r1, [sp, #12]
 80061de:	9804      	ldr	r0, [sp, #16]
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	05ad      	lsls	r5, r5, #22
	for(i = 0; i < row; i++){
 80061e4:	42ba      	cmp	r2, r7
 80061e6:	d129      	bne.n	800623c <expm+0xa8>
		T[i * row + i] = 1;
	}
	float k = 1.0f;
	size_t iterations = 0;
 80061e8:	2300      	movs	r3, #0
 80061ea:	9306      	str	r3, [sp, #24]
	float k = 1.0f;
 80061ec:	23fe      	movs	r3, #254	@ 0xfe
 80061ee:	059b      	lsls	r3, r3, #22
 80061f0:	9307      	str	r3, [sp, #28]
	while (norm(T, row, row, NORM_METHOD_L1) > 0.0f && iterations < MAX_ITERATIONS){
 80061f2:	0039      	movs	r1, r7
 80061f4:	2300      	movs	r3, #0
 80061f6:	003a      	movs	r2, r7
 80061f8:	9804      	ldr	r0, [sp, #16]
 80061fa:	f000 fa39 	bl	8006670 <norm>
 80061fe:	2100      	movs	r1, #0
 8006200:	f7fa f98e 	bl	8000520 <__aeabi_fcmpgt>
 8006204:	2800      	cmp	r0, #0
 8006206:	d003      	beq.n	8006210 <expm+0x7c>
 8006208:	4b2e      	ldr	r3, [pc, #184]	@ (80062c4 <expm+0x130>)
 800620a:	9a06      	ldr	r2, [sp, #24]
 800620c:	429a      	cmp	r2, r3
 800620e:	d13e      	bne.n	800628e <expm+0xfa>
			T[i] = E[i] + F[i] - E[i];
		}
		k++;
		iterations++;
	}
	memcpy(A, E, row_row_size);
 8006210:	0022      	movs	r2, r4
 8006212:	9905      	ldr	r1, [sp, #20]
 8006214:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006216:	f005 fc61 	bl	800badc <memcpy>

	/* Free */
	free(E);
 800621a:	9805      	ldr	r0, [sp, #20]
 800621c:	f004 fd64 	bl	800ace8 <free>
	free(F);
 8006220:	9803      	ldr	r0, [sp, #12]
 8006222:	f004 fd61 	bl	800ace8 <free>
	free(T);
 8006226:	9804      	ldr	r0, [sp, #16]
 8006228:	f004 fd5e 	bl	800ace8 <free>

	/* Return status */
	return iterations < MAX_ITERATIONS;
 800622c:	2000      	movs	r0, #0
 800622e:	4b26      	ldr	r3, [pc, #152]	@ (80062c8 <expm+0x134>)
 8006230:	9a06      	ldr	r2, [sp, #24]
 8006232:	4293      	cmp	r3, r2
 8006234:	4140      	adcs	r0, r0
 8006236:	b2c0      	uxtb	r0, r0
}
 8006238:	b00b      	add	sp, #44	@ 0x2c
 800623a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		F[i * row + i] = 1;
 800623c:	600d      	str	r5, [r1, #0]
		T[i * row + i] = 1;
 800623e:	6005      	str	r5, [r0, #0]
	for(i = 0; i < row; i++){
 8006240:	3201      	adds	r2, #1
 8006242:	18c9      	adds	r1, r1, r3
 8006244:	18c0      	adds	r0, r0, r3
 8006246:	e7cd      	b.n	80061e4 <expm+0x50>
			E[i] = E[i] + F[i];
 8006248:	9b03      	ldr	r3, [sp, #12]
 800624a:	5959      	ldr	r1, [r3, r5]
 800624c:	9b05      	ldr	r3, [sp, #20]
 800624e:	5958      	ldr	r0, [r3, r5]
 8006250:	f7fa f992 	bl	8000578 <__aeabi_fadd>
 8006254:	9b05      	ldr	r3, [sp, #20]
 8006256:	5158      	str	r0, [r3, r5]
		for(i = 0; i < row*row; i++){
 8006258:	3504      	adds	r5, #4
 800625a:	42ac      	cmp	r4, r5
 800625c:	d1f4      	bne.n	8006248 <expm+0xb4>
		mul(A, F, T, row, row, row);
 800625e:	003b      	movs	r3, r7
 8006260:	9a04      	ldr	r2, [sp, #16]
 8006262:	9903      	ldr	r1, [sp, #12]
 8006264:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006266:	9701      	str	r7, [sp, #4]
 8006268:	9700      	str	r7, [sp, #0]
 800626a:	f000 f9bd 	bl	80065e8 <mul>
		for(i = 0; i < row*row; i++){
 800626e:	2600      	movs	r6, #0
 8006270:	42ae      	cmp	r6, r5
 8006272:	d10e      	bne.n	8006292 <expm+0xfe>
 8006274:	2600      	movs	r6, #0
		for(i = 0; i < row*row; i++){
 8006276:	42ae      	cmp	r6, r5
 8006278:	d114      	bne.n	80062a4 <expm+0x110>
		k++;
 800627a:	21fe      	movs	r1, #254	@ 0xfe
 800627c:	9807      	ldr	r0, [sp, #28]
 800627e:	0589      	lsls	r1, r1, #22
 8006280:	f7fa f97a 	bl	8000578 <__aeabi_fadd>
		iterations++;
 8006284:	9b06      	ldr	r3, [sp, #24]
		k++;
 8006286:	9007      	str	r0, [sp, #28]
		iterations++;
 8006288:	3301      	adds	r3, #1
 800628a:	9306      	str	r3, [sp, #24]
 800628c:	e7b1      	b.n	80061f2 <expm+0x5e>
 800628e:	2500      	movs	r5, #0
 8006290:	e7e3      	b.n	800625a <expm+0xc6>
			F[i] = T[i]/k;
 8006292:	9b04      	ldr	r3, [sp, #16]
 8006294:	9907      	ldr	r1, [sp, #28]
 8006296:	5998      	ldr	r0, [r3, r6]
 8006298:	f7fa fb60 	bl	800095c <__aeabi_fdiv>
 800629c:	9b03      	ldr	r3, [sp, #12]
 800629e:	5198      	str	r0, [r3, r6]
		for(i = 0; i < row*row; i++){
 80062a0:	3604      	adds	r6, #4
 80062a2:	e7e5      	b.n	8006270 <expm+0xdc>
			T[i] = E[i] + F[i] - E[i];
 80062a4:	9b05      	ldr	r3, [sp, #20]
 80062a6:	599b      	ldr	r3, [r3, r6]
 80062a8:	9308      	str	r3, [sp, #32]
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	9808      	ldr	r0, [sp, #32]
 80062ae:	5999      	ldr	r1, [r3, r6]
 80062b0:	f7fa f962 	bl	8000578 <__aeabi_fadd>
 80062b4:	9908      	ldr	r1, [sp, #32]
 80062b6:	f7fa fe79 	bl	8000fac <__aeabi_fsub>
 80062ba:	9b04      	ldr	r3, [sp, #16]
 80062bc:	5198      	str	r0, [r3, r6]
		for(i = 0; i < row*row; i++){
 80062be:	3604      	adds	r6, #4
 80062c0:	e7d9      	b.n	8006276 <expm+0xe2>
 80062c2:	46c0      	nop			@ (mov r8, r8)
 80062c4:	00002710 	.word	0x00002710
 80062c8:	0000270f 	.word	0x0000270f

080062cc <eye>:

/*
 * Create identity matrix I
 * I[row * column]
 */
void eye(float I[], const float value, const size_t row, const size_t column) {
 80062cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062ce:	009d      	lsls	r5, r3, #2
 80062d0:	0016      	movs	r6, r2
	memset(I, 0, row * column * sizeof(float));
 80062d2:	002a      	movs	r2, r5
void eye(float I[], const float value, const size_t row, const size_t column) {
 80062d4:	001f      	movs	r7, r3
	memset(I, 0, row * column * sizeof(float));
 80062d6:	4372      	muls	r2, r6
void eye(float I[], const float value, const size_t row, const size_t column) {
 80062d8:	9101      	str	r1, [sp, #4]
	memset(I, 0, row * column * sizeof(float));
 80062da:	2100      	movs	r1, #0
void eye(float I[], const float value, const size_t row, const size_t column) {
 80062dc:	0004      	movs	r4, r0
	memset(I, 0, row * column * sizeof(float));
 80062de:	f005 fb3d 	bl	800b95c <memset>
	size_t i;
	const size_t smallest = (size_t)vmin(row, column);
 80062e2:	0038      	movs	r0, r7
 80062e4:	f7fb f94c 	bl	8001580 <__aeabi_ui2f>
 80062e8:	1c07      	adds	r7, r0, #0
 80062ea:	0030      	movs	r0, r6
 80062ec:	f7fb f948 	bl	8001580 <__aeabi_ui2f>
 80062f0:	1c39      	adds	r1, r7, #0
 80062f2:	f000 fb05 	bl	8006900 <vmin>
 80062f6:	f7fa f927 	bl	8000548 <__aeabi_f2uiz>
	for (i = 0; i < smallest; i++) {
 80062fa:	2300      	movs	r3, #0
 80062fc:	3504      	adds	r5, #4
 80062fe:	4283      	cmp	r3, r0
 8006300:	d100      	bne.n	8006304 <eye+0x38>
		I[i * column + i] = value;
	}
 8006302:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		I[i * column + i] = value;
 8006304:	9a01      	ldr	r2, [sp, #4]
	for (i = 0; i < smallest; i++) {
 8006306:	3301      	adds	r3, #1
		I[i * column + i] = value;
 8006308:	6022      	str	r2, [r4, #0]
	for (i = 0; i < smallest; i++) {
 800630a:	1964      	adds	r4, r4, r5
 800630c:	e7f7      	b.n	80062fe <eye+0x32>
	...

08006310 <inv>:
	bool status_sgetri = LAPACKE_sgetri(LAPACK_ROW_MAJOR, row, A, row, ipiv) == 0;
	free(ipiv);
	return status_sgetrf && status_sgetri;
#else
	/* Create iA matrix */
	float *iA = (float*)malloc(row * row * sizeof(float));
 8006310:	000b      	movs	r3, r1
bool inv(float A[], const size_t row) {
 8006312:	b5f0      	push	{r4, r5, r6, r7, lr}
	float *iA = (float*)malloc(row * row * sizeof(float));
 8006314:	434b      	muls	r3, r1
bool inv(float A[], const size_t row) {
 8006316:	b08d      	sub	sp, #52	@ 0x34
	float *iA = (float*)malloc(row * row * sizeof(float));
 8006318:	009b      	lsls	r3, r3, #2
bool inv(float A[], const size_t row) {
 800631a:	900b      	str	r0, [sp, #44]	@ 0x2c
	float *iA = (float*)malloc(row * row * sizeof(float));
 800631c:	0018      	movs	r0, r3
bool inv(float A[], const size_t row) {
 800631e:	9100      	str	r1, [sp, #0]
	float *iA = (float*)malloc(row * row * sizeof(float));
 8006320:	9307      	str	r3, [sp, #28]
 8006322:	f004 fcd7 	bl	800acd4 <malloc>
	float *A0 = iA; 

	/* Create temporary matrix */
	float *tmpvec = (float*)malloc(row * sizeof(float));
 8006326:	9b00      	ldr	r3, [sp, #0]
	float *iA = (float*)malloc(row * row * sizeof(float));
 8006328:	9003      	str	r0, [sp, #12]
	float *tmpvec = (float*)malloc(row * sizeof(float));
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	0018      	movs	r0, r3
 800632e:	9301      	str	r3, [sp, #4]
 8006330:	f004 fcd0 	bl	800acd4 <malloc>
	memset(tmpvec, 0, row*sizeof(float));
 8006334:	2100      	movs	r1, #0
 8006336:	9a01      	ldr	r2, [sp, #4]
	float *tmpvec = (float*)malloc(row * sizeof(float));
 8006338:	9004      	str	r0, [sp, #16]
	memset(tmpvec, 0, row*sizeof(float));
 800633a:	f005 fb0f 	bl	800b95c <memset>

	/* Check if the determinant is 0 */
	float* LU = (float*)malloc(row * row * sizeof(float));
 800633e:	9807      	ldr	r0, [sp, #28]
 8006340:	f004 fcc8 	bl	800acd4 <malloc>
 8006344:	9005      	str	r0, [sp, #20]
	int* P = (int*)malloc(row * sizeof(int));
 8006346:	9801      	ldr	r0, [sp, #4]
 8006348:	f004 fcc4 	bl	800acd4 <malloc>
	bool ok = lup(A, LU, P, row);
 800634c:	9b00      	ldr	r3, [sp, #0]
 800634e:	0002      	movs	r2, r0
	int* P = (int*)malloc(row * sizeof(int));
 8006350:	9006      	str	r0, [sp, #24]
	bool ok = lup(A, LU, P, row);
 8006352:	9905      	ldr	r1, [sp, #20]
 8006354:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006356:	f000 f8b5 	bl	80064c4 <lup>
 800635a:	9008      	str	r0, [sp, #32]
    if (ok) {
 800635c:	2800      	cmp	r0, #0
 800635e:	d000      	beq.n	8006362 <inv+0x52>
 8006360:	e07c      	b.n	800645c <inv+0x14c>
            /* Copy over iA -> A */
            memcpy(A, iA, row * row * sizeof(float));
        }
    }
	/* Free */
    free(tmpvec);
 8006362:	9804      	ldr	r0, [sp, #16]
 8006364:	f004 fcc0 	bl	800ace8 <free>
	free(iA);
 8006368:	9803      	ldr	r0, [sp, #12]
 800636a:	f004 fcbd 	bl	800ace8 <free>
	free(LU);
 800636e:	9805      	ldr	r0, [sp, #20]
 8006370:	f004 fcba 	bl	800ace8 <free>
	free(P);
 8006374:	9806      	ldr	r0, [sp, #24]
 8006376:	f004 fcb7 	bl	800ace8 <free>

	return ok;
#endif
}
 800637a:	9808      	ldr	r0, [sp, #32]
 800637c:	b00d      	add	sp, #52	@ 0x34
 800637e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            tmpvec[i] = 1.0f;
 8006380:	21fe      	movs	r1, #254	@ 0xfe
 8006382:	2400      	movs	r4, #0
 8006384:	9b02      	ldr	r3, [sp, #8]
 8006386:	0589      	lsls	r1, r1, #22
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	9309      	str	r3, [sp, #36]	@ 0x24
 800638c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800638e:	9b04      	ldr	r3, [sp, #16]
 8006390:	5099      	str	r1, [r3, r2]
static bool solve(float x[], float b[], int P[], float LU[], size_t row){
	/* forward substitution with pivoting */
	int32_t i, j;
	for (i = 0; i < row; ++i) {
		x[i] = b[P[i]];
		for (j = 0; j < i; ++j) {
 8006392:	2500      	movs	r5, #0
		x[i] = b[P[i]];
 8006394:	9b06      	ldr	r3, [sp, #24]
 8006396:	9904      	ldr	r1, [sp, #16]
 8006398:	591b      	ldr	r3, [r3, r4]
 800639a:	009a      	lsls	r2, r3, #2
 800639c:	5856      	ldr	r6, [r2, r1]
		for (j = 0; j < i; ++j) {
 800639e:	9a01      	ldr	r2, [sp, #4]
 80063a0:	4353      	muls	r3, r2
 80063a2:	9a05      	ldr	r2, [sp, #20]
 80063a4:	18d3      	adds	r3, r2, r3
 80063a6:	930a      	str	r3, [sp, #40]	@ 0x28
		x[i] = b[P[i]];
 80063a8:	513e      	str	r6, [r7, r4]
		for (j = 0; j < i; ++j) {
 80063aa:	42ac      	cmp	r4, r5
 80063ac:	d13a      	bne.n	8006424 <inv+0x114>
	for (i = 0; i < row; ++i) {
 80063ae:	9b01      	ldr	r3, [sp, #4]
 80063b0:	3404      	adds	r4, #4
 80063b2:	42a3      	cmp	r3, r4
 80063b4:	d1ed      	bne.n	8006392 <inv+0x82>
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
		}
	}

	/* backward substitution with pivoting */
	for (i = row - 1; i >= 0; --i) {
 80063b6:	9b00      	ldr	r3, [sp, #0]
 80063b8:	1e5d      	subs	r5, r3, #1
		for (j = i + 1; j < row; ++j)
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 80063ba:	9b06      	ldr	r3, [sp, #24]
 80063bc:	00ae      	lsls	r6, r5, #2
 80063be:	599b      	ldr	r3, [r3, r6]
 80063c0:	9a00      	ldr	r2, [sp, #0]
		for (j = i + 1; j < row; ++j)
 80063c2:	1c6c      	adds	r4, r5, #1
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 80063c4:	435a      	muls	r2, r3
 80063c6:	920a      	str	r2, [sp, #40]	@ 0x28
		for (j = i + 1; j < row; ++j)
 80063c8:	9b00      	ldr	r3, [sp, #0]
 80063ca:	42a3      	cmp	r3, r4
 80063cc:	d836      	bhi.n	800643c <inv+0x12c>
		
		/* Just in case if we divide with zero */
		if (fabsf(LU[row * P[i] + i]) > MIN_VALUE) {
 80063ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063d0:	4925      	ldr	r1, [pc, #148]	@ (8006468 <inv+0x158>)
 80063d2:	18ec      	adds	r4, r5, r3
 80063d4:	9b05      	ldr	r3, [sp, #20]
 80063d6:	00a4      	lsls	r4, r4, #2
 80063d8:	58e4      	ldr	r4, [r4, r3]
 80063da:	0060      	lsls	r0, r4, #1
 80063dc:	0840      	lsrs	r0, r0, #1
 80063de:	f7fa f89f 	bl	8000520 <__aeabi_fcmpgt>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d03d      	beq.n	8006462 <inv+0x152>
			x[i] = x[i] / LU[row * P[i] + i];
 80063e6:	59b8      	ldr	r0, [r7, r6]
 80063e8:	1c21      	adds	r1, r4, #0
 80063ea:	f7fa fab7 	bl	800095c <__aeabi_fdiv>
 80063ee:	51b8      	str	r0, [r7, r6]
	for (i = row - 1; i >= 0; --i) {
 80063f0:	3d01      	subs	r5, #1
 80063f2:	d2e2      	bcs.n	80063ba <inv+0xaa>
            tmpvec[i] = 0.0f;
 80063f4:	2100      	movs	r1, #0
 80063f6:	9b04      	ldr	r3, [sp, #16]
 80063f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063fa:	5099      	str	r1, [r3, r2]
			iA += row;
 80063fc:	9b01      	ldr	r3, [sp, #4]
 80063fe:	18ff      	adds	r7, r7, r3
        for (i = 0; i < row; i++) {
 8006400:	9b02      	ldr	r3, [sp, #8]
 8006402:	3301      	adds	r3, #1
 8006404:	9302      	str	r3, [sp, #8]
 8006406:	9b02      	ldr	r3, [sp, #8]
 8006408:	9a00      	ldr	r2, [sp, #0]
 800640a:	4293      	cmp	r3, r2
 800640c:	d1b8      	bne.n	8006380 <inv+0x70>
            tran(iA, row, row);
 800640e:	9a02      	ldr	r2, [sp, #8]
 8006410:	9803      	ldr	r0, [sp, #12]
 8006412:	0011      	movs	r1, r2
 8006414:	f000 f9da 	bl	80067cc <tran>
            memcpy(A, iA, row * row * sizeof(float));
 8006418:	9a07      	ldr	r2, [sp, #28]
 800641a:	9903      	ldr	r1, [sp, #12]
 800641c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800641e:	f005 fb5d 	bl	800badc <memcpy>
 8006422:	e79e      	b.n	8006362 <inv+0x52>
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 8006424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006426:	5979      	ldr	r1, [r7, r5]
 8006428:	5958      	ldr	r0, [r3, r5]
 800642a:	f7fa fc65 	bl	8000cf8 <__aeabi_fmul>
 800642e:	1c01      	adds	r1, r0, #0
 8006430:	1c30      	adds	r0, r6, #0
 8006432:	f7fa fdbb 	bl	8000fac <__aeabi_fsub>
 8006436:	3504      	adds	r5, #4
 8006438:	1c06      	adds	r6, r0, #0
		for (j = 0; j < i; ++j) {
 800643a:	e7b5      	b.n	80063a8 <inv+0x98>
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 800643c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800643e:	00a2      	lsls	r2, r4, #2
 8006440:	58b9      	ldr	r1, [r7, r2]
 8006442:	18e3      	adds	r3, r4, r3
 8006444:	9a05      	ldr	r2, [sp, #20]
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	5898      	ldr	r0, [r3, r2]
 800644a:	f7fa fc55 	bl	8000cf8 <__aeabi_fmul>
 800644e:	1c01      	adds	r1, r0, #0
 8006450:	59b8      	ldr	r0, [r7, r6]
 8006452:	f7fa fdab 	bl	8000fac <__aeabi_fsub>
		for (j = i + 1; j < row; ++j)
 8006456:	3401      	adds	r4, #1
			x[i] = x[i] - LU[row * P[i] + j] * x[j];
 8006458:	51b8      	str	r0, [r7, r6]
		for (j = i + 1; j < row; ++j)
 800645a:	e7b5      	b.n	80063c8 <inv+0xb8>
        for (i = 0; i < row; i++) {
 800645c:	2300      	movs	r3, #0
	float *iA = (float*)malloc(row * row * sizeof(float));
 800645e:	9f03      	ldr	r7, [sp, #12]
 8006460:	e7d0      	b.n	8006404 <inv+0xf4>
 8006462:	9703      	str	r7, [sp, #12]
 8006464:	9008      	str	r0, [sp, #32]
 8006466:	e77c      	b.n	8006362 <inv+0x52>
 8006468:	3727c5ac 	.word	0x3727c5ac

0800646c <linsolve_lower_triangular>:
 * A [m*n] need to be lower triangular and square
 * b [m]
 * x [n]
 * n == m
 */
void linsolve_lower_triangular(const float A[], float x[], const float b[], const size_t row) {
 800646c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800646e:	0004      	movs	r4, r0
	/* Time to solve x from Ax = b */
	memset(x, 0, row * sizeof(float));
	size_t i;
	for (i = 0; i < row; i++) {
 8006470:	2500      	movs	r5, #0
 8006472:	0027      	movs	r7, r4
void linsolve_lower_triangular(const float A[], float x[], const float b[], const size_t row) {
 8006474:	b085      	sub	sp, #20
 8006476:	9100      	str	r1, [sp, #0]
	memset(x, 0, row * sizeof(float));
 8006478:	009e      	lsls	r6, r3, #2
void linsolve_lower_triangular(const float A[], float x[], const float b[], const size_t row) {
 800647a:	9203      	str	r2, [sp, #12]
	memset(x, 0, row * sizeof(float));
 800647c:	2100      	movs	r1, #0
 800647e:	0032      	movs	r2, r6
 8006480:	9800      	ldr	r0, [sp, #0]
void linsolve_lower_triangular(const float A[], float x[], const float b[], const size_t row) {
 8006482:	9301      	str	r3, [sp, #4]
	memset(x, 0, row * sizeof(float));
 8006484:	f005 fa6a 	bl	800b95c <memset>
	for (i = 0; i < row; i++) {
 8006488:	1d33      	adds	r3, r6, #4
 800648a:	9302      	str	r3, [sp, #8]
 800648c:	9b01      	ldr	r3, [sp, #4]
 800648e:	429d      	cmp	r5, r3
 8006490:	d101      	bne.n	8006496 <linsolve_lower_triangular+0x2a>
		const float s = dot(A, x, i);
		x[i] = (b[i] - s) / A[i];
		A += row;
	}
}
 8006492:	b005      	add	sp, #20
 8006494:	bdf0      	pop	{r4, r5, r6, r7, pc}
		const float s = dot(A, x, i);
 8006496:	002a      	movs	r2, r5
 8006498:	0020      	movs	r0, r4
 800649a:	9900      	ldr	r1, [sp, #0]
 800649c:	f7ff fe62 	bl	8006164 <dot>
		x[i] = (b[i] - s) / A[i];
 80064a0:	9b03      	ldr	r3, [sp, #12]
 80064a2:	00aa      	lsls	r2, r5, #2
		const float s = dot(A, x, i);
 80064a4:	1c01      	adds	r1, r0, #0
		x[i] = (b[i] - s) / A[i];
 80064a6:	5898      	ldr	r0, [r3, r2]
 80064a8:	f7fa fd80 	bl	8000fac <__aeabi_fsub>
 80064ac:	6839      	ldr	r1, [r7, #0]
 80064ae:	f7fa fa55 	bl	800095c <__aeabi_fdiv>
 80064b2:	9b00      	ldr	r3, [sp, #0]
 80064b4:	00aa      	lsls	r2, r5, #2
 80064b6:	5098      	str	r0, [r3, r2]
		A += row;
 80064b8:	9b02      	ldr	r3, [sp, #8]
 80064ba:	19a4      	adds	r4, r4, r6
	for (i = 0; i < row; i++) {
 80064bc:	3501      	adds	r5, #1
 80064be:	18ff      	adds	r7, r7, r3
 80064c0:	e7e4      	b.n	800648c <linsolve_lower_triangular+0x20>
	...

080064c4 <lup>:
 * P [n]
 * n == m
 * Returns true == Success
 * Returns false == Fail
 */
bool lup(float A[], float LU[], int P[], size_t row) {
 80064c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064c6:	b08b      	sub	sp, #44	@ 0x2c
 80064c8:	001c      	movs	r4, r3
 80064ca:	9101      	str	r1, [sp, #4]
#else
	/* Variables */
	size_t ind_max, tmp_int;

	/* If not the same */
	if (A != LU) {
 80064cc:	000b      	movs	r3, r1
bool lup(float A[], float LU[], int P[], size_t row) {
 80064ce:	9202      	str	r2, [sp, #8]
	if (A != LU) {
 80064d0:	4288      	cmp	r0, r1
 80064d2:	d006      	beq.n	80064e2 <lup+0x1e>
		memcpy(LU, A, row * row * sizeof(float));
 80064d4:	0022      	movs	r2, r4
 80064d6:	4362      	muls	r2, r4
 80064d8:	0001      	movs	r1, r0
 80064da:	0092      	lsls	r2, r2, #2
 80064dc:	0018      	movs	r0, r3
 80064de:	f005 fafd 	bl	800badc <memcpy>
bool lup(float A[], float LU[], int P[], size_t row) {
 80064e2:	2300      	movs	r3, #0
	}

	/* Create the pivot vector */
	size_t i, j, k;
	for (i = 0; i < row; ++i) {
 80064e4:	42a3      	cmp	r3, r4
 80064e6:	d109      	bne.n	80064fc <lup+0x38>
		P[i] = i;
	}

	for (i = 0; i < row - 1; ++i) {
 80064e8:	2700      	movs	r7, #0
 80064ea:	1e63      	subs	r3, r4, #1
 80064ec:	9e02      	ldr	r6, [sp, #8]
 80064ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80064f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064f2:	42bb      	cmp	r3, r7
 80064f4:	d807      	bhi.n	8006506 <lup+0x42>
			for (k = i + 1; k < row; ++k) {
				LU[row * P[j] + k] = LU[row * P[j] + k] - LU[row * P[i] + k] * LU[row * P[j] + i];
			}
		}
	}
	return true; /* Solved */
 80064f6:	2001      	movs	r0, #1
#endif
}
 80064f8:	b00b      	add	sp, #44	@ 0x2c
 80064fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		P[i] = i;
 80064fc:	9902      	ldr	r1, [sp, #8]
 80064fe:	009a      	lsls	r2, r3, #2
 8006500:	508b      	str	r3, [r1, r2]
	for (i = 0; i < row; ++i) {
 8006502:	3301      	adds	r3, #1
 8006504:	e7ee      	b.n	80064e4 <lup+0x20>
		for (j = i + 1; j < row; ++j) {
 8006506:	1c7b      	adds	r3, r7, #1
 8006508:	001d      	movs	r5, r3
 800650a:	9306      	str	r3, [sp, #24]
		ind_max = i;
 800650c:	9703      	str	r7, [sp, #12]
			if (fabsf(LU[row * P[j] + i]) > fabsf(LU[row * P[ind_max] + i])) {
 800650e:	9b03      	ldr	r3, [sp, #12]
 8006510:	009a      	lsls	r2, r3, #2
 8006512:	9b02      	ldr	r3, [sp, #8]
 8006514:	189a      	adds	r2, r3, r2
 8006516:	6813      	ldr	r3, [r2, #0]
		for (j = i + 1; j < row; ++j) {
 8006518:	42a5      	cmp	r5, r4
 800651a:	d31d      	bcc.n	8006558 <lup+0x94>
		tmp_int = P[i];
 800651c:	6831      	ldr	r1, [r6, #0]
		P[i] = P[ind_max];
 800651e:	6033      	str	r3, [r6, #0]
		P[ind_max] = tmp_int;
 8006520:	6011      	str	r1, [r2, #0]
		if (fabsf(LU[row * P[i] + i]) < MIN_VALUE) {
 8006522:	6835      	ldr	r5, [r6, #0]
 8006524:	9a01      	ldr	r2, [sp, #4]
 8006526:	4365      	muls	r5, r4
 8006528:	19eb      	adds	r3, r5, r7
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	18d3      	adds	r3, r2, r3
 800652e:	6818      	ldr	r0, [r3, #0]
 8006530:	492c      	ldr	r1, [pc, #176]	@ (80065e4 <lup+0x120>)
 8006532:	0040      	lsls	r0, r0, #1
 8006534:	0840      	lsrs	r0, r0, #1
 8006536:	9307      	str	r3, [sp, #28]
 8006538:	f7f9 ffde 	bl	80004f8 <__aeabi_fcmplt>
 800653c:	2800      	cmp	r0, #0
 800653e:	d14e      	bne.n	80065de <lup+0x11a>
 8006540:	9b01      	ldr	r3, [sp, #4]
 8006542:	00ad      	lsls	r5, r5, #2
 8006544:	195b      	adds	r3, r3, r5
 8006546:	9308      	str	r3, [sp, #32]
		for (j = i + 1; j < row; ++j) {
 8006548:	9b06      	ldr	r3, [sp, #24]
 800654a:	9304      	str	r3, [sp, #16]
 800654c:	9b04      	ldr	r3, [sp, #16]
 800654e:	42a3      	cmp	r3, r4
 8006550:	d319      	bcc.n	8006586 <lup+0xc2>
	for (i = 0; i < row - 1; ++i) {
 8006552:	9f06      	ldr	r7, [sp, #24]
 8006554:	3604      	adds	r6, #4
 8006556:	e7cb      	b.n	80064f0 <lup+0x2c>
			if (fabsf(LU[row * P[j] + i]) > fabsf(LU[row * P[ind_max] + i])) {
 8006558:	9902      	ldr	r1, [sp, #8]
 800655a:	00aa      	lsls	r2, r5, #2
 800655c:	588a      	ldr	r2, [r1, r2]
 800655e:	4363      	muls	r3, r4
 8006560:	4362      	muls	r2, r4
 8006562:	9901      	ldr	r1, [sp, #4]
 8006564:	19d2      	adds	r2, r2, r7
 8006566:	19db      	adds	r3, r3, r7
 8006568:	0092      	lsls	r2, r2, #2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	5850      	ldr	r0, [r2, r1]
 800656e:	5859      	ldr	r1, [r3, r1]
 8006570:	0040      	lsls	r0, r0, #1
 8006572:	0049      	lsls	r1, r1, #1
 8006574:	0840      	lsrs	r0, r0, #1
 8006576:	0849      	lsrs	r1, r1, #1
 8006578:	f7f9 ffd2 	bl	8000520 <__aeabi_fcmpgt>
 800657c:	2800      	cmp	r0, #0
 800657e:	d000      	beq.n	8006582 <lup+0xbe>
				ind_max = j;
 8006580:	9503      	str	r5, [sp, #12]
		for (j = i + 1; j < row; ++j) {
 8006582:	3501      	adds	r5, #1
 8006584:	e7c3      	b.n	800650e <lup+0x4a>
			LU[row * P[j] + i] = LU[row * P[j] + i] / LU[row * P[i] + i];
 8006586:	9b04      	ldr	r3, [sp, #16]
 8006588:	9a02      	ldr	r2, [sp, #8]
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	58d5      	ldr	r5, [r2, r3]
 800658e:	9b01      	ldr	r3, [sp, #4]
 8006590:	4365      	muls	r5, r4
 8006592:	19ed      	adds	r5, r5, r7
 8006594:	00ad      	lsls	r5, r5, #2
 8006596:	195d      	adds	r5, r3, r5
 8006598:	9b07      	ldr	r3, [sp, #28]
 800659a:	6828      	ldr	r0, [r5, #0]
 800659c:	6819      	ldr	r1, [r3, #0]
 800659e:	f7fa f9dd 	bl	800095c <__aeabi_fdiv>
			for (k = i + 1; k < row; ++k) {
 80065a2:	9b06      	ldr	r3, [sp, #24]
			LU[row * P[j] + i] = LU[row * P[j] + i] / LU[row * P[i] + i];
 80065a4:	6028      	str	r0, [r5, #0]
			for (k = i + 1; k < row; ++k) {
 80065a6:	9503      	str	r5, [sp, #12]
 80065a8:	9305      	str	r3, [sp, #20]
 80065aa:	9b03      	ldr	r3, [sp, #12]
 80065ac:	3304      	adds	r3, #4
 80065ae:	9303      	str	r3, [sp, #12]
 80065b0:	9b05      	ldr	r3, [sp, #20]
 80065b2:	42a3      	cmp	r3, r4
 80065b4:	d302      	bcc.n	80065bc <lup+0xf8>
		for (j = i + 1; j < row; ++j) {
 80065b6:	9b04      	ldr	r3, [sp, #16]
 80065b8:	3301      	adds	r3, #1
 80065ba:	e7c6      	b.n	800654a <lup+0x86>
				LU[row * P[j] + k] = LU[row * P[j] + k] - LU[row * P[i] + k] * LU[row * P[j] + i];
 80065bc:	9b05      	ldr	r3, [sp, #20]
 80065be:	9a08      	ldr	r2, [sp, #32]
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	58d0      	ldr	r0, [r2, r3]
 80065c4:	6829      	ldr	r1, [r5, #0]
 80065c6:	f7fa fb97 	bl	8000cf8 <__aeabi_fmul>
 80065ca:	9b03      	ldr	r3, [sp, #12]
 80065cc:	1c01      	adds	r1, r0, #0
 80065ce:	6818      	ldr	r0, [r3, #0]
 80065d0:	f7fa fcec 	bl	8000fac <__aeabi_fsub>
 80065d4:	9b03      	ldr	r3, [sp, #12]
 80065d6:	6018      	str	r0, [r3, #0]
			for (k = i + 1; k < row; ++k) {
 80065d8:	9b05      	ldr	r3, [sp, #20]
 80065da:	3301      	adds	r3, #1
 80065dc:	e7e4      	b.n	80065a8 <lup+0xe4>
			return false; /* matrix is singular (up to tolerance) */
 80065de:	2000      	movs	r0, #0
 80065e0:	e78a      	b.n	80064f8 <lup+0x34>
 80065e2:	46c0      	nop			@ (mov r8, r8)
 80065e4:	3727c5ac 	.word	0x3727c5ac

080065e8 <mul>:
 * C = A*B
 * A [row_a*column_a]
 * B [column_a*column_b]
 * C [row_a*column_b]
 */
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 80065e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065ea:	b08b      	sub	sp, #44	@ 0x2c
 80065ec:	9309      	str	r3, [sp, #36]	@ 0x24
				data_a++;
				data_b += column_b;
			}
			C++; /* ;) */
		}
		A += column_a;
 80065ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 80065f0:	0014      	movs	r4, r2
		A += column_a;
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	9306      	str	r3, [sp, #24]
				data_b += column_b;
 80065f6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 80065f8:	9005      	str	r0, [sp, #20]
				data_b += column_b;
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	9301      	str	r3, [sp, #4]
	for (i = 0; i < row_a; i++) {
 80065fe:	2300      	movs	r3, #0
void mul(const float A[], const float B[], float C[], const size_t row_a, const size_t column_a, const size_t column_b) {
 8006600:	9108      	str	r1, [sp, #32]
	for (i = 0; i < row_a; i++) {
 8006602:	9302      	str	r3, [sp, #8]
 8006604:	9b02      	ldr	r3, [sp, #8]
 8006606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006608:	4293      	cmp	r3, r2
 800660a:	d02f      	beq.n	800666c <mul+0x84>
 800660c:	9b08      	ldr	r3, [sp, #32]
 800660e:	0027      	movs	r7, r4
 8006610:	9304      	str	r3, [sp, #16]
 8006612:	9b01      	ldr	r3, [sp, #4]
 8006614:	18e3      	adds	r3, r4, r3
 8006616:	9307      	str	r3, [sp, #28]
 8006618:	e00c      	b.n	8006634 <mul+0x4c>
			for (k = 0; k < column_a; k++) {
 800661a:	2300      	movs	r3, #0
 800661c:	2500      	movs	r5, #0
			data_b = &B[j];
 800661e:	9e04      	ldr	r6, [sp, #16]
			for (k = 0; k < column_a; k++) {
 8006620:	9303      	str	r3, [sp, #12]
			C[0] = 0.0f; /* Reset */
 8006622:	9b03      	ldr	r3, [sp, #12]
 8006624:	603b      	str	r3, [r7, #0]
			for (k = 0; k < column_a; k++) {
 8006626:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006628:	429d      	cmp	r5, r3
 800662a:	d110      	bne.n	800664e <mul+0x66>
			C++; /* ;) */
 800662c:	9b04      	ldr	r3, [sp, #16]
 800662e:	3704      	adds	r7, #4
		for (j = 0; j < column_b; j++) {
 8006630:	3304      	adds	r3, #4
 8006632:	9304      	str	r3, [sp, #16]
 8006634:	9b07      	ldr	r3, [sp, #28]
 8006636:	429f      	cmp	r7, r3
 8006638:	d1ef      	bne.n	800661a <mul+0x32>
		A += column_a;
 800663a:	9a06      	ldr	r2, [sp, #24]
 800663c:	9b01      	ldr	r3, [sp, #4]
 800663e:	4694      	mov	ip, r2
 8006640:	18e4      	adds	r4, r4, r3
 8006642:	9b05      	ldr	r3, [sp, #20]
 8006644:	4463      	add	r3, ip
 8006646:	9305      	str	r3, [sp, #20]
	for (i = 0; i < row_a; i++) {
 8006648:	9b02      	ldr	r3, [sp, #8]
 800664a:	3301      	adds	r3, #1
 800664c:	e7d9      	b.n	8006602 <mul+0x1a>
				*C += data_a[0] * data_b[0];
 800664e:	9a05      	ldr	r2, [sp, #20]
 8006650:	00ab      	lsls	r3, r5, #2
 8006652:	6831      	ldr	r1, [r6, #0]
 8006654:	58d0      	ldr	r0, [r2, r3]
 8006656:	f7fa fb4f 	bl	8000cf8 <__aeabi_fmul>
 800665a:	1c01      	adds	r1, r0, #0
 800665c:	9803      	ldr	r0, [sp, #12]
 800665e:	f7f9 ff8b 	bl	8000578 <__aeabi_fadd>
				data_b += column_b;
 8006662:	9b01      	ldr	r3, [sp, #4]
				*C += data_a[0] * data_b[0];
 8006664:	9003      	str	r0, [sp, #12]
				data_b += column_b;
 8006666:	18f6      	adds	r6, r6, r3
			for (k = 0; k < column_a; k++) {
 8006668:	3501      	adds	r5, #1
 800666a:	e7da      	b.n	8006622 <mul+0x3a>
	}
#endif
}
 800666c:	b00b      	add	sp, #44	@ 0x2c
 800666e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006670 <norm>:

/*
 * Find the norm of X. Use the NORM_METOD enum
 * A[m*n]
 */
float norm(const float X[], const size_t row, const size_t column, const NORM_METHOD norm_method){
 8006670:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Create a new matrix A */
	float* A = (float*)malloc(row * column * sizeof(float));
 8006672:	000f      	movs	r7, r1
float norm(const float X[], const size_t row, const size_t column, const NORM_METHOD norm_method){
 8006674:	001d      	movs	r5, r3
 8006676:	0093      	lsls	r3, r2, #2
	float* A = (float*)malloc(row * column * sizeof(float));
 8006678:	435f      	muls	r7, r3
float norm(const float X[], const size_t row, const size_t column, const NORM_METHOD norm_method){
 800667a:	b085      	sub	sp, #20
 800667c:	0006      	movs	r6, r0
	float* A = (float*)malloc(row * column * sizeof(float));
 800667e:	0038      	movs	r0, r7
float norm(const float X[], const size_t row, const size_t column, const NORM_METHOD norm_method){
 8006680:	0014      	movs	r4, r2
 8006682:	9100      	str	r1, [sp, #0]
 8006684:	9302      	str	r3, [sp, #8]
	float* A = (float*)malloc(row * column * sizeof(float));
 8006686:	f004 fb25 	bl	800acd4 <malloc>
	memcpy(A, X, row * column * sizeof(float));
 800668a:	003a      	movs	r2, r7
 800668c:	0031      	movs	r1, r6
	float* A = (float*)malloc(row * column * sizeof(float));
 800668e:	9001      	str	r0, [sp, #4]
	memcpy(A, X, row * column * sizeof(float));
 8006690:	f005 fa24 	bl	800badc <memcpy>
	/* Decleration */
	size_t i, j;
	float return_value = 0;
	float* A0 = A;

	if(NORM_METHOD_L1 == norm_method){
 8006694:	2d00      	cmp	r5, #0
 8006696:	d13e      	bne.n	8006716 <norm+0xa6>
		/* Vector */
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 8006698:	9b00      	ldr	r3, [sp, #0]
 800669a:	2b01      	cmp	r3, #1
 800669c:	d103      	bne.n	80066a6 <norm+0x36>
 800669e:	2c00      	cmp	r4, #0
 80066a0:	d112      	bne.n	80066c8 <norm+0x58>
	float return_value = 0;
 80066a2:	2700      	movs	r7, #0
 80066a4:	e01d      	b.n	80066e2 <norm+0x72>
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 80066a6:	9b00      	ldr	r3, [sp, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10a      	bne.n	80066c2 <norm+0x52>
 80066ac:	001d      	movs	r5, r3
 80066ae:	2700      	movs	r7, #0
				return_value += fabsf(A[i]);
			}
		}else{
			/* Matrix */
			float max_value;
			for (j = 0; j < column; j++) {
 80066b0:	42a5      	cmp	r5, r4
 80066b2:	d016      	beq.n	80066e2 <norm+0x72>
 80066b4:	9b01      	ldr	r3, [sp, #4]
 80066b6:	00ae      	lsls	r6, r5, #2
 80066b8:	199e      	adds	r6, r3, r6

				/* Remember */
				max_value = return_value;
				return_value = 0;

				for (i = 0; i < row; i++) {
 80066ba:	2300      	movs	r3, #0
				return_value = 0;
 80066bc:	2000      	movs	r0, #0
				for (i = 0; i < row; i++) {
 80066be:	9303      	str	r3, [sp, #12]
 80066c0:	e01f      	b.n	8006702 <norm+0x92>
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 80066c2:	2c01      	cmp	r4, #1
 80066c4:	d1f3      	bne.n	80066ae <norm+0x3e>
			j = row > column ? row : column;
 80066c6:	9c00      	ldr	r4, [sp, #0]
	float return_value = 0;
 80066c8:	2700      	movs	r7, #0
 80066ca:	9d01      	ldr	r5, [sp, #4]
 80066cc:	00a4      	lsls	r4, r4, #2
 80066ce:	1964      	adds	r4, r4, r5
				return_value += fabsf(A[i]);
 80066d0:	cd02      	ldmia	r5!, {r1}
 80066d2:	1c38      	adds	r0, r7, #0
 80066d4:	0049      	lsls	r1, r1, #1
 80066d6:	0849      	lsrs	r1, r1, #1
 80066d8:	f7f9 ff4e 	bl	8000578 <__aeabi_fadd>
 80066dc:	1c07      	adds	r7, r0, #0
			for (i = 0; i < j; i++) {
 80066de:	42a5      	cmp	r5, r4
 80066e0:	d1f6      	bne.n	80066d0 <norm+0x60>

	/* Reset */
	A = A0;

	/* Free */
	free(A);
 80066e2:	9801      	ldr	r0, [sp, #4]
 80066e4:	f004 fb00 	bl	800ace8 <free>

	return return_value;
}
 80066e8:	1c38      	adds	r0, r7, #0
 80066ea:	b005      	add	sp, #20
 80066ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
					return_value += fabsf(A[j]);
 80066ee:	6831      	ldr	r1, [r6, #0]
 80066f0:	0049      	lsls	r1, r1, #1
 80066f2:	0849      	lsrs	r1, r1, #1
 80066f4:	f7f9 ff40 	bl	8000578 <__aeabi_fadd>
				for (i = 0; i < row; i++) {
 80066f8:	9b03      	ldr	r3, [sp, #12]
 80066fa:	3301      	adds	r3, #1
 80066fc:	9303      	str	r3, [sp, #12]
 80066fe:	9b02      	ldr	r3, [sp, #8]
 8006700:	18f6      	adds	r6, r6, r3
 8006702:	9b03      	ldr	r3, [sp, #12]
 8006704:	9a00      	ldr	r2, [sp, #0]
 8006706:	4293      	cmp	r3, r2
 8006708:	d1f1      	bne.n	80066ee <norm+0x7e>
				return_value = vmax(return_value, max_value);
 800670a:	1c39      	adds	r1, r7, #0
 800670c:	f000 f8ee 	bl	80068ec <vmax>
			for (j = 0; j < column; j++) {
 8006710:	3501      	adds	r5, #1
				return_value = vmax(return_value, max_value);
 8006712:	1c07      	adds	r7, r0, #0
			for (j = 0; j < column; j++) {
 8006714:	e7cc      	b.n	80066b0 <norm+0x40>
	else if(NORM_METHOD_L2 == norm_method){
 8006716:	2d01      	cmp	r5, #1
 8006718:	d138      	bne.n	800678c <norm+0x11c>
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 800671a:	9b00      	ldr	r3, [sp, #0]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d111      	bne.n	8006744 <norm+0xd4>
 8006720:	2c00      	cmp	r4, #0
 8006722:	d115      	bne.n	8006750 <norm+0xe0>
			float* S = (float*)malloc(column * sizeof(float));
 8006724:	9802      	ldr	r0, [sp, #8]
 8006726:	f004 fad5 	bl	800acd4 <malloc>
	float return_value = 0;
 800672a:	2700      	movs	r7, #0
			float* S = (float*)malloc(column * sizeof(float));
 800672c:	0004      	movs	r4, r0
			for (i = 0; i < column; i++) {
 800672e:	0005      	movs	r5, r0
 8006730:	9b02      	ldr	r3, [sp, #8]
 8006732:	181b      	adds	r3, r3, r0
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	9b00      	ldr	r3, [sp, #0]
 8006738:	429d      	cmp	r5, r3
 800673a:	d11c      	bne.n	8006776 <norm+0x106>
			free(S);
 800673c:	0020      	movs	r0, r4
 800673e:	f004 fad3 	bl	800ace8 <free>
			free(V);
 8006742:	e7ce      	b.n	80066e2 <norm+0x72>
		if((row == 1 && column > 0) || (row > 0 && column == 1)){
 8006744:	9b00      	ldr	r3, [sp, #0]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d0ec      	beq.n	8006724 <norm+0xb4>
 800674a:	2c01      	cmp	r4, #1
 800674c:	d1ea      	bne.n	8006724 <norm+0xb4>
			j = row > column ? row : column;
 800674e:	001c      	movs	r4, r3
			float sqrt_sum = 0;
 8006750:	2600      	movs	r6, #0
 8006752:	9d01      	ldr	r5, [sp, #4]
 8006754:	00a4      	lsls	r4, r4, #2
 8006756:	1964      	adds	r4, r4, r5
				sqrt_sum += A[i] * A[i];
 8006758:	cd01      	ldmia	r5!, {r0}
 800675a:	1c01      	adds	r1, r0, #0
 800675c:	f7fa facc 	bl	8000cf8 <__aeabi_fmul>
 8006760:	1c01      	adds	r1, r0, #0
 8006762:	1c30      	adds	r0, r6, #0
 8006764:	f7f9 ff08 	bl	8000578 <__aeabi_fadd>
 8006768:	1c06      	adds	r6, r0, #0
			for (i = 0; i < j; i++) {
 800676a:	42a5      	cmp	r5, r4
 800676c:	d1f4      	bne.n	8006758 <norm+0xe8>
		return_value = sqrtf(sum_sqrt);
 800676e:	f006 ffdd 	bl	800d72c <sqrtf>
 8006772:	1c07      	adds	r7, r0, #0
 8006774:	e7b5      	b.n	80066e2 <norm+0x72>
				if (S[i] > return_value) {
 8006776:	682e      	ldr	r6, [r5, #0]
 8006778:	1c39      	adds	r1, r7, #0
 800677a:	1c30      	adds	r0, r6, #0
 800677c:	f7f9 fed0 	bl	8000520 <__aeabi_fcmpgt>
 8006780:	2800      	cmp	r0, #0
 8006782:	d100      	bne.n	8006786 <norm+0x116>
 8006784:	1c3e      	adds	r6, r7, #0
			for (i = 0; i < column; i++) {
 8006786:	3504      	adds	r5, #4
	float return_value = 0;
 8006788:	1c37      	adds	r7, r6, #0
 800678a:	e7d4      	b.n	8006736 <norm+0xc6>
	else if (NORM_METHOD_FROBENIUS == norm_method) {
 800678c:	2d02      	cmp	r5, #2
 800678e:	d000      	beq.n	8006792 <norm+0x122>
 8006790:	e787      	b.n	80066a2 <norm+0x32>
		float sum_sqrt = 0;
 8006792:	2400      	movs	r4, #0
		for (i = 0; i < row; i++) {
 8006794:	2700      	movs	r7, #0
	float* A = (float*)malloc(row * column * sizeof(float));
 8006796:	9d01      	ldr	r5, [sp, #4]
 8006798:	e00e      	b.n	80067b8 <norm+0x148>
				sum_sqrt += A[j] * A[j];
 800679a:	ce01      	ldmia	r6!, {r0}
 800679c:	1c01      	adds	r1, r0, #0
 800679e:	f7fa faab 	bl	8000cf8 <__aeabi_fmul>
 80067a2:	1c01      	adds	r1, r0, #0
 80067a4:	1c20      	adds	r0, r4, #0
 80067a6:	f7f9 fee7 	bl	8000578 <__aeabi_fadd>
 80067aa:	1c04      	adds	r4, r0, #0
			for (j = 0; j < column; j++) {
 80067ac:	9b03      	ldr	r3, [sp, #12]
 80067ae:	429e      	cmp	r6, r3
 80067b0:	d1f3      	bne.n	800679a <norm+0x12a>
			A += column;
 80067b2:	9b02      	ldr	r3, [sp, #8]
		for (i = 0; i < row; i++) {
 80067b4:	3701      	adds	r7, #1
			A += column;
 80067b6:	18ed      	adds	r5, r5, r3
		for (i = 0; i < row; i++) {
 80067b8:	9b00      	ldr	r3, [sp, #0]
 80067ba:	429f      	cmp	r7, r3
 80067bc:	d004      	beq.n	80067c8 <norm+0x158>
 80067be:	9b02      	ldr	r3, [sp, #8]
 80067c0:	002e      	movs	r6, r5
 80067c2:	195b      	adds	r3, r3, r5
 80067c4:	9303      	str	r3, [sp, #12]
 80067c6:	e7f1      	b.n	80067ac <norm+0x13c>
		return_value = sqrtf(sum_sqrt);
 80067c8:	1c20      	adds	r0, r4, #0
 80067ca:	e7d0      	b.n	800676e <norm+0xfe>

080067cc <tran>:
 * A[m*n]
 */
void tran(float A[], const size_t row, const size_t column) {
	size_t start, next, i;
	float tmp;
	for (start = 0; start <= column * row - 1; start++) {
 80067cc:	000b      	movs	r3, r1
void tran(float A[], const size_t row, const size_t column) {
 80067ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067d0:	0006      	movs	r6, r0
 80067d2:	0017      	movs	r7, r2
	for (start = 0; start <= column * row - 1; start++) {
 80067d4:	2400      	movs	r4, #0
 80067d6:	4353      	muls	r3, r2
void tran(float A[], const size_t row, const size_t column) {
 80067d8:	b085      	sub	sp, #20
	for (start = 0; start <= column * row - 1; start++) {
 80067da:	3b01      	subs	r3, #1
void tran(float A[], const size_t row, const size_t column) {
 80067dc:	9101      	str	r1, [sp, #4]
	for (start = 0; start <= column * row - 1; start++) {
 80067de:	9303      	str	r3, [sp, #12]
		next = start;
 80067e0:	0020      	movs	r0, r4
		i = 0;
 80067e2:	2500      	movs	r5, #0
		do {
			i++;
 80067e4:	9901      	ldr	r1, [sp, #4]
 80067e6:	f7f9 fd3b 	bl	8000260 <__aeabi_uidivmod>
			next = (next % row) * column + next / row;
 80067ea:	4379      	muls	r1, r7
 80067ec:	1808      	adds	r0, r1, r0
			i++;
 80067ee:	3501      	adds	r5, #1
		} while (next > start);
 80067f0:	42a0      	cmp	r0, r4
 80067f2:	d8f7      	bhi.n	80067e4 <tran+0x18>
		if (next < start || i == 1) {
 80067f4:	d315      	bcc.n	8006822 <tran+0x56>
 80067f6:	2d01      	cmp	r5, #1
 80067f8:	d013      	beq.n	8006822 <tran+0x56>
			continue;
		}
		tmp = A[next = start];
 80067fa:	0025      	movs	r5, r4
 80067fc:	00a3      	lsls	r3, r4, #2
 80067fe:	58f3      	ldr	r3, [r6, r3]
 8006800:	9302      	str	r3, [sp, #8]
		do {
			i = (next % row) * column + next / row;
 8006802:	0028      	movs	r0, r5
 8006804:	9901      	ldr	r1, [sp, #4]
 8006806:	f7f9 fd2b 	bl	8000260 <__aeabi_uidivmod>
 800680a:	4379      	muls	r1, r7
 800680c:	002b      	movs	r3, r5
 800680e:	180d      	adds	r5, r1, r0
			A[next] = (i == start) ? tmp : A[i];
 8006810:	9a02      	ldr	r2, [sp, #8]
 8006812:	42a5      	cmp	r5, r4
 8006814:	d001      	beq.n	800681a <tran+0x4e>
 8006816:	00aa      	lsls	r2, r5, #2
 8006818:	5992      	ldr	r2, [r2, r6]
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	519a      	str	r2, [r3, r6]
			next = i;
		} while (next > start);
 800681e:	42a5      	cmp	r5, r4
 8006820:	d8ef      	bhi.n	8006802 <tran+0x36>
	for (start = 0; start <= column * row - 1; start++) {
 8006822:	9b03      	ldr	r3, [sp, #12]
 8006824:	3401      	adds	r4, #1
 8006826:	429c      	cmp	r4, r3
 8006828:	d9da      	bls.n	80067e0 <tran+0x14>
	}
}
 800682a:	b005      	add	sp, #20
 800682c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800682e <cut>:
 *
 * Example:
 * If you have a matrix A 5 x 6 and you want to cut the values from A to matrix B with size 3 x 3 and you want to start at 0,0 and end at 3,3
 * Code: cut(A, 5, B, 0, 2, 0, 2); // Because indexing from zero
 */
void cut(const float A[], const size_t column_a, float B[], const size_t start_row, const size_t stop_row, const size_t start_column, const size_t stop_column) {
 800682e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006830:	001c      	movs	r4, r3
	/* Create adata matrix */
	const float* data = A + start_row * column_a + start_column;
 8006832:	000b      	movs	r3, r1
 8006834:	4363      	muls	r3, r4
void cut(const float A[], const size_t column_a, float B[], const size_t start_row, const size_t stop_row, const size_t start_column, const size_t stop_column) {
 8006836:	0017      	movs	r7, r2
 8006838:	9a09      	ldr	r2, [sp, #36]	@ 0x24
	const float* data = A + start_row * column_a + start_column;
 800683a:	189b      	adds	r3, r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	18c6      	adds	r6, r0, r3

	/* Create the output */
	const size_t out_columns = stop_column - start_column + 1;
 8006840:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006842:	3301      	adds	r3, #1
 8006844:	1a9b      	subs	r3, r3, r2
	const size_t out_columns_bytes = out_columns * sizeof(float);
 8006846:	009d      	lsls	r5, r3, #2
	/* Instead of having two for loops, we just copy the whole row at once. */
	size_t i;
	for (i = start_row; i < stop_row + 1; i++) {
		memcpy(B, data, out_columns_bytes);
		B += out_columns;
		data += column_a;
 8006848:	008b      	lsls	r3, r1, #2
 800684a:	9301      	str	r3, [sp, #4]
	for (i = start_row; i < stop_row + 1; i++) {
 800684c:	9b08      	ldr	r3, [sp, #32]
 800684e:	3301      	adds	r3, #1
 8006850:	42a3      	cmp	r3, r4
 8006852:	d800      	bhi.n	8006856 <cut+0x28>
	}
}
 8006854:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		memcpy(B, data, out_columns_bytes);
 8006856:	0031      	movs	r1, r6
 8006858:	0038      	movs	r0, r7
 800685a:	002a      	movs	r2, r5
 800685c:	f005 f93e 	bl	800badc <memcpy>
		data += column_a;
 8006860:	9b01      	ldr	r3, [sp, #4]
		B += out_columns;
 8006862:	197f      	adds	r7, r7, r5
		data += column_a;
 8006864:	18f6      	adds	r6, r6, r3
	for (i = start_row; i < stop_row + 1; i++) {
 8006866:	3401      	adds	r4, #1
 8006868:	e7f0      	b.n	800684c <cut+0x1e>

0800686a <insert>:
/*
 * This will insert matrix A, size row x column inside matrix B, row x column.
 * The variables start_row_b and start_column_b describe which row and column we should to insert first element of A into B
 * Notice that start positions are indexed from zero
 */
void insert(const float A[], float B[], const size_t row_a, const size_t column_a, const size_t column_b, const size_t start_row_b, const size_t start_column_b){
 800686a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	B += start_row_b*column_b + start_column_b; /* Now we are standing on position start_row_b x start_column_b of row_b x column_b */

	/* We start at start_row_b and end at row_a, then we have inserted all rows from A into B */
	size_t i;
	const size_t column_a_bytes = column_a * sizeof(float);
	for(i = 0; i < row_a; i++){
 800686c:	2700      	movs	r7, #0
void insert(const float A[], float B[], const size_t row_a, const size_t column_a, const size_t column_b, const size_t start_row_b, const size_t start_column_b){
 800686e:	0005      	movs	r5, r0
 8006870:	9201      	str	r2, [sp, #4]
 8006872:	9808      	ldr	r0, [sp, #32]
	B += start_row_b*column_b + start_column_b; /* Now we are standing on position start_row_b x start_column_b of row_b x column_b */
 8006874:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006876:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006878:	4342      	muls	r2, r0
 800687a:	1912      	adds	r2, r2, r4
 800687c:	0092      	lsls	r2, r2, #2
	const size_t column_a_bytes = column_a * sizeof(float);
 800687e:	009e      	lsls	r6, r3, #2
		memcpy(B, A, column_a_bytes); /* Insert the complete row from A into B */
		A += column_a;
		B += column_b;
 8006880:	0083      	lsls	r3, r0, #2
	B += start_row_b*column_b + start_column_b; /* Now we are standing on position start_row_b x start_column_b of row_b x column_b */
 8006882:	188c      	adds	r4, r1, r2
		B += column_b;
 8006884:	9300      	str	r3, [sp, #0]
	for(i = 0; i < row_a; i++){
 8006886:	9b01      	ldr	r3, [sp, #4]
 8006888:	429f      	cmp	r7, r3
 800688a:	d100      	bne.n	800688e <insert+0x24>
	}
}
 800688c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		memcpy(B, A, column_a_bytes); /* Insert the complete row from A into B */
 800688e:	0029      	movs	r1, r5
 8006890:	0020      	movs	r0, r4
 8006892:	0032      	movs	r2, r6
 8006894:	f005 f922 	bl	800badc <memcpy>
		B += column_b;
 8006898:	9b00      	ldr	r3, [sp, #0]
		A += column_a;
 800689a:	19ad      	adds	r5, r5, r6
		B += column_b;
 800689c:	18e4      	adds	r4, r4, r3
	for(i = 0; i < row_a; i++){
 800689e:	3701      	adds	r7, #1
 80068a0:	e7f1      	b.n	8006886 <insert+0x1c>

080068a2 <scalar>:

 /*
  * Scale a vector x
  * x[m]
  */
void scalar(float x[], const float k, const size_t row) {
 80068a2:	b570      	push	{r4, r5, r6, lr}
 80068a4:	0004      	movs	r4, r0
 80068a6:	0092      	lsls	r2, r2, #2
 80068a8:	1c0e      	adds	r6, r1, #0
 80068aa:	1885      	adds	r5, r0, r2
	size_t i;
	for (i = 0; i < row; i++) {
 80068ac:	42ac      	cmp	r4, r5
 80068ae:	d100      	bne.n	80068b2 <scalar+0x10>
		x[i] *= k;
	}
 80068b0:	bd70      	pop	{r4, r5, r6, pc}
		x[i] *= k;
 80068b2:	6820      	ldr	r0, [r4, #0]
 80068b4:	1c31      	adds	r1, r6, #0
 80068b6:	f7fa fa1f 	bl	8000cf8 <__aeabi_fmul>
 80068ba:	c401      	stmia	r4!, {r0}
	for (i = 0; i < row; i++) {
 80068bc:	e7f6      	b.n	80068ac <scalar+0xa>
	...

080068c0 <sign>:
#include "miscellaneous.h"

 /*
  * Sign function
  */
float sign(const float number) {
 80068c0:	b510      	push	{r4, lr}
	if (number > 0.0f) {
 80068c2:	2100      	movs	r1, #0
float sign(const float number) {
 80068c4:	1c04      	adds	r4, r0, #0
	if (number > 0.0f) {
 80068c6:	f7f9 fe2b 	bl	8000520 <__aeabi_fcmpgt>
 80068ca:	2800      	cmp	r0, #0
 80068cc:	d107      	bne.n	80068de <sign+0x1e>
		return 1.0f; 
	}else if (number < 0.0f) {
 80068ce:	2100      	movs	r1, #0
 80068d0:	1c20      	adds	r0, r4, #0
 80068d2:	f7f9 fe11 	bl	80004f8 <__aeabi_fcmplt>
 80068d6:	2800      	cmp	r0, #0
 80068d8:	d004      	beq.n	80068e4 <sign+0x24>
		return -1.0f; 
 80068da:	4803      	ldr	r0, [pc, #12]	@ (80068e8 <sign+0x28>)
	}else{
		return 0.0f;
	}
}
 80068dc:	bd10      	pop	{r4, pc}
		return 1.0f; 
 80068de:	20fe      	movs	r0, #254	@ 0xfe
 80068e0:	0580      	lsls	r0, r0, #22
 80068e2:	e7fb      	b.n	80068dc <sign+0x1c>
		return 0.0f;
 80068e4:	2000      	movs	r0, #0
 80068e6:	e7f9      	b.n	80068dc <sign+0x1c>
 80068e8:	bf800000 	.word	0xbf800000

080068ec <vmax>:
#include "miscellaneous.h"

/*
 * Return max value of a and b
 */
float vmax(const float a, const float b){
 80068ec:	b570      	push	{r4, r5, r6, lr}
 80068ee:	1c05      	adds	r5, r0, #0
 80068f0:	1c0c      	adds	r4, r1, #0
	if (a > b) {
 80068f2:	f7f9 fe15 	bl	8000520 <__aeabi_fcmpgt>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	d000      	beq.n	80068fc <vmax+0x10>
		return a;
 80068fa:	1c2c      	adds	r4, r5, #0
	}
	else {
		return b;
	}
}
 80068fc:	1c20      	adds	r0, r4, #0
 80068fe:	bd70      	pop	{r4, r5, r6, pc}

08006900 <vmin>:
#include "miscellaneous.h"

/*
 * Return min value of a and b
 */
float vmin(const float a, const float b){
 8006900:	b570      	push	{r4, r5, r6, lr}
 8006902:	1c05      	adds	r5, r0, #0
 8006904:	1c0c      	adds	r4, r1, #0
	if (a < b) {
 8006906:	f7f9 fdf7 	bl	80004f8 <__aeabi_fcmplt>
 800690a:	2800      	cmp	r0, #0
 800690c:	d000      	beq.n	8006910 <vmin+0x10>
		return a;
 800690e:	1c2c      	adds	r4, r5, #0
	}
	else {
		return b;
	}
}
 8006910:	1c20      	adds	r0, r4, #0
 8006912:	bd70      	pop	{r4, r5, r6, pc}

08006914 <linsolve_upper_tran_triangular>:
	else {
		return optislim(Q, c, A, b, x, row_a, column_a);
	}
}

static void linsolve_upper_tran_triangular(const float A[], float x[], const float b[], const size_t row) {
 8006914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006916:	001c      	movs	r4, r3
 8006918:	b08b      	sub	sp, #44	@ 0x2c
	int32_t i, j;
	for (i = row - 1; i >= 0; i--) {
 800691a:	1e5d      	subs	r5, r3, #1
		for (j = i + 1; j < row; j++) {
			x[i] -= A[i + j * row] * x[j];
		}

		/* Divide with the element of the diangonal */
		x[i] /= A[i * row + i];
 800691c:	3301      	adds	r3, #1
static void linsolve_upper_tran_triangular(const float A[], float x[], const float b[], const size_t row) {
 800691e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006920:	009a      	lsls	r2, r3, #2
 8006922:	4252      	negs	r2, r2
 8006924:	9207      	str	r2, [sp, #28]
 8006926:	001a      	movs	r2, r3
 8006928:	436a      	muls	r2, r5
 800692a:	0092      	lsls	r2, r2, #2
 800692c:	1886      	adds	r6, r0, r2
 800692e:	43e2      	mvns	r2, r4
 8006930:	4363      	muls	r3, r4
 8006932:	3b01      	subs	r3, #1
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	18c3      	adds	r3, r0, r3
 8006938:	0092      	lsls	r2, r2, #2
 800693a:	9303      	str	r3, [sp, #12]
 800693c:	00a3      	lsls	r3, r4, #2
 800693e:	9104      	str	r1, [sp, #16]
 8006940:	9208      	str	r2, [sp, #32]
 8006942:	9306      	str	r3, [sp, #24]
	for (i = row - 1; i >= 0; i--) {
 8006944:	2d00      	cmp	r5, #0
 8006946:	da01      	bge.n	800694c <linsolve_upper_tran_triangular+0x38>
	}
}
 8006948:	b00b      	add	sp, #44	@ 0x2c
 800694a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		x[i] = b[i]; 
 800694c:	00ab      	lsls	r3, r5, #2
 800694e:	9305      	str	r3, [sp, #20]
 8006950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006952:	00aa      	lsls	r2, r5, #2
 8006954:	589b      	ldr	r3, [r3, r2]
		for (j = i + 1; j < row; j++) {
 8006956:	9f03      	ldr	r7, [sp, #12]
		x[i] = b[i]; 
 8006958:	9302      	str	r3, [sp, #8]
		for (j = i + 1; j < row; j++) {
 800695a:	1c6b      	adds	r3, r5, #1
 800695c:	9301      	str	r3, [sp, #4]
		x[i] = b[i]; 
 800695e:	9b04      	ldr	r3, [sp, #16]
 8006960:	9a05      	ldr	r2, [sp, #20]
 8006962:	9902      	ldr	r1, [sp, #8]
 8006964:	5099      	str	r1, [r3, r2]
		for (j = i + 1; j < row; j++) {
 8006966:	9b01      	ldr	r3, [sp, #4]
 8006968:	429c      	cmp	r4, r3
 800696a:	d80f      	bhi.n	800698c <linsolve_upper_tran_triangular+0x78>
		x[i] /= A[i * row + i];
 800696c:	6831      	ldr	r1, [r6, #0]
 800696e:	9802      	ldr	r0, [sp, #8]
 8006970:	f7f9 fff4 	bl	800095c <__aeabi_fdiv>
 8006974:	9b04      	ldr	r3, [sp, #16]
 8006976:	9a05      	ldr	r2, [sp, #20]
	for (i = row - 1; i >= 0; i--) {
 8006978:	3d01      	subs	r5, #1
		x[i] /= A[i * row + i];
 800697a:	5098      	str	r0, [r3, r2]
	for (i = row - 1; i >= 0; i--) {
 800697c:	9a08      	ldr	r2, [sp, #32]
 800697e:	9b07      	ldr	r3, [sp, #28]
 8006980:	4694      	mov	ip, r2
 8006982:	18f6      	adds	r6, r6, r3
 8006984:	9b03      	ldr	r3, [sp, #12]
 8006986:	4463      	add	r3, ip
 8006988:	9303      	str	r3, [sp, #12]
 800698a:	e7db      	b.n	8006944 <linsolve_upper_tran_triangular+0x30>
			x[i] -= A[i + j * row] * x[j];
 800698c:	9b01      	ldr	r3, [sp, #4]
 800698e:	9a04      	ldr	r2, [sp, #16]
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	6839      	ldr	r1, [r7, #0]
 8006994:	58d0      	ldr	r0, [r2, r3]
 8006996:	f7fa f9af 	bl	8000cf8 <__aeabi_fmul>
 800699a:	1c01      	adds	r1, r0, #0
 800699c:	9802      	ldr	r0, [sp, #8]
 800699e:	f7fa fb05 	bl	8000fac <__aeabi_fsub>
		for (j = i + 1; j < row; j++) {
 80069a2:	9b01      	ldr	r3, [sp, #4]
			x[i] -= A[i + j * row] * x[j];
 80069a4:	9002      	str	r0, [sp, #8]
		for (j = i + 1; j < row; j++) {
 80069a6:	3301      	adds	r3, #1
 80069a8:	9301      	str	r3, [sp, #4]
 80069aa:	9b06      	ldr	r3, [sp, #24]
 80069ac:	18ff      	adds	r7, r7, r3
 80069ae:	e7d6      	b.n	800695e <linsolve_upper_tran_triangular+0x4a>

080069b0 <optislim>:

static STATUS_CODES optislim(const float Q[], const float c[], const float A[], const float b[], float x[], const size_t row_a, const size_t column_a){
 80069b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069b2:	b08f      	sub	sp, #60	@ 0x3c
 80069b4:	0006      	movs	r6, r0
	/* Declare */
	size_t i, j, k;

	/* Create the cholesky lower triangular matrix L from Q */
	float* L = (float*)malloc(column_a * column_a * sizeof(float));
 80069b6:	9816      	ldr	r0, [sp, #88]	@ 0x58
static STATUS_CODES optislim(const float Q[], const float c[], const float A[], const float b[], float x[], const size_t row_a, const size_t column_a){
 80069b8:	000c      	movs	r4, r1
	float* L = (float*)malloc(column_a * column_a * sizeof(float));
 80069ba:	4340      	muls	r0, r0
 80069bc:	0080      	lsls	r0, r0, #2
static STATUS_CODES optislim(const float Q[], const float c[], const float A[], const float b[], float x[], const size_t row_a, const size_t column_a){
 80069be:	920a      	str	r2, [sp, #40]	@ 0x28
 80069c0:	930d      	str	r3, [sp, #52]	@ 0x34
	float* L = (float*)malloc(column_a * column_a * sizeof(float));
 80069c2:	f004 f987 	bl	800acd4 <malloc>
	float* y = (float*)malloc(column_a * sizeof(float));
 80069c6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
	float* L = (float*)malloc(column_a * column_a * sizeof(float));
 80069c8:	0007      	movs	r7, r0
	float* y = (float*)malloc(column_a * sizeof(float));
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	0018      	movs	r0, r3
 80069ce:	9302      	str	r3, [sp, #8]
 80069d0:	f004 f980 	bl	800acd4 <malloc>
	if (!chol(Q, L, column_a)) {
 80069d4:	0039      	movs	r1, r7
	float* y = (float*)malloc(column_a * sizeof(float));
 80069d6:	9000      	str	r0, [sp, #0]
	if (!chol(Q, L, column_a)) {
 80069d8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80069da:	0030      	movs	r0, r6
 80069dc:	f7ff fb5e 	bl	800609c <chol>
 80069e0:	2800      	cmp	r0, #0
 80069e2:	d108      	bne.n	80069f6 <optislim+0x46>
			free(y);
			return STATUS_NAN;
		}
#else
		if (isnanf(x[i])) {
			free(L);
 80069e4:	0038      	movs	r0, r7
 80069e6:	f004 f97f 	bl	800ace8 <free>
			free(y);
 80069ea:	9800      	ldr	r0, [sp, #0]
 80069ec:	f004 f97c 	bl	800ace8 <free>
		return STATUS_NAN;
 80069f0:	2000      	movs	r0, #0
	free(L);
	free(y);

	/* If i equal to MAX_ITERATIONS, then it did not find a solution */
	return i < MAX_ITERATIONS ? STATUS_OK : STATUS_NOT_OPTIMAL_SOLUTION;
}
 80069f2:	b00f      	add	sp, #60	@ 0x3c
 80069f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	linsolve_lower_triangular(L, y, c, column_a);
 80069f6:	0022      	movs	r2, r4
	for (i = 0; i < column_a; i++) {
 80069f8:	2400      	movs	r4, #0
	linsolve_lower_triangular(L, y, c, column_a);
 80069fa:	0038      	movs	r0, r7
 80069fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80069fe:	9900      	ldr	r1, [sp, #0]
 8006a00:	f7ff fd34 	bl	800646c <linsolve_lower_triangular>
	linsolve_upper_tran_triangular(L, x, y, column_a);
 8006a04:	0038      	movs	r0, r7
 8006a06:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a08:	9a00      	ldr	r2, [sp, #0]
 8006a0a:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006a0c:	f7ff ff82 	bl	8006914 <linsolve_upper_tran_triangular>
	for (i = 0; i < column_a; i++) {
 8006a10:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006a12:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a14:	429c      	cmp	r4, r3
 8006a16:	d111      	bne.n	8006a3c <optislim+0x8c>
	float* P = (float*)malloc(column_a * sizeof(float));
 8006a18:	9802      	ldr	r0, [sp, #8]
 8006a1a:	f004 f95b 	bl	800acd4 <malloc>
	float* lambda = (float*)calloc(row_a, sizeof(float));
 8006a1e:	2104      	movs	r1, #4
	float* P = (float*)malloc(column_a * sizeof(float));
 8006a20:	9003      	str	r0, [sp, #12]
	float* lambda = (float*)calloc(row_a, sizeof(float));
 8006a22:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8006a24:	f004 f91e 	bl	800ac64 <calloc>
	for (i = 0; i < MAX_ITERATIONS; i++) {
 8006a28:	2300      	movs	r3, #0
	float* lambda = (float*)calloc(row_a, sizeof(float));
 8006a2a:	9001      	str	r0, [sp, #4]
	for (i = 0; i < MAX_ITERATIONS; i++) {
 8006a2c:	9305      	str	r3, [sp, #20]
 8006a2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
		for (j = 0; j < row_a; j++) {
 8006a30:	2500      	movs	r5, #0
 8006a32:	9309      	str	r3, [sp, #36]	@ 0x24
					Hii = H;
 8006a34:	9306      	str	r3, [sp, #24]
		float v = 0.0f;
 8006a36:	2300      	movs	r3, #0
 8006a38:	9304      	str	r3, [sp, #16]
 8006a3a:	e076      	b.n	8006b2a <optislim+0x17a>
		x[i] = -x[i];
 8006a3c:	2380      	movs	r3, #128	@ 0x80
 8006a3e:	6830      	ldr	r0, [r6, #0]
 8006a40:	061b      	lsls	r3, r3, #24
 8006a42:	18c3      	adds	r3, r0, r3
 8006a44:	c608      	stmia	r6!, {r3}
		if (isnanf(x[i])) {
 8006a46:	1c01      	adds	r1, r0, #0
 8006a48:	f7fa fd14 	bl	8001474 <__aeabi_fcmpun>
 8006a4c:	2800      	cmp	r0, #0
 8006a4e:	d1c9      	bne.n	80069e4 <optislim+0x34>
	for (i = 0; i < column_a; i++) {
 8006a50:	3401      	adds	r4, #1
 8006a52:	e7de      	b.n	8006a12 <optislim+0x62>
			float K = dot(A + j * column_a, x, column_a);
 8006a54:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006a56:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006a58:	9806      	ldr	r0, [sp, #24]
 8006a5a:	f7ff fb83 	bl	8006164 <dot>
 8006a5e:	00ab      	lsls	r3, r5, #2
 8006a60:	930c      	str	r3, [sp, #48]	@ 0x30
			K = b[j] - K;
 8006a62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a64:	00aa      	lsls	r2, r5, #2
			float K = dot(A + j * column_a, x, column_a);
 8006a66:	1c01      	adds	r1, r0, #0
			K = b[j] - K;
 8006a68:	5898      	ldr	r0, [r3, r2]
 8006a6a:	f7fa fa9f 	bl	8000fac <__aeabi_fsub>
			if (K >= 0.0f) {
 8006a6e:	2100      	movs	r1, #0
			K = b[j] - K;
 8006a70:	900b      	str	r0, [sp, #44]	@ 0x2c
			if (K >= 0.0f) {
 8006a72:	f7f9 fd5f 	bl	8000534 <__aeabi_fcmpge>
 8006a76:	1e04      	subs	r4, r0, #0
 8006a78:	d151      	bne.n	8006b1e <optislim+0x16e>
			linsolve_lower_triangular(L, y, A + j * column_a, column_a);
 8006a7a:	0038      	movs	r0, r7
 8006a7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a7e:	9a06      	ldr	r2, [sp, #24]
 8006a80:	9900      	ldr	r1, [sp, #0]
 8006a82:	f7ff fcf3 	bl	800646c <linsolve_lower_triangular>
			linsolve_upper_tran_triangular(L, P, y, column_a);
 8006a86:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a88:	0038      	movs	r0, r7
 8006a8a:	9a00      	ldr	r2, [sp, #0]
 8006a8c:	9903      	ldr	r1, [sp, #12]
 8006a8e:	f7ff ff41 	bl	8006914 <linsolve_upper_tran_triangular>
			float w = 0.0f;
 8006a92:	2300      	movs	r3, #0
 8006a94:	9308      	str	r3, [sp, #32]
			float Hii = 1.0f;
 8006a96:	23fe      	movs	r3, #254	@ 0xfe
			linsolve_upper_tran_triangular(L, P, y, column_a);
 8006a98:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
			float Hii = 1.0f;
 8006a9a:	059b      	lsls	r3, r3, #22
 8006a9c:	9307      	str	r3, [sp, #28]
				const float H = dot(A + k * column_a, P, column_a);
 8006a9e:	0030      	movs	r0, r6
 8006aa0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006aa2:	9903      	ldr	r1, [sp, #12]
 8006aa4:	f7ff fb5e 	bl	8006164 <dot>
				if (j == k) {
 8006aa8:	42a5      	cmp	r5, r4
 8006aaa:	d100      	bne.n	8006aae <optislim+0xfe>
					Hii = H;
 8006aac:	9007      	str	r0, [sp, #28]
				w += H * lambda[k];
 8006aae:	9a01      	ldr	r2, [sp, #4]
 8006ab0:	00a3      	lsls	r3, r4, #2
 8006ab2:	58d1      	ldr	r1, [r2, r3]
 8006ab4:	f7fa f920 	bl	8000cf8 <__aeabi_fmul>
 8006ab8:	1c01      	adds	r1, r0, #0
 8006aba:	9808      	ldr	r0, [sp, #32]
 8006abc:	f7f9 fd5c 	bl	8000578 <__aeabi_fadd>
			for (k = 0; k < row_a; k++) {
 8006ac0:	9b02      	ldr	r3, [sp, #8]
 8006ac2:	3401      	adds	r4, #1
 8006ac4:	18f6      	adds	r6, r6, r3
 8006ac6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
				w += H * lambda[k];
 8006ac8:	9008      	str	r0, [sp, #32]
			for (k = 0; k < row_a; k++) {
 8006aca:	42a3      	cmp	r3, r4
 8006acc:	d1e7      	bne.n	8006a9e <optislim+0xee>
			w = -1.0f / Hii * (K + w - Hii * lambda[j]);
 8006ace:	9b01      	ldr	r3, [sp, #4]
 8006ad0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006ad2:	1c01      	adds	r1, r0, #0
 8006ad4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006ad6:	589c      	ldr	r4, [r3, r2]
 8006ad8:	f7f9 fd4e 	bl	8000578 <__aeabi_fadd>
 8006adc:	9907      	ldr	r1, [sp, #28]
 8006ade:	1c06      	adds	r6, r0, #0
 8006ae0:	1c20      	adds	r0, r4, #0
 8006ae2:	f7fa f909 	bl	8000cf8 <__aeabi_fmul>
 8006ae6:	1c01      	adds	r1, r0, #0
 8006ae8:	1c30      	adds	r0, r6, #0
 8006aea:	f7fa fa5f 	bl	8000fac <__aeabi_fsub>
 8006aee:	9907      	ldr	r1, [sp, #28]
 8006af0:	1c06      	adds	r6, r0, #0
 8006af2:	4840      	ldr	r0, [pc, #256]	@ (8006bf4 <optislim+0x244>)
 8006af4:	f7f9 ff32 	bl	800095c <__aeabi_fdiv>
 8006af8:	1c31      	adds	r1, r6, #0
 8006afa:	f7fa f8fd 	bl	8000cf8 <__aeabi_fmul>
 8006afe:	1c01      	adds	r1, r0, #0
			Hii = vmax(0.0f, w);
 8006b00:	2000      	movs	r0, #0
 8006b02:	f7ff fef3 	bl	80068ec <vmax>
			v += Hii - lambda[j];
 8006b06:	1c21      	adds	r1, r4, #0
			Hii = vmax(0.0f, w);
 8006b08:	1c06      	adds	r6, r0, #0
			v += Hii - lambda[j];
 8006b0a:	f7fa fa4f 	bl	8000fac <__aeabi_fsub>
 8006b0e:	1c01      	adds	r1, r0, #0
 8006b10:	9804      	ldr	r0, [sp, #16]
 8006b12:	f7f9 fd31 	bl	8000578 <__aeabi_fadd>
			lambda[j] = Hii;
 8006b16:	9b01      	ldr	r3, [sp, #4]
 8006b18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
			v += Hii - lambda[j];
 8006b1a:	9004      	str	r0, [sp, #16]
			lambda[j] = Hii;
 8006b1c:	509e      	str	r6, [r3, r2]
		for (j = 0; j < row_a; j++) {
 8006b1e:	9a02      	ldr	r2, [sp, #8]
 8006b20:	9b06      	ldr	r3, [sp, #24]
 8006b22:	4694      	mov	ip, r2
 8006b24:	4463      	add	r3, ip
 8006b26:	3501      	adds	r5, #1
 8006b28:	9306      	str	r3, [sp, #24]
 8006b2a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006b2c:	429d      	cmp	r5, r3
 8006b2e:	d191      	bne.n	8006a54 <optislim+0xa4>
		v = v * v;
 8006b30:	9904      	ldr	r1, [sp, #16]
 8006b32:	1c08      	adds	r0, r1, #0
 8006b34:	f7fa f8e0 	bl	8000cf8 <__aeabi_fmul>
		if (isnanf(v)) {
 8006b38:	1c01      	adds	r1, r0, #0
		v = v * v;
 8006b3a:	1c04      	adds	r4, r0, #0
		if (isnanf(v)) {
 8006b3c:	f7fa fc9a 	bl	8001474 <__aeabi_fcmpun>
 8006b40:	2800      	cmp	r0, #0
 8006b42:	d00a      	beq.n	8006b5a <optislim+0x1aa>
			free(L);
 8006b44:	0038      	movs	r0, r7
 8006b46:	f004 f8cf 	bl	800ace8 <free>
			free(y);
 8006b4a:	9800      	ldr	r0, [sp, #0]
 8006b4c:	f004 f8cc 	bl	800ace8 <free>
			free(P);
 8006b50:	9803      	ldr	r0, [sp, #12]
 8006b52:	f004 f8c9 	bl	800ace8 <free>
			free(lambda);
 8006b56:	9801      	ldr	r0, [sp, #4]
 8006b58:	e748      	b.n	80069ec <optislim+0x3c>
		if (v < MIN_VALUE) {
 8006b5a:	4927      	ldr	r1, [pc, #156]	@ (8006bf8 <optislim+0x248>)
 8006b5c:	1c20      	adds	r0, r4, #0
 8006b5e:	f7f9 fccb 	bl	80004f8 <__aeabi_fcmplt>
 8006b62:	2800      	cmp	r0, #0
 8006b64:	d107      	bne.n	8006b76 <optislim+0x1c6>
	for (i = 0; i < MAX_ITERATIONS; i++) {
 8006b66:	9b05      	ldr	r3, [sp, #20]
 8006b68:	3301      	adds	r3, #1
 8006b6a:	9305      	str	r3, [sp, #20]
 8006b6c:	9a05      	ldr	r2, [sp, #20]
 8006b6e:	4b23      	ldr	r3, [pc, #140]	@ (8006bfc <optislim+0x24c>)
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d000      	beq.n	8006b76 <optislim+0x1c6>
 8006b74:	e75b      	b.n	8006a2e <optislim+0x7e>
	for (j = 0; j < row_a; j++) {
 8006b76:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006b78:	9c01      	ldr	r4, [sp, #4]
 8006b7a:	009d      	lsls	r5, r3, #2
 8006b7c:	192e      	adds	r6, r5, r4
 8006b7e:	42b4      	cmp	r4, r6
 8006b80:	d113      	bne.n	8006baa <optislim+0x1fa>
	free(lambda);
 8006b82:	9801      	ldr	r0, [sp, #4]
 8006b84:	f004 f8b0 	bl	800ace8 <free>
	free(P);
 8006b88:	9803      	ldr	r0, [sp, #12]
 8006b8a:	f004 f8ad 	bl	800ace8 <free>
	free(L);
 8006b8e:	0038      	movs	r0, r7
 8006b90:	f004 f8aa 	bl	800ace8 <free>
	free(y);
 8006b94:	9800      	ldr	r0, [sp, #0]
 8006b96:	f004 f8a7 	bl	800ace8 <free>
	return i < MAX_ITERATIONS ? STATUS_OK : STATUS_NOT_OPTIMAL_SOLUTION;
 8006b9a:	4b19      	ldr	r3, [pc, #100]	@ (8006c00 <optislim+0x250>)
 8006b9c:	9805      	ldr	r0, [sp, #20]
 8006b9e:	469c      	mov	ip, r3
 8006ba0:	4460      	add	r0, ip
 8006ba2:	4243      	negs	r3, r0
 8006ba4:	4158      	adcs	r0, r3
 8006ba6:	3002      	adds	r0, #2
 8006ba8:	e723      	b.n	80069f2 <optislim+0x42>
		linsolve_lower_triangular(L, y, A + j * column_a, column_a);
 8006baa:	0038      	movs	r0, r7
 8006bac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006bae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bb0:	9900      	ldr	r1, [sp, #0]
 8006bb2:	f7ff fc5b 	bl	800646c <linsolve_lower_triangular>
		linsolve_upper_tran_triangular(L, P, y, column_a);
 8006bb6:	0038      	movs	r0, r7
 8006bb8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006bba:	9a00      	ldr	r2, [sp, #0]
 8006bbc:	9903      	ldr	r1, [sp, #12]
 8006bbe:	f7ff fea9 	bl	8006914 <linsolve_upper_tran_triangular>
		for (k = 0; k < column_a; k++) {
 8006bc2:	2500      	movs	r5, #0
 8006bc4:	9b02      	ldr	r3, [sp, #8]
 8006bc6:	42ab      	cmp	r3, r5
 8006bc8:	d106      	bne.n	8006bd8 <optislim+0x228>
	for (j = 0; j < row_a; j++) {
 8006bca:	9a02      	ldr	r2, [sp, #8]
 8006bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bce:	4694      	mov	ip, r2
 8006bd0:	4463      	add	r3, ip
 8006bd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bd4:	3404      	adds	r4, #4
 8006bd6:	e7d2      	b.n	8006b7e <optislim+0x1ce>
		  x[k] -= P[k] * lambda[j];
 8006bd8:	9b03      	ldr	r3, [sp, #12]
 8006bda:	6821      	ldr	r1, [r4, #0]
 8006bdc:	5958      	ldr	r0, [r3, r5]
 8006bde:	f7fa f88b 	bl	8000cf8 <__aeabi_fmul>
 8006be2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006be4:	1c01      	adds	r1, r0, #0
 8006be6:	5958      	ldr	r0, [r3, r5]
 8006be8:	f7fa f9e0 	bl	8000fac <__aeabi_fsub>
 8006bec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006bee:	5158      	str	r0, [r3, r5]
		for (k = 0; k < column_a; k++) {
 8006bf0:	3504      	adds	r5, #4
 8006bf2:	e7e7      	b.n	8006bc4 <optislim+0x214>
 8006bf4:	bf800000 	.word	0xbf800000
 8006bf8:	3727c5ac 	.word	0x3727c5ac
 8006bfc:	00002710 	.word	0x00002710
 8006c00:	ffffd8f0 	.word	0xffffd8f0

08006c04 <quadprogslim>:
STATUS_CODES quadprogslim(const float Q[], const float c[], const float A[], const float b[], const float G[], const float h[], float x[], const size_t row_a, const size_t row_g, const size_t column_a, const bool equality_constraints_are_used) {
 8006c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c06:	b08b      	sub	sp, #44	@ 0x2c
 8006c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c0a:	ab16      	add	r3, sp, #88	@ 0x58
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	0016      	movs	r6, r2
 8006c10:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006c12:	9007      	str	r0, [sp, #28]
 8006c14:	9108      	str	r1, [sp, #32]
	if (equality_constraints_are_used) {
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d05c      	beq.n	8006cd4 <quadprogslim+0xd0>
		float* A_long = (float*)malloc((row_a + row_g + row_g) * column_a * sizeof(float));
 8006c1a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c1c:	005b      	lsls	r3, r3, #1
 8006c1e:	191b      	adds	r3, r3, r4
 8006c20:	9306      	str	r3, [sp, #24]
 8006c22:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c24:	9806      	ldr	r0, [sp, #24]
 8006c26:	009d      	lsls	r5, r3, #2
 8006c28:	4368      	muls	r0, r5
 8006c2a:	f004 f853 	bl	800acd4 <malloc>
		float* b_long = (float*)malloc((row_a + row_g + row_g) * sizeof(float));
 8006c2e:	9b06      	ldr	r3, [sp, #24]
		float* A_long = (float*)malloc((row_a + row_g + row_g) * column_a * sizeof(float));
 8006c30:	9005      	str	r0, [sp, #20]
		float* b_long = (float*)malloc((row_a + row_g + row_g) * sizeof(float));
 8006c32:	0098      	lsls	r0, r3, #2
 8006c34:	f004 f84e 	bl	800acd4 <malloc>
		memcpy(A_long, A, row_a * column_a * sizeof(float));
 8006c38:	4365      	muls	r5, r4
 8006c3a:	0031      	movs	r1, r6
 8006c3c:	002a      	movs	r2, r5
		float* b_long = (float*)malloc((row_a + row_g + row_g) * sizeof(float));
 8006c3e:	0007      	movs	r7, r0
		memcpy(A_long, A, row_a * column_a * sizeof(float));
 8006c40:	9805      	ldr	r0, [sp, #20]
 8006c42:	f004 ff4b 	bl	800badc <memcpy>
		A_long += row_a * column_a;
 8006c46:	9b05      	ldr	r3, [sp, #20]
		size_t row_g_column_a = row_g * column_a;
 8006c48:	9e14      	ldr	r6, [sp, #80]	@ 0x50
		A_long += row_a * column_a;
 8006c4a:	195d      	adds	r5, r3, r5
		size_t row_g_column_a = row_g * column_a;
 8006c4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
		memcpy(A_long, G, row_g_column_a * sizeof(float));
 8006c4e:	0028      	movs	r0, r5
		size_t row_g_column_a = row_g * column_a;
 8006c50:	435e      	muls	r6, r3
		memcpy(A_long, G, row_g_column_a * sizeof(float));
 8006c52:	00b6      	lsls	r6, r6, #2
 8006c54:	0032      	movs	r2, r6
 8006c56:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006c58:	f004 ff40 	bl	800badc <memcpy>
		for (i = 0; i < row_g_column_a; i++) {
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	19ad      	adds	r5, r5, r6
 8006c60:	429e      	cmp	r6, r3
 8006c62:	d127      	bne.n	8006cb4 <quadprogslim+0xb0>
		memcpy(b_long, b, row_a * sizeof(float));
 8006c64:	00a4      	lsls	r4, r4, #2
 8006c66:	0022      	movs	r2, r4
 8006c68:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c6a:	0038      	movs	r0, r7
 8006c6c:	f004 ff36 	bl	800badc <memcpy>
		memcpy(b_long, h, row_g * sizeof(float));
 8006c70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
		b_long += row_a;
 8006c72:	193c      	adds	r4, r7, r4
		memcpy(b_long, h, row_g * sizeof(float));
 8006c74:	009e      	lsls	r6, r3, #2
 8006c76:	0020      	movs	r0, r4
 8006c78:	0032      	movs	r2, r6
 8006c7a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006c7c:	f004 ff2e 	bl	800badc <memcpy>
		for (i = 0; i < row_g; i++) {
 8006c80:	2300      	movs	r3, #0
 8006c82:	19a4      	adds	r4, r4, r6
 8006c84:	42b3      	cmp	r3, r6
 8006c86:	d11d      	bne.n	8006cc4 <quadprogslim+0xc0>
		const STATUS_CODES status = optislim(Q, c, A_long, b_long, x, row_a + row_g + row_g, column_a);
 8006c88:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c8a:	9a05      	ldr	r2, [sp, #20]
 8006c8c:	9302      	str	r3, [sp, #8]
 8006c8e:	9b06      	ldr	r3, [sp, #24]
 8006c90:	9908      	ldr	r1, [sp, #32]
 8006c92:	9301      	str	r3, [sp, #4]
 8006c94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c96:	9807      	ldr	r0, [sp, #28]
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	003b      	movs	r3, r7
 8006c9c:	f7ff fe88 	bl	80069b0 <optislim>
 8006ca0:	0004      	movs	r4, r0
		free(A_long);
 8006ca2:	9805      	ldr	r0, [sp, #20]
 8006ca4:	f004 f820 	bl	800ace8 <free>
		free(b_long);
 8006ca8:	0038      	movs	r0, r7
 8006caa:	f004 f81d 	bl	800ace8 <free>
}
 8006cae:	0020      	movs	r0, r4
 8006cb0:	b00b      	add	sp, #44	@ 0x2c
 8006cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			A_long[i] = -G[i];
 8006cb4:	2180      	movs	r1, #128	@ 0x80
 8006cb6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006cb8:	0609      	lsls	r1, r1, #24
 8006cba:	58d2      	ldr	r2, [r2, r3]
 8006cbc:	1852      	adds	r2, r2, r1
 8006cbe:	50ea      	str	r2, [r5, r3]
		for (i = 0; i < row_g_column_a; i++) {
 8006cc0:	3304      	adds	r3, #4
 8006cc2:	e7cd      	b.n	8006c60 <quadprogslim+0x5c>
			b_long[i] = -h[i];
 8006cc4:	2180      	movs	r1, #128	@ 0x80
 8006cc6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006cc8:	0609      	lsls	r1, r1, #24
 8006cca:	58d2      	ldr	r2, [r2, r3]
 8006ccc:	1852      	adds	r2, r2, r1
 8006cce:	50e2      	str	r2, [r4, r3]
		for (i = 0; i < row_g; i++) {
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	e7d7      	b.n	8006c84 <quadprogslim+0x80>
		return optislim(Q, c, A, b, x, row_a, column_a);
 8006cd4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006cd6:	9401      	str	r4, [sp, #4]
 8006cd8:	9302      	str	r3, [sp, #8]
 8006cda:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006cdc:	9908      	ldr	r1, [sp, #32]
 8006cde:	9300      	str	r3, [sp, #0]
 8006ce0:	9807      	ldr	r0, [sp, #28]
 8006ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce4:	f7ff fe64 	bl	80069b0 <optislim>
 8006ce8:	0004      	movs	r4, r0
 8006cea:	e7e0      	b.n	8006cae <quadprogslim+0xaa>

08006cec <uint16_to_float>:
	uint32_t i;
	float f;
} data;

float uint16_to_float(const uint16_t msb, const uint16_t lsb) {
	data.i = (((uint32_t)msb) << 16) | lsb;
 8006cec:	4b02      	ldr	r3, [pc, #8]	@ (8006cf8 <uint16_to_float+0xc>)
 8006cee:	0400      	lsls	r0, r0, #16
 8006cf0:	4308      	orrs	r0, r1
 8006cf2:	6018      	str	r0, [r3, #0]
	return data.f;
}
 8006cf4:	4770      	bx	lr
 8006cf6:	46c0      	nop			@ (mov r8, r8)
 8006cf8:	200004b8 	.word	0x200004b8

08006cfc <float_to_uint16>:

void float_to_uint16(const float value, uint16_t* msb, uint16_t* lsb) {
	data.f = value;
 8006cfc:	4b03      	ldr	r3, [pc, #12]	@ (8006d0c <float_to_uint16+0x10>)
 8006cfe:	6018      	str	r0, [r3, #0]
	*msb = (data.i >> 16) & 0xFFFF;
 8006d00:	0003      	movs	r3, r0
 8006d02:	0c00      	lsrs	r0, r0, #16
 8006d04:	8008      	strh	r0, [r1, #0]
	*lsb = data.i & 0xFFFF;
 8006d06:	8013      	strh	r3, [r2, #0]
}
 8006d08:	4770      	bx	lr
 8006d0a:	46c0      	nop			@ (mov r8, r8)
 8006d0c:	200004b8 	.word	0x200004b8

08006d10 <calibrate_value>:

float calibrate_value(const uint16_t raw, const uint16_t min_raw, const uint16_t max_raw,
	const uint16_t min_real_lsb, const uint16_t min_real_msb,
	const uint16_t max_real_lsb, const uint16_t max_real_msb) {
 8006d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d12:	0016      	movs	r6, r2
 8006d14:	aa08      	add	r2, sp, #32
 8006d16:	000d      	movs	r5, r1
 8006d18:	8814      	ldrh	r4, [r2, #0]
 8006d1a:	a90a      	add	r1, sp, #40	@ 0x28
 8006d1c:	9001      	str	r0, [sp, #4]
 8006d1e:	aa09      	add	r2, sp, #36	@ 0x24
 8006d20:	8808      	ldrh	r0, [r1, #0]
 8006d22:	8812      	ldrh	r2, [r2, #0]
	data.i = (((uint32_t)msb) << 16) | lsb;
 8006d24:	0424      	lsls	r4, r4, #16
 8006d26:	431c      	orrs	r4, r3
 8006d28:	0400      	lsls	r0, r0, #16
 8006d2a:	4b15      	ldr	r3, [pc, #84]	@ (8006d80 <calibrate_value+0x70>)
 8006d2c:	4310      	orrs	r0, r2
 8006d2e:	6018      	str	r0, [r3, #0]
	/* Slope */
	uint16_t delta_x = max_raw - min_raw;
	if (delta_x == 0) {
		delta_x = 1;
	}
	const float delta_y = max_real - min_real;
 8006d30:	1c21      	adds	r1, r4, #0
 8006d32:	f7fa f93b 	bl	8000fac <__aeabi_fsub>
	uint16_t delta_x = max_raw - min_raw;
 8006d36:	1b73      	subs	r3, r6, r5
	const float delta_y = max_real - min_real;
 8006d38:	1c07      	adds	r7, r0, #0
	const float slope = delta_y / ((float)delta_x);
 8006d3a:	1c18      	adds	r0, r3, #0
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d100      	bne.n	8006d44 <calibrate_value+0x34>
 8006d42:	2001      	movs	r0, #1
 8006d44:	b280      	uxth	r0, r0
 8006d46:	f7fa fc1b 	bl	8001580 <__aeabi_ui2f>
 8006d4a:	1c01      	adds	r1, r0, #0
 8006d4c:	1c38      	adds	r0, r7, #0
 8006d4e:	f7f9 fe05 	bl	800095c <__aeabi_fdiv>
 8006d52:	1c07      	adds	r7, r0, #0

	/* Bias */
	const float bias = min_real - slope * min_raw;
 8006d54:	0028      	movs	r0, r5
 8006d56:	f7fa fbc3 	bl	80014e0 <__aeabi_i2f>
 8006d5a:	1c39      	adds	r1, r7, #0
 8006d5c:	f7f9 ffcc 	bl	8000cf8 <__aeabi_fmul>
 8006d60:	1c01      	adds	r1, r0, #0
 8006d62:	1c20      	adds	r0, r4, #0
 8006d64:	f7fa f922 	bl	8000fac <__aeabi_fsub>
 8006d68:	1c04      	adds	r4, r0, #0

	/* Calibration */
	const float value = slope * ((float)raw) + bias;
 8006d6a:	9801      	ldr	r0, [sp, #4]
 8006d6c:	f7fa fc08 	bl	8001580 <__aeabi_ui2f>
 8006d70:	1c39      	adds	r1, r7, #0
 8006d72:	f7f9 ffc1 	bl	8000cf8 <__aeabi_fmul>
 8006d76:	1c01      	adds	r1, r0, #0
 8006d78:	1c20      	adds	r0, r4, #0
 8006d7a:	f7f9 fbfd 	bl	8000578 <__aeabi_fadd>
	return value;
}
 8006d7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006d80:	200004b8 	.word	0x200004b8

08006d84 <Flash_Write_Data>:
#include "flash.h"
#include "main.h"

#define ADDR_FLASH_PAGE (uint32_t)0x0800FC00 /* Sector 15 */

int Flash_Write_Data(uint16_t data[], uint16_t length) {
 8006d84:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8006d86:	000d      	movs	r5, r1
 8006d88:	0006      	movs	r6, r0

	/* Unlock */
	HAL_FLASH_Unlock();
 8006d8a:	f002 f911 	bl	8008fb0 <HAL_FLASH_Unlock>

	/* Erase */
	FLASH_EraseInitTypeDef eraseInitStruct;
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
	eraseInitStruct.PageAddress = ADDR_FLASH_PAGE;
 8006d8e:	4b11      	ldr	r3, [pc, #68]	@ (8006dd4 <Flash_Write_Data+0x50>)
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8006d90:	2400      	movs	r4, #0
	eraseInitStruct.PageAddress = ADDR_FLASH_PAGE;
 8006d92:	9302      	str	r3, [sp, #8]
	eraseInitStruct.NbPages = 1;
 8006d94:	2301      	movs	r3, #1
	uint32_t PageError = 0;
	if (HAL_FLASHEx_Erase(&eraseInitStruct, &PageError) != HAL_OK) {
 8006d96:	4669      	mov	r1, sp
 8006d98:	a801      	add	r0, sp, #4
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8006d9a:	9401      	str	r4, [sp, #4]
	eraseInitStruct.NbPages = 1;
 8006d9c:	9303      	str	r3, [sp, #12]
	uint32_t PageError = 0;
 8006d9e:	9400      	str	r4, [sp, #0]
	if (HAL_FLASHEx_Erase(&eraseInitStruct, &PageError) != HAL_OK) {
 8006da0:	f002 f9b8 	bl	8009114 <HAL_FLASHEx_Erase>
 8006da4:	42a0      	cmp	r0, r4
 8006da6:	d00c      	beq.n	8006dc2 <Flash_Write_Data+0x3e>
		return HAL_ERROR;
 8006da8:	2001      	movs	r0, #1

	/* Lock */
	HAL_FLASH_Lock();

	return 0;
}
 8006daa:	b004      	add	sp, #16
 8006dac:	bd70      	pop	{r4, r5, r6, pc}
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ADDR_FLASH_PAGE + index, value) != HAL_OK) {
 8006dae:	5af2      	ldrh	r2, [r6, r3]
 8006db0:	4b08      	ldr	r3, [pc, #32]	@ (8006dd4 <Flash_Write_Data+0x50>)
 8006db2:	2001      	movs	r0, #1
 8006db4:	18c9      	adds	r1, r1, r3
 8006db6:	2300      	movs	r3, #0
 8006db8:	f002 f942 	bl	8009040 <HAL_FLASH_Program>
 8006dbc:	3401      	adds	r4, #1
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	d1f2      	bne.n	8006da8 <Flash_Write_Data+0x24>
 8006dc2:	0063      	lsls	r3, r4, #1
 8006dc4:	b299      	uxth	r1, r3
	for (uint16_t i = 0; i < length; i++) {
 8006dc6:	42ac      	cmp	r4, r5
 8006dc8:	d1f1      	bne.n	8006dae <Flash_Write_Data+0x2a>
	HAL_FLASH_Lock();
 8006dca:	f002 f905 	bl	8008fd8 <HAL_FLASH_Lock>
	return 0;
 8006dce:	2000      	movs	r0, #0
 8006dd0:	e7eb      	b.n	8006daa <Flash_Write_Data+0x26>
 8006dd2:	46c0      	nop			@ (mov r8, r8)
 8006dd4:	0800fc00 	.word	0x0800fc00

08006dd8 <Flash_Read_Data>:

void Flash_Read_Data(uint16_t data[], uint16_t length) {
	uint32_t address = ADDR_FLASH_PAGE;
	for (uint16_t i = 0; i < length; i++) {
 8006dd8:	2300      	movs	r3, #0
void Flash_Read_Data(uint16_t data[], uint16_t length) {
 8006dda:	b510      	push	{r4, lr}
	for (uint16_t i = 0; i < length; i++) {
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	4291      	cmp	r1, r2
 8006de0:	d800      	bhi.n	8006de4 <Flash_Read_Data+0xc>
		data[i] = *(__IO uint16_t*) address;
		address += 2;
	}
}
 8006de2:	bd10      	pop	{r4, pc}
		data[i] = *(__IO uint16_t*) address;
 8006de4:	4c03      	ldr	r4, [pc, #12]	@ (8006df4 <Flash_Read_Data+0x1c>)
 8006de6:	005a      	lsls	r2, r3, #1
 8006de8:	1914      	adds	r4, r2, r4
 8006dea:	8824      	ldrh	r4, [r4, #0]
 8006dec:	3301      	adds	r3, #1
 8006dee:	5284      	strh	r4, [r0, r2]
	for (uint16_t i = 0; i < length; i++) {
 8006df0:	e7f4      	b.n	8006ddc <Flash_Read_Data+0x4>
 8006df2:	46c0      	nop			@ (mov r8, r8)
 8006df4:	0800fc00 	.word	0x0800fc00

08006df8 <read_serial>:
int32_t (*serial_read_function)(const char port[], uint8_t*, const uint16_t, const int32_t) = NULL;
int32_t (*serial_write_function)(const char port[], const uint8_t*, const uint16_t, const int32_t) = NULL;
char port_[20];

/* Read via serial */
int32_t read_serial(uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8006df8:	b570      	push	{r4, r5, r6, lr}
 8006dfa:	0005      	movs	r5, r0
	if (serial_read_function) {
		return serial_read_function(port_, buf, count, byte_timeout_ms);
	}
    return 0;
 8006dfc:	2000      	movs	r0, #0
int32_t read_serial(uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8006dfe:	0013      	movs	r3, r2
	if (serial_read_function) {
 8006e00:	4a04      	ldr	r2, [pc, #16]	@ (8006e14 <read_serial+0x1c>)
 8006e02:	6814      	ldr	r4, [r2, #0]
 8006e04:	4284      	cmp	r4, r0
 8006e06:	d003      	beq.n	8006e10 <read_serial+0x18>
		return serial_read_function(port_, buf, count, byte_timeout_ms);
 8006e08:	000a      	movs	r2, r1
 8006e0a:	4803      	ldr	r0, [pc, #12]	@ (8006e18 <read_serial+0x20>)
 8006e0c:	0029      	movs	r1, r5
 8006e0e:	47a0      	blx	r4
}
 8006e10:	bd70      	pop	{r4, r5, r6, pc}
 8006e12:	46c0      	nop			@ (mov r8, r8)
 8006e14:	200004d4 	.word	0x200004d4
 8006e18:	200004bc 	.word	0x200004bc

08006e1c <write_serial>:

/* Write via serial */
int32_t write_serial(const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8006e1c:	b570      	push	{r4, r5, r6, lr}
 8006e1e:	0005      	movs	r5, r0
	if (serial_write_function) {
		return serial_write_function(port_, buf, count, byte_timeout_ms);
	}
    return 0;
 8006e20:	2000      	movs	r0, #0
int32_t write_serial(const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8006e22:	0013      	movs	r3, r2
	if (serial_write_function) {
 8006e24:	4a04      	ldr	r2, [pc, #16]	@ (8006e38 <write_serial+0x1c>)
 8006e26:	6814      	ldr	r4, [r2, #0]
 8006e28:	4284      	cmp	r4, r0
 8006e2a:	d003      	beq.n	8006e34 <write_serial+0x18>
		return serial_write_function(port_, buf, count, byte_timeout_ms);
 8006e2c:	000a      	movs	r2, r1
 8006e2e:	4803      	ldr	r0, [pc, #12]	@ (8006e3c <write_serial+0x20>)
 8006e30:	0029      	movs	r1, r5
 8006e32:	47a0      	blx	r4
}
 8006e34:	bd70      	pop	{r4, r5, r6, pc}
 8006e36:	46c0      	nop			@ (mov r8, r8)
 8006e38:	200004d0 	.word	0x200004d0
 8006e3c:	200004bc 	.word	0x200004bc

08006e40 <modbus_set_serial_write>:

void modbus_set_serial_write(int32_t (*serial_write)(const char port[], const uint8_t*, const uint16_t, const int32_t)){
	serial_write_function = serial_write;
 8006e40:	4b01      	ldr	r3, [pc, #4]	@ (8006e48 <modbus_set_serial_write+0x8>)
 8006e42:	6018      	str	r0, [r3, #0]
}
 8006e44:	4770      	bx	lr
 8006e46:	46c0      	nop			@ (mov r8, r8)
 8006e48:	200004d0 	.word	0x200004d0

08006e4c <modbus_set_serial_read>:

void modbus_set_serial_read(int32_t (*serial_read)(const char port[], uint8_t*, const uint16_t, const int32_t)){
	serial_read_function = serial_read;
 8006e4c:	4b01      	ldr	r3, [pc, #4]	@ (8006e54 <modbus_set_serial_read+0x8>)
 8006e4e:	6018      	str	r0, [r3, #0]
}
 8006e50:	4770      	bx	lr
 8006e52:	46c0      	nop			@ (mov r8, r8)
 8006e54:	200004d4 	.word	0x200004d4

08006e58 <modbus_set_serial_port>:

void modbus_set_serial_port(const char port[]) {
 8006e58:	b510      	push	{r4, lr}
	strcpy(port_, port);
 8006e5a:	4b03      	ldr	r3, [pc, #12]	@ (8006e68 <modbus_set_serial_port+0x10>)
void modbus_set_serial_port(const char port[]) {
 8006e5c:	0001      	movs	r1, r0
	strcpy(port_, port);
 8006e5e:	0018      	movs	r0, r3
 8006e60:	f004 fe29 	bl	800bab6 <strcpy>
}
 8006e64:	bd10      	pop	{r4, pc}
 8006e66:	46c0      	nop			@ (mov r8, r8)
 8006e68:	200004bc 	.word	0x200004bc

08006e6c <modbus_server_create_RTU>:

#ifdef IS_MODBUS_SERVER

/* Server functions */
bool modbus_server_create_RTU(const uint8_t address) {
 8006e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e6e:	b095      	sub	sp, #84	@ 0x54
 8006e70:	0007      	movs	r7, r0

	/* Configuration */
	nmbs_platform_conf platform_conf;
	nmbs_platform_conf_create(&platform_conf);
 8006e72:	4668      	mov	r0, sp
 8006e74:	f000 fcbc 	bl	80077f0 <nmbs_platform_conf_create>
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 8006e78:	2601      	movs	r6, #1
 8006e7a:	466b      	mov	r3, sp
	platform_conf.read = read_serial;
	platform_conf.write = write_serial;
	platform_conf.arg = NULL;
 8006e7c:	2400      	movs	r4, #0
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 8006e7e:	701e      	strb	r6, [r3, #0]
	platform_conf.read = read_serial;
 8006e80:	4b1c      	ldr	r3, [pc, #112]	@ (8006ef4 <modbus_server_create_RTU+0x88>)

	/* Callbacks */
	nmbs_callbacks callbacks;
	nmbs_callbacks_create(&callbacks);
 8006e82:	a806      	add	r0, sp, #24
	platform_conf.read = read_serial;
 8006e84:	9301      	str	r3, [sp, #4]
	platform_conf.write = write_serial;
 8006e86:	4b1c      	ldr	r3, [pc, #112]	@ (8006ef8 <modbus_server_create_RTU+0x8c>)
	platform_conf.arg = NULL;
 8006e88:	9404      	str	r4, [sp, #16]
	platform_conf.write = write_serial;
 8006e8a:	9302      	str	r3, [sp, #8]
	nmbs_callbacks_create(&callbacks);
 8006e8c:	f000 fe12 	bl	8007ab4 <nmbs_callbacks_create>
	callbacks.read_coils = handle_read_coils;
 8006e90:	4b1a      	ldr	r3, [pc, #104]	@ (8006efc <modbus_server_create_RTU+0x90>)
	callbacks.write_file_record = handle_write_file_record;
	callbacks.read_device_identification_map = handle_read_device_identification_map;
	callbacks.read_device_identification = handle_read_device_identification;

	/* Create the modbus server */
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8006e92:	4d1b      	ldr	r5, [pc, #108]	@ (8006f00 <modbus_server_create_RTU+0x94>)
	callbacks.read_coils = handle_read_coils;
 8006e94:	9306      	str	r3, [sp, #24]
	callbacks.read_discrete_inputs = handle_read_discrete_inputs;
 8006e96:	4b1b      	ldr	r3, [pc, #108]	@ (8006f04 <modbus_server_create_RTU+0x98>)
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8006e98:	466a      	mov	r2, sp
	callbacks.read_discrete_inputs = handle_read_discrete_inputs;
 8006e9a:	9307      	str	r3, [sp, #28]
	callbacks.read_holding_registers = handle_read_holding_registers;
 8006e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8006f08 <modbus_server_create_RTU+0x9c>)
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8006e9e:	0039      	movs	r1, r7
	callbacks.read_holding_registers = handle_read_holding_registers;
 8006ea0:	9308      	str	r3, [sp, #32]
	callbacks.read_input_registers = handle_read_input_registers;
 8006ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8006f0c <modbus_server_create_RTU+0xa0>)
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8006ea4:	0028      	movs	r0, r5
	callbacks.read_input_registers = handle_read_input_registers;
 8006ea6:	9309      	str	r3, [sp, #36]	@ 0x24
	callbacks.write_single_coil = handle_write_single_coil;
 8006ea8:	4b19      	ldr	r3, [pc, #100]	@ (8006f10 <modbus_server_create_RTU+0xa4>)
 8006eaa:	930a      	str	r3, [sp, #40]	@ 0x28
	callbacks.write_single_register = handle_write_single_register;
 8006eac:	4b19      	ldr	r3, [pc, #100]	@ (8006f14 <modbus_server_create_RTU+0xa8>)
 8006eae:	930b      	str	r3, [sp, #44]	@ 0x2c
	callbacks.write_multiple_coils = handle_write_multiple_coils;
 8006eb0:	4b19      	ldr	r3, [pc, #100]	@ (8006f18 <modbus_server_create_RTU+0xac>)
 8006eb2:	930c      	str	r3, [sp, #48]	@ 0x30
	callbacks.write_multiple_registers = handle_write_multiple_registers;
 8006eb4:	4b19      	ldr	r3, [pc, #100]	@ (8006f1c <modbus_server_create_RTU+0xb0>)
 8006eb6:	930d      	str	r3, [sp, #52]	@ 0x34
	callbacks.read_file_record = handle_read_file_record;
 8006eb8:	4b19      	ldr	r3, [pc, #100]	@ (8006f20 <modbus_server_create_RTU+0xb4>)
 8006eba:	930e      	str	r3, [sp, #56]	@ 0x38
	callbacks.write_file_record = handle_write_file_record;
 8006ebc:	4b19      	ldr	r3, [pc, #100]	@ (8006f24 <modbus_server_create_RTU+0xb8>)
 8006ebe:	930f      	str	r3, [sp, #60]	@ 0x3c
	callbacks.read_device_identification_map = handle_read_device_identification_map;
 8006ec0:	4b19      	ldr	r3, [pc, #100]	@ (8006f28 <modbus_server_create_RTU+0xbc>)
 8006ec2:	9311      	str	r3, [sp, #68]	@ 0x44
	callbacks.read_device_identification = handle_read_device_identification;
 8006ec4:	4b19      	ldr	r3, [pc, #100]	@ (8006f2c <modbus_server_create_RTU+0xc0>)
 8006ec6:	9310      	str	r3, [sp, #64]	@ 0x40
	nmbs_error err = nmbs_server_create(&nmbs_server, address, &platform_conf, &callbacks);
 8006ec8:	ab06      	add	r3, sp, #24
 8006eca:	f000 fdff 	bl	8007acc <nmbs_server_create>
	if (err != NMBS_ERROR_NONE) {
 8006ece:	42a0      	cmp	r0, r4
 8006ed0:	d10d      	bne.n	8006eee <modbus_server_create_RTU+0x82>
		return false;
	}

	/* Timeouts */
	nmbs_set_read_timeout(&nmbs_server, 1000);
 8006ed2:	21fa      	movs	r1, #250	@ 0xfa
 8006ed4:	0028      	movs	r0, r5
 8006ed6:	0089      	lsls	r1, r1, #2
 8006ed8:	f000 fc86 	bl	80077e8 <nmbs_set_read_timeout>
	nmbs_set_byte_timeout(&nmbs_server, 1000);
 8006edc:	21fa      	movs	r1, #250	@ 0xfa
 8006ede:	0028      	movs	r0, r5
 8006ee0:	0089      	lsls	r1, r1, #2
 8006ee2:	f000 fc83 	bl	80077ec <nmbs_set_byte_timeout>

	/* Set handle */
    modbus_set_server_handle(&nmbs_server);
 8006ee6:	0028      	movs	r0, r5
 8006ee8:	f000 f930 	bl	800714c <modbus_set_server_handle>

	/* All went OK */
	return true;
 8006eec:	0034      	movs	r4, r6
}
 8006eee:	0020      	movs	r0, r4
 8006ef0:	b015      	add	sp, #84	@ 0x54
 8006ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ef4:	08006df9 	.word	0x08006df9
 8006ef8:	08006e1d 	.word	0x08006e1d
 8006efc:	08007101 	.word	0x08007101
 8006f00:	200004d8 	.word	0x200004d8
 8006f04:	080070d5 	.word	0x080070d5
 8006f08:	080070a9 	.word	0x080070a9
 8006f0c:	0800707d 	.word	0x0800707d
 8006f10:	08007059 	.word	0x08007059
 8006f14:	08007041 	.word	0x08007041
 8006f18:	0800700d 	.word	0x0800700d
 8006f1c:	08006fe1 	.word	0x08006fe1
 8006f20:	08006fcd 	.word	0x08006fcd
 8006f24:	08006fbb 	.word	0x08006fbb
 8006f28:	08006fa1 	.word	0x08006fa1
 8006f2c:	08006f59 	.word	0x08006f59

08006f30 <modbus_server_polling>:

bool modbus_server_polling(){
 8006f30:	b510      	push	{r4, lr}
	return modbus_polling();
 8006f32:	f000 f8fb 	bl	800712c <modbus_polling>
}
 8006f36:	bd10      	pop	{r4, pc}

08006f38 <modbus_server_set_digital_outputs>:

bool modbus_server_set_digital_outputs(const uint8_t outputs[], const uint16_t address, const uint16_t quantity){
 8006f38:	b510      	push	{r4, lr}
	return modbus_set_digital_outputs_on_server(outputs, address, quantity);
 8006f3a:	f000 f90d 	bl	8007158 <modbus_set_digital_outputs_on_server>
}
 8006f3e:	bd10      	pop	{r4, pc}

08006f40 <modbus_server_set_digital_inputs>:

bool modbus_server_set_digital_inputs(const uint8_t inputs[], const uint16_t address, const uint16_t quantity){
 8006f40:	b510      	push	{r4, lr}
	return modbus_set_digital_inputs_on_server(inputs, address, quantity);
 8006f42:	f000 f921 	bl	8007188 <modbus_set_digital_inputs_on_server>
}
 8006f46:	bd10      	pop	{r4, pc}

08006f48 <modbus_server_get_analog_inputs>:

bool modbus_server_set_analog_inputs(const uint16_t inputs[], const uint16_t address, const uint16_t quantity){
	return modbus_set_analog_inputs_on_server(inputs, address, quantity);
}

uint16_t* modbus_server_get_analog_inputs(){
 8006f48:	b510      	push	{r4, lr}
	return modbus_get_analog_inputs_on_server();
 8006f4a:	f000 f935 	bl	80071b8 <modbus_get_analog_inputs_on_server>
}
 8006f4e:	bd10      	pop	{r4, pc}

08006f50 <modbus_server_get_parameters_array>:

bool modbus_server_set_parameters(const uint16_t parameters[], const uint16_t address, const uint16_t quantity){
	return modbus_set_parameters_on_server(parameters, address, quantity);
}

uint16_t* modbus_server_get_parameters_array(){
 8006f50:	b510      	push	{r4, lr}
	return modbus_get_parameters_on_server();
 8006f52:	f000 f935 	bl	80071c0 <modbus_get_parameters_on_server>
}
 8006f56:	bd10      	pop	{r4, pc}

08006f58 <handle_read_device_identification>:

/* Server handle */
static nmbs_t* nmbs_server = NULL;

/* (0x0E) Read Device Identification */
nmbs_error handle_read_device_identification(uint8_t object_id, char buffer[NMBS_DEVICE_IDENTIFICATION_STRING_LENGTH]) {
 8006f58:	0003      	movs	r3, r0
 8006f5a:	b510      	push	{r4, lr}
 8006f5c:	0008      	movs	r0, r1
    switch (object_id) {
 8006f5e:	2b02      	cmp	r3, #2
 8006f60:	d00f      	beq.n	8006f82 <handle_read_device_identification+0x2a>
 8006f62:	d807      	bhi.n	8006f74 <handle_read_device_identification+0x1c>
        case 0x00:
            strcpy(buffer, "VendorName");
            break;
        case 0x01:
            strcpy(buffer, "ProductCode");
 8006f64:	4909      	ldr	r1, [pc, #36]	@ (8006f8c <handle_read_device_identification+0x34>)
    switch (object_id) {
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d100      	bne.n	8006f6c <handle_read_device_identification+0x14>
            strcpy(buffer, "VendorName");
 8006f6a:	4909      	ldr	r1, [pc, #36]	@ (8006f90 <handle_read_device_identification+0x38>)
 8006f6c:	f004 fda3 	bl	800bab6 <strcpy>
            break;
        default:
            return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }

    return NMBS_ERROR_NONE;
 8006f70:	2000      	movs	r0, #0
 8006f72:	e005      	b.n	8006f80 <handle_read_device_identification+0x28>
    switch (object_id) {
 8006f74:	2b90      	cmp	r3, #144	@ 0x90
 8006f76:	d006      	beq.n	8006f86 <handle_read_device_identification+0x2e>
            strcpy(buffer, "Extended 2");
 8006f78:	4906      	ldr	r1, [pc, #24]	@ (8006f94 <handle_read_device_identification+0x3c>)
    switch (object_id) {
 8006f7a:	2ba0      	cmp	r3, #160	@ 0xa0
 8006f7c:	d0f6      	beq.n	8006f6c <handle_read_device_identification+0x14>
 8006f7e:	2002      	movs	r0, #2
}
 8006f80:	bd10      	pop	{r4, pc}
            strcpy(buffer, "MajorMinorRevision");
 8006f82:	4905      	ldr	r1, [pc, #20]	@ (8006f98 <handle_read_device_identification+0x40>)
 8006f84:	e7f2      	b.n	8006f6c <handle_read_device_identification+0x14>
            strcpy(buffer, "Extended 1");
 8006f86:	4905      	ldr	r1, [pc, #20]	@ (8006f9c <handle_read_device_identification+0x44>)
 8006f88:	e7f0      	b.n	8006f6c <handle_read_device_identification+0x14>
 8006f8a:	46c0      	nop			@ (mov r8, r8)
 8006f8c:	0800d94b 	.word	0x0800d94b
 8006f90:	0800d940 	.word	0x0800d940
 8006f94:	0800d975 	.word	0x0800d975
 8006f98:	0800d957 	.word	0x0800d957
 8006f9c:	0800d96a 	.word	0x0800d96a

08006fa0 <handle_read_device_identification_map>:

/* (0x2B) Read device identification map */
nmbs_error handle_read_device_identification_map(nmbs_bitfield_256 map) {
    nmbs_bitfield_set(map, 0x00);
    nmbs_bitfield_set(map, 0x01);
    nmbs_bitfield_set(map, 0x02);
 8006fa0:	2307      	movs	r3, #7
 8006fa2:	7802      	ldrb	r2, [r0, #0]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	7003      	strb	r3, [r0, #0]
    nmbs_bitfield_set(map, 0x90);
 8006fa8:	2301      	movs	r3, #1
 8006faa:	7c82      	ldrb	r2, [r0, #18]
 8006fac:	431a      	orrs	r2, r3
 8006fae:	7482      	strb	r2, [r0, #18]
    nmbs_bitfield_set(map, 0xA0);
 8006fb0:	7d02      	ldrb	r2, [r0, #20]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	7503      	strb	r3, [r0, #20]
    return NMBS_ERROR_NONE;
}
 8006fb6:	2000      	movs	r0, #0
 8006fb8:	4770      	bx	lr

08006fba <handle_write_file_record>:

/* (0x15) Write File Record */
nmbs_error handle_write_file_record(uint16_t file_number, uint16_t record_number, const uint16_t* registers, uint16_t count, uint8_t unit_id, void* arg) {
    if (file_number != 1) {
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8006fba:	2202      	movs	r2, #2
    if (file_number != 1) {
 8006fbc:	2801      	cmp	r0, #1
 8006fbe:	d103      	bne.n	8006fc8 <handle_write_file_record+0xe>
    }

    if ((record_number + count) > FILE_SIZE_MAX) {
 8006fc0:	18c9      	adds	r1, r1, r3
 8006fc2:	1e4b      	subs	r3, r1, #1
 8006fc4:	4199      	sbcs	r1, r3
 8006fc6:	004a      	lsls	r2, r1, #1
    }

    memcpy(server_file + record_number, registers, count * sizeof(uint16_t));

    return NMBS_ERROR_NONE;
}
 8006fc8:	0010      	movs	r0, r2
 8006fca:	4770      	bx	lr

08006fcc <handle_read_file_record>:

/* (0x14) Read File Record */
nmbs_error handle_read_file_record(uint16_t file_number, uint16_t record_number, uint16_t* registers, uint16_t count, uint8_t unit_id, void* arg) {
 8006fcc:	2202      	movs	r2, #2
 8006fce:	2801      	cmp	r0, #1
 8006fd0:	d103      	bne.n	8006fda <handle_read_file_record+0xe>
 8006fd2:	18c9      	adds	r1, r1, r3
 8006fd4:	1e4b      	subs	r3, r1, #1
 8006fd6:	4199      	sbcs	r1, r3
 8006fd8:	004a      	lsls	r2, r1, #1
 8006fda:	0010      	movs	r0, r2
 8006fdc:	4770      	bx	lr
	...

08006fe0 <handle_write_multiple_registers>:

    return NMBS_ERROR_NONE;
}

/* (0x10) Write Multiple registers */
nmbs_error handle_write_multiple_registers(uint16_t address, uint16_t quantity, const uint16_t* registers, uint8_t unit_id, void* arg) {
 8006fe0:	b510      	push	{r4, lr}
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1)
 8006fe2:	1844      	adds	r4, r0, r1
nmbs_error handle_write_multiple_registers(uint16_t address, uint16_t quantity, const uint16_t* registers, uint8_t unit_id, void* arg) {
 8006fe4:	0003      	movs	r3, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8006fe6:	2002      	movs	r0, #2
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1)
 8006fe8:	2c31      	cmp	r4, #49	@ 0x31
 8006fea:	dc07      	bgt.n	8006ffc <handle_write_multiple_registers+0x1c>
 8006fec:	4806      	ldr	r0, [pc, #24]	@ (8007008 <handle_write_multiple_registers+0x28>)
 8006fee:	005b      	lsls	r3, r3, #1
 8006ff0:	181b      	adds	r3, r3, r0
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	0049      	lsls	r1, r1, #1

    for (uint16_t i = 0; i < quantity; i++) {
 8006ff6:	4288      	cmp	r0, r1
 8006ff8:	d101      	bne.n	8006ffe <handle_write_multiple_registers+0x1e>
        server_holding_registers[address + i] = registers[i];
    }

    return NMBS_ERROR_NONE;
 8006ffa:	2000      	movs	r0, #0
}
 8006ffc:	bd10      	pop	{r4, pc}
        server_holding_registers[address + i] = registers[i];
 8006ffe:	5a14      	ldrh	r4, [r2, r0]
 8007000:	521c      	strh	r4, [r3, r0]
    for (uint16_t i = 0; i < quantity; i++) {
 8007002:	3002      	adds	r0, #2
 8007004:	e7f7      	b.n	8006ff6 <handle_write_multiple_registers+0x16>
 8007006:	46c0      	nop			@ (mov r8, r8)
 8007008:	20000590 	.word	0x20000590

0800700c <handle_write_multiple_coils>:

/* (0x0F) Write Multiple Coils */
nmbs_error handle_write_multiple_coils(uint16_t address, uint16_t quantity, const nmbs_bitfield coils, uint8_t unit_id, void* arg) {
 800700c:	b530      	push	{r4, r5, lr}
    if (address + quantity > COILS_ADDR_MAX + 1) {
 800700e:	180c      	adds	r4, r1, r0
nmbs_error handle_write_multiple_coils(uint16_t address, uint16_t quantity, const nmbs_bitfield coils, uint8_t unit_id, void* arg) {
 8007010:	0003      	movs	r3, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8007012:	2002      	movs	r0, #2
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8007014:	2c01      	cmp	r4, #1
 8007016:	dd00      	ble.n	800701a <handle_write_multiple_coils+0xe>
    for (uint16_t i = 0; i < quantity; i++) {
        nmbs_bitfield_write(server_coils, address + i, nmbs_bitfield_read(coils, i));
    }

    return NMBS_ERROR_NONE;
}
 8007018:	bd30      	pop	{r4, r5, pc}
    for (uint16_t i = 0; i < quantity; i++) {
 800701a:	2900      	cmp	r1, #0
 800701c:	d00b      	beq.n	8007036 <handle_write_multiple_coils+0x2a>
        nmbs_bitfield_write(server_coils, address + i, nmbs_bitfield_read(coils, i));
 800701e:	2401      	movs	r4, #1
 8007020:	7812      	ldrb	r2, [r2, #0]
 8007022:	0025      	movs	r5, r4
 8007024:	4022      	ands	r2, r4
 8007026:	409a      	lsls	r2, r3
 8007028:	409d      	lsls	r5, r3
 800702a:	0013      	movs	r3, r2
 800702c:	4803      	ldr	r0, [pc, #12]	@ (800703c <handle_write_multiple_coils+0x30>)
 800702e:	7801      	ldrb	r1, [r0, #0]
 8007030:	43a9      	bics	r1, r5
 8007032:	430b      	orrs	r3, r1
 8007034:	7003      	strb	r3, [r0, #0]
    return NMBS_ERROR_NONE;
 8007036:	2000      	movs	r0, #0
 8007038:	e7ee      	b.n	8007018 <handle_write_multiple_coils+0xc>
 800703a:	46c0      	nop			@ (mov r8, r8)
 800703c:	200005f3 	.word	0x200005f3

08007040 <handle_write_single_register>:

/* (0x06) Write Single Register */
nmbs_error handle_write_single_register(uint16_t address, uint16_t value, uint8_t unit_id, void* arg) {
 8007040:	0003      	movs	r3, r0
	if (address > HOLDING_REGISTERS_ADDR_MAX + 1) {
		return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8007042:	2002      	movs	r0, #2
	if (address > HOLDING_REGISTERS_ADDR_MAX + 1) {
 8007044:	2b31      	cmp	r3, #49	@ 0x31
 8007046:	d803      	bhi.n	8007050 <handle_write_single_register+0x10>
	}

	server_holding_registers[address] = value;

	return NMBS_ERROR_NONE;
 8007048:	2000      	movs	r0, #0
	server_holding_registers[address] = value;
 800704a:	4a02      	ldr	r2, [pc, #8]	@ (8007054 <handle_write_single_register+0x14>)
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	5299      	strh	r1, [r3, r2]
}
 8007050:	4770      	bx	lr
 8007052:	46c0      	nop			@ (mov r8, r8)
 8007054:	20000590 	.word	0x20000590

08007058 <handle_write_single_coil>:

/* (0x05) Write Single Coil */
nmbs_error handle_write_single_coil(uint16_t address, bool value, uint8_t unit_id, void* arg) {
 8007058:	0002      	movs	r2, r0
 800705a:	000b      	movs	r3, r1
    if (address > COILS_ADDR_MAX + 1) {
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800705c:	2002      	movs	r0, #2
nmbs_error handle_write_single_coil(uint16_t address, bool value, uint8_t unit_id, void* arg) {
 800705e:	b510      	push	{r4, lr}
    if (address > COILS_ADDR_MAX + 1) {
 8007060:	2a01      	cmp	r2, #1
 8007062:	d808      	bhi.n	8007076 <handle_write_single_coil+0x1e>
    }

	nmbs_bitfield_write(server_coils, address, nmbs_bitfield_read(&value, 0));
 8007064:	2401      	movs	r4, #1
 8007066:	4094      	lsls	r4, r2
 8007068:	4093      	lsls	r3, r2
 800706a:	4803      	ldr	r0, [pc, #12]	@ (8007078 <handle_write_single_coil+0x20>)
 800706c:	7801      	ldrb	r1, [r0, #0]
 800706e:	43a1      	bics	r1, r4
 8007070:	4319      	orrs	r1, r3
 8007072:	7001      	strb	r1, [r0, #0]

	return NMBS_ERROR_NONE;
 8007074:	2000      	movs	r0, #0
}
 8007076:	bd10      	pop	{r4, pc}
 8007078:	200005f3 	.word	0x200005f3

0800707c <handle_read_input_registers>:

/* (0x04) Read Input Registers */
nmbs_error handle_read_input_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg){
 800707c:	b510      	push	{r4, lr}
    if (address + quantity > INPUT_REGISTERS_ADDR_MAX + 1) {
 800707e:	1844      	adds	r4, r0, r1
nmbs_error handle_read_input_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg){
 8007080:	0003      	movs	r3, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8007082:	2002      	movs	r0, #2
    if (address + quantity > INPUT_REGISTERS_ADDR_MAX + 1) {
 8007084:	2c0e      	cmp	r4, #14
 8007086:	dc07      	bgt.n	8007098 <handle_read_input_registers+0x1c>
 8007088:	4806      	ldr	r0, [pc, #24]	@ (80070a4 <handle_read_input_registers+0x28>)
 800708a:	005b      	lsls	r3, r3, #1
 800708c:	181b      	adds	r3, r3, r0
 800708e:	2000      	movs	r0, #0
 8007090:	0049      	lsls	r1, r1, #1
    }

    for (uint16_t i = 0; i < quantity; i++){
 8007092:	4288      	cmp	r0, r1
 8007094:	d101      	bne.n	800709a <handle_read_input_registers+0x1e>
        registers_out[i] = server_input_registers[address + i];
    }

    return NMBS_ERROR_NONE;
 8007096:	2000      	movs	r0, #0
}
 8007098:	bd10      	pop	{r4, pc}
        registers_out[i] = server_input_registers[address + i];
 800709a:	5a1c      	ldrh	r4, [r3, r0]
 800709c:	5214      	strh	r4, [r2, r0]
    for (uint16_t i = 0; i < quantity; i++){
 800709e:	3002      	adds	r0, #2
 80070a0:	e7f7      	b.n	8007092 <handle_read_input_registers+0x16>
 80070a2:	46c0      	nop			@ (mov r8, r8)
 80070a4:	20000574 	.word	0x20000574

080070a8 <handle_read_holding_registers>:

/* (0x03) Read Holding Registers */
nmbs_error handle_read_holding_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg) {
 80070a8:	b510      	push	{r4, lr}
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1) {
 80070aa:	1844      	adds	r4, r0, r1
nmbs_error handle_read_holding_registers(uint16_t address, uint16_t quantity, uint16_t* registers_out, uint8_t unit_id, void* arg) {
 80070ac:	0003      	movs	r3, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 80070ae:	2002      	movs	r0, #2
    if (address + quantity > HOLDING_REGISTERS_ADDR_MAX + 1) {
 80070b0:	2c31      	cmp	r4, #49	@ 0x31
 80070b2:	dc07      	bgt.n	80070c4 <handle_read_holding_registers+0x1c>
 80070b4:	4806      	ldr	r0, [pc, #24]	@ (80070d0 <handle_read_holding_registers+0x28>)
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	181b      	adds	r3, r3, r0
 80070ba:	2000      	movs	r0, #0
 80070bc:	0049      	lsls	r1, r1, #1
    }

    for (uint16_t i = 0; i < quantity; i++){
 80070be:	4288      	cmp	r0, r1
 80070c0:	d101      	bne.n	80070c6 <handle_read_holding_registers+0x1e>
        registers_out[i] = server_holding_registers[address + i];
    }

    return NMBS_ERROR_NONE;
 80070c2:	2000      	movs	r0, #0
}
 80070c4:	bd10      	pop	{r4, pc}
        registers_out[i] = server_holding_registers[address + i];
 80070c6:	5a1c      	ldrh	r4, [r3, r0]
 80070c8:	5214      	strh	r4, [r2, r0]
    for (uint16_t i = 0; i < quantity; i++){
 80070ca:	3002      	adds	r0, #2
 80070cc:	e7f7      	b.n	80070be <handle_read_holding_registers+0x16>
 80070ce:	46c0      	nop			@ (mov r8, r8)
 80070d0:	20000590 	.word	0x20000590

080070d4 <handle_read_discrete_inputs>:

/* (0x02) Read Discrete Inputs */
nmbs_error handle_read_discrete_inputs(uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out, uint8_t unit_id, void* arg){
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 80070d4:	180b      	adds	r3, r1, r0
nmbs_error handle_read_discrete_inputs(uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out, uint8_t unit_id, void* arg){
 80070d6:	b510      	push	{r4, lr}
 80070d8:	0004      	movs	r4, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 80070da:	2002      	movs	r0, #2
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 80070dc:	2b01      	cmp	r3, #1
 80070de:	dd00      	ble.n	80070e2 <handle_read_discrete_inputs+0xe>
        bool value = nmbs_bitfield_read(server_inputs, address + i);
        nmbs_bitfield_write(inputs_out, i, value);
    }

    return NMBS_ERROR_NONE;
}
 80070e0:	bd10      	pop	{r4, pc}
    for (uint16_t i = 0; i < quantity; i++) {
 80070e2:	2900      	cmp	r1, #0
 80070e4:	d008      	beq.n	80070f8 <handle_read_discrete_inputs+0x24>
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 80070e6:	4b05      	ldr	r3, [pc, #20]	@ (80070fc <handle_read_discrete_inputs+0x28>)
        nmbs_bitfield_write(inputs_out, i, value);
 80070e8:	2001      	movs	r0, #1
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 80070ea:	781b      	ldrb	r3, [r3, #0]
        nmbs_bitfield_write(inputs_out, i, value);
 80070ec:	7811      	ldrb	r1, [r2, #0]
        bool value = nmbs_bitfield_read(server_inputs, address + i);
 80070ee:	4123      	asrs	r3, r4
        nmbs_bitfield_write(inputs_out, i, value);
 80070f0:	4381      	bics	r1, r0
 80070f2:	4003      	ands	r3, r0
 80070f4:	430b      	orrs	r3, r1
 80070f6:	7013      	strb	r3, [r2, #0]
    return NMBS_ERROR_NONE;
 80070f8:	2000      	movs	r0, #0
 80070fa:	e7f1      	b.n	80070e0 <handle_read_discrete_inputs+0xc>
 80070fc:	200005f2 	.word	0x200005f2

08007100 <handle_read_coils>:

/* (0x01) Read Coils */
nmbs_error handle_read_coils(uint16_t address, uint16_t quantity, nmbs_bitfield coils_out, uint8_t unit_id, void* arg) {
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8007100:	180b      	adds	r3, r1, r0
nmbs_error handle_read_coils(uint16_t address, uint16_t quantity, nmbs_bitfield coils_out, uint8_t unit_id, void* arg) {
 8007102:	b510      	push	{r4, lr}
 8007104:	0004      	movs	r4, r0
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 8007106:	2002      	movs	r0, #2
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8007108:	2b01      	cmp	r3, #1
 800710a:	dd00      	ble.n	800710e <handle_read_coils+0xe>
        bool value = nmbs_bitfield_read(server_coils, address + i);
        nmbs_bitfield_write(coils_out, i, value);
    }

    return NMBS_ERROR_NONE;
}
 800710c:	bd10      	pop	{r4, pc}
    for (uint16_t i = 0; i < quantity; i++) {
 800710e:	2900      	cmp	r1, #0
 8007110:	d008      	beq.n	8007124 <handle_read_coils+0x24>
        bool value = nmbs_bitfield_read(server_coils, address + i);
 8007112:	4b05      	ldr	r3, [pc, #20]	@ (8007128 <handle_read_coils+0x28>)
        nmbs_bitfield_write(coils_out, i, value);
 8007114:	2001      	movs	r0, #1
        bool value = nmbs_bitfield_read(server_coils, address + i);
 8007116:	781b      	ldrb	r3, [r3, #0]
        nmbs_bitfield_write(coils_out, i, value);
 8007118:	7811      	ldrb	r1, [r2, #0]
        bool value = nmbs_bitfield_read(server_coils, address + i);
 800711a:	4123      	asrs	r3, r4
        nmbs_bitfield_write(coils_out, i, value);
 800711c:	4381      	bics	r1, r0
 800711e:	4003      	ands	r3, r0
 8007120:	430b      	orrs	r3, r1
 8007122:	7013      	strb	r3, [r2, #0]
    return NMBS_ERROR_NONE;
 8007124:	2000      	movs	r0, #0
 8007126:	e7f1      	b.n	800710c <handle_read_coils+0xc>
 8007128:	200005f3 	.word	0x200005f3

0800712c <modbus_polling>:

bool modbus_polling(){
	if(nmbs_server){
		nmbs_error err = nmbs_server_poll(nmbs_server);
		if (err != NMBS_ERROR_NONE) {
			return false;
 800712c:	2000      	movs	r0, #0
	if(nmbs_server){
 800712e:	4b06      	ldr	r3, [pc, #24]	@ (8007148 <modbus_polling+0x1c>)
bool modbus_polling(){
 8007130:	b510      	push	{r4, lr}
	if(nmbs_server){
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4283      	cmp	r3, r0
 8007136:	d005      	beq.n	8007144 <modbus_polling+0x18>
		nmbs_error err = nmbs_server_poll(nmbs_server);
 8007138:	0018      	movs	r0, r3
 800713a:	f000 fced 	bl	8007b18 <nmbs_server_poll>
		if (err != NMBS_ERROR_NONE) {
 800713e:	4243      	negs	r3, r0
 8007140:	4158      	adcs	r0, r3
 8007142:	b2c0      	uxtb	r0, r0
		}
		return true;
	}
	return false;
}
 8007144:	bd10      	pop	{r4, pc}
 8007146:	46c0      	nop			@ (mov r8, r8)
 8007148:	20000570 	.word	0x20000570

0800714c <modbus_set_server_handle>:

void modbus_set_server_handle(nmbs_t* handle){
	nmbs_server = handle;
 800714c:	4b01      	ldr	r3, [pc, #4]	@ (8007154 <modbus_set_server_handle+0x8>)
 800714e:	6018      	str	r0, [r3, #0]
}
 8007150:	4770      	bx	lr
 8007152:	46c0      	nop			@ (mov r8, r8)
 8007154:	20000570 	.word	0x20000570

08007158 <modbus_set_digital_outputs_on_server>:

bool modbus_set_digital_outputs_on_server(const uint8_t outputs[], const uint16_t address, const uint16_t quantity){
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8007158:	1853      	adds	r3, r2, r1
bool modbus_set_digital_outputs_on_server(const uint8_t outputs[], const uint16_t address, const uint16_t quantity){
 800715a:	b530      	push	{r4, r5, lr}
 800715c:	0005      	movs	r5, r0
        return false;
 800715e:	2000      	movs	r0, #0
    if (address + quantity > COILS_ADDR_MAX + 1) {
 8007160:	2b01      	cmp	r3, #1
 8007162:	dd00      	ble.n	8007166 <modbus_set_digital_outputs_on_server+0xe>
        bool value = nmbs_bitfield_read(outputs, i);
        nmbs_bitfield_write(server_coils, address + i, value);
    }

    return true;
}
 8007164:	bd30      	pop	{r4, r5, pc}
    for (uint16_t i = 0; i < quantity; i++) {
 8007166:	2a00      	cmp	r2, #0
 8007168:	d00a      	beq.n	8007180 <modbus_set_digital_outputs_on_server+0x28>
        nmbs_bitfield_write(server_coils, address + i, value);
 800716a:	2001      	movs	r0, #1
 800716c:	0002      	movs	r2, r0
 800716e:	408a      	lsls	r2, r1
 8007170:	4c04      	ldr	r4, [pc, #16]	@ (8007184 <modbus_set_digital_outputs_on_server+0x2c>)
 8007172:	7823      	ldrb	r3, [r4, #0]
 8007174:	4393      	bics	r3, r2
 8007176:	782a      	ldrb	r2, [r5, #0]
 8007178:	4002      	ands	r2, r0
 800717a:	408a      	lsls	r2, r1
 800717c:	4313      	orrs	r3, r2
 800717e:	7023      	strb	r3, [r4, #0]
    return true;
 8007180:	2001      	movs	r0, #1
 8007182:	e7ef      	b.n	8007164 <modbus_set_digital_outputs_on_server+0xc>
 8007184:	200005f3 	.word	0x200005f3

08007188 <modbus_set_digital_inputs_on_server>:

bool modbus_set_digital_inputs_on_server(const uint8_t inputs[], const uint16_t address, const uint16_t quantity){
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 8007188:	1853      	adds	r3, r2, r1
bool modbus_set_digital_inputs_on_server(const uint8_t inputs[], const uint16_t address, const uint16_t quantity){
 800718a:	b530      	push	{r4, r5, lr}
 800718c:	0005      	movs	r5, r0
        return false;
 800718e:	2000      	movs	r0, #0
    if (address + quantity > INPUTS_ADDR_MAX + 1) {
 8007190:	2b01      	cmp	r3, #1
 8007192:	dd00      	ble.n	8007196 <modbus_set_digital_inputs_on_server+0xe>
        bool value = nmbs_bitfield_read(inputs, i);
        nmbs_bitfield_write(server_inputs, address + i, value);
    }

    return true;
}
 8007194:	bd30      	pop	{r4, r5, pc}
    for (uint16_t i = 0; i < quantity; i++) {
 8007196:	2a00      	cmp	r2, #0
 8007198:	d00a      	beq.n	80071b0 <modbus_set_digital_inputs_on_server+0x28>
        nmbs_bitfield_write(server_inputs, address + i, value);
 800719a:	2001      	movs	r0, #1
 800719c:	0002      	movs	r2, r0
 800719e:	408a      	lsls	r2, r1
 80071a0:	4c04      	ldr	r4, [pc, #16]	@ (80071b4 <modbus_set_digital_inputs_on_server+0x2c>)
 80071a2:	7823      	ldrb	r3, [r4, #0]
 80071a4:	4393      	bics	r3, r2
 80071a6:	782a      	ldrb	r2, [r5, #0]
 80071a8:	4002      	ands	r2, r0
 80071aa:	408a      	lsls	r2, r1
 80071ac:	4313      	orrs	r3, r2
 80071ae:	7023      	strb	r3, [r4, #0]
    return true;
 80071b0:	2001      	movs	r0, #1
 80071b2:	e7ef      	b.n	8007194 <modbus_set_digital_inputs_on_server+0xc>
 80071b4:	200005f2 	.word	0x200005f2

080071b8 <modbus_get_analog_inputs_on_server>:

    return true;
}

uint16_t* modbus_get_analog_inputs_on_server(){
	return server_input_registers;
 80071b8:	4800      	ldr	r0, [pc, #0]	@ (80071bc <modbus_get_analog_inputs_on_server+0x4>)
}
 80071ba:	4770      	bx	lr
 80071bc:	20000574 	.word	0x20000574

080071c0 <modbus_get_parameters_on_server>:

    return true;
}

uint16_t* modbus_get_parameters_on_server(){
	return server_holding_registers;
 80071c0:	4800      	ldr	r0, [pc, #0]	@ (80071c4 <modbus_get_parameters_on_server+0x4>)
}
 80071c2:	4770      	bx	lr
 80071c4:	20000590 	.word	0x20000590

080071c8 <get_1>:
#else
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
 80071c8:	0003      	movs	r3, r0
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 80071ca:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 80071cc:	5c80      	ldrb	r0, [r0, r2]
    nmbs->msg.buf_idx++;
 80071ce:	3201      	adds	r2, #1
 80071d0:	865a      	strh	r2, [r3, #50]	@ 0x32
    return result;
}
 80071d2:	4770      	bx	lr

080071d4 <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 80071d4:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 80071d6:	54c1      	strb	r1, [r0, r3]
    nmbs->msg.buf_idx++;
 80071d8:	3301      	adds	r3, #1
 80071da:	8643      	strh	r3, [r0, #50]	@ 0x32
}
 80071dc:	4770      	bx	lr

080071de <get_2>:
}
#endif
#endif


static uint16_t get_2(nmbs_t* nmbs) {
 80071de:	0003      	movs	r3, r0
    const uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 80071e0:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 80071e2:	5c81      	ldrb	r1, [r0, r2]
 80071e4:	1880      	adds	r0, r0, r2
 80071e6:	7840      	ldrb	r0, [r0, #1]
 80071e8:	0209      	lsls	r1, r1, #8
    nmbs->msg.buf_idx += 2;
 80071ea:	3202      	adds	r2, #2
    const uint16_t result =
 80071ec:	4308      	orrs	r0, r1
    nmbs->msg.buf_idx += 2;
 80071ee:	865a      	strh	r2, [r3, #50]	@ 0x32
    return result;
}
 80071f0:	4770      	bx	lr

080071f2 <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 80071f2:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 80071f4:	0a0a      	lsrs	r2, r1, #8
 80071f6:	54c2      	strb	r2, [r0, r3]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 80071f8:	18c2      	adds	r2, r0, r3
    nmbs->msg.buf_idx += 2;
 80071fa:	3302      	adds	r3, #2
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 80071fc:	7051      	strb	r1, [r2, #1]
    nmbs->msg.buf_idx += 2;
 80071fe:	8643      	strh	r3, [r0, #50]	@ 0x32
}
 8007200:	4770      	bx	lr
	...

08007204 <swap_regs>:
    }
}
#endif


static void swap_regs(uint16_t* data, uint16_t n) {
 8007204:	b510      	push	{r4, lr}
    while (n--) {
 8007206:	4c05      	ldr	r4, [pc, #20]	@ (800721c <swap_regs+0x18>)
 8007208:	3901      	subs	r1, #1
 800720a:	b289      	uxth	r1, r1
 800720c:	42a1      	cmp	r1, r4
 800720e:	d100      	bne.n	8007212 <swap_regs+0xe>
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
    }
}
 8007210:	bd10      	pop	{r4, pc}
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
 8007212:	004a      	lsls	r2, r1, #1
 8007214:	5a83      	ldrh	r3, [r0, r2]
 8007216:	ba5b      	rev16	r3, r3
 8007218:	5283      	strh	r3, [r0, r2]
 800721a:	e7f5      	b.n	8007208 <swap_regs+0x4>
 800721c:	0000ffff 	.word	0x0000ffff

08007220 <recv>:


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
    if (nmbs->msg.complete) {
 8007220:	0003      	movs	r3, r0
static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8007222:	b570      	push	{r4, r5, r6, lr}
    if (nmbs->msg.complete) {
 8007224:	333a      	adds	r3, #58	@ 0x3a
 8007226:	781b      	ldrb	r3, [r3, #0]
static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8007228:	0002      	movs	r2, r0
 800722a:	000c      	movs	r4, r1
    if (nmbs->msg.complete) {
 800722c:	2b00      	cmp	r3, #0
 800722e:	d001      	beq.n	8007234 <recv+0x14>
        return NMBS_ERROR_NONE;
 8007230:	2000      	movs	r0, #0

        return NMBS_ERROR_TIMEOUT;
    }

    return NMBS_ERROR_TRANSPORT;
}
 8007232:	bd70      	pop	{r4, r5, r6, pc}
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8007234:	0003      	movs	r3, r0
 8007236:	8e40      	ldrh	r0, [r0, #50]	@ 0x32
 8007238:	1d11      	adds	r1, r2, #4
 800723a:	338c      	adds	r3, #140	@ 0x8c
 800723c:	6fcd      	ldr	r5, [r1, #124]	@ 0x7c
 800723e:	1810      	adds	r0, r2, r0
 8007240:	0021      	movs	r1, r4
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007246:	47a8      	blx	r5
    if (ret == count)
 8007248:	4284      	cmp	r4, r0
 800724a:	d0f1      	beq.n	8007230 <recv+0x10>
            return NMBS_ERROR_TRANSPORT;
 800724c:	42a0      	cmp	r0, r4
 800724e:	4180      	sbcs	r0, r0
 8007250:	4240      	negs	r0, r0
 8007252:	3804      	subs	r0, #4
 8007254:	e7ed      	b.n	8007232 <recv+0x12>

08007256 <flush>:
    return NMBS_ERROR_TRANSPORT;
}


static void flush(nmbs_t* nmbs) {
    nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 8007256:	0003      	movs	r3, r0
static void flush(nmbs_t* nmbs) {
 8007258:	b510      	push	{r4, lr}
    nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 800725a:	1d02      	adds	r2, r0, #4
 800725c:	338c      	adds	r3, #140	@ 0x8c
 800725e:	6fd4      	ldr	r4, [r2, #124]	@ 0x7c
 8007260:	2132      	movs	r1, #50	@ 0x32
 8007262:	2200      	movs	r2, #0
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	47a0      	blx	r4
}
 8007268:	bd10      	pop	{r4, pc}
	...

0800726c <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length, void* arg) {
 800726c:	b570      	push	{r4, r5, r6, lr}
    NMBS_UNUSED_PARAM(arg);
    uint16_t crc = 0xFFFF;
    for (uint32_t i = 0; i < length; i++) {
        crc ^= (uint16_t) data[i];
        for (int j = 8; j != 0; j--) {
            if ((crc & 0x0001) != 0) {
 800726e:	2501      	movs	r5, #1
    uint16_t crc = 0xFFFF;
 8007270:	4b0b      	ldr	r3, [pc, #44]	@ (80072a0 <nmbs_crc_calc+0x34>)
            if ((crc & 0x0001) != 0) {
 8007272:	4e0c      	ldr	r6, [pc, #48]	@ (80072a4 <nmbs_crc_calc+0x38>)
 8007274:	1841      	adds	r1, r0, r1
    for (uint32_t i = 0; i < length; i++) {
 8007276:	4288      	cmp	r0, r1
 8007278:	d102      	bne.n	8007280 <nmbs_crc_calc+0x14>
            else
                crc >>= 1;
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 800727a:	ba58      	rev16	r0, r3
 800727c:	b280      	uxth	r0, r0
}
 800727e:	bd70      	pop	{r4, r5, r6, pc}
        crc ^= (uint16_t) data[i];
 8007280:	2408      	movs	r4, #8
 8007282:	7802      	ldrb	r2, [r0, #0]
 8007284:	4053      	eors	r3, r2
            if ((crc & 0x0001) != 0) {
 8007286:	001a      	movs	r2, r3
 8007288:	402a      	ands	r2, r5
 800728a:	4252      	negs	r2, r2
 800728c:	4032      	ands	r2, r6
                crc >>= 1;
 800728e:	085b      	lsrs	r3, r3, #1
            if ((crc & 0x0001) != 0) {
 8007290:	4053      	eors	r3, r2
        for (int j = 8; j != 0; j--) {
 8007292:	3c01      	subs	r4, #1
            if ((crc & 0x0001) != 0) {
 8007294:	b29b      	uxth	r3, r3
        for (int j = 8; j != 0; j--) {
 8007296:	2c00      	cmp	r4, #0
 8007298:	d1f5      	bne.n	8007286 <nmbs_crc_calc+0x1a>
    for (uint32_t i = 0; i < length; i++) {
 800729a:	3001      	adds	r0, #1
 800729c:	e7eb      	b.n	8007276 <nmbs_crc_calc+0xa>
 800729e:	46c0      	nop			@ (mov r8, r8)
 80072a0:	0000ffff 	.word	0x0000ffff
 80072a4:	ffffa001 	.word	0xffffa001

080072a8 <recv_msg_footer>:

static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80072a8:	0003      	movs	r3, r0
static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 80072aa:	b570      	push	{r4, r5, r6, lr}
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80072ac:	337c      	adds	r3, #124	@ 0x7c
 80072ae:	781b      	ldrb	r3, [r3, #0]
static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 80072b0:	0004      	movs	r4, r0
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d111      	bne.n	80072da <recv_msg_footer+0x32>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 80072b6:	0003      	movs	r3, r0
 80072b8:	3388      	adds	r3, #136	@ 0x88
 80072ba:	8e41      	ldrh	r1, [r0, #50]	@ 0x32
 80072bc:	681d      	ldr	r5, [r3, #0]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	47a8      	blx	r5

        const nmbs_error err = recv(nmbs, 2);
 80072c2:	2102      	movs	r1, #2
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 80072c4:	0005      	movs	r5, r0
        const nmbs_error err = recv(nmbs, 2);
 80072c6:	0020      	movs	r0, r4
 80072c8:	f7ff ffaa 	bl	8007220 <recv>
        if (err != NMBS_ERROR_NONE)
 80072cc:	2800      	cmp	r0, #0
 80072ce:	d105      	bne.n	80072dc <recv_msg_footer+0x34>
            return err;

        const uint16_t recv_crc = get_2(nmbs);
 80072d0:	0020      	movs	r0, r4
 80072d2:	f7ff ff84 	bl	80071de <get_2>
        if (recv_crc != crc)
 80072d6:	4285      	cmp	r5, r0
 80072d8:	d101      	bne.n	80072de <recv_msg_footer+0x36>
            return NMBS_ERROR_CRC;
    }

    return NMBS_ERROR_NONE;
 80072da:	2000      	movs	r0, #0
}
 80072dc:	bd70      	pop	{r4, r5, r6, pc}
            return NMBS_ERROR_CRC;
 80072de:	2005      	movs	r0, #5
 80072e0:	4240      	negs	r0, r0
 80072e2:	e7fb      	b.n	80072dc <recv_msg_footer+0x34>

080072e4 <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 80072e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 80072e6:	6f43      	ldr	r3, [r0, #116]	@ 0x74
    nmbs->msg.complete = false;
 80072e8:	0002      	movs	r2, r0
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 80072ea:	9300      	str	r3, [sp, #0]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 80072ec:	6f83      	ldr	r3, [r0, #120]	@ 0x78
    nmbs->msg.complete = false;
 80072ee:	323a      	adds	r2, #58	@ 0x3a
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 80072f0:	6743      	str	r3, [r0, #116]	@ 0x74
    nmbs->msg.buf_idx = 0;
 80072f2:	2300      	movs	r3, #0
 80072f4:	8643      	strh	r3, [r0, #50]	@ 0x32
    nmbs->msg.unit_id = 0;
 80072f6:	6343      	str	r3, [r0, #52]	@ 0x34
    nmbs->msg.broadcast = false;
 80072f8:	8703      	strh	r3, [r0, #56]	@ 0x38
    nmbs->msg.complete = false;
 80072fa:	7013      	strb	r3, [r2, #0]

    msg_state_reset(nmbs);

    *first_byte_received = false;
 80072fc:	700b      	strb	r3, [r1, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80072fe:	0003      	movs	r3, r0
    nmbs->msg.complete = false;
 8007300:	9201      	str	r2, [sp, #4]
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8007302:	337c      	adds	r3, #124	@ 0x7c
 8007304:	781f      	ldrb	r7, [r3, #0]
static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 8007306:	0004      	movs	r4, r0
 8007308:	000e      	movs	r6, r1
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 800730a:	2f01      	cmp	r7, #1
 800730c:	d11a      	bne.n	8007344 <recv_msg_header+0x60>
        nmbs_error err = recv(nmbs, 1);
 800730e:	0039      	movs	r1, r7
 8007310:	f7ff ff86 	bl	8007220 <recv>

        nmbs->byte_timeout_ms = old_byte_timeout;
 8007314:	9b00      	ldr	r3, [sp, #0]
        nmbs_error err = recv(nmbs, 1);
 8007316:	1e05      	subs	r5, r0, #0
        nmbs->byte_timeout_ms = old_byte_timeout;
 8007318:	6763      	str	r3, [r4, #116]	@ 0x74

        if (err != NMBS_ERROR_NONE)
 800731a:	d111      	bne.n	8007340 <recv_msg_header+0x5c>
            return err;

        *first_byte_received = true;

        nmbs->msg.unit_id = get_1(nmbs);
 800731c:	0020      	movs	r0, r4
        *first_byte_received = true;
 800731e:	7037      	strb	r7, [r6, #0]
        nmbs->msg.unit_id = get_1(nmbs);
 8007320:	f7ff ff52 	bl	80071c8 <get_1>
 8007324:	0023      	movs	r3, r4
 8007326:	3334      	adds	r3, #52	@ 0x34
 8007328:	7018      	strb	r0, [r3, #0]

        err = recv(nmbs, 1);
 800732a:	0039      	movs	r1, r7
 800732c:	0020      	movs	r0, r4
 800732e:	f7ff ff77 	bl	8007220 <recv>
 8007332:	1e05      	subs	r5, r0, #0
        if (err != NMBS_ERROR_NONE)
 8007334:	d104      	bne.n	8007340 <recv_msg_header+0x5c>
            return err;

        nmbs->msg.fc = get_1(nmbs);
 8007336:	0020      	movs	r0, r4
 8007338:	f7ff ff46 	bl	80071c8 <get_1>
 800733c:	3435      	adds	r4, #53	@ 0x35
 800733e:	7020      	strb	r0, [r4, #0]

        nmbs->msg.complete = true;
    }

    return NMBS_ERROR_NONE;
}
 8007340:	0028      	movs	r0, r5
 8007342:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8007344:	2f02      	cmp	r7, #2
 8007346:	d13a      	bne.n	80073be <recv_msg_header+0xda>
        nmbs_error err = recv(nmbs, 1);
 8007348:	2101      	movs	r1, #1
 800734a:	f7ff ff69 	bl	8007220 <recv>
        nmbs->byte_timeout_ms = old_byte_timeout;
 800734e:	9b00      	ldr	r3, [sp, #0]
        nmbs_error err = recv(nmbs, 1);
 8007350:	1e05      	subs	r5, r0, #0
        nmbs->byte_timeout_ms = old_byte_timeout;
 8007352:	6763      	str	r3, [r4, #116]	@ 0x74
        if (err != NMBS_ERROR_NONE)
 8007354:	d1f4      	bne.n	8007340 <recv_msg_header+0x5c>
        *first_byte_received = true;
 8007356:	3f01      	subs	r7, #1
 8007358:	7037      	strb	r7, [r6, #0]
    nmbs->msg.buf_idx++;
 800735a:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
        err = recv(nmbs, 7);
 800735c:	2107      	movs	r1, #7
    nmbs->msg.buf_idx++;
 800735e:	19db      	adds	r3, r3, r7
        err = recv(nmbs, 7);
 8007360:	0020      	movs	r0, r4
    nmbs->msg.buf_idx++;
 8007362:	8663      	strh	r3, [r4, #50]	@ 0x32
        err = recv(nmbs, 7);
 8007364:	f7ff ff5c 	bl	8007220 <recv>
 8007368:	1e05      	subs	r5, r0, #0
        if (err != NMBS_ERROR_NONE)
 800736a:	d1e9      	bne.n	8007340 <recv_msg_header+0x5c>
    nmbs->msg.buf_idx = 0;
 800736c:	8660      	strh	r0, [r4, #50]	@ 0x32
        nmbs->msg.transaction_id = get_2(nmbs);
 800736e:	0020      	movs	r0, r4
 8007370:	f7ff ff35 	bl	80071de <get_2>
 8007374:	86e0      	strh	r0, [r4, #54]	@ 0x36
        const uint16_t protocol_id = get_2(nmbs);
 8007376:	0020      	movs	r0, r4
 8007378:	f7ff ff31 	bl	80071de <get_2>
 800737c:	0006      	movs	r6, r0
        const uint16_t length = get_2(nmbs);
 800737e:	0020      	movs	r0, r4
 8007380:	f7ff ff2d 	bl	80071de <get_2>
 8007384:	0005      	movs	r5, r0
        nmbs->msg.unit_id = get_1(nmbs);
 8007386:	0020      	movs	r0, r4
 8007388:	f7ff ff1e 	bl	80071c8 <get_1>
 800738c:	0023      	movs	r3, r4
 800738e:	3334      	adds	r3, #52	@ 0x34
 8007390:	7018      	strb	r0, [r3, #0]
        nmbs->msg.fc = get_1(nmbs);
 8007392:	0020      	movs	r0, r4
 8007394:	f7ff ff18 	bl	80071c8 <get_1>
 8007398:	0023      	movs	r3, r4
        if (length < 2 || length > 255)
 800739a:	3d02      	subs	r5, #2
        nmbs->msg.fc = get_1(nmbs);
 800739c:	3335      	adds	r3, #53	@ 0x35
        if (length < 2 || length > 255)
 800739e:	b2a9      	uxth	r1, r5
        nmbs->msg.fc = get_1(nmbs);
 80073a0:	7018      	strb	r0, [r3, #0]
        if (length < 2 || length > 255)
 80073a2:	29fd      	cmp	r1, #253	@ 0xfd
 80073a4:	d902      	bls.n	80073ac <recv_msg_header+0xc8>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 80073a6:	2506      	movs	r5, #6
 80073a8:	426d      	negs	r5, r5
 80073aa:	e7c9      	b.n	8007340 <recv_msg_header+0x5c>
        err = recv(nmbs, length - 2);
 80073ac:	0020      	movs	r0, r4
 80073ae:	f7ff ff37 	bl	8007220 <recv>
 80073b2:	1e05      	subs	r5, r0, #0
        if (err != NMBS_ERROR_NONE)
 80073b4:	d1c4      	bne.n	8007340 <recv_msg_header+0x5c>
        if (protocol_id != 0)
 80073b6:	2e00      	cmp	r6, #0
 80073b8:	d1f5      	bne.n	80073a6 <recv_msg_header+0xc2>
        nmbs->msg.complete = true;
 80073ba:	9b01      	ldr	r3, [sp, #4]
 80073bc:	701f      	strb	r7, [r3, #0]
    return NMBS_ERROR_NONE;
 80073be:	2500      	movs	r5, #0
 80073c0:	e7be      	b.n	8007340 <recv_msg_header+0x5c>

080073c2 <send_msg>:
}
#endif
#endif


static nmbs_error send_msg(nmbs_t* nmbs) {
 80073c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80073c4:	0003      	movs	r3, r0
 80073c6:	0006      	movs	r6, r0
 80073c8:	337c      	adds	r3, #124	@ 0x7c
 80073ca:	781b      	ldrb	r3, [r3, #0]
static nmbs_error send_msg(nmbs_t* nmbs) {
 80073cc:	0004      	movs	r4, r0
 80073ce:	368c      	adds	r6, #140	@ 0x8c
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d109      	bne.n	80073e8 <send_msg+0x26>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 80073d4:	0003      	movs	r3, r0
 80073d6:	3388      	adds	r3, #136	@ 0x88
 80073d8:	8e41      	ldrh	r1, [r0, #50]	@ 0x32
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	6832      	ldr	r2, [r6, #0]
 80073de:	4798      	blx	r3
 80073e0:	0001      	movs	r1, r0
        put_2(nmbs, crc);
 80073e2:	0020      	movs	r0, r4
 80073e4:	f7ff ff05 	bl	80071f2 <put_2>
    const int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 80073e8:	0023      	movs	r3, r4
    }

    const nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 80073ea:	8e65      	ldrh	r5, [r4, #50]	@ 0x32
    const int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 80073ec:	3308      	adds	r3, #8
 80073ee:	6fdf      	ldr	r7, [r3, #124]	@ 0x7c
 80073f0:	0029      	movs	r1, r5
 80073f2:	6833      	ldr	r3, [r6, #0]
 80073f4:	0020      	movs	r0, r4
 80073f6:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 80073f8:	47b8      	blx	r7
 80073fa:	0003      	movs	r3, r0
        return NMBS_ERROR_NONE;
 80073fc:	2000      	movs	r0, #0
    if (ret == count)
 80073fe:	42ab      	cmp	r3, r5
 8007400:	d003      	beq.n	800740a <send_msg+0x48>
            return NMBS_ERROR_TRANSPORT;
 8007402:	42ab      	cmp	r3, r5
 8007404:	419b      	sbcs	r3, r3
 8007406:	4258      	negs	r0, r3
 8007408:	3804      	subs	r0, #4

    return err;
}
 800740a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800740c <recv_res_header>:
    return send_msg(nmbs);
}
#endif


static nmbs_error recv_res_header(nmbs_t* nmbs) {
 800740c:	b5f0      	push	{r4, r5, r6, r7, lr}
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 800740e:	0007      	movs	r7, r0
    const uint8_t req_fc = nmbs->msg.fc;
 8007410:	0006      	movs	r6, r0
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
 8007412:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8007414:	b085      	sub	sp, #20
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
 8007416:	9300      	str	r3, [sp, #0]
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 8007418:	3734      	adds	r7, #52	@ 0x34
 800741a:	783b      	ldrb	r3, [r7, #0]
    const uint8_t req_fc = nmbs->msg.fc;
 800741c:	3635      	adds	r6, #53	@ 0x35
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 800741e:	9301      	str	r3, [sp, #4]

    bool first_byte_received = false;
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 8007420:	ab02      	add	r3, sp, #8
 8007422:	1dd9      	adds	r1, r3, #7
static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8007424:	0004      	movs	r4, r0
    const uint8_t req_fc = nmbs->msg.fc;
 8007426:	7835      	ldrb	r5, [r6, #0]
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 8007428:	f7ff ff5c 	bl	80072e4 <recv_msg_header>
    if (err != NMBS_ERROR_NONE)
 800742c:	2800      	cmp	r0, #0
 800742e:	d12d      	bne.n	800748c <recv_res_header+0x80>
        return err;

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8007430:	0023      	movs	r3, r4
 8007432:	337c      	adds	r3, #124	@ 0x7c
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	2b02      	cmp	r3, #2
 8007438:	d105      	bne.n	8007446 <recv_res_header+0x3a>
        if (nmbs->msg.transaction_id != req_transaction_id)
 800743a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800743c:	9a00      	ldr	r2, [sp, #0]
 800743e:	4293      	cmp	r3, r2
 8007440:	d007      	beq.n	8007452 <recv_res_header+0x46>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8007442:	2006      	movs	r0, #6
 8007444:	e00c      	b.n	8007460 <recv_res_header+0x54>
    }

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && nmbs->msg.unit_id != req_unit_id)
 8007446:	2b01      	cmp	r3, #1
 8007448:	d103      	bne.n	8007452 <recv_res_header+0x46>
 800744a:	783b      	ldrb	r3, [r7, #0]
 800744c:	9a01      	ldr	r2, [sp, #4]
 800744e:	4293      	cmp	r3, r2
 8007450:	d11e      	bne.n	8007490 <recv_res_header+0x84>
        return NMBS_ERROR_INVALID_UNIT_ID;

    if (nmbs->msg.fc != req_fc) {
 8007452:	7833      	ldrb	r3, [r6, #0]
 8007454:	42ab      	cmp	r3, r5
 8007456:	d019      	beq.n	800748c <recv_res_header+0x80>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 8007458:	3b80      	subs	r3, #128	@ 0x80
 800745a:	42ab      	cmp	r3, r5
 800745c:	d002      	beq.n	8007464 <recv_res_header+0x58>
            err = recv_msg_footer(nmbs);
            if (err != NMBS_ERROR_NONE)
                return err;

            if (exception < 1 || exception > 4)
                return NMBS_ERROR_INVALID_RESPONSE;
 800745e:	2002      	movs	r0, #2
        return NMBS_ERROR_INVALID_UNIT_ID;
 8007460:	4240      	negs	r0, r0
 8007462:	e013      	b.n	800748c <recv_res_header+0x80>
            err = recv(nmbs, 1);
 8007464:	2101      	movs	r1, #1
 8007466:	0020      	movs	r0, r4
 8007468:	f7ff feda 	bl	8007220 <recv>
            if (err != NMBS_ERROR_NONE)
 800746c:	2800      	cmp	r0, #0
 800746e:	d10d      	bne.n	800748c <recv_res_header+0x80>
            const uint8_t exception = get_1(nmbs);
 8007470:	0020      	movs	r0, r4
 8007472:	f7ff fea9 	bl	80071c8 <get_1>
 8007476:	0005      	movs	r5, r0
            err = recv_msg_footer(nmbs);
 8007478:	0020      	movs	r0, r4
 800747a:	f7ff ff15 	bl	80072a8 <recv_msg_footer>
            if (err != NMBS_ERROR_NONE)
 800747e:	2800      	cmp	r0, #0
 8007480:	d104      	bne.n	800748c <recv_res_header+0x80>
            if (exception < 1 || exception > 4)
 8007482:	1e6b      	subs	r3, r5, #1
 8007484:	b2db      	uxtb	r3, r3
 8007486:	2b03      	cmp	r3, #3
 8007488:	d8e9      	bhi.n	800745e <recv_res_header+0x52>

            NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\texception %d\n", nmbs->address_rtu, nmbs->msg.unit_id,
                             exception);
            return (nmbs_error) exception;
 800748a:	b268      	sxtb	r0, r5
    }

    NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->msg.unit_id, nmbs->msg.fc);

    return NMBS_ERROR_NONE;
}
 800748c:	b005      	add	sp, #20
 800748e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return NMBS_ERROR_INVALID_UNIT_ID;
 8007490:	2007      	movs	r0, #7
 8007492:	e7e5      	b.n	8007460 <recv_res_header+0x54>

08007494 <recv_read_discrete_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) &&                                                                             \
         (!defined(NMBS_SERVER_READ_COILS_DISABLED) || !defined(NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED)))
static nmbs_error recv_read_discrete_res(nmbs_t* nmbs, nmbs_bitfield values) {
 8007494:	b570      	push	{r4, r5, r6, lr}
 8007496:	0004      	movs	r4, r0
 8007498:	000e      	movs	r6, r1
    nmbs_error err = recv_res_header(nmbs);
 800749a:	f7ff ffb7 	bl	800740c <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 800749e:	2800      	cmp	r0, #0
 80074a0:	d111      	bne.n	80074c6 <recv_read_discrete_res+0x32>
        return err;

    err = recv(nmbs, 1);
 80074a2:	2101      	movs	r1, #1
 80074a4:	0020      	movs	r0, r4
 80074a6:	f7ff febb 	bl	8007220 <recv>
    if (err != NMBS_ERROR_NONE)
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d10b      	bne.n	80074c6 <recv_read_discrete_res+0x32>
        return err;

    const uint8_t coils_bytes = get_1(nmbs);
 80074ae:	0020      	movs	r0, r4
 80074b0:	f7ff fe8a 	bl	80071c8 <get_1>
 80074b4:	0005      	movs	r5, r0
    NMBS_DEBUG_PRINT("b %d\t", coils_bytes);

    if (coils_bytes > NMBS_BITFIELD_BYTES_MAX) {
 80074b6:	2801      	cmp	r0, #1
 80074b8:	d812      	bhi.n	80074e0 <recv_read_discrete_res+0x4c>
        return NMBS_ERROR_INVALID_RESPONSE;
    }

    err = recv(nmbs, coils_bytes);
 80074ba:	0001      	movs	r1, r0
 80074bc:	0020      	movs	r0, r4
 80074be:	f7ff feaf 	bl	8007220 <recv>
    if (err != NMBS_ERROR_NONE)
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d000      	beq.n	80074c8 <recv_read_discrete_res+0x34>
    err = recv_msg_footer(nmbs);
    if (err != NMBS_ERROR_NONE)
        return err;

    return NMBS_ERROR_NONE;
}
 80074c6:	bd70      	pop	{r4, r5, r6, pc}
    for (int i = 0; i < coils_bytes; i++) {
 80074c8:	2d00      	cmp	r5, #0
 80074ca:	d005      	beq.n	80074d8 <recv_read_discrete_res+0x44>
        const uint8_t coil = get_1(nmbs);
 80074cc:	0020      	movs	r0, r4
 80074ce:	f7ff fe7b 	bl	80071c8 <get_1>
        if (values)
 80074d2:	2e00      	cmp	r6, #0
 80074d4:	d000      	beq.n	80074d8 <recv_read_discrete_res+0x44>
            values[i] = coil;
 80074d6:	7030      	strb	r0, [r6, #0]
    err = recv_msg_footer(nmbs);
 80074d8:	0020      	movs	r0, r4
 80074da:	f7ff fee5 	bl	80072a8 <recv_msg_footer>
    if (err != NMBS_ERROR_NONE)
 80074de:	e7f2      	b.n	80074c6 <recv_read_discrete_res+0x32>
        return NMBS_ERROR_INVALID_RESPONSE;
 80074e0:	2002      	movs	r0, #2
 80074e2:	4240      	negs	r0, r0
 80074e4:	e7ef      	b.n	80074c6 <recv_read_discrete_res+0x32>

080074e6 <recv_read_registers_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) && (!defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) ||                   \
                                            !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)))
static nmbs_error recv_read_registers_res(nmbs_t* nmbs, uint16_t quantity, uint16_t* registers) {
 80074e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074e8:	0005      	movs	r5, r0
 80074ea:	0017      	movs	r7, r2
 80074ec:	9101      	str	r1, [sp, #4]
    nmbs_error err = recv_res_header(nmbs);
 80074ee:	f7ff ff8d 	bl	800740c <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d10d      	bne.n	8007512 <recv_read_registers_res+0x2c>
        return err;

    err = recv(nmbs, 1);
 80074f6:	2101      	movs	r1, #1
 80074f8:	0028      	movs	r0, r5
 80074fa:	f7ff fe91 	bl	8007220 <recv>
    if (err != NMBS_ERROR_NONE)
 80074fe:	2800      	cmp	r0, #0
 8007500:	d107      	bne.n	8007512 <recv_read_registers_res+0x2c>
        return err;

    const uint8_t registers_bytes = get_1(nmbs);
 8007502:	0028      	movs	r0, r5
 8007504:	f7ff fe60 	bl	80071c8 <get_1>
 8007508:	0006      	movs	r6, r0
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    if (registers_bytes > 250)
 800750a:	28fa      	cmp	r0, #250	@ 0xfa
 800750c:	d902      	bls.n	8007514 <recv_read_registers_res+0x2e>
        return NMBS_ERROR_INVALID_RESPONSE;
 800750e:	2002      	movs	r0, #2
 8007510:	4240      	negs	r0, r0

    if (registers_bytes != quantity * 2)
        return NMBS_ERROR_INVALID_RESPONSE;

    return NMBS_ERROR_NONE;
}
 8007512:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    err = recv(nmbs, registers_bytes);
 8007514:	0001      	movs	r1, r0
 8007516:	0028      	movs	r0, r5
 8007518:	f7ff fe82 	bl	8007220 <recv>
    if (err != NMBS_ERROR_NONE)
 800751c:	2800      	cmp	r0, #0
 800751e:	d1f8      	bne.n	8007512 <recv_read_registers_res+0x2c>
    for (int i = 0; i < registers_bytes / 2; i++) {
 8007520:	0004      	movs	r4, r0
 8007522:	0873      	lsrs	r3, r6, #1
 8007524:	b2db      	uxtb	r3, r3
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	9b00      	ldr	r3, [sp, #0]
        uint16_t reg = get_2(nmbs);
 800752a:	0028      	movs	r0, r5
    for (int i = 0; i < registers_bytes / 2; i++) {
 800752c:	429c      	cmp	r4, r3
 800752e:	db08      	blt.n	8007542 <recv_read_registers_res+0x5c>
    err = recv_msg_footer(nmbs);
 8007530:	f7ff feba 	bl	80072a8 <recv_msg_footer>
    if (err != NMBS_ERROR_NONE)
 8007534:	2800      	cmp	r0, #0
 8007536:	d1ec      	bne.n	8007512 <recv_read_registers_res+0x2c>
    if (registers_bytes != quantity * 2)
 8007538:	9b01      	ldr	r3, [sp, #4]
 800753a:	005b      	lsls	r3, r3, #1
 800753c:	429e      	cmp	r6, r3
 800753e:	d0e8      	beq.n	8007512 <recv_read_registers_res+0x2c>
 8007540:	e7e5      	b.n	800750e <recv_read_registers_res+0x28>
        uint16_t reg = get_2(nmbs);
 8007542:	f7ff fe4c 	bl	80071de <get_2>
        if (registers)
 8007546:	2f00      	cmp	r7, #0
 8007548:	d001      	beq.n	800754e <recv_read_registers_res+0x68>
            registers[i] = reg;
 800754a:	0063      	lsls	r3, r4, #1
 800754c:	52f8      	strh	r0, [r7, r3]
    for (int i = 0; i < registers_bytes / 2; i++) {
 800754e:	3401      	adds	r4, #1
 8007550:	e7ea      	b.n	8007528 <recv_read_registers_res+0x42>

08007552 <put_msg_header>:
static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 8007552:	b570      	push	{r4, r5, r6, lr}
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8007554:	0003      	movs	r3, r0
static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 8007556:	000d      	movs	r5, r1
    nmbs->msg.buf_idx = 0;
 8007558:	2100      	movs	r1, #0
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 800755a:	337c      	adds	r3, #124	@ 0x7c
    nmbs->msg.buf_idx = 0;
 800755c:	8641      	strh	r1, [r0, #50]	@ 0x32
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 800755e:	781b      	ldrb	r3, [r3, #0]
static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 8007560:	0004      	movs	r4, r0
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8007562:	2b01      	cmp	r3, #1
 8007564:	d10b      	bne.n	800757e <put_msg_header+0x2c>
        put_1(nmbs, nmbs->msg.unit_id);
 8007566:	0002      	movs	r2, r0
 8007568:	3234      	adds	r2, #52	@ 0x34
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 800756a:	7812      	ldrb	r2, [r2, #0]
    nmbs->msg.buf_idx++;
 800756c:	8643      	strh	r3, [r0, #50]	@ 0x32
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 800756e:	7002      	strb	r2, [r0, #0]
    put_1(nmbs, nmbs->msg.fc);
 8007570:	0023      	movs	r3, r4
 8007572:	3335      	adds	r3, #53	@ 0x35
 8007574:	0020      	movs	r0, r4
 8007576:	7819      	ldrb	r1, [r3, #0]
 8007578:	f7ff fe2c 	bl	80071d4 <put_1>
}
 800757c:	bd70      	pop	{r4, r5, r6, pc}
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 800757e:	2b02      	cmp	r3, #2
 8007580:	d1f6      	bne.n	8007570 <put_msg_header+0x1e>
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8007582:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    nmbs->msg.buf_idx += 2;
 8007584:	8643      	strh	r3, [r0, #50]	@ 0x32
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8007586:	ba52      	rev16	r2, r2
 8007588:	8002      	strh	r2, [r0, #0]
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 800758a:	3502      	adds	r5, #2
        put_2(nmbs, 0);
 800758c:	f7ff fe31 	bl	80071f2 <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 8007590:	0020      	movs	r0, r4
 8007592:	b2a9      	uxth	r1, r5
 8007594:	f7ff fe2d 	bl	80071f2 <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 8007598:	0023      	movs	r3, r4
 800759a:	3334      	adds	r3, #52	@ 0x34
 800759c:	0020      	movs	r0, r4
 800759e:	7819      	ldrb	r1, [r3, #0]
 80075a0:	f7ff fe18 	bl	80071d4 <put_1>
 80075a4:	e7e4      	b.n	8007570 <put_msg_header+0x1e>

080075a6 <send_exception_msg>:
    if (nmbs->msg.broadcast) {
 80075a6:	0003      	movs	r3, r0
static nmbs_error send_exception_msg(nmbs_t* nmbs, uint8_t exception) {
 80075a8:	b570      	push	{r4, r5, r6, lr}
 80075aa:	0004      	movs	r4, r0
        return NMBS_ERROR_NONE;
 80075ac:	2000      	movs	r0, #0
    if (nmbs->msg.broadcast) {
 80075ae:	3338      	adds	r3, #56	@ 0x38
 80075b0:	781b      	ldrb	r3, [r3, #0]
static nmbs_error send_exception_msg(nmbs_t* nmbs, uint8_t exception) {
 80075b2:	000d      	movs	r5, r1
    if (nmbs->msg.broadcast) {
 80075b4:	4283      	cmp	r3, r0
 80075b6:	d10f      	bne.n	80075d8 <send_exception_msg+0x32>
    nmbs->msg.fc += 0x80;
 80075b8:	0022      	movs	r2, r4
 80075ba:	3235      	adds	r2, #53	@ 0x35
 80075bc:	7813      	ldrb	r3, [r2, #0]
    put_msg_header(nmbs, 1);
 80075be:	2101      	movs	r1, #1
    nmbs->msg.fc += 0x80;
 80075c0:	3b80      	subs	r3, #128	@ 0x80
    put_msg_header(nmbs, 1);
 80075c2:	0020      	movs	r0, r4
    nmbs->msg.fc += 0x80;
 80075c4:	7013      	strb	r3, [r2, #0]
    put_msg_header(nmbs, 1);
 80075c6:	f7ff ffc4 	bl	8007552 <put_msg_header>
    put_1(nmbs, exception);
 80075ca:	0020      	movs	r0, r4
 80075cc:	0029      	movs	r1, r5
 80075ce:	f7ff fe01 	bl	80071d4 <put_1>
    return send_msg(nmbs);
 80075d2:	0020      	movs	r0, r4
 80075d4:	f7ff fef5 	bl	80073c2 <send_msg>
}
 80075d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080075dc <handle_read_discrete>:


#ifndef NMBS_SERVER_DISABLED
#if !defined(NMBS_SERVER_READ_COILS_DISABLED) || !defined(NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED)
static nmbs_error handle_read_discrete(nmbs_t* nmbs,
                                       nmbs_error (*callback)(uint16_t, uint16_t, nmbs_bitfield, uint8_t, void*)) {
 80075dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075de:	000f      	movs	r7, r1
 80075e0:	b087      	sub	sp, #28
    nmbs_error err = recv(nmbs, 4);
 80075e2:	2104      	movs	r1, #4
                                       nmbs_error (*callback)(uint16_t, uint16_t, nmbs_bitfield, uint8_t, void*)) {
 80075e4:	0005      	movs	r5, r0
    nmbs_error err = recv(nmbs, 4);
 80075e6:	f7ff fe1b 	bl	8007220 <recv>
 80075ea:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80075ec:	d155      	bne.n	800769a <handle_read_discrete+0xbe>
        return err;

    const uint16_t address = get_2(nmbs);
 80075ee:	0028      	movs	r0, r5
 80075f0:	f7ff fdf5 	bl	80071de <get_2>
 80075f4:	9003      	str	r0, [sp, #12]
    const uint16_t quantity = get_2(nmbs);
 80075f6:	0028      	movs	r0, r5
 80075f8:	f7ff fdf1 	bl	80071de <get_2>
 80075fc:	0006      	movs	r6, r0

    NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

    err = recv_msg_footer(nmbs);
 80075fe:	0028      	movs	r0, r5
 8007600:	f7ff fe52 	bl	80072a8 <recv_msg_footer>
 8007604:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007606:	d148      	bne.n	800769a <handle_read_discrete+0xbe>
        return err;

    if (!nmbs->msg.ignored) {
 8007608:	002b      	movs	r3, r5
 800760a:	3339      	adds	r3, #57	@ 0x39
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d148      	bne.n	80076a4 <handle_read_discrete+0xc8>
        if (quantity < 1 || quantity > 2000)
 8007612:	22fa      	movs	r2, #250	@ 0xfa
 8007614:	1e73      	subs	r3, r6, #1
 8007616:	b29b      	uxth	r3, r3
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007618:	2103      	movs	r1, #3
        if (quantity < 1 || quantity > 2000)
 800761a:	00d2      	lsls	r2, r2, #3
 800761c:	4293      	cmp	r3, r2
 800761e:	d21b      	bcs.n	8007658 <handle_read_discrete+0x7c>

        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8007620:	2280      	movs	r2, #128	@ 0x80
 8007622:	9b03      	ldr	r3, [sp, #12]
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8007624:	2102      	movs	r1, #2
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8007626:	199b      	adds	r3, r3, r6
 8007628:	0252      	lsls	r2, r2, #9
 800762a:	4293      	cmp	r3, r2
 800762c:	d814      	bhi.n	8007658 <handle_read_discrete+0x7c>

        if (callback) {
 800762e:	2f00      	cmp	r7, #0
 8007630:	d036      	beq.n	80076a0 <handle_read_discrete+0xc4>
            nmbs_bitfield bitfield = {0};
 8007632:	4b1f      	ldr	r3, [pc, #124]	@ (80076b0 <handle_read_discrete+0xd4>)
 8007634:	aa02      	add	r2, sp, #8
 8007636:	781b      	ldrb	r3, [r3, #0]
            err = callback(address, quantity, bitfield, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8007638:	0031      	movs	r1, r6
            nmbs_bitfield bitfield = {0};
 800763a:	7313      	strb	r3, [r2, #12]
            err = callback(address, quantity, bitfield, nmbs->msg.unit_id, nmbs->callbacks.arg);
 800763c:	002b      	movs	r3, r5
 800763e:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 8007640:	3334      	adds	r3, #52	@ 0x34
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	9803      	ldr	r0, [sp, #12]
 8007646:	9200      	str	r2, [sp, #0]
 8007648:	aa05      	add	r2, sp, #20
 800764a:	47b8      	blx	r7
 800764c:	1e04      	subs	r4, r0, #0
            if (err != NMBS_ERROR_NONE) {
 800764e:	d00a      	beq.n	8007666 <handle_read_discrete+0x8a>
                if (nmbs_error_is_exception(err))
 8007650:	b2c1      	uxtb	r1, r0
 8007652:	1e4b      	subs	r3, r1, #1
 8007654:	2b03      	cmp	r3, #3
 8007656:	d804      	bhi.n	8007662 <handle_read_discrete+0x86>
                    return send_exception_msg(nmbs, err);

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8007658:	0028      	movs	r0, r5
 800765a:	f7ff ffa4 	bl	80075a6 <send_exception_msg>
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
        }
    }
    else {
        return recv_read_discrete_res(nmbs, NULL);
 800765e:	0004      	movs	r4, r0
 8007660:	e01b      	b.n	800769a <handle_read_discrete+0xbe>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8007662:	2104      	movs	r1, #4
 8007664:	e7f8      	b.n	8007658 <handle_read_discrete+0x7c>
            if (!nmbs->msg.broadcast) {
 8007666:	002b      	movs	r3, r5
 8007668:	3338      	adds	r3, #56	@ 0x38
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d114      	bne.n	800769a <handle_read_discrete+0xbe>
                uint8_t discrete_bytes = (quantity + 7) / 8;
 8007670:	3607      	adds	r6, #7
 8007672:	10f6      	asrs	r6, r6, #3
                put_res_header(nmbs, 1 + discrete_bytes);
 8007674:	1c71      	adds	r1, r6, #1
    put_msg_header(nmbs, data_length);
 8007676:	0028      	movs	r0, r5
 8007678:	b289      	uxth	r1, r1
 800767a:	f7ff ff6a 	bl	8007552 <put_msg_header>
                put_1(nmbs, discrete_bytes);
 800767e:	0028      	movs	r0, r5
 8007680:	b2f1      	uxtb	r1, r6
 8007682:	f7ff fda7 	bl	80071d4 <put_1>
                    put_1(nmbs, bitfield[i]);
 8007686:	ab02      	add	r3, sp, #8
 8007688:	0028      	movs	r0, r5
 800768a:	7b19      	ldrb	r1, [r3, #12]
 800768c:	f7ff fda2 	bl	80071d4 <put_1>
                err = send_msg(nmbs);
 8007690:	0028      	movs	r0, r5
 8007692:	f7ff fe96 	bl	80073c2 <send_msg>
                if (err != NMBS_ERROR_NONE)
 8007696:	2800      	cmp	r0, #0
 8007698:	d1e1      	bne.n	800765e <handle_read_discrete+0x82>
    }

    return NMBS_ERROR_NONE;
}
 800769a:	0020      	movs	r0, r4
 800769c:	b007      	add	sp, #28
 800769e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 80076a0:	2101      	movs	r1, #1
 80076a2:	e7d9      	b.n	8007658 <handle_read_discrete+0x7c>
        return recv_read_discrete_res(nmbs, NULL);
 80076a4:	0001      	movs	r1, r0
 80076a6:	0028      	movs	r0, r5
 80076a8:	f7ff fef4 	bl	8007494 <recv_read_discrete_res>
 80076ac:	e7d7      	b.n	800765e <handle_read_discrete+0x82>
 80076ae:	46c0      	nop			@ (mov r8, r8)
 80076b0:	0800dadf 	.word	0x0800dadf

080076b4 <handle_read_registers>:
#endif


#if !defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) || !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)
static nmbs_error handle_read_registers(nmbs_t* nmbs,
                                        nmbs_error (*callback)(uint16_t, uint16_t, uint16_t*, uint8_t, void*)) {
 80076b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076b6:	000f      	movs	r7, r1
 80076b8:	b0c5      	sub	sp, #276	@ 0x114
    nmbs_error err = recv(nmbs, 4);
 80076ba:	2104      	movs	r1, #4
                                        nmbs_error (*callback)(uint16_t, uint16_t, uint16_t*, uint8_t, void*)) {
 80076bc:	0005      	movs	r5, r0
    nmbs_error err = recv(nmbs, 4);
 80076be:	f7ff fdaf 	bl	8007220 <recv>
 80076c2:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80076c4:	d15b      	bne.n	800777e <handle_read_registers+0xca>
        return err;

    const uint16_t address = get_2(nmbs);
 80076c6:	0028      	movs	r0, r5
 80076c8:	f7ff fd89 	bl	80071de <get_2>
 80076cc:	9003      	str	r0, [sp, #12]
    const uint16_t quantity = get_2(nmbs);
 80076ce:	0028      	movs	r0, r5
 80076d0:	f7ff fd85 	bl	80071de <get_2>
 80076d4:	0006      	movs	r6, r0

    NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

    err = recv_msg_footer(nmbs);
 80076d6:	0028      	movs	r0, r5
 80076d8:	f7ff fde6 	bl	80072a8 <recv_msg_footer>
 80076dc:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80076de:	d14e      	bne.n	800777e <handle_read_registers+0xca>
        return err;

    if (!nmbs->msg.ignored) {
 80076e0:	002b      	movs	r3, r5
 80076e2:	3339      	adds	r3, #57	@ 0x39
 80076e4:	7819      	ldrb	r1, [r3, #0]
 80076e6:	2900      	cmp	r1, #0
 80076e8:	d14e      	bne.n	8007788 <handle_read_registers+0xd4>
        if (quantity < 1 || quantity > 125)
 80076ea:	1e73      	subs	r3, r6, #1
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	2b7c      	cmp	r3, #124	@ 0x7c
 80076f0:	d905      	bls.n	80076fe <handle_read_registers+0x4a>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80076f2:	3103      	adds	r1, #3
            err = callback(address, quantity, regs, nmbs->msg.unit_id, nmbs->callbacks.arg);
            if (err != NMBS_ERROR_NONE) {
                if (nmbs_error_is_exception(err))
                    return send_exception_msg(nmbs, err);

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 80076f4:	0028      	movs	r0, r5
 80076f6:	f7ff ff56 	bl	80075a6 <send_exception_msg>
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
        }
    }
    else {
        return recv_read_registers_res(nmbs, quantity, NULL);
 80076fa:	0004      	movs	r4, r0
 80076fc:	e03f      	b.n	800777e <handle_read_registers+0xca>
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 80076fe:	2280      	movs	r2, #128	@ 0x80
 8007700:	9b03      	ldr	r3, [sp, #12]
 8007702:	0252      	lsls	r2, r2, #9
 8007704:	199b      	adds	r3, r3, r6
 8007706:	4293      	cmp	r3, r2
 8007708:	d901      	bls.n	800770e <handle_read_registers+0x5a>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800770a:	2102      	movs	r1, #2
 800770c:	e7f2      	b.n	80076f4 <handle_read_registers+0x40>
        if (callback) {
 800770e:	2f00      	cmp	r7, #0
 8007710:	d038      	beq.n	8007784 <handle_read_registers+0xd0>
            uint16_t regs[125] = {0};
 8007712:	22fa      	movs	r2, #250	@ 0xfa
 8007714:	a805      	add	r0, sp, #20
 8007716:	f004 f921 	bl	800b95c <memset>
            err = callback(address, quantity, regs, nmbs->msg.unit_id, nmbs->callbacks.arg);
 800771a:	002b      	movs	r3, r5
 800771c:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 800771e:	3334      	adds	r3, #52	@ 0x34
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	0031      	movs	r1, r6
 8007724:	9200      	str	r2, [sp, #0]
 8007726:	9803      	ldr	r0, [sp, #12]
 8007728:	aa05      	add	r2, sp, #20
 800772a:	47b8      	blx	r7
 800772c:	1e04      	subs	r4, r0, #0
            if (err != NMBS_ERROR_NONE) {
 800772e:	d005      	beq.n	800773c <handle_read_registers+0x88>
                if (nmbs_error_is_exception(err))
 8007730:	b2c1      	uxtb	r1, r0
 8007732:	1e4b      	subs	r3, r1, #1
 8007734:	2b03      	cmp	r3, #3
 8007736:	d9dd      	bls.n	80076f4 <handle_read_registers+0x40>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8007738:	2104      	movs	r1, #4
 800773a:	e7db      	b.n	80076f4 <handle_read_registers+0x40>
            if (!nmbs->msg.broadcast) {
 800773c:	002b      	movs	r3, r5
 800773e:	3338      	adds	r3, #56	@ 0x38
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d11b      	bne.n	800777e <handle_read_registers+0xca>
                const uint8_t regs_bytes = quantity * 2;
 8007746:	0077      	lsls	r7, r6, #1
 8007748:	b2ff      	uxtb	r7, r7
                put_res_header(nmbs, 1 + regs_bytes);
 800774a:	1c79      	adds	r1, r7, #1
    put_msg_header(nmbs, data_length);
 800774c:	0028      	movs	r0, r5
 800774e:	b2c9      	uxtb	r1, r1
 8007750:	f7ff feff 	bl	8007552 <put_msg_header>
                put_1(nmbs, regs_bytes);
 8007754:	0039      	movs	r1, r7
 8007756:	0028      	movs	r0, r5
 8007758:	f7ff fd3c 	bl	80071d4 <put_1>
                for (int i = 0; i < quantity; i++) {
 800775c:	0027      	movs	r7, r4
                    put_2(nmbs, regs[i]);
 800775e:	210c      	movs	r1, #12
 8007760:	aa02      	add	r2, sp, #8
 8007762:	007b      	lsls	r3, r7, #1
 8007764:	1852      	adds	r2, r2, r1
 8007766:	0028      	movs	r0, r5
 8007768:	5ad1      	ldrh	r1, [r2, r3]
                for (int i = 0; i < quantity; i++) {
 800776a:	3701      	adds	r7, #1
                    put_2(nmbs, regs[i]);
 800776c:	f7ff fd41 	bl	80071f2 <put_2>
                for (int i = 0; i < quantity; i++) {
 8007770:	42b7      	cmp	r7, r6
 8007772:	dbf4      	blt.n	800775e <handle_read_registers+0xaa>
                err = send_msg(nmbs);
 8007774:	0028      	movs	r0, r5
 8007776:	f7ff fe24 	bl	80073c2 <send_msg>
                if (err != NMBS_ERROR_NONE)
 800777a:	2800      	cmp	r0, #0
 800777c:	d1bd      	bne.n	80076fa <handle_read_registers+0x46>
    }

    return NMBS_ERROR_NONE;
}
 800777e:	0020      	movs	r0, r4
 8007780:	b045      	add	sp, #276	@ 0x114
 8007782:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8007784:	2101      	movs	r1, #1
 8007786:	e7b5      	b.n	80076f4 <handle_read_registers+0x40>
        return recv_read_registers_res(nmbs, quantity, NULL);
 8007788:	0002      	movs	r2, r0
 800778a:	0031      	movs	r1, r6
 800778c:	0028      	movs	r0, r5
 800778e:	f7ff feaa 	bl	80074e6 <recv_read_registers_res>
 8007792:	e7b2      	b.n	80076fa <handle_read_registers+0x46>

08007794 <nmbs_create>:
nmbs_error nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 8007794:	b570      	push	{r4, r5, r6, lr}
 8007796:	0004      	movs	r4, r0
 8007798:	000d      	movs	r5, r1
    if (!nmbs)
 800779a:	2800      	cmp	r0, #0
 800779c:	d102      	bne.n	80077a4 <nmbs_create+0x10>
        return NMBS_ERROR_INVALID_ARGUMENT;
 800779e:	2001      	movs	r0, #1
 80077a0:	4240      	negs	r0, r0
}
 80077a2:	bd70      	pop	{r4, r5, r6, pc}
    memset(nmbs, 0, sizeof(nmbs_t));
 80077a4:	2298      	movs	r2, #152	@ 0x98
 80077a6:	2100      	movs	r1, #0
 80077a8:	f004 f8d8 	bl	800b95c <memset>
    nmbs->byte_timeout_ms = -1;
 80077ac:	2301      	movs	r3, #1
 80077ae:	425b      	negs	r3, r3
 80077b0:	6763      	str	r3, [r4, #116]	@ 0x74
    nmbs->read_timeout_ms = -1;
 80077b2:	67a3      	str	r3, [r4, #120]	@ 0x78
    if (!platform_conf || platform_conf->initialized != 0xFFFFDEBE)
 80077b4:	2d00      	cmp	r5, #0
 80077b6:	d0f2      	beq.n	800779e <nmbs_create+0xa>
 80077b8:	4b0a      	ldr	r3, [pc, #40]	@ (80077e4 <nmbs_create+0x50>)
 80077ba:	696a      	ldr	r2, [r5, #20]
 80077bc:	429a      	cmp	r2, r3
 80077be:	d1ee      	bne.n	800779e <nmbs_create+0xa>
    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 80077c0:	782b      	ldrb	r3, [r5, #0]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d8ea      	bhi.n	800779e <nmbs_create+0xa>
    if (!platform_conf->read || !platform_conf->write)
 80077c8:	686b      	ldr	r3, [r5, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d0e7      	beq.n	800779e <nmbs_create+0xa>
 80077ce:	68ab      	ldr	r3, [r5, #8]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d0e4      	beq.n	800779e <nmbs_create+0xa>
    nmbs->platform = *platform_conf;
 80077d4:	347c      	adds	r4, #124	@ 0x7c
 80077d6:	cd0e      	ldmia	r5!, {r1, r2, r3}
 80077d8:	c40e      	stmia	r4!, {r1, r2, r3}
    return NMBS_ERROR_NONE;
 80077da:	2000      	movs	r0, #0
    nmbs->platform = *platform_conf;
 80077dc:	cd0e      	ldmia	r5!, {r1, r2, r3}
 80077de:	c40e      	stmia	r4!, {r1, r2, r3}
    return NMBS_ERROR_NONE;
 80077e0:	e7df      	b.n	80077a2 <nmbs_create+0xe>
 80077e2:	46c0      	nop			@ (mov r8, r8)
 80077e4:	ffffdebe 	.word	0xffffdebe

080077e8 <nmbs_set_read_timeout>:
    nmbs->read_timeout_ms = timeout_ms;
 80077e8:	6781      	str	r1, [r0, #120]	@ 0x78
}
 80077ea:	4770      	bx	lr

080077ec <nmbs_set_byte_timeout>:
    nmbs->byte_timeout_ms = timeout_ms;
 80077ec:	6741      	str	r1, [r0, #116]	@ 0x74
}
 80077ee:	4770      	bx	lr

080077f0 <nmbs_platform_conf_create>:
void nmbs_platform_conf_create(nmbs_platform_conf* platform_conf) {
 80077f0:	b510      	push	{r4, lr}
 80077f2:	0004      	movs	r4, r0
    memset(platform_conf, 0, sizeof(nmbs_platform_conf));
 80077f4:	2218      	movs	r2, #24
 80077f6:	2100      	movs	r1, #0
 80077f8:	f004 f8b0 	bl	800b95c <memset>
    platform_conf->crc_calc = nmbs_crc_calc;
 80077fc:	4b02      	ldr	r3, [pc, #8]	@ (8007808 <nmbs_platform_conf_create+0x18>)
 80077fe:	60e3      	str	r3, [r4, #12]
    platform_conf->initialized = 0xFFFFDEBE;
 8007800:	4b02      	ldr	r3, [pc, #8]	@ (800780c <nmbs_platform_conf_create+0x1c>)
 8007802:	6163      	str	r3, [r4, #20]
}
 8007804:	bd10      	pop	{r4, pc}
 8007806:	46c0      	nop			@ (mov r8, r8)
 8007808:	0800726d 	.word	0x0800726d
 800780c:	ffffdebe 	.word	0xffffdebe

08007810 <recv_write_single_coil_res>:
nmbs_error recv_write_single_coil_res(nmbs_t* nmbs, uint16_t address, uint16_t value_req) {
 8007810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007812:	0004      	movs	r4, r0
 8007814:	000f      	movs	r7, r1
 8007816:	0015      	movs	r5, r2
    nmbs_error err = recv_res_header(nmbs);
 8007818:	f7ff fdf8 	bl	800740c <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 800781c:	2800      	cmp	r0, #0
 800781e:	d119      	bne.n	8007854 <recv_write_single_coil_res+0x44>
    err = recv(nmbs, 4);
 8007820:	2104      	movs	r1, #4
 8007822:	0020      	movs	r0, r4
 8007824:	f7ff fcfc 	bl	8007220 <recv>
    if (err != NMBS_ERROR_NONE)
 8007828:	2800      	cmp	r0, #0
 800782a:	d113      	bne.n	8007854 <recv_write_single_coil_res+0x44>
    const uint16_t address_res = get_2(nmbs);
 800782c:	0020      	movs	r0, r4
 800782e:	f7ff fcd6 	bl	80071de <get_2>
 8007832:	0006      	movs	r6, r0
    const uint16_t value_res = get_2(nmbs);
 8007834:	0020      	movs	r0, r4
 8007836:	f7ff fcd2 	bl	80071de <get_2>
 800783a:	9001      	str	r0, [sp, #4]
    err = recv_msg_footer(nmbs);
 800783c:	0020      	movs	r0, r4
 800783e:	f7ff fd33 	bl	80072a8 <recv_msg_footer>
    if (err != NMBS_ERROR_NONE)
 8007842:	2800      	cmp	r0, #0
 8007844:	d106      	bne.n	8007854 <recv_write_single_coil_res+0x44>
    if (address_res != address)
 8007846:	42b7      	cmp	r7, r6
 8007848:	d102      	bne.n	8007850 <recv_write_single_coil_res+0x40>
    if (value_res != value_req)
 800784a:	9b01      	ldr	r3, [sp, #4]
 800784c:	429d      	cmp	r5, r3
 800784e:	d001      	beq.n	8007854 <recv_write_single_coil_res+0x44>
        return NMBS_ERROR_INVALID_RESPONSE;
 8007850:	2002      	movs	r0, #2
 8007852:	4240      	negs	r0, r0
}
 8007854:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08007856 <recv_read_file_record_res>:
nmbs_error recv_read_file_record_res(nmbs_t* nmbs, uint16_t* registers, uint16_t count) {
 8007856:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007858:	b085      	sub	sp, #20
 800785a:	0005      	movs	r5, r0
 800785c:	9101      	str	r1, [sp, #4]
 800785e:	9202      	str	r2, [sp, #8]
    nmbs_error err = recv_res_header(nmbs);
 8007860:	f7ff fdd4 	bl	800740c <recv_res_header>
 8007864:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007866:	d10d      	bne.n	8007884 <recv_read_file_record_res+0x2e>
    err = recv(nmbs, 1);
 8007868:	2101      	movs	r1, #1
 800786a:	0028      	movs	r0, r5
 800786c:	f7ff fcd8 	bl	8007220 <recv>
 8007870:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007872:	d107      	bne.n	8007884 <recv_read_file_record_res+0x2e>
    const uint8_t response_size = get_1(nmbs);
 8007874:	0028      	movs	r0, r5
 8007876:	f7ff fca7 	bl	80071c8 <get_1>
 800787a:	0001      	movs	r1, r0
    if (response_size > 250) {
 800787c:	28fa      	cmp	r0, #250	@ 0xfa
 800787e:	d904      	bls.n	800788a <recv_read_file_record_res+0x34>
        return NMBS_ERROR_INVALID_RESPONSE;
 8007880:	2402      	movs	r4, #2
 8007882:	4264      	negs	r4, r4
}
 8007884:	0020      	movs	r0, r4
 8007886:	b005      	add	sp, #20
 8007888:	bdf0      	pop	{r4, r5, r6, r7, pc}
    err = recv(nmbs, response_size);
 800788a:	0028      	movs	r0, r5
 800788c:	f7ff fcc8 	bl	8007220 <recv>
 8007890:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007892:	d1f7      	bne.n	8007884 <recv_read_file_record_res+0x2e>
    const uint8_t subreq_data_size = get_1(nmbs) - 1;
 8007894:	0028      	movs	r0, r5
 8007896:	f7ff fc97 	bl	80071c8 <get_1>
 800789a:	3801      	subs	r0, #1
 800789c:	b2c6      	uxtb	r6, r0
    const uint8_t subreq_reference_type = get_1(nmbs);
 800789e:	0028      	movs	r0, r5
 80078a0:	f7ff fc92 	bl	80071c8 <get_1>
 80078a4:	9003      	str	r0, [sp, #12]
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 80078a6:	8e6f      	ldrh	r7, [r5, #50]	@ 0x32
    err = recv_msg_footer(nmbs);
 80078a8:	0028      	movs	r0, r5
    nmbs->msg.buf_idx += n;
 80078aa:	19f3      	adds	r3, r6, r7
 80078ac:	866b      	strh	r3, [r5, #50]	@ 0x32
    err = recv_msg_footer(nmbs);
 80078ae:	f7ff fcfb 	bl	80072a8 <recv_msg_footer>
 80078b2:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80078b4:	d1e6      	bne.n	8007884 <recv_read_file_record_res+0x2e>
    if (registers) {
 80078b6:	9b01      	ldr	r3, [sp, #4]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d0e3      	beq.n	8007884 <recv_read_file_record_res+0x2e>
        if (subreq_reference_type != 6)
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	2b06      	cmp	r3, #6
 80078c0:	d1de      	bne.n	8007880 <recv_read_file_record_res+0x2a>
        if (count != (subreq_data_size / 2))
 80078c2:	9a02      	ldr	r2, [sp, #8]
 80078c4:	0873      	lsrs	r3, r6, #1
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d1da      	bne.n	8007880 <recv_read_file_record_res+0x2a>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 80078ca:	19ed      	adds	r5, r5, r7
        swap_regs(subreq_record_data, subreq_data_size / 2);
 80078cc:	0011      	movs	r1, r2
 80078ce:	0028      	movs	r0, r5
 80078d0:	f7ff fc98 	bl	8007204 <swap_regs>
        memcpy(registers, subreq_record_data, subreq_data_size);
 80078d4:	0032      	movs	r2, r6
 80078d6:	0029      	movs	r1, r5
 80078d8:	9801      	ldr	r0, [sp, #4]
 80078da:	f004 f8ff 	bl	800badc <memcpy>
 80078de:	e7d1      	b.n	8007884 <recv_read_file_record_res+0x2e>

080078e0 <recv_write_file_record_res>:
                                      const uint16_t* registers, uint16_t count) {
 80078e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078e2:	b089      	sub	sp, #36	@ 0x24
 80078e4:	9301      	str	r3, [sp, #4]
 80078e6:	ab0e      	add	r3, sp, #56	@ 0x38
 80078e8:	881b      	ldrh	r3, [r3, #0]
 80078ea:	0005      	movs	r5, r0
 80078ec:	9102      	str	r1, [sp, #8]
 80078ee:	9203      	str	r2, [sp, #12]
 80078f0:	9304      	str	r3, [sp, #16]
    nmbs_error err = recv_res_header(nmbs);
 80078f2:	f7ff fd8b 	bl	800740c <recv_res_header>
 80078f6:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80078f8:	d10d      	bne.n	8007916 <recv_write_file_record_res+0x36>
    err = recv(nmbs, 1);
 80078fa:	2101      	movs	r1, #1
 80078fc:	0028      	movs	r0, r5
 80078fe:	f7ff fc8f 	bl	8007220 <recv>
 8007902:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007904:	d107      	bne.n	8007916 <recv_write_file_record_res+0x36>
    const uint8_t response_size = get_1(nmbs);
 8007906:	0028      	movs	r0, r5
 8007908:	f7ff fc5e 	bl	80071c8 <get_1>
 800790c:	0001      	movs	r1, r0
    if (response_size > 251)
 800790e:	28fb      	cmp	r0, #251	@ 0xfb
 8007910:	d904      	bls.n	800791c <recv_write_file_record_res+0x3c>
        return NMBS_ERROR_INVALID_RESPONSE;
 8007912:	2402      	movs	r4, #2
 8007914:	4264      	negs	r4, r4
}
 8007916:	0020      	movs	r0, r4
 8007918:	b009      	add	sp, #36	@ 0x24
 800791a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    err = recv(nmbs, response_size);
 800791c:	0028      	movs	r0, r5
 800791e:	f7ff fc7f 	bl	8007220 <recv>
 8007922:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007924:	d1f7      	bne.n	8007916 <recv_write_file_record_res+0x36>
    const uint8_t subreq_reference_type = get_1(nmbs);
 8007926:	0028      	movs	r0, r5
 8007928:	f7ff fc4e 	bl	80071c8 <get_1>
 800792c:	9005      	str	r0, [sp, #20]
    const uint16_t subreq_file_number = get_2(nmbs);
 800792e:	0028      	movs	r0, r5
 8007930:	f7ff fc55 	bl	80071de <get_2>
 8007934:	9006      	str	r0, [sp, #24]
    const uint16_t subreq_record_number = get_2(nmbs);
 8007936:	0028      	movs	r0, r5
 8007938:	f7ff fc51 	bl	80071de <get_2>
 800793c:	9007      	str	r0, [sp, #28]
    const uint16_t subreq_record_length = get_2(nmbs);
 800793e:	0028      	movs	r0, r5
 8007940:	f7ff fc4d 	bl	80071de <get_2>
    uint16_t subreq_data_size = subreq_record_length * 2;
 8007944:	0043      	lsls	r3, r0, #1
 8007946:	b29b      	uxth	r3, r3
 8007948:	9300      	str	r3, [sp, #0]
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 800794a:	8e6f      	ldrh	r7, [r5, #50]	@ 0x32
    const uint16_t subreq_record_length = get_2(nmbs);
 800794c:	0006      	movs	r6, r0
    nmbs->msg.buf_idx += n;
 800794e:	19db      	adds	r3, r3, r7
    err = recv_msg_footer(nmbs);
 8007950:	0028      	movs	r0, r5
    nmbs->msg.buf_idx += n;
 8007952:	866b      	strh	r3, [r5, #50]	@ 0x32
    err = recv_msg_footer(nmbs);
 8007954:	f7ff fca8 	bl	80072a8 <recv_msg_footer>
 8007958:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 800795a:	d1dc      	bne.n	8007916 <recv_write_file_record_res+0x36>
    if (registers) {
 800795c:	9b01      	ldr	r3, [sp, #4]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d0d9      	beq.n	8007916 <recv_write_file_record_res+0x36>
        if (subreq_reference_type != 6)
 8007962:	9b05      	ldr	r3, [sp, #20]
 8007964:	2b06      	cmp	r3, #6
 8007966:	d1d4      	bne.n	8007912 <recv_write_file_record_res+0x32>
        if (subreq_file_number != file_number)
 8007968:	9b02      	ldr	r3, [sp, #8]
 800796a:	9a06      	ldr	r2, [sp, #24]
 800796c:	4293      	cmp	r3, r2
 800796e:	d1d0      	bne.n	8007912 <recv_write_file_record_res+0x32>
        if (subreq_record_number != record_number)
 8007970:	9b03      	ldr	r3, [sp, #12]
 8007972:	9a07      	ldr	r2, [sp, #28]
 8007974:	4293      	cmp	r3, r2
 8007976:	d1cc      	bne.n	8007912 <recv_write_file_record_res+0x32>
        if (subreq_record_length != count)
 8007978:	9b04      	ldr	r3, [sp, #16]
 800797a:	42b3      	cmp	r3, r6
 800797c:	d1c9      	bne.n	8007912 <recv_write_file_record_res+0x32>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 800797e:	19ed      	adds	r5, r5, r7
        swap_regs(subreq_record_data, subreq_record_length);
 8007980:	0031      	movs	r1, r6
 8007982:	0028      	movs	r0, r5
 8007984:	f7ff fc3e 	bl	8007204 <swap_regs>
        if (memcmp(registers, subreq_record_data, subreq_data_size) != 0)
 8007988:	0029      	movs	r1, r5
 800798a:	9a00      	ldr	r2, [sp, #0]
 800798c:	9801      	ldr	r0, [sp, #4]
 800798e:	f003 ffd7 	bl	800b940 <memcmp>
 8007992:	2800      	cmp	r0, #0
 8007994:	d0bf      	beq.n	8007916 <recv_write_file_record_res+0x36>
 8007996:	e7bc      	b.n	8007912 <recv_write_file_record_res+0x32>

08007998 <recv_read_device_identification_res>:
                                               uint8_t* next_object_id_out, uint8_t* objects_count_out) {
 8007998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800799a:	b085      	sub	sp, #20
 800799c:	0004      	movs	r4, r0
 800799e:	000f      	movs	r7, r1
 80079a0:	9200      	str	r2, [sp, #0]
 80079a2:	9303      	str	r3, [sp, #12]
    nmbs_error err = recv_res_header(nmbs);
 80079a4:	f7ff fd32 	bl	800740c <recv_res_header>
    if (err != NMBS_ERROR_NONE)
 80079a8:	2800      	cmp	r0, #0
 80079aa:	d149      	bne.n	8007a40 <recv_read_device_identification_res+0xa8>
    err = recv(nmbs, 6);
 80079ac:	2106      	movs	r1, #6
 80079ae:	0020      	movs	r0, r4
 80079b0:	f7ff fc36 	bl	8007220 <recv>
    if (err != NMBS_ERROR_NONE)
 80079b4:	2800      	cmp	r0, #0
 80079b6:	d143      	bne.n	8007a40 <recv_read_device_identification_res+0xa8>
    const uint8_t mei_type = get_1(nmbs);
 80079b8:	0020      	movs	r0, r4
 80079ba:	f7ff fc05 	bl	80071c8 <get_1>
    if (mei_type != 0x0E)
 80079be:	280e      	cmp	r0, #14
 80079c0:	d002      	beq.n	80079c8 <recv_read_device_identification_res+0x30>
        return NMBS_ERROR_INVALID_RESPONSE;
 80079c2:	2002      	movs	r0, #2
        return NMBS_ERROR_INVALID_ARGUMENT;
 80079c4:	4240      	negs	r0, r0
 80079c6:	e03b      	b.n	8007a40 <recv_read_device_identification_res+0xa8>
    const uint8_t read_device_id_code = get_1(nmbs);
 80079c8:	0020      	movs	r0, r4
 80079ca:	f7ff fbfd 	bl	80071c8 <get_1>
    if (read_device_id_code < 1 || read_device_id_code > 4)
 80079ce:	3801      	subs	r0, #1
 80079d0:	b2c0      	uxtb	r0, r0
 80079d2:	2803      	cmp	r0, #3
 80079d4:	d8f5      	bhi.n	80079c2 <recv_read_device_identification_res+0x2a>
    const uint8_t conformity_level = get_1(nmbs);
 80079d6:	0020      	movs	r0, r4
 80079d8:	f7ff fbf6 	bl	80071c8 <get_1>
    if (conformity_level < 1 || (conformity_level > 3 && conformity_level < 0x81) || conformity_level > 0x83)
 80079dc:	1e43      	subs	r3, r0, #1
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	2b82      	cmp	r3, #130	@ 0x82
 80079e2:	d8ee      	bhi.n	80079c2 <recv_read_device_identification_res+0x2a>
 80079e4:	3804      	subs	r0, #4
 80079e6:	b2c0      	uxtb	r0, r0
 80079e8:	287c      	cmp	r0, #124	@ 0x7c
 80079ea:	d9ea      	bls.n	80079c2 <recv_read_device_identification_res+0x2a>
    const uint8_t more_follows = get_1(nmbs);
 80079ec:	0020      	movs	r0, r4
 80079ee:	f7ff fbeb 	bl	80071c8 <get_1>
    if (more_follows != 0 && more_follows != 0xFF)
 80079f2:	1e43      	subs	r3, r0, #1
 80079f4:	b2db      	uxtb	r3, r3
    const uint8_t more_follows = get_1(nmbs);
 80079f6:	0006      	movs	r6, r0
    if (more_follows != 0 && more_follows != 0xFF)
 80079f8:	2bfd      	cmp	r3, #253	@ 0xfd
 80079fa:	d9e2      	bls.n	80079c2 <recv_read_device_identification_res+0x2a>
    uint8_t next_object_id = get_1(nmbs);
 80079fc:	0020      	movs	r0, r4
 80079fe:	f7ff fbe3 	bl	80071c8 <get_1>
 8007a02:	0005      	movs	r5, r0
    const uint8_t objects_count = get_1(nmbs);
 8007a04:	0020      	movs	r0, r4
 8007a06:	f7ff fbdf 	bl	80071c8 <get_1>
    if (objects_count_out)
 8007a0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    const uint8_t objects_count = get_1(nmbs);
 8007a0c:	9001      	str	r0, [sp, #4]
    if (objects_count_out)
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d000      	beq.n	8007a14 <recv_read_device_identification_res+0x7c>
        *objects_count_out = objects_count;
 8007a12:	7018      	strb	r0, [r3, #0]
    if (buffers_count == 0) {
 8007a14:	2f00      	cmp	r7, #0
 8007a16:	d004      	beq.n	8007a22 <recv_read_device_identification_res+0x8a>
    else if (objects_count > buffers_count)
 8007a18:	9b01      	ldr	r3, [sp, #4]
 8007a1a:	429f      	cmp	r7, r3
 8007a1c:	d202      	bcs.n	8007a24 <recv_read_device_identification_res+0x8c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8007a1e:	2001      	movs	r0, #1
 8007a20:	e7d0      	b.n	80079c4 <recv_read_device_identification_res+0x2c>
        buffers_out = NULL;
 8007a22:	9700      	str	r7, [sp, #0]
    if (more_follows == 0)
 8007a24:	2e00      	cmp	r6, #0
 8007a26:	d100      	bne.n	8007a2a <recv_read_device_identification_res+0x92>
        next_object_id = 0x7F;    // This value is reserved in the spec, we use it to signal stream is finished
 8007a28:	257f      	movs	r5, #127	@ 0x7f
    if (next_object_id_out)
 8007a2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d000      	beq.n	8007a32 <recv_read_device_identification_res+0x9a>
        *next_object_id_out = next_object_id;
 8007a30:	701d      	strb	r5, [r3, #0]
        next_object_id = 0x7F;    // This value is reserved in the spec, we use it to signal stream is finished
 8007a32:	2700      	movs	r7, #0
    for (int i = 0; i < objects_count; i++) {
 8007a34:	9b01      	ldr	r3, [sp, #4]
 8007a36:	429f      	cmp	r7, r3
 8007a38:	db04      	blt.n	8007a44 <recv_read_device_identification_res+0xac>
    return recv_msg_footer(nmbs);
 8007a3a:	0020      	movs	r0, r4
 8007a3c:	f7ff fc34 	bl	80072a8 <recv_msg_footer>
}
 8007a40:	b005      	add	sp, #20
 8007a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
        err = recv(nmbs, 2);
 8007a44:	2102      	movs	r1, #2
 8007a46:	0020      	movs	r0, r4
 8007a48:	f7ff fbea 	bl	8007220 <recv>
        if (err != NMBS_ERROR_NONE)
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d1f7      	bne.n	8007a40 <recv_read_device_identification_res+0xa8>
        const uint8_t object_id = get_1(nmbs);
 8007a50:	0020      	movs	r0, r4
 8007a52:	f7ff fbb9 	bl	80071c8 <get_1>
 8007a56:	9002      	str	r0, [sp, #8]
        const uint8_t object_length = get_1(nmbs);
 8007a58:	0020      	movs	r0, r4
 8007a5a:	f7ff fbb5 	bl	80071c8 <get_1>
 8007a5e:	b2fd      	uxtb	r5, r7
        if (object_length > res_size_left)
 8007a60:	006b      	lsls	r3, r5, #1
 8007a62:	425b      	negs	r3, r3
 8007a64:	3b0c      	subs	r3, #12
 8007a66:	b2db      	uxtb	r3, r3
        const uint8_t object_length = get_1(nmbs);
 8007a68:	0006      	movs	r6, r0
        if (object_length > res_size_left)
 8007a6a:	4298      	cmp	r0, r3
 8007a6c:	d8a9      	bhi.n	80079c2 <recv_read_device_identification_res+0x2a>
        err = recv(nmbs, object_length);
 8007a6e:	0001      	movs	r1, r0
 8007a70:	0020      	movs	r0, r4
 8007a72:	f7ff fbd5 	bl	8007220 <recv>
        if (err != NMBS_ERROR_NONE)
 8007a76:	2800      	cmp	r0, #0
 8007a78:	d1e2      	bne.n	8007a40 <recv_read_device_identification_res+0xa8>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8007a7a:	8e61      	ldrh	r1, [r4, #50]	@ 0x32
    nmbs->msg.buf_idx += n;
 8007a7c:	1873      	adds	r3, r6, r1
 8007a7e:	8663      	strh	r3, [r4, #50]	@ 0x32
        if (ids_out)
 8007a80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d001      	beq.n	8007a8a <recv_read_device_identification_res+0xf2>
            ids_out[i] = object_id;
 8007a86:	9a02      	ldr	r2, [sp, #8]
 8007a88:	55da      	strb	r2, [r3, r7]
        if (order)
 8007a8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d001      	beq.n	8007a94 <recv_read_device_identification_res+0xfc>
            buf_index = order[object_id];
 8007a90:	9a02      	ldr	r2, [sp, #8]
 8007a92:	5c9d      	ldrb	r5, [r3, r2]
        if (buffers_out) {
 8007a94:	9b00      	ldr	r3, [sp, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d009      	beq.n	8007aae <recv_read_device_identification_res+0x116>
            strncpy(buffers_out[buf_index], str, buffers_length);
 8007a9a:	00ad      	lsls	r5, r5, #2
 8007a9c:	195d      	adds	r5, r3, r5
 8007a9e:	9a03      	ldr	r2, [sp, #12]
 8007aa0:	6828      	ldr	r0, [r5, #0]
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8007aa2:	1861      	adds	r1, r4, r1
            strncpy(buffers_out[buf_index], str, buffers_length);
 8007aa4:	f003 ff62 	bl	800b96c <strncpy>
            buffers_out[buf_index][object_length] = 0;
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	682b      	ldr	r3, [r5, #0]
 8007aac:	559a      	strb	r2, [r3, r6]
    for (int i = 0; i < objects_count; i++) {
 8007aae:	3701      	adds	r7, #1
 8007ab0:	e7c0      	b.n	8007a34 <recv_read_device_identification_res+0x9c>
	...

08007ab4 <nmbs_callbacks_create>:

    return err;
}


void nmbs_callbacks_create(nmbs_callbacks* callbacks) {
 8007ab4:	b510      	push	{r4, lr}
 8007ab6:	0004      	movs	r4, r0
    memset(callbacks, 0, sizeof(nmbs_callbacks));
 8007ab8:	2238      	movs	r2, #56	@ 0x38
 8007aba:	2100      	movs	r1, #0
 8007abc:	f003 ff4e 	bl	800b95c <memset>
    callbacks->initialized = 0xFFFFDEBE;
 8007ac0:	4b01      	ldr	r3, [pc, #4]	@ (8007ac8 <nmbs_callbacks_create+0x14>)
 8007ac2:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8007ac4:	bd10      	pop	{r4, pc}
 8007ac6:	46c0      	nop			@ (mov r8, r8)
 8007ac8:	ffffdebe 	.word	0xffffdebe

08007acc <nmbs_server_create>:


nmbs_error nmbs_server_create(nmbs_t* nmbs, uint8_t address_rtu, const nmbs_platform_conf* platform_conf,
                              const nmbs_callbacks* callbacks) {
 8007acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ace:	001e      	movs	r6, r3
    if (platform_conf->transport == NMBS_TRANSPORT_RTU && address_rtu == 0)
 8007ad0:	7813      	ldrb	r3, [r2, #0]
                              const nmbs_callbacks* callbacks) {
 8007ad2:	000f      	movs	r7, r1
 8007ad4:	0005      	movs	r5, r0
 8007ad6:	0011      	movs	r1, r2
    if (platform_conf->transport == NMBS_TRANSPORT_RTU && address_rtu == 0)
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d101      	bne.n	8007ae0 <nmbs_server_create+0x14>
 8007adc:	2f00      	cmp	r7, #0
 8007ade:	d015      	beq.n	8007b0c <nmbs_server_create+0x40>
        return NMBS_ERROR_INVALID_ARGUMENT;

    if (!callbacks || callbacks->initialized != 0xFFFFDEBE)
 8007ae0:	2e00      	cmp	r6, #0
 8007ae2:	d013      	beq.n	8007b0c <nmbs_server_create+0x40>
 8007ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b14 <nmbs_server_create+0x48>)
 8007ae6:	6b72      	ldr	r2, [r6, #52]	@ 0x34
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d10f      	bne.n	8007b0c <nmbs_server_create+0x40>
        return NMBS_ERROR_INVALID_ARGUMENT;

    nmbs_error ret = nmbs_create(nmbs, platform_conf);
 8007aec:	0028      	movs	r0, r5
 8007aee:	f7ff fe51 	bl	8007794 <nmbs_create>
 8007af2:	1e04      	subs	r4, r0, #0
    if (ret != NMBS_ERROR_NONE)
 8007af4:	d108      	bne.n	8007b08 <nmbs_server_create+0x3c>
        return ret;

    nmbs->address_rtu = address_rtu;
 8007af6:	002b      	movs	r3, r5
    nmbs->callbacks = *callbacks;
 8007af8:	0028      	movs	r0, r5
    nmbs->address_rtu = address_rtu;
 8007afa:	3394      	adds	r3, #148	@ 0x94
    nmbs->callbacks = *callbacks;
 8007afc:	2238      	movs	r2, #56	@ 0x38
 8007afe:	0031      	movs	r1, r6
    nmbs->address_rtu = address_rtu;
 8007b00:	701f      	strb	r7, [r3, #0]
    nmbs->callbacks = *callbacks;
 8007b02:	303c      	adds	r0, #60	@ 0x3c
 8007b04:	f003 ffea 	bl	800badc <memcpy>

    return NMBS_ERROR_NONE;
}
 8007b08:	0020      	movs	r0, r4
 8007b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NMBS_ERROR_INVALID_ARGUMENT;
 8007b0c:	2401      	movs	r4, #1
 8007b0e:	4264      	negs	r4, r4
 8007b10:	e7fa      	b.n	8007b08 <nmbs_server_create+0x3c>
 8007b12:	46c0      	nop			@ (mov r8, r8)
 8007b14:	ffffdebe 	.word	0xffffdebe

08007b18 <nmbs_server_poll>:
    nmbs->msg.complete = false;
 8007b18:	0002      	movs	r2, r0
    nmbs->msg.buf_idx = 0;
 8007b1a:	2300      	movs	r3, #0


nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 8007b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    nmbs->msg.complete = false;
 8007b1e:	323a      	adds	r2, #58	@ 0x3a
nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 8007b20:	b0d7      	sub	sp, #348	@ 0x15c
 8007b22:	af04      	add	r7, sp, #16
    nmbs->msg.buf_idx = 0;
 8007b24:	8643      	strh	r3, [r0, #50]	@ 0x32
    nmbs->msg.unit_id = 0;
 8007b26:	6343      	str	r3, [r0, #52]	@ 0x34
    nmbs->msg.broadcast = false;
 8007b28:	8703      	strh	r3, [r0, #56]	@ 0x38
    nmbs->msg.complete = false;
 8007b2a:	7013      	strb	r3, [r2, #0]
    const nmbs_error err = recv_msg_header(nmbs, first_byte_received);
 8007b2c:	332f      	adds	r3, #47	@ 0x2f
 8007b2e:	18f9      	adds	r1, r7, r3
nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 8007b30:	0006      	movs	r6, r0
    const nmbs_error err = recv_msg_header(nmbs, first_byte_received);
 8007b32:	f7ff fbd7 	bl	80072e4 <recv_msg_header>
 8007b36:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007b38:	d008      	beq.n	8007b4c <nmbs_server_poll+0x34>
    msg_state_reset(nmbs);

    bool first_byte_received = false;
    nmbs_error err = recv_req_header(nmbs, &first_byte_received);
    if (err != NMBS_ERROR_NONE) {
        if (!first_byte_received && err == NMBS_ERROR_TIMEOUT)
 8007b3a:	232f      	movs	r3, #47	@ 0x2f
 8007b3c:	18fb      	adds	r3, r7, r3
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d03c      	beq.n	8007bbe <nmbs_server_poll+0xa6>

        return err;
    }

    return NMBS_ERROR_NONE;
}
 8007b44:	0020      	movs	r0, r4
 8007b46:	46bd      	mov	sp, r7
 8007b48:	b053      	add	sp, #332	@ 0x14c
 8007b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8007b4c:	0033      	movs	r3, r6
 8007b4e:	337c      	adds	r3, #124	@ 0x7c
 8007b50:	623b      	str	r3, [r7, #32]
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d105      	bne.n	8007b64 <nmbs_server_poll+0x4c>
        if (nmbs->msg.unit_id == NMBS_BROADCAST_ADDRESS)
 8007b58:	0032      	movs	r2, r6
 8007b5a:	3234      	adds	r2, #52	@ 0x34
 8007b5c:	7811      	ldrb	r1, [r2, #0]
 8007b5e:	2900      	cmp	r1, #0
 8007b60:	d123      	bne.n	8007baa <nmbs_server_poll+0x92>
            nmbs->msg.broadcast = true;
 8007b62:	7113      	strb	r3, [r2, #4]
    switch (nmbs->msg.fc) {
 8007b64:	0033      	movs	r3, r6
 8007b66:	3335      	adds	r3, #53	@ 0x35
 8007b68:	7818      	ldrb	r0, [r3, #0]
 8007b6a:	2817      	cmp	r0, #23
 8007b6c:	d82b      	bhi.n	8007bc6 <nmbs_server_poll+0xae>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	d02c      	beq.n	8007bcc <nmbs_server_poll+0xb4>
 8007b72:	3801      	subs	r0, #1
 8007b74:	2816      	cmp	r0, #22
 8007b76:	d829      	bhi.n	8007bcc <nmbs_server_poll+0xb4>
 8007b78:	f7f8 fae2 	bl	8000140 <__gnu_thumb1_case_uhi>
 8007b7c:	00380032 	.word	0x00380032
 8007b80:	003f003a 	.word	0x003f003a
 8007b84:	00860041 	.word	0x00860041
 8007b88:	00280028 	.word	0x00280028
 8007b8c:	00280028 	.word	0x00280028
 8007b90:	00280028 	.word	0x00280028
 8007b94:	00280028 	.word	0x00280028
 8007b98:	013000cb 	.word	0x013000cb
 8007b9c:	00280028 	.word	0x00280028
 8007ba0:	019e0028 	.word	0x019e0028
 8007ba4:	00280276 	.word	0x00280276
 8007ba8:	0322      	.short	0x0322
        else if (nmbs->msg.unit_id != nmbs->address_rtu)
 8007baa:	0032      	movs	r2, r6
 8007bac:	3294      	adds	r2, #148	@ 0x94
 8007bae:	7814      	ldrb	r4, [r2, #0]
 8007bb0:	3a5b      	subs	r2, #91	@ 0x5b
 8007bb2:	428c      	cmp	r4, r1
 8007bb4:	d001      	beq.n	8007bba <nmbs_server_poll+0xa2>
            nmbs->msg.ignored = true;
 8007bb6:	7013      	strb	r3, [r2, #0]
    if (err != NMBS_ERROR_NONE) {
 8007bb8:	e7d4      	b.n	8007b64 <nmbs_server_poll+0x4c>
            nmbs->msg.ignored = false;
 8007bba:	7010      	strb	r0, [r2, #0]
    if (err != NMBS_ERROR_NONE) {
 8007bbc:	e7d2      	b.n	8007b64 <nmbs_server_poll+0x4c>
        if (!first_byte_received && err == NMBS_ERROR_TIMEOUT)
 8007bbe:	1cc3      	adds	r3, r0, #3
 8007bc0:	d1c0      	bne.n	8007b44 <nmbs_server_poll+0x2c>
            return NMBS_ERROR_NONE;
 8007bc2:	2400      	movs	r4, #0
 8007bc4:	e7be      	b.n	8007b44 <nmbs_server_poll+0x2c>
    switch (nmbs->msg.fc) {
 8007bc6:	282b      	cmp	r0, #43	@ 0x2b
 8007bc8:	d100      	bne.n	8007bcc <nmbs_server_poll+0xb4>
 8007bca:	e3d0      	b.n	800836e <nmbs_server_poll+0x856>
            flush(nmbs);
 8007bcc:	0030      	movs	r0, r6
 8007bce:	f7ff fb42 	bl	8007256 <flush>
            if (!nmbs->msg.ignored)
 8007bd2:	0033      	movs	r3, r6
 8007bd4:	3339      	adds	r3, #57	@ 0x39
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1f2      	bne.n	8007bc2 <nmbs_server_poll+0xaa>
 8007bdc:	f000 fbea 	bl	80083b4 <nmbs_server_poll+0x89c>
    return handle_read_discrete(nmbs, nmbs->callbacks.read_coils);
 8007be0:	6bf1      	ldr	r1, [r6, #60]	@ 0x3c
    return handle_read_discrete(nmbs, nmbs->callbacks.read_discrete_inputs);
 8007be2:	0030      	movs	r0, r6
 8007be4:	f7ff fcfa 	bl	80075dc <handle_read_discrete>
                err = send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8007be8:	0004      	movs	r4, r0
 8007bea:	e3ab      	b.n	8008344 <nmbs_server_poll+0x82c>
    return handle_read_discrete(nmbs, nmbs->callbacks.read_discrete_inputs);
 8007bec:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 8007bee:	e7f8      	b.n	8007be2 <nmbs_server_poll+0xca>
    return handle_read_registers(nmbs, nmbs->callbacks.read_holding_registers);
 8007bf0:	6c71      	ldr	r1, [r6, #68]	@ 0x44
    return handle_read_registers(nmbs, nmbs->callbacks.read_input_registers);
 8007bf2:	0030      	movs	r0, r6
 8007bf4:	f7ff fd5e 	bl	80076b4 <handle_read_registers>
 8007bf8:	e7f6      	b.n	8007be8 <nmbs_server_poll+0xd0>
 8007bfa:	6cb1      	ldr	r1, [r6, #72]	@ 0x48
 8007bfc:	e7f9      	b.n	8007bf2 <nmbs_server_poll+0xda>
    nmbs_error err = recv(nmbs, 4);
 8007bfe:	2104      	movs	r1, #4
 8007c00:	0030      	movs	r0, r6
 8007c02:	f7ff fb0d 	bl	8007220 <recv>
 8007c06:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007c08:	d000      	beq.n	8007c0c <nmbs_server_poll+0xf4>
 8007c0a:	e39e      	b.n	800834a <nmbs_server_poll+0x832>
    const uint16_t address = get_2(nmbs);
 8007c0c:	0030      	movs	r0, r6
 8007c0e:	f7ff fae6 	bl	80071de <get_2>
 8007c12:	6278      	str	r0, [r7, #36]	@ 0x24
    const uint16_t value = get_2(nmbs);
 8007c14:	0030      	movs	r0, r6
 8007c16:	f7ff fae2 	bl	80071de <get_2>
 8007c1a:	0005      	movs	r5, r0
    err = recv_msg_footer(nmbs);
 8007c1c:	0030      	movs	r0, r6
 8007c1e:	f7ff fb43 	bl	80072a8 <recv_msg_footer>
 8007c22:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007c24:	d000      	beq.n	8007c28 <nmbs_server_poll+0x110>
 8007c26:	e390      	b.n	800834a <nmbs_server_poll+0x832>
    if (!nmbs->msg.ignored) {
 8007c28:	0033      	movs	r3, r6
 8007c2a:	3339      	adds	r3, #57	@ 0x39
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d000      	beq.n	8007c34 <nmbs_server_poll+0x11c>
 8007c32:	e0d0      	b.n	8007dd6 <nmbs_server_poll+0x2be>
        if (nmbs->callbacks.write_single_coil) {
 8007c34:	6cf4      	ldr	r4, [r6, #76]	@ 0x4c
 8007c36:	2c00      	cmp	r4, #0
 8007c38:	d100      	bne.n	8007c3c <nmbs_server_poll+0x124>
 8007c3a:	e3bb      	b.n	80083b4 <nmbs_server_poll+0x89c>
            if (value != 0 && value != 0xFF00)
 8007c3c:	2d00      	cmp	r5, #0
 8007c3e:	d008      	beq.n	8007c52 <nmbs_server_poll+0x13a>
 8007c40:	23ff      	movs	r3, #255	@ 0xff
 8007c42:	021b      	lsls	r3, r3, #8
 8007c44:	429d      	cmp	r5, r3
 8007c46:	d004      	beq.n	8007c52 <nmbs_server_poll+0x13a>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007c48:	2103      	movs	r1, #3
                err = send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8007c4a:	0030      	movs	r0, r6
 8007c4c:	f7ff fcab 	bl	80075a6 <send_exception_msg>
 8007c50:	e7ca      	b.n	8007be8 <nmbs_server_poll+0xd0>
            err = nmbs->callbacks.write_single_coil(address, value == 0 ? false : true, nmbs->msg.unit_id,
 8007c52:	0033      	movs	r3, r6
 8007c54:	0029      	movs	r1, r5
 8007c56:	3334      	adds	r3, #52	@ 0x34
 8007c58:	781a      	ldrb	r2, [r3, #0]
 8007c5a:	1e4b      	subs	r3, r1, #1
 8007c5c:	4199      	sbcs	r1, r3
 8007c5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007c60:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
 8007c62:	b2c9      	uxtb	r1, r1
 8007c64:	47a0      	blx	r4
            if (err != NMBS_ERROR_NONE) {
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d135      	bne.n	8007cd6 <nmbs_server_poll+0x1be>
            if (!nmbs->msg.broadcast) {
 8007c6a:	0033      	movs	r3, r6
 8007c6c:	3338      	adds	r3, #56	@ 0x38
 8007c6e:	781b      	ldrb	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1a6      	bne.n	8007bc2 <nmbs_server_poll+0xaa>
    put_msg_header(nmbs, data_length);
 8007c74:	2104      	movs	r1, #4
 8007c76:	0030      	movs	r0, r6
 8007c78:	f7ff fc6b 	bl	8007552 <put_msg_header>
                put_2(nmbs, address);
 8007c7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
                put_2(nmbs, address);
 8007c7e:	0030      	movs	r0, r6
 8007c80:	f7ff fab7 	bl	80071f2 <put_2>
                put_2(nmbs, quantity);
 8007c84:	0029      	movs	r1, r5
 8007c86:	e037      	b.n	8007cf8 <nmbs_server_poll+0x1e0>
    nmbs_error err = recv(nmbs, 4);
 8007c88:	2104      	movs	r1, #4
 8007c8a:	0030      	movs	r0, r6
 8007c8c:	f7ff fac8 	bl	8007220 <recv>
 8007c90:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007c92:	d000      	beq.n	8007c96 <nmbs_server_poll+0x17e>
 8007c94:	e359      	b.n	800834a <nmbs_server_poll+0x832>
    const uint16_t address = get_2(nmbs);
 8007c96:	0030      	movs	r0, r6
 8007c98:	f7ff faa1 	bl	80071de <get_2>
 8007c9c:	0005      	movs	r5, r0
    const uint16_t value = get_2(nmbs);
 8007c9e:	0030      	movs	r0, r6
 8007ca0:	f7ff fa9d 	bl	80071de <get_2>
 8007ca4:	6278      	str	r0, [r7, #36]	@ 0x24
    err = recv_msg_footer(nmbs);
 8007ca6:	0030      	movs	r0, r6
 8007ca8:	f7ff fafe 	bl	80072a8 <recv_msg_footer>
 8007cac:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007cae:	d000      	beq.n	8007cb2 <nmbs_server_poll+0x19a>
 8007cb0:	e34b      	b.n	800834a <nmbs_server_poll+0x832>
    if (!nmbs->msg.ignored) {
 8007cb2:	0033      	movs	r3, r6
 8007cb4:	3339      	adds	r3, #57	@ 0x39
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d124      	bne.n	8007d06 <nmbs_server_poll+0x1ee>
        if (nmbs->callbacks.write_single_register) {
 8007cbc:	6d34      	ldr	r4, [r6, #80]	@ 0x50
 8007cbe:	2c00      	cmp	r4, #0
 8007cc0:	d100      	bne.n	8007cc4 <nmbs_server_poll+0x1ac>
 8007cc2:	e377      	b.n	80083b4 <nmbs_server_poll+0x89c>
            err = nmbs->callbacks.write_single_register(address, value, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8007cc4:	0033      	movs	r3, r6
 8007cc6:	3334      	adds	r3, #52	@ 0x34
 8007cc8:	781a      	ldrb	r2, [r3, #0]
 8007cca:	0028      	movs	r0, r5
 8007ccc:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
 8007cce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007cd0:	47a0      	blx	r4
            if (err != NMBS_ERROR_NONE) {
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	d001      	beq.n	8007cda <nmbs_server_poll+0x1c2>
                    if (nmbs_error_is_exception(err))
 8007cd6:	b2c1      	uxtb	r1, r0
 8007cd8:	e392      	b.n	8008400 <nmbs_server_poll+0x8e8>
            if (!nmbs->msg.broadcast) {
 8007cda:	0033      	movs	r3, r6
 8007cdc:	3338      	adds	r3, #56	@ 0x38
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d000      	beq.n	8007ce6 <nmbs_server_poll+0x1ce>
 8007ce4:	e76d      	b.n	8007bc2 <nmbs_server_poll+0xaa>
    put_msg_header(nmbs, data_length);
 8007ce6:	2104      	movs	r1, #4
 8007ce8:	0030      	movs	r0, r6
 8007cea:	f7ff fc32 	bl	8007552 <put_msg_header>
                put_2(nmbs, address);
 8007cee:	0029      	movs	r1, r5
 8007cf0:	0030      	movs	r0, r6
 8007cf2:	f7ff fa7e 	bl	80071f2 <put_2>
                put_2(nmbs, value);
 8007cf6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007cf8:	0030      	movs	r0, r6
 8007cfa:	f7ff fa7a 	bl	80071f2 <put_2>
            return send_msg(nmbs);
 8007cfe:	0030      	movs	r0, r6
 8007d00:	f7ff fb5f 	bl	80073c2 <send_msg>
 8007d04:	e770      	b.n	8007be8 <nmbs_server_poll+0xd0>
        return recv_write_single_register_res(nmbs, address, value);
 8007d06:	0029      	movs	r1, r5
 8007d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
        return recv_write_multiple_registers_res(nmbs, address, quantity);
 8007d0a:	0030      	movs	r0, r6
 8007d0c:	f7ff fd80 	bl	8007810 <recv_write_single_coil_res>
 8007d10:	e76a      	b.n	8007be8 <nmbs_server_poll+0xd0>
    nmbs_error err = recv(nmbs, 5);
 8007d12:	2105      	movs	r1, #5
 8007d14:	0030      	movs	r0, r6
 8007d16:	f7ff fa83 	bl	8007220 <recv>
 8007d1a:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007d1c:	d000      	beq.n	8007d20 <nmbs_server_poll+0x208>
 8007d1e:	e314      	b.n	800834a <nmbs_server_poll+0x832>
    const uint16_t address = get_2(nmbs);
 8007d20:	0030      	movs	r0, r6
 8007d22:	f7ff fa5c 	bl	80071de <get_2>
 8007d26:	6278      	str	r0, [r7, #36]	@ 0x24
    const uint16_t quantity = get_2(nmbs);
 8007d28:	0030      	movs	r0, r6
 8007d2a:	f7ff fa58 	bl	80071de <get_2>
 8007d2e:	0005      	movs	r5, r0
    uint8_t coils_bytes = get_1(nmbs);
 8007d30:	0030      	movs	r0, r6
 8007d32:	f7ff fa49 	bl	80071c8 <get_1>
 8007d36:	6238      	str	r0, [r7, #32]
    if (coils_bytes > 246)
 8007d38:	28f6      	cmp	r0, #246	@ 0xf6
 8007d3a:	d901      	bls.n	8007d40 <nmbs_server_poll+0x228>
 8007d3c:	f000 fc77 	bl	800862e <nmbs_server_poll+0xb16>
    err = recv(nmbs, coils_bytes);
 8007d40:	0001      	movs	r1, r0
 8007d42:	0030      	movs	r0, r6
 8007d44:	f7ff fa6c 	bl	8007220 <recv>
 8007d48:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007d4a:	d000      	beq.n	8007d4e <nmbs_server_poll+0x236>
 8007d4c:	e2fd      	b.n	800834a <nmbs_server_poll+0x832>
    nmbs_bitfield coils = {0};
 8007d4e:	2228      	movs	r2, #40	@ 0x28
 8007d50:	4bc3      	ldr	r3, [pc, #780]	@ (8008060 <nmbs_server_poll+0x548>)
 8007d52:	1892      	adds	r2, r2, r2
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	19d2      	adds	r2, r2, r7
 8007d58:	7013      	strb	r3, [r2, #0]
    for (int i = 0; i < coils_bytes; i++) {
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
        coils[i] = get_1(nmbs);
 8007d5c:	0030      	movs	r0, r6
    for (int i = 0; i < coils_bytes; i++) {
 8007d5e:	429c      	cmp	r4, r3
 8007d60:	db18      	blt.n	8007d94 <nmbs_server_poll+0x27c>
    err = recv_msg_footer(nmbs);
 8007d62:	f7ff faa1 	bl	80072a8 <recv_msg_footer>
 8007d66:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007d68:	d000      	beq.n	8007d6c <nmbs_server_poll+0x254>
 8007d6a:	e2ee      	b.n	800834a <nmbs_server_poll+0x832>
    if (!nmbs->msg.ignored) {
 8007d6c:	0033      	movs	r3, r6
 8007d6e:	3339      	adds	r3, #57	@ 0x39
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d12f      	bne.n	8007dd6 <nmbs_server_poll+0x2be>
        if (quantity < 1 || quantity > 0x07B0)
 8007d76:	22f6      	movs	r2, #246	@ 0xf6
 8007d78:	1e6b      	subs	r3, r5, #1
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	00d2      	lsls	r2, r2, #3
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d300      	bcc.n	8007d84 <nmbs_server_poll+0x26c>
 8007d82:	e761      	b.n	8007c48 <nmbs_server_poll+0x130>
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8007d84:	2280      	movs	r2, #128	@ 0x80
 8007d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d88:	0252      	lsls	r2, r2, #9
 8007d8a:	195b      	adds	r3, r3, r5
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d909      	bls.n	8007da4 <nmbs_server_poll+0x28c>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8007d90:	2102      	movs	r1, #2
 8007d92:	e75a      	b.n	8007c4a <nmbs_server_poll+0x132>
        coils[i] = get_1(nmbs);
 8007d94:	f7ff fa18 	bl	80071c8 <get_1>
 8007d98:	2328      	movs	r3, #40	@ 0x28
 8007d9a:	18db      	adds	r3, r3, r3
 8007d9c:	19db      	adds	r3, r3, r7
 8007d9e:	5518      	strb	r0, [r3, r4]
    for (int i = 0; i < coils_bytes; i++) {
 8007da0:	3401      	adds	r4, #1
 8007da2:	e7da      	b.n	8007d5a <nmbs_server_poll+0x242>
        if (coils_bytes == 0)
 8007da4:	6a3b      	ldr	r3, [r7, #32]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d100      	bne.n	8007dac <nmbs_server_poll+0x294>
 8007daa:	e74d      	b.n	8007c48 <nmbs_server_poll+0x130>
        if ((quantity + 7) / 8 != coils_bytes)
 8007dac:	1de9      	adds	r1, r5, #7
 8007dae:	10c9      	asrs	r1, r1, #3
 8007db0:	2901      	cmp	r1, #1
 8007db2:	d000      	beq.n	8007db6 <nmbs_server_poll+0x29e>
 8007db4:	e748      	b.n	8007c48 <nmbs_server_poll+0x130>
        if (nmbs->callbacks.write_multiple_coils) {
 8007db6:	6d74      	ldr	r4, [r6, #84]	@ 0x54
 8007db8:	2c00      	cmp	r4, #0
 8007dba:	d100      	bne.n	8007dbe <nmbs_server_poll+0x2a6>
 8007dbc:	e745      	b.n	8007c4a <nmbs_server_poll+0x132>
            err = nmbs->callbacks.write_multiple_coils(address, quantity, coils, nmbs->msg.unit_id,
 8007dbe:	0033      	movs	r3, r6
 8007dc0:	6ef2      	ldr	r2, [r6, #108]	@ 0x6c
 8007dc2:	3334      	adds	r3, #52	@ 0x34
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	9200      	str	r2, [sp, #0]
 8007dc8:	2228      	movs	r2, #40	@ 0x28
 8007dca:	1892      	adds	r2, r2, r2
 8007dcc:	0029      	movs	r1, r5
 8007dce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007dd0:	19d2      	adds	r2, r2, r7
 8007dd2:	47a0      	blx	r4
 8007dd4:	e747      	b.n	8007c66 <nmbs_server_poll+0x14e>
        return recv_write_multiple_coils_res(nmbs, address, quantity);
 8007dd6:	002a      	movs	r2, r5
 8007dd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007dda:	e796      	b.n	8007d0a <nmbs_server_poll+0x1f2>
    nmbs_error err = recv(nmbs, 5);
 8007ddc:	2105      	movs	r1, #5
 8007dde:	0030      	movs	r0, r6
 8007de0:	f7ff fa1e 	bl	8007220 <recv>
 8007de4:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007de6:	d000      	beq.n	8007dea <nmbs_server_poll+0x2d2>
 8007de8:	e2af      	b.n	800834a <nmbs_server_poll+0x832>
    const uint16_t address = get_2(nmbs);
 8007dea:	0030      	movs	r0, r6
 8007dec:	f7ff f9f7 	bl	80071de <get_2>
 8007df0:	6238      	str	r0, [r7, #32]
    const uint16_t quantity = get_2(nmbs);
 8007df2:	0030      	movs	r0, r6
 8007df4:	f7ff f9f3 	bl	80071de <get_2>
 8007df8:	0005      	movs	r5, r0
    const uint8_t registers_bytes = get_1(nmbs);
 8007dfa:	0030      	movs	r0, r6
 8007dfc:	f7ff f9e4 	bl	80071c8 <get_1>
    err = recv(nmbs, registers_bytes);
 8007e00:	0001      	movs	r1, r0
    const uint8_t registers_bytes = get_1(nmbs);
 8007e02:	6278      	str	r0, [r7, #36]	@ 0x24
    err = recv(nmbs, registers_bytes);
 8007e04:	0030      	movs	r0, r6
 8007e06:	f7ff fa0b 	bl	8007220 <recv>
 8007e0a:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007e0c:	d000      	beq.n	8007e10 <nmbs_server_poll+0x2f8>
 8007e0e:	e29c      	b.n	800834a <nmbs_server_poll+0x832>
    if (registers_bytes > 246)
 8007e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e12:	2bf6      	cmp	r3, #246	@ 0xf6
 8007e14:	d901      	bls.n	8007e1a <nmbs_server_poll+0x302>
 8007e16:	f000 fc0a 	bl	800862e <nmbs_server_poll+0xb16>
    for (int i = 0; i < registers_bytes / 2; i++) {
 8007e1a:	085b      	lsrs	r3, r3, #1
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	61fb      	str	r3, [r7, #28]
 8007e20:	69fb      	ldr	r3, [r7, #28]
        registers[i] = get_2(nmbs);
 8007e22:	0030      	movs	r0, r6
    for (int i = 0; i < registers_bytes / 2; i++) {
 8007e24:	429c      	cmp	r4, r3
 8007e26:	db3b      	blt.n	8007ea0 <nmbs_server_poll+0x388>
    err = recv_msg_footer(nmbs);
 8007e28:	f7ff fa3e 	bl	80072a8 <recv_msg_footer>
 8007e2c:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007e2e:	d000      	beq.n	8007e32 <nmbs_server_poll+0x31a>
 8007e30:	e28b      	b.n	800834a <nmbs_server_poll+0x832>
    if (!nmbs->msg.ignored) {
 8007e32:	0033      	movs	r3, r6
 8007e34:	3339      	adds	r3, #57	@ 0x39
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d13a      	bne.n	8007eb2 <nmbs_server_poll+0x39a>
        if (quantity < 1 || quantity > 0x007B)
 8007e3c:	1e6b      	subs	r3, r5, #1
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	2b7a      	cmp	r3, #122	@ 0x7a
 8007e42:	d900      	bls.n	8007e46 <nmbs_server_poll+0x32e>
 8007e44:	e700      	b.n	8007c48 <nmbs_server_poll+0x130>
        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8007e46:	2280      	movs	r2, #128	@ 0x80
 8007e48:	6a3b      	ldr	r3, [r7, #32]
 8007e4a:	0252      	lsls	r2, r2, #9
 8007e4c:	195b      	adds	r3, r3, r5
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d89e      	bhi.n	8007d90 <nmbs_server_poll+0x278>
        if (registers_bytes == 0)
 8007e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d100      	bne.n	8007e5a <nmbs_server_poll+0x342>
 8007e58:	e6f6      	b.n	8007c48 <nmbs_server_poll+0x130>
        if (registers_bytes != quantity * 2)
 8007e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e5c:	006b      	lsls	r3, r5, #1
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d000      	beq.n	8007e64 <nmbs_server_poll+0x34c>
 8007e62:	e6f1      	b.n	8007c48 <nmbs_server_poll+0x130>
        if (nmbs->callbacks.write_multiple_registers) {
 8007e64:	6db4      	ldr	r4, [r6, #88]	@ 0x58
 8007e66:	2c00      	cmp	r4, #0
 8007e68:	d100      	bne.n	8007e6c <nmbs_server_poll+0x354>
 8007e6a:	e2a3      	b.n	80083b4 <nmbs_server_poll+0x89c>
            err = nmbs->callbacks.write_multiple_registers(address, quantity, registers, nmbs->msg.unit_id,
 8007e6c:	0033      	movs	r3, r6
 8007e6e:	6ef2      	ldr	r2, [r6, #108]	@ 0x6c
 8007e70:	3334      	adds	r3, #52	@ 0x34
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	9200      	str	r2, [sp, #0]
 8007e76:	2228      	movs	r2, #40	@ 0x28
 8007e78:	1892      	adds	r2, r2, r2
 8007e7a:	0029      	movs	r1, r5
 8007e7c:	6a38      	ldr	r0, [r7, #32]
 8007e7e:	19d2      	adds	r2, r2, r7
 8007e80:	47a0      	blx	r4
            if (err != NMBS_ERROR_NONE) {
 8007e82:	2800      	cmp	r0, #0
 8007e84:	d000      	beq.n	8007e88 <nmbs_server_poll+0x370>
 8007e86:	e726      	b.n	8007cd6 <nmbs_server_poll+0x1be>
            if (!nmbs->msg.broadcast) {
 8007e88:	0033      	movs	r3, r6
 8007e8a:	3338      	adds	r3, #56	@ 0x38
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d000      	beq.n	8007e94 <nmbs_server_poll+0x37c>
 8007e92:	e696      	b.n	8007bc2 <nmbs_server_poll+0xaa>
    put_msg_header(nmbs, data_length);
 8007e94:	2104      	movs	r1, #4
 8007e96:	0030      	movs	r0, r6
 8007e98:	f7ff fb5b 	bl	8007552 <put_msg_header>
                put_2(nmbs, address);
 8007e9c:	6a39      	ldr	r1, [r7, #32]
 8007e9e:	e6ee      	b.n	8007c7e <nmbs_server_poll+0x166>
        registers[i] = get_2(nmbs);
 8007ea0:	f7ff f99d 	bl	80071de <get_2>
 8007ea4:	2228      	movs	r2, #40	@ 0x28
 8007ea6:	1892      	adds	r2, r2, r2
 8007ea8:	0063      	lsls	r3, r4, #1
 8007eaa:	19d2      	adds	r2, r2, r7
 8007eac:	52d0      	strh	r0, [r2, r3]
    for (int i = 0; i < registers_bytes / 2; i++) {
 8007eae:	3401      	adds	r4, #1
 8007eb0:	e7b6      	b.n	8007e20 <nmbs_server_poll+0x308>
        return recv_write_multiple_registers_res(nmbs, address, quantity);
 8007eb2:	002a      	movs	r2, r5
 8007eb4:	6a39      	ldr	r1, [r7, #32]
 8007eb6:	e728      	b.n	8007d0a <nmbs_server_poll+0x1f2>
static nmbs_error handle_read_file_record(nmbs_t* nmbs) {
 8007eb8:	466b      	mov	r3, sp
    nmbs_error err = recv(nmbs, 1);
 8007eba:	2101      	movs	r1, #1
 8007ebc:	0030      	movs	r0, r6
static nmbs_error handle_read_file_record(nmbs_t* nmbs) {
 8007ebe:	60fb      	str	r3, [r7, #12]
    nmbs_error err = recv(nmbs, 1);
 8007ec0:	f7ff f9ae 	bl	8007220 <recv>
 8007ec4:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007ec6:	d000      	beq.n	8007eca <nmbs_server_poll+0x3b2>
 8007ec8:	e23a      	b.n	8008340 <nmbs_server_poll+0x828>
    const uint8_t request_size = get_1(nmbs);
 8007eca:	0030      	movs	r0, r6
 8007ecc:	f7ff f97c 	bl	80071c8 <get_1>
 8007ed0:	6238      	str	r0, [r7, #32]
    if (request_size > 245)
 8007ed2:	28f5      	cmp	r0, #245	@ 0xf5
 8007ed4:	d900      	bls.n	8007ed8 <nmbs_server_poll+0x3c0>
 8007ed6:	e247      	b.n	8008368 <nmbs_server_poll+0x850>
    err = recv(nmbs, request_size);
 8007ed8:	0001      	movs	r1, r0
 8007eda:	0030      	movs	r0, r6
 8007edc:	f7ff f9a0 	bl	8007220 <recv>
 8007ee0:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007ee2:	d000      	beq.n	8007ee6 <nmbs_server_poll+0x3ce>
 8007ee4:	e22c      	b.n	8008340 <nmbs_server_poll+0x828>
    const uint8_t subreq_count = request_size / subreq_header_size;
 8007ee6:	2107      	movs	r1, #7
 8007ee8:	6a38      	ldr	r0, [r7, #32]
 8007eea:	f7f8 f933 	bl	8000154 <__udivsi3>
    subreq[subreq_count];
 8007eee:	4669      	mov	r1, sp
    const uint8_t subreq_count = request_size / subreq_header_size;
 8007ef0:	b2c3      	uxtb	r3, r0
 8007ef2:	61fb      	str	r3, [r7, #28]
    subreq[subreq_count];
 8007ef4:	00db      	lsls	r3, r3, #3
 8007ef6:	1aca      	subs	r2, r1, r3
 8007ef8:	4695      	mov	sp, r2
 8007efa:	aa04      	add	r2, sp, #16
    for (uint8_t i = 0; i < subreq_count; i++) {
 8007efc:	0015      	movs	r5, r2
 8007efe:	189b      	adds	r3, r3, r2
    subreq[subreq_count];
 8007f00:	61ba      	str	r2, [r7, #24]
    for (uint8_t i = 0; i < subreq_count; i++) {
 8007f02:	627a      	str	r2, [r7, #36]	@ 0x24
 8007f04:	613b      	str	r3, [r7, #16]
    uint8_t response_data_size = 0;
 8007f06:	617c      	str	r4, [r7, #20]
    for (uint8_t i = 0; i < subreq_count; i++) {
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	42ab      	cmp	r3, r5
 8007f0c:	d11a      	bne.n	8007f44 <nmbs_server_poll+0x42c>
    discard_n(nmbs, request_size % subreq_header_size);
 8007f0e:	6a38      	ldr	r0, [r7, #32]
 8007f10:	2107      	movs	r1, #7
 8007f12:	f7f8 f9a5 	bl	8000260 <__aeabi_uidivmod>
    nmbs->msg.buf_idx += n;
 8007f16:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
    discard_n(nmbs, request_size % subreq_header_size);
 8007f18:	b2cd      	uxtb	r5, r1
    nmbs->msg.buf_idx += n;
 8007f1a:	18eb      	adds	r3, r5, r3
    err = recv_msg_footer(nmbs);
 8007f1c:	0030      	movs	r0, r6
    nmbs->msg.buf_idx += n;
 8007f1e:	8673      	strh	r3, [r6, #50]	@ 0x32
    err = recv_msg_footer(nmbs);
 8007f20:	f7ff f9c2 	bl	80072a8 <recv_msg_footer>
 8007f24:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8007f26:	d000      	beq.n	8007f2a <nmbs_server_poll+0x412>
 8007f28:	e20a      	b.n	8008340 <nmbs_server_poll+0x828>
    if (!nmbs->msg.ignored) {
 8007f2a:	0033      	movs	r3, r6
 8007f2c:	3339      	adds	r3, #57	@ 0x39
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d000      	beq.n	8007f36 <nmbs_server_poll+0x41e>
 8007f34:	e08e      	b.n	8008054 <nmbs_server_poll+0x53c>
        if (request_size % subreq_header_size)
 8007f36:	2d00      	cmp	r5, #0
 8007f38:	d01c      	beq.n	8007f74 <nmbs_server_poll+0x45c>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007f3a:	2103      	movs	r1, #3
            return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8007f3c:	0030      	movs	r0, r6
 8007f3e:	f7ff fb32 	bl	80075a6 <send_exception_msg>
 8007f42:	e085      	b.n	8008050 <nmbs_server_poll+0x538>
        subreq[i].reference_type = get_1(nmbs);
 8007f44:	0030      	movs	r0, r6
 8007f46:	f7ff f93f 	bl	80071c8 <get_1>
 8007f4a:	7028      	strb	r0, [r5, #0]
        subreq[i].file_number = get_2(nmbs);
 8007f4c:	0030      	movs	r0, r6
 8007f4e:	f7ff f946 	bl	80071de <get_2>
 8007f52:	8068      	strh	r0, [r5, #2]
        subreq[i].record_number = get_2(nmbs);
 8007f54:	0030      	movs	r0, r6
 8007f56:	f7ff f942 	bl	80071de <get_2>
 8007f5a:	80a8      	strh	r0, [r5, #4]
        subreq[i].record_length = get_2(nmbs);
 8007f5c:	0030      	movs	r0, r6
 8007f5e:	f7ff f93e 	bl	80071de <get_2>
        response_data_size += 2 + subreq[i].record_length * 2;
 8007f62:	697b      	ldr	r3, [r7, #20]
        subreq[i].record_length = get_2(nmbs);
 8007f64:	80e8      	strh	r0, [r5, #6]
        response_data_size += 2 + subreq[i].record_length * 2;
 8007f66:	3001      	adds	r0, #1
 8007f68:	0040      	lsls	r0, r0, #1
 8007f6a:	1818      	adds	r0, r3, r0
 8007f6c:	b2c3      	uxtb	r3, r0
 8007f6e:	617b      	str	r3, [r7, #20]
    for (uint8_t i = 0; i < subreq_count; i++) {
 8007f70:	3508      	adds	r5, #8
 8007f72:	e7c9      	b.n	8007f08 <nmbs_server_poll+0x3f0>
        if (request_size < 0x07 || request_size > 0xF5)
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	3b07      	subs	r3, #7
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	2bee      	cmp	r3, #238	@ 0xee
 8007f7c:	d8dd      	bhi.n	8007f3a <nmbs_server_poll+0x422>
        for (uint8_t i = 0; i < subreq_count; i++) {
 8007f7e:	002b      	movs	r3, r5
            if (subreq[i].record_number > 0x270F)
 8007f80:	4a38      	ldr	r2, [pc, #224]	@ (8008064 <nmbs_server_poll+0x54c>)
            if (subreq[i].reference_type != 0x06)
 8007f82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f84:	7809      	ldrb	r1, [r1, #0]
 8007f86:	2906      	cmp	r1, #6
 8007f88:	d001      	beq.n	8007f8e <nmbs_server_poll+0x476>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8007f8a:	2102      	movs	r1, #2
 8007f8c:	e7d6      	b.n	8007f3c <nmbs_server_poll+0x424>
            if (subreq[i].file_number == 0x0000)
 8007f8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f90:	8849      	ldrh	r1, [r1, #2]
 8007f92:	2900      	cmp	r1, #0
 8007f94:	d0f9      	beq.n	8007f8a <nmbs_server_poll+0x472>
            if (subreq[i].record_number > 0x270F)
 8007f96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f98:	8889      	ldrh	r1, [r1, #4]
 8007f9a:	4291      	cmp	r1, r2
 8007f9c:	d8f5      	bhi.n	8007f8a <nmbs_server_poll+0x472>
            if (subreq[i].record_length > 124)
 8007f9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007fa0:	88c9      	ldrh	r1, [r1, #6]
 8007fa2:	297c      	cmp	r1, #124	@ 0x7c
 8007fa4:	d8f1      	bhi.n	8007f8a <nmbs_server_poll+0x472>
        for (uint8_t i = 0; i < subreq_count; i++) {
 8007fa6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007fa8:	3301      	adds	r3, #1
 8007faa:	3108      	adds	r1, #8
 8007fac:	6279      	str	r1, [r7, #36]	@ 0x24
 8007fae:	69f9      	ldr	r1, [r7, #28]
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	4299      	cmp	r1, r3
 8007fb4:	d8e5      	bhi.n	8007f82 <nmbs_server_poll+0x46a>
    put_msg_header(nmbs, data_length);
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	0030      	movs	r0, r6
 8007fba:	1c59      	adds	r1, r3, #1
 8007fbc:	f7ff fac9 	bl	8007552 <put_msg_header>
        put_1(nmbs, response_data_size);
 8007fc0:	0030      	movs	r0, r6
 8007fc2:	6979      	ldr	r1, [r7, #20]
 8007fc4:	f7ff f906 	bl	80071d4 <put_1>
        if (nmbs->callbacks.read_file_record) {
 8007fc8:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d100      	bne.n	8007fd0 <nmbs_server_poll+0x4b8>
 8007fce:	e160      	b.n	8008292 <nmbs_server_poll+0x77a>
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	3302      	adds	r3, #2
 8007fd4:	627b      	str	r3, [r7, #36]	@ 0x24
                uint16_t subreq_data_size = subreq[i].record_length * 2;
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                put_1(nmbs, subreq_data_size + 1);
 8007fd8:	0030      	movs	r0, r6
                uint16_t subreq_data_size = subreq[i].record_length * 2;
 8007fda:	889b      	ldrh	r3, [r3, #4]
 8007fdc:	005c      	lsls	r4, r3, #1
 8007fde:	b2a4      	uxth	r4, r4
                put_1(nmbs, subreq_data_size + 1);
 8007fe0:	1c61      	adds	r1, r4, #1
 8007fe2:	b2c9      	uxtb	r1, r1
                uint16_t subreq_data_size = subreq[i].record_length * 2;
 8007fe4:	623b      	str	r3, [r7, #32]
                put_1(nmbs, subreq_data_size + 1);
 8007fe6:	f7ff f8f5 	bl	80071d4 <put_1>
                put_1(nmbs, 0x06);    // add Reference Type const
 8007fea:	2106      	movs	r1, #6
 8007fec:	0030      	movs	r0, r6
 8007fee:	f7ff f8f1 	bl	80071d4 <put_1>
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8007ff2:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
 8007ff4:	18f2      	adds	r2, r6, r3
    nmbs->msg.buf_idx += n;
 8007ff6:	18e4      	adds	r4, r4, r3
                err = nmbs->callbacks.read_file_record(subreq[i].file_number, subreq[i].record_number, subreq_data,
 8007ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8007ffa:	61ba      	str	r2, [r7, #24]
                err = nmbs->callbacks.read_file_record(subreq[i].file_number, subreq[i].record_number, subreq_data,
 8007ffc:	8859      	ldrh	r1, [r3, #2]
 8007ffe:	8818      	ldrh	r0, [r3, #0]
 8008000:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
    nmbs->msg.buf_idx += n;
 8008002:	8674      	strh	r4, [r6, #50]	@ 0x32
                err = nmbs->callbacks.read_file_record(subreq[i].file_number, subreq[i].record_number, subreq_data,
 8008004:	9301      	str	r3, [sp, #4]
 8008006:	0033      	movs	r3, r6
 8008008:	3334      	adds	r3, #52	@ 0x34
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	9300      	str	r3, [sp, #0]
 800800e:	6df4      	ldr	r4, [r6, #92]	@ 0x5c
 8008010:	6a3b      	ldr	r3, [r7, #32]
 8008012:	69ba      	ldr	r2, [r7, #24]
 8008014:	47a0      	blx	r4
 8008016:	1e04      	subs	r4, r0, #0
                if (err != NMBS_ERROR_NONE) {
 8008018:	d005      	beq.n	8008026 <nmbs_server_poll+0x50e>
            if (nmbs_error_is_exception(err))
 800801a:	b2e1      	uxtb	r1, r4
 800801c:	1e4b      	subs	r3, r1, #1
 800801e:	2b03      	cmp	r3, #3
 8008020:	d98c      	bls.n	8007f3c <nmbs_server_poll+0x424>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8008022:	2104      	movs	r1, #4
 8008024:	e78a      	b.n	8007f3c <nmbs_server_poll+0x424>
                swap_regs(subreq_data, subreq[i].record_length);
 8008026:	6a39      	ldr	r1, [r7, #32]
 8008028:	69b8      	ldr	r0, [r7, #24]
 800802a:	f7ff f8eb 	bl	8007204 <swap_regs>
            for (uint8_t i = 0; i < subreq_count; i++) {
 800802e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008030:	3501      	adds	r5, #1
 8008032:	3308      	adds	r3, #8
 8008034:	627b      	str	r3, [r7, #36]	@ 0x24
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	b2ed      	uxtb	r5, r5
 800803a:	42ab      	cmp	r3, r5
 800803c:	d8cb      	bhi.n	8007fd6 <nmbs_server_poll+0x4be>
        if (!nmbs->msg.broadcast) {
 800803e:	0033      	movs	r3, r6
 8008040:	3338      	adds	r3, #56	@ 0x38
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d000      	beq.n	800804a <nmbs_server_poll+0x532>
 8008048:	e17a      	b.n	8008340 <nmbs_server_poll+0x828>
            err = send_msg(nmbs);
 800804a:	0030      	movs	r0, r6
 800804c:	f7ff f9b9 	bl	80073c2 <send_msg>
                    return send_exception_msg(nmbs, err);
 8008050:	0004      	movs	r4, r0
 8008052:	e175      	b.n	8008340 <nmbs_server_poll+0x828>
        return recv_read_file_record_res(nmbs, NULL, 0);
 8008054:	0002      	movs	r2, r0
 8008056:	0001      	movs	r1, r0
 8008058:	0030      	movs	r0, r6
 800805a:	f7ff fbfc 	bl	8007856 <recv_read_file_record_res>
 800805e:	e7f7      	b.n	8008050 <nmbs_server_poll+0x538>
 8008060:	0800dadf 	.word	0x0800dadf
 8008064:	0000270f 	.word	0x0000270f
    nmbs_error err = recv(nmbs, 1);
 8008068:	2101      	movs	r1, #1
 800806a:	0030      	movs	r0, r6
 800806c:	f7ff f8d8 	bl	8007220 <recv>
 8008070:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008072:	d000      	beq.n	8008076 <nmbs_server_poll+0x55e>
 8008074:	e169      	b.n	800834a <nmbs_server_poll+0x832>
    const uint8_t request_size = get_1(nmbs);
 8008076:	0030      	movs	r0, r6
 8008078:	f7ff f8a6 	bl	80071c8 <get_1>
 800807c:	0005      	movs	r5, r0
    if (request_size > 251) {
 800807e:	28fb      	cmp	r0, #251	@ 0xfb
 8008080:	d900      	bls.n	8008084 <nmbs_server_poll+0x56c>
 8008082:	e2d4      	b.n	800862e <nmbs_server_poll+0xb16>
    err = recv(nmbs, request_size);
 8008084:	0001      	movs	r1, r0
 8008086:	6238      	str	r0, [r7, #32]
 8008088:	0030      	movs	r0, r6
 800808a:	f7ff f8c9 	bl	8007220 <recv>
 800808e:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008090:	d000      	beq.n	8008094 <nmbs_server_poll+0x57c>
 8008092:	e15a      	b.n	800834a <nmbs_server_poll+0x832>
    const uint16_t msg_buf_idx = nmbs->msg.buf_idx;
 8008094:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
    err = recv_msg_footer(nmbs);
 8008096:	0030      	movs	r0, r6
    const uint16_t msg_buf_idx = nmbs->msg.buf_idx;
 8008098:	627b      	str	r3, [r7, #36]	@ 0x24
    nmbs->msg.buf_idx += n;
 800809a:	18eb      	adds	r3, r5, r3
 800809c:	b29b      	uxth	r3, r3
 800809e:	8673      	strh	r3, [r6, #50]	@ 0x32
 80080a0:	61fb      	str	r3, [r7, #28]
    err = recv_msg_footer(nmbs);
 80080a2:	f7ff f901 	bl	80072a8 <recv_msg_footer>
 80080a6:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80080a8:	d000      	beq.n	80080ac <nmbs_server_poll+0x594>
 80080aa:	e14e      	b.n	800834a <nmbs_server_poll+0x832>
    if (!nmbs->msg.ignored) {
 80080ac:	0033      	movs	r3, r6
 80080ae:	3339      	adds	r3, #57	@ 0x39
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d000      	beq.n	80080b8 <nmbs_server_poll+0x5a0>
 80080b6:	e07b      	b.n	80081b0 <nmbs_server_poll+0x698>
        nmbs->msg.buf_idx = msg_buf_idx;    // restore context
 80080b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ba:	8673      	strh	r3, [r6, #50]	@ 0x32
        if (request_size < 7)
 80080bc:	2d06      	cmp	r5, #6
 80080be:	d800      	bhi.n	80080c2 <nmbs_server_poll+0x5aa>
 80080c0:	e5c2      	b.n	8007c48 <nmbs_server_poll+0x130>
            const uint8_t subreq_reference_type = get_1(nmbs);
 80080c2:	0030      	movs	r0, r6
 80080c4:	f7ff f880 	bl	80071c8 <get_1>
 80080c8:	0004      	movs	r4, r0
            const uint16_t subreq_file_number_c = get_2(nmbs);
 80080ca:	0030      	movs	r0, r6
 80080cc:	f7ff f887 	bl	80071de <get_2>
 80080d0:	61b8      	str	r0, [r7, #24]
            const uint16_t subreq_record_number_c = get_2(nmbs);
 80080d2:	0030      	movs	r0, r6
 80080d4:	f7ff f883 	bl	80071de <get_2>
 80080d8:	6178      	str	r0, [r7, #20]
            const uint16_t subreq_record_length_c = get_2(nmbs);
 80080da:	0030      	movs	r0, r6
 80080dc:	f7ff f87f 	bl	80071de <get_2>
    nmbs->msg.buf_idx += n;
 80080e0:	8e72      	ldrh	r2, [r6, #50]	@ 0x32
            discard_n(nmbs, subreq_record_length_c * 2);
 80080e2:	0043      	lsls	r3, r0, #1
 80080e4:	b29b      	uxth	r3, r3
    nmbs->msg.buf_idx += n;
 80080e6:	189a      	adds	r2, r3, r2
 80080e8:	8672      	strh	r2, [r6, #50]	@ 0x32
            if (subreq_reference_type != 0x06)
 80080ea:	2c06      	cmp	r4, #6
 80080ec:	d000      	beq.n	80080f0 <nmbs_server_poll+0x5d8>
 80080ee:	e64f      	b.n	8007d90 <nmbs_server_poll+0x278>
            if (subreq_file_number_c == 0x0000)
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	2a00      	cmp	r2, #0
 80080f4:	d100      	bne.n	80080f8 <nmbs_server_poll+0x5e0>
 80080f6:	e64b      	b.n	8007d90 <nmbs_server_poll+0x278>
            if (subreq_record_number_c > 0x270F)
 80080f8:	4ac5      	ldr	r2, [pc, #788]	@ (8008410 <nmbs_server_poll+0x8f8>)
 80080fa:	6979      	ldr	r1, [r7, #20]
 80080fc:	4291      	cmp	r1, r2
 80080fe:	d900      	bls.n	8008102 <nmbs_server_poll+0x5ea>
 8008100:	e646      	b.n	8007d90 <nmbs_server_poll+0x278>
            if (subreq_record_length_c > 122)
 8008102:	287a      	cmp	r0, #122	@ 0x7a
 8008104:	d900      	bls.n	8008108 <nmbs_server_poll+0x5f0>
 8008106:	e643      	b.n	8007d90 <nmbs_server_poll+0x278>
            size -= (subreq_header_size + subreq_record_length_c * 2);
 8008108:	2207      	movs	r2, #7
 800810a:	4252      	negs	r2, r2
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	18ed      	adds	r5, r5, r3
 8008110:	b2ad      	uxth	r5, r5
        } while (size >= subreq_header_size);
 8008112:	2d06      	cmp	r5, #6
 8008114:	d8d5      	bhi.n	80080c2 <nmbs_server_poll+0x5aa>
        if (size)
 8008116:	2d00      	cmp	r5, #0
 8008118:	d000      	beq.n	800811c <nmbs_server_poll+0x604>
 800811a:	e595      	b.n	8007c48 <nmbs_server_poll+0x130>
        nmbs->msg.buf_idx = msg_buf_idx;    // restore context
 800811c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811e:	8673      	strh	r3, [r6, #50]	@ 0x32
    nmbs->msg.buf_idx++;
 8008120:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
            const uint16_t subreq_file_number = get_2(nmbs);
 8008122:	0030      	movs	r0, r6
    nmbs->msg.buf_idx++;
 8008124:	3301      	adds	r3, #1
 8008126:	8673      	strh	r3, [r6, #50]	@ 0x32
            const uint16_t subreq_file_number = get_2(nmbs);
 8008128:	f7ff f859 	bl	80071de <get_2>
 800812c:	6178      	str	r0, [r7, #20]
            const uint16_t subreq_record_number = get_2(nmbs);
 800812e:	0030      	movs	r0, r6
 8008130:	f7ff f855 	bl	80071de <get_2>
 8008134:	6138      	str	r0, [r7, #16]
            const uint16_t subreq_record_length = get_2(nmbs);
 8008136:	0030      	movs	r0, r6
 8008138:	f7ff f851 	bl	80071de <get_2>
 800813c:	6278      	str	r0, [r7, #36]	@ 0x24
    uint16_t* msg_buf_ptr = (uint16_t*) (nmbs->msg.buf + nmbs->msg.buf_idx);
 800813e:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
    nmbs->msg.buf_idx += n * 2;
 8008140:	0042      	lsls	r2, r0, #1
 8008142:	b292      	uxth	r2, r2
    uint16_t* msg_buf_ptr = (uint16_t*) (nmbs->msg.buf + nmbs->msg.buf_idx);
 8008144:	18f5      	adds	r5, r6, r3
    nmbs->msg.buf_idx += n * 2;
 8008146:	189b      	adds	r3, r3, r2
 8008148:	8673      	strh	r3, [r6, #50]	@ 0x32
    while (n--) {
 800814a:	0003      	movs	r3, r0
 800814c:	49b1      	ldr	r1, [pc, #708]	@ (8008414 <nmbs_server_poll+0x8fc>)
    nmbs->msg.buf_idx += n * 2;
 800814e:	61ba      	str	r2, [r7, #24]
    while (n--) {
 8008150:	3b01      	subs	r3, #1
 8008152:	b29b      	uxth	r3, r3
 8008154:	428b      	cmp	r3, r1
 8008156:	d126      	bne.n	80081a6 <nmbs_server_poll+0x68e>
            if (nmbs->callbacks.write_file_record) {
 8008158:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 800815a:	1e1c      	subs	r4, r3, #0
 800815c:	d100      	bne.n	8008160 <nmbs_server_poll+0x648>
 800815e:	e129      	b.n	80083b4 <nmbs_server_poll+0x89c>
                err = nmbs->callbacks.write_file_record(subreq_file_number, subreq_record_number, subreq_data,
 8008160:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
 8008162:	002a      	movs	r2, r5
 8008164:	9301      	str	r3, [sp, #4]
 8008166:	0033      	movs	r3, r6
 8008168:	3334      	adds	r3, #52	@ 0x34
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008170:	6939      	ldr	r1, [r7, #16]
 8008172:	6978      	ldr	r0, [r7, #20]
 8008174:	47a0      	blx	r4
                if (err != NMBS_ERROR_NONE) {
 8008176:	2800      	cmp	r0, #0
 8008178:	d000      	beq.n	800817c <nmbs_server_poll+0x664>
 800817a:	e5ac      	b.n	8007cd6 <nmbs_server_poll+0x1be>
                swap_regs(subreq_data, subreq_record_length);    // restore swapping
 800817c:	0028      	movs	r0, r5
 800817e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008180:	f7ff f840 	bl	8007204 <swap_regs>
            size -= (subreq_header_size + subreq_record_length * 2);
 8008184:	6a3b      	ldr	r3, [r7, #32]
 8008186:	69ba      	ldr	r2, [r7, #24]
 8008188:	3b07      	subs	r3, #7
 800818a:	1a9b      	subs	r3, r3, r2
 800818c:	b29b      	uxth	r3, r3
 800818e:	623b      	str	r3, [r7, #32]
        } while (size >= subreq_header_size);
 8008190:	2b06      	cmp	r3, #6
 8008192:	d8c5      	bhi.n	8008120 <nmbs_server_poll+0x608>
        if (!nmbs->msg.broadcast) {
 8008194:	0033      	movs	r3, r6
 8008196:	3338      	adds	r3, #56	@ 0x38
 8008198:	781b      	ldrb	r3, [r3, #0]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d000      	beq.n	80081a0 <nmbs_server_poll+0x688>
 800819e:	e510      	b.n	8007bc2 <nmbs_server_poll+0xaa>
    nmbs->msg.buf_idx += n;
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	8673      	strh	r3, [r6, #50]	@ 0x32
            err = send_msg(nmbs);
 80081a4:	e5ab      	b.n	8007cfe <nmbs_server_poll+0x1e6>
        msg_buf_ptr[n] = (msg_buf_ptr[n] << 8) | ((msg_buf_ptr[n] >> 8) & 0xFF);
 80081a6:	0058      	lsls	r0, r3, #1
 80081a8:	5a2a      	ldrh	r2, [r5, r0]
 80081aa:	ba52      	rev16	r2, r2
 80081ac:	522a      	strh	r2, [r5, r0]
 80081ae:	e7cf      	b.n	8008150 <nmbs_server_poll+0x638>
        return recv_write_file_record_res(nmbs, 0, 0, NULL, 0);
 80081b0:	0003      	movs	r3, r0
 80081b2:	0002      	movs	r2, r0
 80081b4:	0001      	movs	r1, r0
 80081b6:	9000      	str	r0, [sp, #0]
 80081b8:	0030      	movs	r0, r6
 80081ba:	f7ff fb91 	bl	80078e0 <recv_write_file_record_res>
 80081be:	e513      	b.n	8007be8 <nmbs_server_poll+0xd0>
static nmbs_error handle_read_write_registers(nmbs_t* nmbs) {
 80081c0:	466b      	mov	r3, sp
    nmbs_error err = recv(nmbs, 9);
 80081c2:	2109      	movs	r1, #9
 80081c4:	0030      	movs	r0, r6
static nmbs_error handle_read_write_registers(nmbs_t* nmbs) {
 80081c6:	60fb      	str	r3, [r7, #12]
    nmbs_error err = recv(nmbs, 9);
 80081c8:	f7ff f82a 	bl	8007220 <recv>
 80081cc:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 80081ce:	d000      	beq.n	80081d2 <nmbs_server_poll+0x6ba>
 80081d0:	e0b6      	b.n	8008340 <nmbs_server_poll+0x828>
    const uint16_t read_address = get_2(nmbs);
 80081d2:	0030      	movs	r0, r6
 80081d4:	f7ff f803 	bl	80071de <get_2>
 80081d8:	6138      	str	r0, [r7, #16]
    const uint16_t read_quantity = get_2(nmbs);
 80081da:	0030      	movs	r0, r6
 80081dc:	f7fe ffff 	bl	80071de <get_2>
 80081e0:	6278      	str	r0, [r7, #36]	@ 0x24
    const uint16_t write_address = get_2(nmbs);
 80081e2:	0030      	movs	r0, r6
 80081e4:	f7fe fffb 	bl	80071de <get_2>
 80081e8:	6178      	str	r0, [r7, #20]
    const uint16_t write_quantity = get_2(nmbs);
 80081ea:	0030      	movs	r0, r6
 80081ec:	f7fe fff7 	bl	80071de <get_2>
 80081f0:	6238      	str	r0, [r7, #32]
    const uint8_t byte_count_write = get_1(nmbs);
 80081f2:	0030      	movs	r0, r6
 80081f4:	f7fe ffe8 	bl	80071c8 <get_1>
 80081f8:	61f8      	str	r0, [r7, #28]
    if (byte_count_write > 242)
 80081fa:	28f2      	cmp	r0, #242	@ 0xf2
 80081fc:	d900      	bls.n	8008200 <nmbs_server_poll+0x6e8>
 80081fe:	e0b3      	b.n	8008368 <nmbs_server_poll+0x850>
    err = recv(nmbs, byte_count_write);
 8008200:	0001      	movs	r1, r0
 8008202:	0030      	movs	r0, r6
 8008204:	f7ff f80c 	bl	8007220 <recv>
 8008208:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 800820a:	d000      	beq.n	800820e <nmbs_server_poll+0x6f6>
 800820c:	e098      	b.n	8008340 <nmbs_server_poll+0x828>
    uint16_t registers[byte_count_write / 2];
 800820e:	466a      	mov	r2, sp
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	085c      	lsrs	r4, r3, #1
 8008214:	b2e4      	uxtb	r4, r4
 8008216:	0064      	lsls	r4, r4, #1
 8008218:	1de3      	adds	r3, r4, #7
 800821a:	08db      	lsrs	r3, r3, #3
 800821c:	00db      	lsls	r3, r3, #3
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	469d      	mov	sp, r3
 8008222:	ab04      	add	r3, sp, #16
 8008224:	001d      	movs	r5, r3
 8008226:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < byte_count_write / 2; i++) {
 8008228:	18e4      	adds	r4, r4, r3
        registers[i] = get_2(nmbs);
 800822a:	0030      	movs	r0, r6
    for (int i = 0; i < byte_count_write / 2; i++) {
 800822c:	42a5      	cmp	r5, r4
 800822e:	d132      	bne.n	8008296 <nmbs_server_poll+0x77e>
    err = recv_msg_footer(nmbs);
 8008230:	f7ff f83a 	bl	80072a8 <recv_msg_footer>
 8008234:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008236:	d000      	beq.n	800823a <nmbs_server_poll+0x722>
 8008238:	e082      	b.n	8008340 <nmbs_server_poll+0x828>
    if (!nmbs->msg.ignored) {
 800823a:	0033      	movs	r3, r6
 800823c:	3339      	adds	r3, #57	@ 0x39
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d000      	beq.n	8008246 <nmbs_server_poll+0x72e>
 8008244:	e08a      	b.n	800835c <nmbs_server_poll+0x844>
        if (read_quantity < 1 || read_quantity > 0x007D)
 8008246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008248:	3b01      	subs	r3, #1
 800824a:	b29b      	uxth	r3, r3
 800824c:	2b7c      	cmp	r3, #124	@ 0x7c
 800824e:	d900      	bls.n	8008252 <nmbs_server_poll+0x73a>
 8008250:	e673      	b.n	8007f3a <nmbs_server_poll+0x422>
        if (write_quantity < 1 || write_quantity > 0x007B)
 8008252:	6a3b      	ldr	r3, [r7, #32]
 8008254:	3b01      	subs	r3, #1
 8008256:	b29b      	uxth	r3, r3
 8008258:	2b7a      	cmp	r3, #122	@ 0x7a
 800825a:	d900      	bls.n	800825e <nmbs_server_poll+0x746>
 800825c:	e66d      	b.n	8007f3a <nmbs_server_poll+0x422>
        if (byte_count_write != write_quantity * 2)
 800825e:	6a3b      	ldr	r3, [r7, #32]
 8008260:	69fa      	ldr	r2, [r7, #28]
 8008262:	005b      	lsls	r3, r3, #1
 8008264:	429a      	cmp	r2, r3
 8008266:	d000      	beq.n	800826a <nmbs_server_poll+0x752>
 8008268:	e667      	b.n	8007f3a <nmbs_server_poll+0x422>
        if ((uint32_t) read_address + (uint32_t) read_quantity > ((uint32_t) 0xFFFF) + 1)
 800826a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	189b      	adds	r3, r3, r2
 8008270:	2280      	movs	r2, #128	@ 0x80
 8008272:	0252      	lsls	r2, r2, #9
 8008274:	4293      	cmp	r3, r2
 8008276:	d900      	bls.n	800827a <nmbs_server_poll+0x762>
 8008278:	e687      	b.n	8007f8a <nmbs_server_poll+0x472>
        if ((uint32_t) write_address + (uint32_t) write_quantity > ((uint32_t) 0xFFFF) + 1)
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	6a39      	ldr	r1, [r7, #32]
 800827e:	185b      	adds	r3, r3, r1
 8008280:	4293      	cmp	r3, r2
 8008282:	d900      	bls.n	8008286 <nmbs_server_poll+0x76e>
 8008284:	e681      	b.n	8007f8a <nmbs_server_poll+0x472>
        if (!nmbs->callbacks.write_multiple_registers || !nmbs->callbacks.read_holding_registers)
 8008286:	6db4      	ldr	r4, [r6, #88]	@ 0x58
 8008288:	2c00      	cmp	r4, #0
 800828a:	d002      	beq.n	8008292 <nmbs_server_poll+0x77a>
 800828c:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 800828e:	2b00      	cmp	r3, #0
 8008290:	d106      	bne.n	80082a0 <nmbs_server_poll+0x788>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8008292:	2101      	movs	r1, #1
 8008294:	e652      	b.n	8007f3c <nmbs_server_poll+0x424>
        registers[i] = get_2(nmbs);
 8008296:	f7fe ffa2 	bl	80071de <get_2>
 800829a:	8028      	strh	r0, [r5, #0]
    for (int i = 0; i < byte_count_write / 2; i++) {
 800829c:	3502      	adds	r5, #2
 800829e:	e7c4      	b.n	800822a <nmbs_server_poll+0x712>
        err = nmbs->callbacks.write_multiple_registers(write_address, write_quantity, registers, nmbs->msg.unit_id,
 80082a0:	0035      	movs	r5, r6
 80082a2:	6ef2      	ldr	r2, [r6, #108]	@ 0x6c
 80082a4:	3534      	adds	r5, #52	@ 0x34
 80082a6:	782b      	ldrb	r3, [r5, #0]
 80082a8:	9200      	str	r2, [sp, #0]
 80082aa:	69ba      	ldr	r2, [r7, #24]
 80082ac:	6a39      	ldr	r1, [r7, #32]
 80082ae:	6978      	ldr	r0, [r7, #20]
 80082b0:	47a0      	blx	r4
 80082b2:	1e04      	subs	r4, r0, #0
        if (err != NMBS_ERROR_NONE) {
 80082b4:	d000      	beq.n	80082b8 <nmbs_server_poll+0x7a0>
 80082b6:	e6b0      	b.n	800801a <nmbs_server_poll+0x502>
        if (!nmbs->msg.broadcast) {
 80082b8:	0033      	movs	r3, r6
 80082ba:	3338      	adds	r3, #56	@ 0x38
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d13e      	bne.n	8008340 <nmbs_server_poll+0x828>
 80082c2:	466b      	mov	r3, sp
            uint16_t regs[read_quantity];
 80082c4:	466a      	mov	r2, sp
        if (!nmbs->msg.broadcast) {
 80082c6:	623b      	str	r3, [r7, #32]
            uint16_t regs[read_quantity];
 80082c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ca:	005b      	lsls	r3, r3, #1
 80082cc:	61bb      	str	r3, [r7, #24]
 80082ce:	3307      	adds	r3, #7
 80082d0:	08db      	lsrs	r3, r3, #3
 80082d2:	00db      	lsls	r3, r3, #3
 80082d4:	1ad3      	subs	r3, r2, r3
 80082d6:	469d      	mov	sp, r3
            err = nmbs->callbacks.read_holding_registers(read_address, read_quantity, regs, nmbs->msg.unit_id,
 80082d8:	6ef2      	ldr	r2, [r6, #108]	@ 0x6c
            uint16_t regs[read_quantity];
 80082da:	ab04      	add	r3, sp, #16
 80082dc:	61fb      	str	r3, [r7, #28]
            err = nmbs->callbacks.read_holding_registers(read_address, read_quantity, regs, nmbs->msg.unit_id,
 80082de:	782b      	ldrb	r3, [r5, #0]
 80082e0:	9200      	str	r2, [sp, #0]
 80082e2:	6c75      	ldr	r5, [r6, #68]	@ 0x44
 80082e4:	69fa      	ldr	r2, [r7, #28]
 80082e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80082e8:	6938      	ldr	r0, [r7, #16]
 80082ea:	47a8      	blx	r5
            if (err != NMBS_ERROR_NONE) {
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d00b      	beq.n	8008308 <nmbs_server_poll+0x7f0>
                if (nmbs_error_is_exception(err))
 80082f0:	b2c1      	uxtb	r1, r0
 80082f2:	1e4b      	subs	r3, r1, #1
 80082f4:	2b03      	cmp	r3, #3
 80082f6:	d805      	bhi.n	8008304 <nmbs_server_poll+0x7ec>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 80082f8:	0030      	movs	r0, r6
 80082fa:	f7ff f954 	bl	80075a6 <send_exception_msg>
                    return send_exception_msg(nmbs, err);
 80082fe:	6a3b      	ldr	r3, [r7, #32]
 8008300:	469d      	mov	sp, r3
 8008302:	e6a5      	b.n	8008050 <nmbs_server_poll+0x538>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8008304:	2104      	movs	r1, #4
 8008306:	e7f7      	b.n	80082f8 <nmbs_server_poll+0x7e0>
            const uint8_t regs_bytes = read_quantity * 2;
 8008308:	7e3d      	ldrb	r5, [r7, #24]
    put_msg_header(nmbs, data_length);
 800830a:	0030      	movs	r0, r6
            put_res_header(nmbs, 1 + regs_bytes);
 800830c:	1c69      	adds	r1, r5, #1
    put_msg_header(nmbs, data_length);
 800830e:	b2c9      	uxtb	r1, r1
 8008310:	f7ff f91f 	bl	8007552 <put_msg_header>
            put_1(nmbs, regs_bytes);
 8008314:	0029      	movs	r1, r5
 8008316:	0030      	movs	r0, r6
 8008318:	f7fe ff5c 	bl	80071d4 <put_1>
            for (int i = 0; i < read_quantity; i++) {
 800831c:	0025      	movs	r5, r4
                put_2(nmbs, regs[i]);
 800831e:	69fa      	ldr	r2, [r7, #28]
 8008320:	006b      	lsls	r3, r5, #1
 8008322:	5ad1      	ldrh	r1, [r2, r3]
 8008324:	0030      	movs	r0, r6
 8008326:	f7fe ff64 	bl	80071f2 <put_2>
            for (int i = 0; i < read_quantity; i++) {
 800832a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832c:	3501      	adds	r5, #1
 800832e:	42ab      	cmp	r3, r5
 8008330:	dcf5      	bgt.n	800831e <nmbs_server_poll+0x806>
            err = send_msg(nmbs);
 8008332:	0030      	movs	r0, r6
 8008334:	f7ff f845 	bl	80073c2 <send_msg>
            if (err != NMBS_ERROR_NONE)
 8008338:	2800      	cmp	r0, #0
 800833a:	d1e0      	bne.n	80082fe <nmbs_server_poll+0x7e6>
 800833c:	6a3b      	ldr	r3, [r7, #32]
 800833e:	469d      	mov	sp, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	469d      	mov	sp, r3
    if (err != NMBS_ERROR_NONE) {
 8008344:	2c00      	cmp	r4, #0
 8008346:	d100      	bne.n	800834a <nmbs_server_poll+0x832>
 8008348:	e43b      	b.n	8007bc2 <nmbs_server_poll+0xaa>
        if (err != NMBS_ERROR_TIMEOUT)
 800834a:	1ce3      	adds	r3, r4, #3
 800834c:	d101      	bne.n	8008352 <nmbs_server_poll+0x83a>
 800834e:	f7ff fbf9 	bl	8007b44 <nmbs_server_poll+0x2c>
            flush(nmbs);
 8008352:	0030      	movs	r0, r6
 8008354:	f7fe ff7f 	bl	8007256 <flush>
 8008358:	f7ff fbf4 	bl	8007b44 <nmbs_server_poll+0x2c>
        return recv_write_multiple_registers_res(nmbs, write_address, write_quantity);
 800835c:	0030      	movs	r0, r6
 800835e:	6a3a      	ldr	r2, [r7, #32]
 8008360:	6979      	ldr	r1, [r7, #20]
 8008362:	f7ff fa55 	bl	8007810 <recv_write_single_coil_res>
 8008366:	e673      	b.n	8008050 <nmbs_server_poll+0x538>
        return NMBS_ERROR_INVALID_REQUEST;
 8008368:	2408      	movs	r4, #8
 800836a:	4264      	negs	r4, r4
 800836c:	e7e8      	b.n	8008340 <nmbs_server_poll+0x828>
    nmbs_error err = recv(nmbs, 3);
 800836e:	2103      	movs	r1, #3
 8008370:	0030      	movs	r0, r6
 8008372:	f7fe ff55 	bl	8007220 <recv>
 8008376:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 8008378:	d1e7      	bne.n	800834a <nmbs_server_poll+0x832>
    const uint8_t mei_type = get_1(nmbs);
 800837a:	0030      	movs	r0, r6
 800837c:	f7fe ff24 	bl	80071c8 <get_1>
 8008380:	61f8      	str	r0, [r7, #28]
    const uint8_t read_device_id_code = get_1(nmbs);
 8008382:	0030      	movs	r0, r6
 8008384:	f7fe ff20 	bl	80071c8 <get_1>
 8008388:	6278      	str	r0, [r7, #36]	@ 0x24
    const uint8_t object_id = get_1(nmbs);
 800838a:	0030      	movs	r0, r6
 800838c:	f7fe ff1c 	bl	80071c8 <get_1>
 8008390:	0005      	movs	r5, r0
    err = recv_msg_footer(nmbs);
 8008392:	0030      	movs	r0, r6
 8008394:	f7fe ff88 	bl	80072a8 <recv_msg_footer>
 8008398:	1e04      	subs	r4, r0, #0
    if (err != NMBS_ERROR_NONE)
 800839a:	d1d6      	bne.n	800834a <nmbs_server_poll+0x832>
    if (!nmbs->msg.ignored) {
 800839c:	0033      	movs	r3, r6
 800839e:	3339      	adds	r3, #57	@ 0x39
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d000      	beq.n	80083a8 <nmbs_server_poll+0x890>
 80083a6:	e136      	b.n	8008616 <nmbs_server_poll+0xafe>
        if (!nmbs->callbacks.read_device_identification_map || !nmbs->callbacks.read_device_identification)
 80083a8:	6eb4      	ldr	r4, [r6, #104]	@ 0x68
 80083aa:	2c00      	cmp	r4, #0
 80083ac:	d002      	beq.n	80083b4 <nmbs_server_poll+0x89c>
 80083ae:	6e73      	ldr	r3, [r6, #100]	@ 0x64
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d101      	bne.n	80083b8 <nmbs_server_poll+0x8a0>
                err = send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 80083b4:	2101      	movs	r1, #1
 80083b6:	e448      	b.n	8007c4a <nmbs_server_poll+0x132>
        if (mei_type != 0x0E)
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	2b0e      	cmp	r3, #14
 80083bc:	d1fa      	bne.n	80083b4 <nmbs_server_poll+0x89c>
        if (read_device_id_code < 1 || read_device_id_code > 4)
 80083be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c0:	3b01      	subs	r3, #1
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	2b03      	cmp	r3, #3
 80083c6:	d900      	bls.n	80083ca <nmbs_server_poll+0x8b2>
 80083c8:	e43e      	b.n	8007c48 <nmbs_server_poll+0x130>
        if (object_id > 6 && object_id < 0x80)
 80083ca:	1feb      	subs	r3, r5, #7
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b78      	cmp	r3, #120	@ 0x78
 80083d0:	d800      	bhi.n	80083d4 <nmbs_server_poll+0x8bc>
 80083d2:	e4dd      	b.n	8007d90 <nmbs_server_poll+0x278>
        if (!nmbs->msg.broadcast) {
 80083d4:	0033      	movs	r3, r6
 80083d6:	3338      	adds	r3, #56	@ 0x38
 80083d8:	7819      	ldrb	r1, [r3, #0]
 80083da:	2900      	cmp	r1, #0
 80083dc:	d001      	beq.n	80083e2 <nmbs_server_poll+0x8ca>
 80083de:	f7ff fbf0 	bl	8007bc2 <nmbs_server_poll+0xaa>
            nmbs_bitfield_reset(map);
 80083e2:	2028      	movs	r0, #40	@ 0x28
 80083e4:	2308      	movs	r3, #8
 80083e6:	181b      	adds	r3, r3, r0
 80083e8:	2220      	movs	r2, #32
 80083ea:	19d8      	adds	r0, r3, r7
 80083ec:	f003 fab6 	bl	800b95c <memset>
            err = nmbs->callbacks.read_device_identification_map(map);
 80083f0:	2228      	movs	r2, #40	@ 0x28
 80083f2:	2308      	movs	r3, #8
 80083f4:	189b      	adds	r3, r3, r2
 80083f6:	19d8      	adds	r0, r3, r7
 80083f8:	47a0      	blx	r4
 80083fa:	1e04      	subs	r4, r0, #0
            if (err != NMBS_ERROR_NONE) {
 80083fc:	d00c      	beq.n	8008418 <nmbs_server_poll+0x900>
                    if (nmbs_error_is_exception(err))
 80083fe:	b2e1      	uxtb	r1, r4
                    if (nmbs_error_is_exception(err))
 8008400:	1e4b      	subs	r3, r1, #1
 8008402:	2b03      	cmp	r3, #3
 8008404:	d801      	bhi.n	800840a <nmbs_server_poll+0x8f2>
 8008406:	f7ff fc20 	bl	8007c4a <nmbs_server_poll+0x132>
                    return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800840a:	2104      	movs	r1, #4
 800840c:	f7ff fc1d 	bl	8007c4a <nmbs_server_poll+0x132>
 8008410:	0000270f 	.word	0x0000270f
 8008414:	0000ffff 	.word	0x0000ffff
    put_msg_header(nmbs, data_length);
 8008418:	0001      	movs	r1, r0
 800841a:	0030      	movs	r0, r6
 800841c:	f7ff f899 	bl	8007552 <put_msg_header>
            put_1(nmbs, 0x0E);
 8008420:	210e      	movs	r1, #14
 8008422:	0030      	movs	r0, r6
 8008424:	f7fe fed6 	bl	80071d4 <put_1>
            put_1(nmbs, read_device_id_code);
 8008428:	0030      	movs	r0, r6
 800842a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800842c:	f7fe fed2 	bl	80071d4 <put_1>
            put_1(nmbs, 0x83);
 8008430:	2183      	movs	r1, #131	@ 0x83
 8008432:	0030      	movs	r0, r6
 8008434:	f7fe fece 	bl	80071d4 <put_1>
            if (read_device_id_code == 4) {
 8008438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843a:	2b04      	cmp	r3, #4
 800843c:	d14d      	bne.n	80084da <nmbs_server_poll+0x9c2>
                if (!nmbs_bitfield_read(map, object_id))
 800843e:	2128      	movs	r1, #40	@ 0x28
 8008440:	2208      	movs	r2, #8
 8008442:	08eb      	lsrs	r3, r5, #3
 8008444:	1852      	adds	r2, r2, r1
 8008446:	19d2      	adds	r2, r2, r7
 8008448:	b2db      	uxtb	r3, r3
 800844a:	5cd3      	ldrb	r3, [r2, r3]
 800844c:	2207      	movs	r2, #7
 800844e:	402a      	ands	r2, r5
 8008450:	4113      	asrs	r3, r2
 8008452:	2201      	movs	r2, #1
                    return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8008454:	3926      	subs	r1, #38	@ 0x26
                if (!nmbs_bitfield_read(map, object_id))
 8008456:	4213      	tst	r3, r2
 8008458:	d101      	bne.n	800845e <nmbs_server_poll+0x946>
 800845a:	f7ff fbf6 	bl	8007c4a <nmbs_server_poll+0x132>
                put_1(nmbs, 0);    // More follows
 800845e:	0021      	movs	r1, r4
 8008460:	0030      	movs	r0, r6
 8008462:	f7fe feb7 	bl	80071d4 <put_1>
                put_1(nmbs, 0);    // Next Object Id
 8008466:	0021      	movs	r1, r4
 8008468:	0030      	movs	r0, r6
 800846a:	f7fe feb3 	bl	80071d4 <put_1>
                put_1(nmbs, 1);    // Number of objects
 800846e:	2101      	movs	r1, #1
 8008470:	0030      	movs	r0, r6
 8008472:	f7fe feaf 	bl	80071d4 <put_1>
                str[0] = 0;
 8008476:	2228      	movs	r2, #40	@ 0x28
 8008478:	1893      	adds	r3, r2, r2
 800847a:	19db      	adds	r3, r3, r7
                err = nmbs->callbacks.read_device_identification(object_id, str);
 800847c:	1892      	adds	r2, r2, r2
                str[0] = 0;
 800847e:	701c      	strb	r4, [r3, #0]
                err = nmbs->callbacks.read_device_identification(object_id, str);
 8008480:	0028      	movs	r0, r5
 8008482:	6e73      	ldr	r3, [r6, #100]	@ 0x64
 8008484:	19d1      	adds	r1, r2, r7
 8008486:	4798      	blx	r3
 8008488:	1e04      	subs	r4, r0, #0
                if (err != NMBS_ERROR_NONE) {
 800848a:	d1b8      	bne.n	80083fe <nmbs_server_poll+0x8e6>
                const size_t str_len = strlen(str);
 800848c:	2328      	movs	r3, #40	@ 0x28
 800848e:	18db      	adds	r3, r3, r3
 8008490:	19d8      	adds	r0, r3, r7
 8008492:	f7f7 fe39 	bl	8000108 <strlen>
                put_1(nmbs, object_id);    // Object id
 8008496:	0029      	movs	r1, r5
                const size_t str_len = strlen(str);
 8008498:	6278      	str	r0, [r7, #36]	@ 0x24
                put_1(nmbs, object_id);    // Object id
 800849a:	0030      	movs	r0, r6
 800849c:	f7fe fe9a 	bl	80071d4 <put_1>
                put_1(nmbs, str_len);      // Object length
 80084a0:	2324      	movs	r3, #36	@ 0x24
 80084a2:	18fb      	adds	r3, r7, r3
 80084a4:	7819      	ldrb	r1, [r3, #0]
 80084a6:	0030      	movs	r0, r6
 80084a8:	f7fe fe94 	bl	80071d4 <put_1>
    memcpy(&nmbs->msg.buf[nmbs->msg.buf_idx], data, size);
 80084ac:	2328      	movs	r3, #40	@ 0x28
 80084ae:	8e70      	ldrh	r0, [r6, #50]	@ 0x32
 80084b0:	18db      	adds	r3, r3, r3
 80084b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084b4:	19d9      	adds	r1, r3, r7
 80084b6:	1830      	adds	r0, r6, r0
 80084b8:	f003 fb10 	bl	800badc <memcpy>
    nmbs->msg.buf_idx += size;
 80084bc:	8e72      	ldrh	r2, [r6, #50]	@ 0x32
 80084be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084c0:	189a      	adds	r2, r3, r2
 80084c2:	8672      	strh	r2, [r6, #50]	@ 0x32
    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80084c4:	6a3a      	ldr	r2, [r7, #32]
 80084c6:	7812      	ldrb	r2, [r2, #0]
 80084c8:	2a02      	cmp	r2, #2
 80084ca:	d001      	beq.n	80084d0 <nmbs_server_poll+0x9b8>
 80084cc:	f7ff fc17 	bl	8007cfe <nmbs_server_poll+0x1e6>
        data_length += 2;
 80084d0:	330a      	adds	r3, #10
    nmbs->msg.buf[index] = (uint8_t) ((data >> 8) & 0xFFU);
 80084d2:	7134      	strb	r4, [r6, #4]
    nmbs->msg.buf[index + 1] = (uint8_t) data;
 80084d4:	7173      	strb	r3, [r6, #5]
}
 80084d6:	f7ff fc12 	bl	8007cfe <nmbs_server_poll+0x1e6>
            const uint8_t more_follows_idx = nmbs->msg.buf_idx;
 80084da:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
            put_1(nmbs, 0);
 80084dc:	0021      	movs	r1, r4
 80084de:	0030      	movs	r0, r6
            const uint8_t more_follows_idx = nmbs->msg.buf_idx;
 80084e0:	60fb      	str	r3, [r7, #12]
            put_1(nmbs, 0);
 80084e2:	f7fe fe77 	bl	80071d4 <put_1>
            const uint8_t next_object_id_idx = nmbs->msg.buf_idx;
 80084e6:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
            put_1(nmbs, 0);
 80084e8:	0021      	movs	r1, r4
 80084ea:	0030      	movs	r0, r6
            const uint8_t next_object_id_idx = nmbs->msg.buf_idx;
 80084ec:	60bb      	str	r3, [r7, #8]
            put_1(nmbs, 0);
 80084ee:	f7fe fe71 	bl	80071d4 <put_1>
            const uint8_t number_of_objects_idx = nmbs->msg.buf_idx;
 80084f2:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
            put_1(nmbs, 0);
 80084f4:	0021      	movs	r1, r4
 80084f6:	0030      	movs	r0, r6
            const uint8_t number_of_objects_idx = nmbs->msg.buf_idx;
 80084f8:	607b      	str	r3, [r7, #4]
            put_1(nmbs, 0);
 80084fa:	f7fe fe6b 	bl	80071d4 <put_1>
            switch (read_device_id_code) {
 80084fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008500:	2b02      	cmp	r3, #2
 8008502:	d026      	beq.n	8008552 <nmbs_server_poll+0xa3a>
 8008504:	2b03      	cmp	r3, #3
 8008506:	d02d      	beq.n	8008564 <nmbs_server_poll+0xa4c>
                    last_id = 0x02;
 8008508:	2302      	movs	r3, #2
 800850a:	61fb      	str	r3, [r7, #28]
                    if (object_id > 0x02)
 800850c:	429d      	cmp	r5, r3
 800850e:	d900      	bls.n	8008512 <nmbs_server_poll+0x9fa>
 8008510:	e43e      	b.n	8007d90 <nmbs_server_poll+0x278>
            uint8_t res_number_of_objects = 0;
 8008512:	2300      	movs	r3, #0
 8008514:	623b      	str	r3, [r7, #32]
            uint8_t msg_size = 6;
 8008516:	3306      	adds	r3, #6
 8008518:	627b      	str	r3, [r7, #36]	@ 0x24
            int16_t res_size_left = 253 - 7;
 800851a:	33f0      	adds	r3, #240	@ 0xf0
 800851c:	617b      	str	r3, [r7, #20]
            for (uint16_t id = object_id; id <= last_id; id++) {
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	429d      	cmp	r5, r3
 8008522:	d925      	bls.n	8008570 <nmbs_server_poll+0xa58>
            uint8_t res_next_object_id = 0;
 8008524:	2400      	movs	r4, #0
            uint8_t res_more_follows = 0;
 8008526:	0022      	movs	r2, r4
    nmbs->msg.buf[index] = data;
 8008528:	7b3b      	ldrb	r3, [r7, #12]
 800852a:	54f2      	strb	r2, [r6, r3]
 800852c:	7a3b      	ldrb	r3, [r7, #8]
 800852e:	6a3a      	ldr	r2, [r7, #32]
 8008530:	54f4      	strb	r4, [r6, r3]
 8008532:	793b      	ldrb	r3, [r7, #4]
 8008534:	54f2      	strb	r2, [r6, r3]
    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8008536:	0033      	movs	r3, r6
 8008538:	337c      	adds	r3, #124	@ 0x7c
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	2b02      	cmp	r3, #2
 800853e:	d001      	beq.n	8008544 <nmbs_server_poll+0xa2c>
 8008540:	f7ff fbdd 	bl	8007cfe <nmbs_server_poll+0x1e6>
        data_length += 2;
 8008544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008546:	1c9a      	adds	r2, r3, #2
    nmbs->msg.buf[index] = (uint8_t) ((data >> 8) & 0xFFU);
 8008548:	0a13      	lsrs	r3, r2, #8
 800854a:	7133      	strb	r3, [r6, #4]
    nmbs->msg.buf[index + 1] = (uint8_t) data;
 800854c:	7172      	strb	r2, [r6, #5]
}
 800854e:	f7ff fbd6 	bl	8007cfe <nmbs_server_poll+0x1e6>
                    if (object_id < 0x03 || object_id > 0x06)
 8008552:	1eeb      	subs	r3, r5, #3
 8008554:	b2db      	uxtb	r3, r3
 8008556:	2b03      	cmp	r3, #3
 8008558:	d901      	bls.n	800855e <nmbs_server_poll+0xa46>
 800855a:	f7ff fc19 	bl	8007d90 <nmbs_server_poll+0x278>
                    last_id = 0x06;
 800855e:	2306      	movs	r3, #6
                    last_id = 0xFF;
 8008560:	61fb      	str	r3, [r7, #28]
 8008562:	e7d6      	b.n	8008512 <nmbs_server_poll+0x9fa>
                    if (object_id < 0x80)
 8008564:	062b      	lsls	r3, r5, #24
 8008566:	d401      	bmi.n	800856c <nmbs_server_poll+0xa54>
 8008568:	f7ff fc12 	bl	8007d90 <nmbs_server_poll+0x278>
                    last_id = 0xFF;
 800856c:	23ff      	movs	r3, #255	@ 0xff
 800856e:	e7f7      	b.n	8008560 <nmbs_server_poll+0xa48>
                if (!nmbs_bitfield_read(map, id)) {
 8008570:	2208      	movs	r2, #8
 8008572:	2128      	movs	r1, #40	@ 0x28
 8008574:	08eb      	lsrs	r3, r5, #3
 8008576:	1852      	adds	r2, r2, r1
 8008578:	19d2      	adds	r2, r2, r7
 800857a:	b29b      	uxth	r3, r3
 800857c:	5cd3      	ldrb	r3, [r2, r3]
 800857e:	2207      	movs	r2, #7
 8008580:	402a      	ands	r2, r5
 8008582:	4113      	asrs	r3, r2
 8008584:	2201      	movs	r2, #1
 8008586:	4213      	tst	r3, r2
 8008588:	d104      	bne.n	8008594 <nmbs_server_poll+0xa7c>
                    if (id < 0x03)
 800858a:	2d02      	cmp	r5, #2
 800858c:	d83e      	bhi.n	800860c <nmbs_server_poll+0xaf4>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800858e:	3924      	subs	r1, #36	@ 0x24
 8008590:	f7ff fb5b 	bl	8007c4a <nmbs_server_poll+0x132>
                str[0] = 0;
 8008594:	2228      	movs	r2, #40	@ 0x28
 8008596:	2300      	movs	r3, #0
 8008598:	1891      	adds	r1, r2, r2
 800859a:	19c9      	adds	r1, r1, r7
 800859c:	b2ec      	uxtb	r4, r5
                err = nmbs->callbacks.read_device_identification((uint8_t) id, str);
 800859e:	1892      	adds	r2, r2, r2
                str[0] = 0;
 80085a0:	700b      	strb	r3, [r1, #0]
                err = nmbs->callbacks.read_device_identification((uint8_t) id, str);
 80085a2:	0020      	movs	r0, r4
 80085a4:	6e73      	ldr	r3, [r6, #100]	@ 0x64
 80085a6:	19d1      	adds	r1, r2, r7
 80085a8:	4798      	blx	r3
                if (err != NMBS_ERROR_NONE) {
 80085aa:	2800      	cmp	r0, #0
 80085ac:	d001      	beq.n	80085b2 <nmbs_server_poll+0xa9a>
 80085ae:	f7ff fb92 	bl	8007cd6 <nmbs_server_poll+0x1be>
                const int16_t str_len = (int16_t) strlen(str);
 80085b2:	2328      	movs	r3, #40	@ 0x28
 80085b4:	18db      	adds	r3, r3, r3
 80085b6:	19d8      	adds	r0, r3, r7
 80085b8:	f7f7 fda6 	bl	8000108 <strlen>
                res_size_left = (int16_t) (res_size_left - 2 - str_len);
 80085bc:	697b      	ldr	r3, [r7, #20]
                const int16_t str_len = (int16_t) strlen(str);
 80085be:	61b8      	str	r0, [r7, #24]
                res_size_left = (int16_t) (res_size_left - 2 - str_len);
 80085c0:	8b3a      	ldrh	r2, [r7, #24]
 80085c2:	3b02      	subs	r3, #2
 80085c4:	1a9b      	subs	r3, r3, r2
 80085c6:	613a      	str	r2, [r7, #16]
 80085c8:	b21a      	sxth	r2, r3
 80085ca:	617a      	str	r2, [r7, #20]
                if (res_size_left < 0) {
 80085cc:	041b      	lsls	r3, r3, #16
 80085ce:	d420      	bmi.n	8008612 <nmbs_server_poll+0xafa>
                put_1(nmbs, (uint8_t) id);    // Object id
 80085d0:	0021      	movs	r1, r4
 80085d2:	0030      	movs	r0, r6
 80085d4:	f7fe fdfe 	bl	80071d4 <put_1>
                put_1(nmbs, str_len);         // Object length
 80085d8:	7e3c      	ldrb	r4, [r7, #24]
 80085da:	0030      	movs	r0, r6
 80085dc:	0021      	movs	r1, r4
 80085de:	f7fe fdf9 	bl	80071d4 <put_1>
    memcpy(&nmbs->msg.buf[nmbs->msg.buf_idx], data, size);
 80085e2:	2328      	movs	r3, #40	@ 0x28
 80085e4:	8e70      	ldrh	r0, [r6, #50]	@ 0x32
 80085e6:	18db      	adds	r3, r3, r3
 80085e8:	69ba      	ldr	r2, [r7, #24]
 80085ea:	19d9      	adds	r1, r3, r7
 80085ec:	1830      	adds	r0, r6, r0
 80085ee:	f003 fa75 	bl	800badc <memcpy>
    nmbs->msg.buf_idx += size;
 80085f2:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
 80085f4:	693a      	ldr	r2, [r7, #16]
 80085f6:	18d3      	adds	r3, r2, r3
 80085f8:	8673      	strh	r3, [r6, #50]	@ 0x32
                msg_size += (2 + str_len);
 80085fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085fc:	3302      	adds	r3, #2
 80085fe:	191b      	adds	r3, r3, r4
 8008600:	b2db      	uxtb	r3, r3
 8008602:	627b      	str	r3, [r7, #36]	@ 0x24
                res_number_of_objects++;
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	3301      	adds	r3, #1
 8008608:	b2db      	uxtb	r3, r3
 800860a:	623b      	str	r3, [r7, #32]
            for (uint16_t id = object_id; id <= last_id; id++) {
 800860c:	3501      	adds	r5, #1
 800860e:	b2ad      	uxth	r5, r5
 8008610:	e785      	b.n	800851e <nmbs_server_poll+0xa06>
                    res_more_follows = 0xFF;
 8008612:	22ff      	movs	r2, #255	@ 0xff
 8008614:	e788      	b.n	8008528 <nmbs_server_poll+0xa10>
        return recv_read_device_identification_res(nmbs, 0, NULL, 0, NULL, NULL, NULL, NULL);
 8008616:	0003      	movs	r3, r0
 8008618:	0002      	movs	r2, r0
 800861a:	0001      	movs	r1, r0
 800861c:	9003      	str	r0, [sp, #12]
 800861e:	9002      	str	r0, [sp, #8]
 8008620:	9001      	str	r0, [sp, #4]
 8008622:	9000      	str	r0, [sp, #0]
 8008624:	0030      	movs	r0, r6
 8008626:	f7ff f9b7 	bl	8007998 <recv_read_device_identification_res>
 800862a:	f7ff fadd 	bl	8007be8 <nmbs_server_poll+0xd0>
        return NMBS_ERROR_INVALID_REQUEST;
 800862e:	2408      	movs	r4, #8
 8008630:	4264      	negs	r4, r4
 8008632:	e68e      	b.n	8008352 <nmbs_server_poll+0x83a>

08008634 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008634:	480d      	ldr	r0, [pc, #52]	@ (800866c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008636:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8008638:	f7fb fdb6 	bl	80041a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800863c:	480c      	ldr	r0, [pc, #48]	@ (8008670 <LoopForever+0x6>)
  ldr r1, =_edata
 800863e:	490d      	ldr	r1, [pc, #52]	@ (8008674 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008640:	4a0d      	ldr	r2, [pc, #52]	@ (8008678 <LoopForever+0xe>)
  movs r3, #0
 8008642:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008644:	e002      	b.n	800864c <LoopCopyDataInit>

08008646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800864a:	3304      	adds	r3, #4

0800864c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800864c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800864e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008650:	d3f9      	bcc.n	8008646 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008652:	4a0a      	ldr	r2, [pc, #40]	@ (800867c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008654:	4c0a      	ldr	r4, [pc, #40]	@ (8008680 <LoopForever+0x16>)
  movs r3, #0
 8008656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008658:	e001      	b.n	800865e <LoopFillZerobss>

0800865a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800865a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800865c:	3204      	adds	r2, #4

0800865e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800865e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008660:	d3fb      	bcc.n	800865a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008662:	f003 fa01 	bl	800ba68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008666:	f7fb fa0d 	bl	8003a84 <main>

0800866a <LoopForever>:

LoopForever:
    b LoopForever
 800866a:	e7fe      	b.n	800866a <LoopForever>
  ldr   r0, =_estack
 800866c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8008670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008674:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8008678:	0800dd24 	.word	0x0800dd24
  ldr r2, =_sbss
 800867c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8008680:	20000764 	.word	0x20000764

08008684 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008684:	e7fe      	b.n	8008684 <ADC1_COMP_IRQHandler>
	...

08008688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008688:	b570      	push	{r4, r5, r6, lr}
 800868a:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800868c:	20fa      	movs	r0, #250	@ 0xfa
 800868e:	4b0d      	ldr	r3, [pc, #52]	@ (80086c4 <HAL_InitTick+0x3c>)
 8008690:	0080      	lsls	r0, r0, #2
 8008692:	7819      	ldrb	r1, [r3, #0]
 8008694:	f7f7 fd5e 	bl	8000154 <__udivsi3>
 8008698:	4c0b      	ldr	r4, [pc, #44]	@ (80086c8 <HAL_InitTick+0x40>)
 800869a:	0001      	movs	r1, r0
 800869c:	6820      	ldr	r0, [r4, #0]
 800869e:	f7f7 fd59 	bl	8000154 <__udivsi3>
 80086a2:	f000 fb57 	bl	8008d54 <HAL_SYSTICK_Config>
 80086a6:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80086a8:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80086aa:	2c00      	cmp	r4, #0
 80086ac:	d109      	bne.n	80086c2 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80086ae:	2d03      	cmp	r5, #3
 80086b0:	d807      	bhi.n	80086c2 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80086b2:	3802      	subs	r0, #2
 80086b4:	0022      	movs	r2, r4
 80086b6:	0029      	movs	r1, r5
 80086b8:	f000 fb16 	bl	8008ce8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80086bc:	0020      	movs	r0, r4
 80086be:	4b03      	ldr	r3, [pc, #12]	@ (80086cc <HAL_InitTick+0x44>)
 80086c0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 80086c2:	bd70      	pop	{r4, r5, r6, pc}
 80086c4:	20000004 	.word	0x20000004
 80086c8:	20000000 	.word	0x20000000
 80086cc:	20000008 	.word	0x20000008

080086d0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80086d0:	2310      	movs	r3, #16
 80086d2:	4a06      	ldr	r2, [pc, #24]	@ (80086ec <HAL_Init+0x1c>)
{
 80086d4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80086d6:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80086d8:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80086da:	430b      	orrs	r3, r1
 80086dc:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80086de:	f7ff ffd3 	bl	8008688 <HAL_InitTick>
  HAL_MspInit();
 80086e2:	f7fb fbc5 	bl	8003e70 <HAL_MspInit>
}
 80086e6:	2000      	movs	r0, #0
 80086e8:	bd10      	pop	{r4, pc}
 80086ea:	46c0      	nop			@ (mov r8, r8)
 80086ec:	40022000 	.word	0x40022000

080086f0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80086f0:	4a03      	ldr	r2, [pc, #12]	@ (8008700 <HAL_IncTick+0x10>)
 80086f2:	4b04      	ldr	r3, [pc, #16]	@ (8008704 <HAL_IncTick+0x14>)
 80086f4:	6811      	ldr	r1, [r2, #0]
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	185b      	adds	r3, r3, r1
 80086fa:	6013      	str	r3, [r2, #0]
}
 80086fc:	4770      	bx	lr
 80086fe:	46c0      	nop			@ (mov r8, r8)
 8008700:	200005f4 	.word	0x200005f4
 8008704:	20000004 	.word	0x20000004

08008708 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8008708:	4b01      	ldr	r3, [pc, #4]	@ (8008710 <HAL_GetTick+0x8>)
 800870a:	6818      	ldr	r0, [r3, #0]
}
 800870c:	4770      	bx	lr
 800870e:	46c0      	nop			@ (mov r8, r8)
 8008710:	200005f4 	.word	0x200005f4

08008714 <ADC_ConversionStop>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8008714:	2204      	movs	r2, #4
 8008716:	6803      	ldr	r3, [r0, #0]
{
 8008718:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800871a:	6899      	ldr	r1, [r3, #8]
{
 800871c:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800871e:	4211      	tst	r1, r2
 8008720:	d101      	bne.n	8008726 <ADC_ConversionStop+0x12>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8008722:	2000      	movs	r0, #0
}
 8008724:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8008726:	6899      	ldr	r1, [r3, #8]
 8008728:	4211      	tst	r1, r2
 800872a:	d006      	beq.n	800873a <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800872c:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800872e:	0792      	lsls	r2, r2, #30
 8008730:	d403      	bmi.n	800873a <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8008732:	2210      	movs	r2, #16
 8008734:	6899      	ldr	r1, [r3, #8]
 8008736:	430a      	orrs	r2, r1
 8008738:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800873a:	f7ff ffe5 	bl	8008708 <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800873e:	2604      	movs	r6, #4
    tickstart = HAL_GetTick();
 8008740:	0005      	movs	r5, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8008742:	6823      	ldr	r3, [r4, #0]
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	4233      	tst	r3, r6
 8008748:	d0eb      	beq.n	8008722 <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800874a:	f7ff ffdd 	bl	8008708 <HAL_GetTick>
 800874e:	1b40      	subs	r0, r0, r5
 8008750:	2802      	cmp	r0, #2
 8008752:	d9f6      	bls.n	8008742 <ADC_ConversionStop+0x2e>
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8008754:	6823      	ldr	r3, [r4, #0]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	4233      	tst	r3, r6
 800875a:	d0f2      	beq.n	8008742 <ADC_ConversionStop+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800875c:	2310      	movs	r3, #16
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800875e:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008760:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008762:	4313      	orrs	r3, r2
 8008764:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008766:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008768:	4303      	orrs	r3, r0
 800876a:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 800876c:	e7da      	b.n	8008724 <ADC_ConversionStop+0x10>

0800876e <ADC_Disable>:
  if (ADC_IS_ENABLE(hadc) != RESET)
 800876e:	2103      	movs	r1, #3
 8008770:	6803      	ldr	r3, [r0, #0]
{
 8008772:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8008774:	689a      	ldr	r2, [r3, #8]
{
 8008776:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8008778:	400a      	ands	r2, r1
 800877a:	2a01      	cmp	r2, #1
 800877c:	d001      	beq.n	8008782 <ADC_Disable+0x14>
  return HAL_OK;
 800877e:	2000      	movs	r0, #0
}
 8008780:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8008782:	6819      	ldr	r1, [r3, #0]
 8008784:	4211      	tst	r1, r2
 8008786:	d102      	bne.n	800878e <ADC_Disable+0x20>
 8008788:	68da      	ldr	r2, [r3, #12]
 800878a:	0412      	lsls	r2, r2, #16
 800878c:	d5f7      	bpl.n	800877e <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800878e:	2205      	movs	r2, #5
 8008790:	689d      	ldr	r5, [r3, #8]
 8008792:	4015      	ands	r5, r2
 8008794:	2d01      	cmp	r5, #1
 8008796:	d11c      	bne.n	80087d2 <ADC_Disable+0x64>
      __HAL_ADC_DISABLE(hadc);
 8008798:	6899      	ldr	r1, [r3, #8]
 800879a:	3a03      	subs	r2, #3
 800879c:	430a      	orrs	r2, r1
 800879e:	609a      	str	r2, [r3, #8]
 80087a0:	2203      	movs	r2, #3
 80087a2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80087a4:	f7ff ffb0 	bl	8008708 <HAL_GetTick>
 80087a8:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80087aa:	6823      	ldr	r3, [r4, #0]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	422b      	tst	r3, r5
 80087b0:	d0e5      	beq.n	800877e <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80087b2:	f7ff ffa9 	bl	8008708 <HAL_GetTick>
 80087b6:	1b80      	subs	r0, r0, r6
 80087b8:	2802      	cmp	r0, #2
 80087ba:	d9f6      	bls.n	80087aa <ADC_Disable+0x3c>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	422b      	tst	r3, r5
 80087c2:	d0f2      	beq.n	80087aa <ADC_Disable+0x3c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087c4:	2310      	movs	r3, #16
 80087c6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80087c8:	4313      	orrs	r3, r2
 80087ca:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80087cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80087ce:	432b      	orrs	r3, r5
 80087d0:	e006      	b.n	80087e0 <ADC_Disable+0x72>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087d2:	2310      	movs	r3, #16
 80087d4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80087d6:	4313      	orrs	r3, r2
 80087d8:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80087da:	2301      	movs	r3, #1
 80087dc:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80087de:	4313      	orrs	r3, r2
      return HAL_ERROR;
 80087e0:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80087e2:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 80087e4:	e7cc      	b.n	8008780 <ADC_Disable+0x12>
	...

080087e8 <ADC_Enable.constprop.0>:
  __IO uint32_t wait_loop_index = 0U;
 80087e8:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 80087ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80087ec:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 80087ee:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80087f0:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 80087f2:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80087f4:	689a      	ldr	r2, [r3, #8]
 80087f6:	400a      	ands	r2, r1
 80087f8:	2a01      	cmp	r2, #1
 80087fa:	d107      	bne.n	800880c <ADC_Enable.constprop.0+0x24>
 80087fc:	6819      	ldr	r1, [r3, #0]
 80087fe:	4211      	tst	r1, r2
 8008800:	d001      	beq.n	8008806 <ADC_Enable.constprop.0+0x1e>
  return HAL_OK;
 8008802:	2000      	movs	r0, #0
}
 8008804:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8008806:	68da      	ldr	r2, [r3, #12]
 8008808:	0412      	lsls	r2, r2, #16
 800880a:	d4fa      	bmi.n	8008802 <ADC_Enable.constprop.0+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800880c:	6899      	ldr	r1, [r3, #8]
 800880e:	4a1b      	ldr	r2, [pc, #108]	@ (800887c <ADC_Enable.constprop.0+0x94>)
 8008810:	4211      	tst	r1, r2
 8008812:	d009      	beq.n	8008828 <ADC_Enable.constprop.0+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008814:	2310      	movs	r3, #16
 8008816:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008818:	4313      	orrs	r3, r2
 800881a:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800881c:	2301      	movs	r3, #1
 800881e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008820:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8008822:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008824:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8008826:	e7ed      	b.n	8008804 <ADC_Enable.constprop.0+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8008828:	2201      	movs	r2, #1
 800882a:	6899      	ldr	r1, [r3, #8]
 800882c:	430a      	orrs	r2, r1
 800882e:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008830:	4b13      	ldr	r3, [pc, #76]	@ (8008880 <ADC_Enable.constprop.0+0x98>)
 8008832:	4914      	ldr	r1, [pc, #80]	@ (8008884 <ADC_Enable.constprop.0+0x9c>)
 8008834:	6818      	ldr	r0, [r3, #0]
 8008836:	f7f7 fc8d 	bl	8000154 <__udivsi3>
 800883a:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800883c:	9b01      	ldr	r3, [sp, #4]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d117      	bne.n	8008872 <ADC_Enable.constprop.0+0x8a>
    tickstart = HAL_GetTick();
 8008842:	f7ff ff61 	bl	8008708 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8008846:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8008848:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800884a:	6823      	ldr	r3, [r4, #0]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	422b      	tst	r3, r5
 8008850:	d1d7      	bne.n	8008802 <ADC_Enable.constprop.0+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008852:	f7ff ff59 	bl	8008708 <HAL_GetTick>
 8008856:	1b80      	subs	r0, r0, r6
 8008858:	2802      	cmp	r0, #2
 800885a:	d9f6      	bls.n	800884a <ADC_Enable.constprop.0+0x62>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	422b      	tst	r3, r5
 8008862:	d1f2      	bne.n	800884a <ADC_Enable.constprop.0+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008864:	2310      	movs	r3, #16
 8008866:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008868:	4313      	orrs	r3, r2
 800886a:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800886c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800886e:	432b      	orrs	r3, r5
 8008870:	e7d7      	b.n	8008822 <ADC_Enable.constprop.0+0x3a>
      wait_loop_index--;
 8008872:	9b01      	ldr	r3, [sp, #4]
 8008874:	3b01      	subs	r3, #1
 8008876:	9301      	str	r3, [sp, #4]
 8008878:	e7e0      	b.n	800883c <ADC_Enable.constprop.0+0x54>
 800887a:	46c0      	nop			@ (mov r8, r8)
 800887c:	80000017 	.word	0x80000017
 8008880:	20000000 	.word	0x20000000
 8008884:	000f4240 	.word	0x000f4240

08008888 <HAL_ADC_Init>:
{
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 800888c:	d100      	bne.n	8008890 <HAL_ADC_Init+0x8>
 800888e:	e090      	b.n	80089b2 <HAL_ADC_Init+0x12a>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008890:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008892:	2b00      	cmp	r3, #0
 8008894:	d105      	bne.n	80088a2 <HAL_ADC_Init+0x1a>
    hadc->Lock = HAL_UNLOCKED;
 8008896:	0002      	movs	r2, r0
 8008898:	3234      	adds	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 800889a:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 800889c:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800889e:	f7fb faff 	bl	8003ea0 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80088a2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80088a4:	06db      	lsls	r3, r3, #27
 80088a6:	d500      	bpl.n	80088aa <HAL_ADC_Init+0x22>
 80088a8:	e085      	b.n	80089b6 <HAL_ADC_Init+0x12e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80088aa:	6822      	ldr	r2, [r4, #0]
 80088ac:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80088ae:	075b      	lsls	r3, r3, #29
 80088b0:	d500      	bpl.n	80088b4 <HAL_ADC_Init+0x2c>
 80088b2:	e080      	b.n	80089b6 <HAL_ADC_Init+0x12e>
    ADC_STATE_CLR_SET(hadc->State,
 80088b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80088b6:	4b42      	ldr	r3, [pc, #264]	@ (80089c0 <HAL_ADC_Init+0x138>)
 80088b8:	4019      	ands	r1, r3
 80088ba:	3306      	adds	r3, #6
 80088bc:	33ff      	adds	r3, #255	@ 0xff
 80088be:	430b      	orrs	r3, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 80088c0:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 80088c2:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 80088c4:	6893      	ldr	r3, [r2, #8]
 80088c6:	400b      	ands	r3, r1
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d105      	bne.n	80088d8 <HAL_ADC_Init+0x50>
 80088cc:	6811      	ldr	r1, [r2, #0]
 80088ce:	4219      	tst	r1, r3
 80088d0:	d10e      	bne.n	80088f0 <HAL_ADC_Init+0x68>
 80088d2:	68d3      	ldr	r3, [r2, #12]
 80088d4:	041b      	lsls	r3, r3, #16
 80088d6:	d40b      	bmi.n	80088f0 <HAL_ADC_Init+0x68>
      MODIFY_REG(hadc->Instance->CFGR1,
 80088d8:	2118      	movs	r1, #24
 80088da:	68d3      	ldr	r3, [r2, #12]
 80088dc:	438b      	bics	r3, r1
 80088de:	68a1      	ldr	r1, [r4, #8]
 80088e0:	430b      	orrs	r3, r1
 80088e2:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80088e4:	6913      	ldr	r3, [r2, #16]
 80088e6:	6861      	ldr	r1, [r4, #4]
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	089b      	lsrs	r3, r3, #2
 80088ec:	430b      	orrs	r3, r1
 80088ee:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80088f0:	68d3      	ldr	r3, [r2, #12]
 80088f2:	4934      	ldr	r1, [pc, #208]	@ (80089c4 <HAL_ADC_Init+0x13c>)
 80088f4:	400b      	ands	r3, r1
 80088f6:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80088f8:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80088fa:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80088fc:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80088fe:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008900:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8008902:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8008904:	68e0      	ldr	r0, [r4, #12]
 8008906:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8008908:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800890a:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800890c:	1d60      	adds	r0, r4, #5
 800890e:	7fc0      	ldrb	r0, [r0, #31]
 8008910:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8008912:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8008914:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008916:	3801      	subs	r0, #1
 8008918:	1e45      	subs	r5, r0, #1
 800891a:	41a8      	sbcs	r0, r5
 800891c:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800891e:	4303      	orrs	r3, r0
 8008920:	6920      	ldr	r0, [r4, #16]
 8008922:	3802      	subs	r0, #2
 8008924:	4245      	negs	r5, r0
 8008926:	4168      	adcs	r0, r5
 8008928:	0080      	lsls	r0, r0, #2
 800892a:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800892c:	7ee0      	ldrb	r0, [r4, #27]
 800892e:	2801      	cmp	r0, #1
 8008930:	d104      	bne.n	800893c <HAL_ADC_Init+0xb4>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8008932:	2900      	cmp	r1, #0
 8008934:	d12b      	bne.n	800898e <HAL_ADC_Init+0x106>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8008936:	2180      	movs	r1, #128	@ 0x80
 8008938:	0249      	lsls	r1, r1, #9
 800893a:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800893c:	20c2      	movs	r0, #194	@ 0xc2
 800893e:	69e1      	ldr	r1, [r4, #28]
 8008940:	30ff      	adds	r0, #255	@ 0xff
 8008942:	4281      	cmp	r1, r0
 8008944:	d002      	beq.n	800894c <HAL_ADC_Init+0xc4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8008946:	6a20      	ldr	r0, [r4, #32]
 8008948:	4301      	orrs	r1, r0
 800894a:	430b      	orrs	r3, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800894c:	2080      	movs	r0, #128	@ 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800894e:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8008950:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8008952:	4319      	orrs	r1, r3
 8008954:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8008956:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008958:	4281      	cmp	r1, r0
 800895a:	d002      	beq.n	8008962 <HAL_ADC_Init+0xda>
 800895c:	1e48      	subs	r0, r1, #1
 800895e:	2806      	cmp	r0, #6
 8008960:	d807      	bhi.n	8008972 <HAL_ADC_Init+0xea>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8008962:	2507      	movs	r5, #7
 8008964:	6950      	ldr	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8008966:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8008968:	43a8      	bics	r0, r5
 800896a:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800896c:	6950      	ldr	r0, [r2, #20]
 800896e:	4301      	orrs	r1, r0
 8008970:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8008972:	68d2      	ldr	r2, [r2, #12]
 8008974:	4914      	ldr	r1, [pc, #80]	@ (80089c8 <HAL_ADC_Init+0x140>)
 8008976:	400a      	ands	r2, r1
 8008978:	429a      	cmp	r2, r3
 800897a:	d110      	bne.n	800899e <HAL_ADC_Init+0x116>
      ADC_CLEAR_ERRORCODE(hadc);
 800897c:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800897e:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8008980:	63e0      	str	r0, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8008982:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008984:	439a      	bics	r2, r3
 8008986:	3b02      	subs	r3, #2
 8008988:	4313      	orrs	r3, r2
 800898a:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 800898c:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800898e:	2120      	movs	r1, #32
 8008990:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8008992:	4329      	orrs	r1, r5
 8008994:	63a1      	str	r1, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008996:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8008998:	4308      	orrs	r0, r1
 800899a:	63e0      	str	r0, [r4, #60]	@ 0x3c
 800899c:	e7ce      	b.n	800893c <HAL_ADC_Init+0xb4>
      ADC_STATE_CLR_SET(hadc->State,
 800899e:	2312      	movs	r3, #18
 80089a0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80089a2:	439a      	bics	r2, r3
 80089a4:	3b02      	subs	r3, #2
 80089a6:	4313      	orrs	r3, r2
 80089a8:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80089aa:	2301      	movs	r3, #1
 80089ac:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80089ae:	4313      	orrs	r3, r2
 80089b0:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 80089b2:	2001      	movs	r0, #1
 80089b4:	e7ea      	b.n	800898c <HAL_ADC_Init+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80089b6:	2310      	movs	r3, #16
 80089b8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80089ba:	4313      	orrs	r3, r2
 80089bc:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80089be:	e7f8      	b.n	80089b2 <HAL_ADC_Init+0x12a>
 80089c0:	fffffefd 	.word	0xfffffefd
 80089c4:	fffe0219 	.word	0xfffe0219
 80089c8:	833fffe7 	.word	0x833fffe7

080089cc <HAL_ADC_Stop>:
{ 
 80089cc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 80089ce:	0006      	movs	r6, r0
 80089d0:	3634      	adds	r6, #52	@ 0x34
 80089d2:	7833      	ldrb	r3, [r6, #0]
{ 
 80089d4:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80089d6:	2002      	movs	r0, #2
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d012      	beq.n	8008a02 <HAL_ADC_Stop+0x36>
 80089dc:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 80089de:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 80089e0:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 80089e2:	f7ff fe97 	bl	8008714 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80089e6:	2800      	cmp	r0, #0
 80089e8:	d109      	bne.n	80089fe <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 80089ea:	0020      	movs	r0, r4
 80089ec:	f7ff febf 	bl	800876e <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d104      	bne.n	80089fe <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 80089f4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80089f6:	4a03      	ldr	r2, [pc, #12]	@ (8008a04 <HAL_ADC_Stop+0x38>)
 80089f8:	4013      	ands	r3, r2
 80089fa:	431d      	orrs	r5, r3
 80089fc:	63a5      	str	r5, [r4, #56]	@ 0x38
  __HAL_UNLOCK(hadc);
 80089fe:	2300      	movs	r3, #0
 8008a00:	7033      	strb	r3, [r6, #0]
}
 8008a02:	bd70      	pop	{r4, r5, r6, pc}
 8008a04:	fffffefe 	.word	0xfffffefe

08008a08 <HAL_ADC_Start_DMA>:
{
 8008a08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008a0a:	6803      	ldr	r3, [r0, #0]
{
 8008a0c:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008a0e:	689b      	ldr	r3, [r3, #8]
{
 8008a10:	000e      	movs	r6, r1
    __HAL_LOCK(hadc);
 8008a12:	2002      	movs	r0, #2
{
 8008a14:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008a16:	075b      	lsls	r3, r3, #29
 8008a18:	d430      	bmi.n	8008a7c <HAL_ADC_Start_DMA+0x74>
    __HAL_LOCK(hadc);
 8008a1a:	0027      	movs	r7, r4
 8008a1c:	3734      	adds	r7, #52	@ 0x34
 8008a1e:	783b      	ldrb	r3, [r7, #0]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d02b      	beq.n	8008a7c <HAL_ADC_Start_DMA+0x74>
 8008a24:	2301      	movs	r3, #1
 8008a26:	703b      	strb	r3, [r7, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8008a28:	7e63      	ldrb	r3, [r4, #25]
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d127      	bne.n	8008a7e <HAL_ADC_Start_DMA+0x76>
      ADC_STATE_CLR_SET(hadc->State,
 8008a2e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008a30:	4b16      	ldr	r3, [pc, #88]	@ (8008a8c <HAL_ADC_Start_DMA+0x84>)
      ADC_CLEAR_ERRORCODE(hadc);
 8008a32:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 8008a34:	401a      	ands	r2, r3
 8008a36:	2380      	movs	r3, #128	@ 0x80
 8008a38:	005b      	lsls	r3, r3, #1
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	63a3      	str	r3, [r4, #56]	@ 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 8008a3e:	63e5      	str	r5, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 8008a40:	703d      	strb	r5, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008a42:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008a44:	4b12      	ldr	r3, [pc, #72]	@ (8008a90 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008a46:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008a48:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008a4a:	4b12      	ldr	r3, [pc, #72]	@ (8008a94 <HAL_ADC_Start_DMA+0x8c>)
 8008a4c:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008a4e:	4b12      	ldr	r3, [pc, #72]	@ (8008a98 <HAL_ADC_Start_DMA+0x90>)
 8008a50:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008a52:	231c      	movs	r3, #28
 8008a54:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008a56:	684a      	ldr	r2, [r1, #4]
 8008a58:	3b0c      	subs	r3, #12
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	68ca      	ldr	r2, [r1, #12]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008a66:	0032      	movs	r2, r6
 8008a68:	9b01      	ldr	r3, [sp, #4]
 8008a6a:	3140      	adds	r1, #64	@ 0x40
 8008a6c:	f000 f9be 	bl	8008dec <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8008a70:	2304      	movs	r3, #4
 8008a72:	0028      	movs	r0, r5
 8008a74:	6822      	ldr	r2, [r4, #0]
 8008a76:	6891      	ldr	r1, [r2, #8]
 8008a78:	430b      	orrs	r3, r1
 8008a7a:	6093      	str	r3, [r2, #8]
}
 8008a7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8008a7e:	0020      	movs	r0, r4
 8008a80:	f7ff feb2 	bl	80087e8 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d0d2      	beq.n	8008a2e <HAL_ADC_Start_DMA+0x26>
 8008a88:	e7f8      	b.n	8008a7c <HAL_ADC_Start_DMA+0x74>
 8008a8a:	46c0      	nop			@ (mov r8, r8)
 8008a8c:	fffff0fe 	.word	0xfffff0fe
 8008a90:	08008aa1 	.word	0x08008aa1
 8008a94:	08008b13 	.word	0x08008b13
 8008a98:	08008b1f 	.word	0x08008b1f

08008a9c <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8008a9c:	4770      	bx	lr
	...

08008aa0 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8008aa0:	2250      	movs	r2, #80	@ 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008aa2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8008aa4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8008aa6:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8008aa8:	4211      	tst	r1, r2
 8008aaa:	d12b      	bne.n	8008b04 <ADC_DMAConvCplt+0x64>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8008aac:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8008aae:	32b1      	adds	r2, #177	@ 0xb1
 8008ab0:	32ff      	adds	r2, #255	@ 0xff
 8008ab2:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8008ab4:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8008ab6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	0109      	lsls	r1, r1, #4
 8008abc:	68d0      	ldr	r0, [r2, #12]
 8008abe:	4208      	tst	r0, r1
 8008ac0:	d113      	bne.n	8008aea <ADC_DMAConvCplt+0x4a>
 8008ac2:	7e99      	ldrb	r1, [r3, #26]
 8008ac4:	2900      	cmp	r1, #0
 8008ac6:	d110      	bne.n	8008aea <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8008ac8:	6811      	ldr	r1, [r2, #0]
 8008aca:	0709      	lsls	r1, r1, #28
 8008acc:	d50d      	bpl.n	8008aea <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008ace:	6891      	ldr	r1, [r2, #8]
 8008ad0:	0749      	lsls	r1, r1, #29
 8008ad2:	d40e      	bmi.n	8008af2 <ADC_DMAConvCplt+0x52>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8008ad4:	200c      	movs	r0, #12
 8008ad6:	6851      	ldr	r1, [r2, #4]
 8008ad8:	4381      	bics	r1, r0
 8008ada:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8008adc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8008ade:	4a0b      	ldr	r2, [pc, #44]	@ (8008b0c <ADC_DMAConvCplt+0x6c>)
 8008ae0:	4011      	ands	r1, r2
 8008ae2:	3204      	adds	r2, #4
 8008ae4:	32ff      	adds	r2, #255	@ 0xff
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008aea:	0018      	movs	r0, r3
 8008aec:	f7ff ffd6 	bl	8008a9c <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8008af0:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008af2:	2220      	movs	r2, #32
 8008af4:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8008af6:	430a      	orrs	r2, r1
 8008af8:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008afa:	2201      	movs	r2, #1
 8008afc:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008afe:	430a      	orrs	r2, r1
 8008b00:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008b02:	e7f2      	b.n	8008aea <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8008b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b08:	4798      	blx	r3
}
 8008b0a:	e7f1      	b.n	8008af0 <ADC_DMAConvCplt+0x50>
 8008b0c:	fffffefe 	.word	0xfffffefe

08008b10 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 8008b10:	4770      	bx	lr

08008b12 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8008b12:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8008b14:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008b16:	f7ff fffb 	bl	8008b10 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008b1a:	bd10      	pop	{r4, pc}

08008b1c <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8008b1c:	4770      	bx	lr

08008b1e <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008b1e:	2340      	movs	r3, #64	@ 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008b20:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8008b22:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008b24:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8008b26:	4313      	orrs	r3, r2
 8008b28:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008b2a:	2304      	movs	r3, #4
 8008b2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8008b32:	f7ff fff3 	bl	8008b1c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008b36:	bd10      	pop	{r4, pc}

08008b38 <HAL_ADC_ConfigChannel>:
{
 8008b38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 8008b3a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8008b3c:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8008b3e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8008b40:	3434      	adds	r4, #52	@ 0x34
 8008b42:	7822      	ldrb	r2, [r4, #0]
{
 8008b44:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8008b46:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 8008b48:	2002      	movs	r0, #2
 8008b4a:	2a01      	cmp	r2, #1
 8008b4c:	d02c      	beq.n	8008ba8 <HAL_ADC_ConfigChannel+0x70>
 8008b4e:	3801      	subs	r0, #1
 8008b50:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	6895      	ldr	r5, [r2, #8]
 8008b56:	076d      	lsls	r5, r5, #29
 8008b58:	d45b      	bmi.n	8008c12 <HAL_ADC_ConfigChannel+0xda>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8008b5a:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8008b5c:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008b5e:	001d      	movs	r5, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 8008b60:	46bc      	mov	ip, r7
 8008b62:	4f2e      	ldr	r7, [pc, #184]	@ (8008c1c <HAL_ADC_ConfigChannel+0xe4>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8008b64:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008b66:	3d10      	subs	r5, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 8008b68:	45bc      	cmp	ip, r7
 8008b6a:	d03c      	beq.n	8008be6 <HAL_ADC_ConfigChannel+0xae>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8008b6c:	6a97      	ldr	r7, [r2, #40]	@ 0x28
 8008b6e:	4338      	orrs	r0, r7
 8008b70:	6290      	str	r0, [r2, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8008b72:	2e07      	cmp	r6, #7
 8008b74:	d80f      	bhi.n	8008b96 <HAL_ADC_ConfigChannel+0x5e>
 8008b76:	2e00      	cmp	r6, #0
 8008b78:	d111      	bne.n	8008b9e <HAL_ADC_ConfigChannel+0x66>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8008b7a:	2007      	movs	r0, #7
 8008b7c:	6956      	ldr	r6, [r2, #20]
 8008b7e:	6889      	ldr	r1, [r1, #8]
 8008b80:	4006      	ands	r6, r0
 8008b82:	42b1      	cmp	r1, r6
 8008b84:	d00b      	beq.n	8008b9e <HAL_ADC_ConfigChannel+0x66>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8008b86:	6956      	ldr	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8008b88:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8008b8a:	4386      	bics	r6, r0
 8008b8c:	6156      	str	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8008b8e:	6956      	ldr	r6, [r2, #20]
 8008b90:	4331      	orrs	r1, r6
 8008b92:	6151      	str	r1, [r2, #20]
 8008b94:	e003      	b.n	8008b9e <HAL_ADC_ConfigChannel+0x66>
 8008b96:	2080      	movs	r0, #128	@ 0x80
 8008b98:	0540      	lsls	r0, r0, #21
 8008b9a:	4286      	cmp	r6, r0
 8008b9c:	d1ed      	bne.n	8008b7a <HAL_ADC_ConfigChannel+0x42>
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008b9e:	2d02      	cmp	r5, #2
 8008ba0:	d903      	bls.n	8008baa <HAL_ADC_ConfigChannel+0x72>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008ba2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	7023      	strb	r3, [r4, #0]
}
 8008ba8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8008baa:	481d      	ldr	r0, [pc, #116]	@ (8008c20 <HAL_ADC_ConfigChannel+0xe8>)
 8008bac:	2180      	movs	r1, #128	@ 0x80
 8008bae:	6802      	ldr	r2, [r0, #0]
 8008bb0:	2b10      	cmp	r3, #16
 8008bb2:	d014      	beq.n	8008bde <HAL_ADC_ConfigChannel+0xa6>
 8008bb4:	2b11      	cmp	r3, #17
 8008bb6:	d114      	bne.n	8008be2 <HAL_ADC_ConfigChannel+0xaa>
 8008bb8:	03c9      	lsls	r1, r1, #15
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008bbe:	2b10      	cmp	r3, #16
 8008bc0:	d1ef      	bne.n	8008ba2 <HAL_ADC_ConfigChannel+0x6a>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008bc2:	4b18      	ldr	r3, [pc, #96]	@ (8008c24 <HAL_ADC_ConfigChannel+0xec>)
 8008bc4:	4918      	ldr	r1, [pc, #96]	@ (8008c28 <HAL_ADC_ConfigChannel+0xf0>)
 8008bc6:	6818      	ldr	r0, [r3, #0]
 8008bc8:	f7f7 fac4 	bl	8000154 <__udivsi3>
 8008bcc:	230a      	movs	r3, #10
 8008bce:	4343      	muls	r3, r0
            wait_loop_index--;
 8008bd0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8008bd2:	9b01      	ldr	r3, [sp, #4]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d0e4      	beq.n	8008ba2 <HAL_ADC_ConfigChannel+0x6a>
            wait_loop_index--;
 8008bd8:	9b01      	ldr	r3, [sp, #4]
 8008bda:	3b01      	subs	r3, #1
 8008bdc:	e7f8      	b.n	8008bd0 <HAL_ADC_ConfigChannel+0x98>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8008bde:	0409      	lsls	r1, r1, #16
 8008be0:	e7eb      	b.n	8008bba <HAL_ADC_ConfigChannel+0x82>
 8008be2:	0449      	lsls	r1, r1, #17
 8008be4:	e7e9      	b.n	8008bba <HAL_ADC_ConfigChannel+0x82>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8008be6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008be8:	4381      	bics	r1, r0
 8008bea:	6291      	str	r1, [r2, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008bec:	2d02      	cmp	r5, #2
 8008bee:	d8d8      	bhi.n	8008ba2 <HAL_ADC_ConfigChannel+0x6a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8008bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8008c20 <HAL_ADC_ConfigChannel+0xe8>)
 8008bf2:	6811      	ldr	r1, [r2, #0]
 8008bf4:	2b10      	cmp	r3, #16
 8008bf6:	d00a      	beq.n	8008c0e <HAL_ADC_ConfigChannel+0xd6>
 8008bf8:	3b11      	subs	r3, #17
 8008bfa:	1e58      	subs	r0, r3, #1
 8008bfc:	4183      	sbcs	r3, r0
 8008bfe:	480b      	ldr	r0, [pc, #44]	@ (8008c2c <HAL_ADC_ConfigChannel+0xf4>)
 8008c00:	425b      	negs	r3, r3
 8008c02:	4003      	ands	r3, r0
 8008c04:	480a      	ldr	r0, [pc, #40]	@ (8008c30 <HAL_ADC_ConfigChannel+0xf8>)
 8008c06:	181b      	adds	r3, r3, r0
 8008c08:	400b      	ands	r3, r1
 8008c0a:	6013      	str	r3, [r2, #0]
 8008c0c:	e7c9      	b.n	8008ba2 <HAL_ADC_ConfigChannel+0x6a>
 8008c0e:	4b09      	ldr	r3, [pc, #36]	@ (8008c34 <HAL_ADC_ConfigChannel+0xfc>)
 8008c10:	e7fa      	b.n	8008c08 <HAL_ADC_ConfigChannel+0xd0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c12:	2220      	movs	r2, #32
 8008c14:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8008c16:	430a      	orrs	r2, r1
 8008c18:	639a      	str	r2, [r3, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8008c1a:	e7c3      	b.n	8008ba4 <HAL_ADC_ConfigChannel+0x6c>
 8008c1c:	00001001 	.word	0x00001001
 8008c20:	40012708 	.word	0x40012708
 8008c24:	20000000 	.word	0x20000000
 8008c28:	000f4240 	.word	0x000f4240
 8008c2c:	ff400000 	.word	0xff400000
 8008c30:	ffbfffff 	.word	0xffbfffff
 8008c34:	ff7fffff 	.word	0xff7fffff

08008c38 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8008c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008c3a:	0006      	movs	r6, r0
 8008c3c:	3634      	adds	r6, #52	@ 0x34
 8008c3e:	7833      	ldrb	r3, [r6, #0]
{
 8008c40:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8008c42:	2002      	movs	r0, #2
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d045      	beq.n	8008cd4 <HAL_ADCEx_Calibration_Start+0x9c>
 8008c48:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8008c4a:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 8008c4c:	7033      	strb	r3, [r6, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	689a      	ldr	r2, [r3, #8]
 8008c52:	400a      	ands	r2, r1
 8008c54:	2a01      	cmp	r2, #1
 8008c56:	d105      	bne.n	8008c64 <HAL_ADCEx_Calibration_Start+0x2c>
 8008c58:	6819      	ldr	r1, [r3, #0]
 8008c5a:	4211      	tst	r1, r2
 8008c5c:	d13b      	bne.n	8008cd6 <HAL_ADCEx_Calibration_Start+0x9e>
 8008c5e:	68da      	ldr	r2, [r3, #12]
 8008c60:	0412      	lsls	r2, r2, #16
 8008c62:	d438      	bmi.n	8008cd6 <HAL_ADCEx_Calibration_Start+0x9e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8008c64:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008c66:	4a1f      	ldr	r2, [pc, #124]	@ (8008ce4 <HAL_ADCEx_Calibration_Start+0xac>)
 8008c68:	4011      	ands	r1, r2
 8008c6a:	3206      	adds	r2, #6
 8008c6c:	32ff      	adds	r2, #255	@ 0xff
 8008c6e:	430a      	orrs	r2, r1
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8008c70:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 8008c72:	63a2      	str	r2, [r4, #56]	@ 0x38
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8008c74:	68dd      	ldr	r5, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8008c76:	68da      	ldr	r2, [r3, #12]
 8008c78:	438a      	bics	r2, r1
 8008c7a:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8008c7c:	2280      	movs	r2, #128	@ 0x80
 8008c7e:	6899      	ldr	r1, [r3, #8]
 8008c80:	0612      	lsls	r2, r2, #24
 8008c82:	430a      	orrs	r2, r1
 8008c84:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8008c86:	f7ff fd3f 	bl	8008708 <HAL_GetTick>
 8008c8a:	0007      	movs	r7, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8008c8c:	6823      	ldr	r3, [r4, #0]
 8008c8e:	689a      	ldr	r2, [r3, #8]
 8008c90:	2a00      	cmp	r2, #0
 8008c92:	db0d      	blt.n	8008cb0 <HAL_ADCEx_Calibration_Start+0x78>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8008c94:	2103      	movs	r1, #3
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8008c96:	68da      	ldr	r2, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8008c98:	400d      	ands	r5, r1
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8008c9a:	4315      	orrs	r5, r2
 8008c9c:	60dd      	str	r5, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008c9e:	2301      	movs	r3, #1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008ca0:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8008ca2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008ca4:	438a      	bics	r2, r1
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	63a3      	str	r3, [r4, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008caa:	2300      	movs	r3, #0
 8008cac:	7033      	strb	r3, [r6, #0]
  
  /* Return function status */
  return tmp_hal_status;
 8008cae:	e011      	b.n	8008cd4 <HAL_ADCEx_Calibration_Start+0x9c>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8008cb0:	f7ff fd2a 	bl	8008708 <HAL_GetTick>
 8008cb4:	1bc0      	subs	r0, r0, r7
 8008cb6:	2802      	cmp	r0, #2
 8008cb8:	d9e8      	bls.n	8008c8c <HAL_ADCEx_Calibration_Start+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	dae4      	bge.n	8008c8c <HAL_ADCEx_Calibration_Start+0x54>
          ADC_STATE_CLR_SET(hadc->State,
 8008cc2:	2312      	movs	r3, #18
 8008cc4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          return HAL_ERROR;
 8008cc6:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8008cc8:	439a      	bics	r2, r3
 8008cca:	3b02      	subs	r3, #2
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	63a3      	str	r3, [r4, #56]	@ 0x38
          __HAL_UNLOCK(hadc);
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	7033      	strb	r3, [r6, #0]
}
 8008cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008cd6:	2320      	movs	r3, #32
 8008cd8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8008cda:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8008ce0:	e7e3      	b.n	8008caa <HAL_ADCEx_Calibration_Start+0x72>
 8008ce2:	46c0      	nop			@ (mov r8, r8)
 8008ce4:	fffffefd 	.word	0xfffffefd

08008ce8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008ce8:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008cea:	24ff      	movs	r4, #255	@ 0xff
 8008cec:	2203      	movs	r2, #3
 8008cee:	000b      	movs	r3, r1
 8008cf0:	0021      	movs	r1, r4
 8008cf2:	4002      	ands	r2, r0
 8008cf4:	00d2      	lsls	r2, r2, #3
 8008cf6:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008cf8:	019b      	lsls	r3, r3, #6
 8008cfa:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008cfc:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008cfe:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8008d00:	2800      	cmp	r0, #0
 8008d02:	db0a      	blt.n	8008d1a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d04:	24c0      	movs	r4, #192	@ 0xc0
 8008d06:	4a0b      	ldr	r2, [pc, #44]	@ (8008d34 <HAL_NVIC_SetPriority+0x4c>)
 8008d08:	0880      	lsrs	r0, r0, #2
 8008d0a:	0080      	lsls	r0, r0, #2
 8008d0c:	1880      	adds	r0, r0, r2
 8008d0e:	00a4      	lsls	r4, r4, #2
 8008d10:	5902      	ldr	r2, [r0, r4]
 8008d12:	400a      	ands	r2, r1
 8008d14:	4313      	orrs	r3, r2
 8008d16:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8008d18:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d1a:	220f      	movs	r2, #15
 8008d1c:	4010      	ands	r0, r2
 8008d1e:	3808      	subs	r0, #8
 8008d20:	4a05      	ldr	r2, [pc, #20]	@ (8008d38 <HAL_NVIC_SetPriority+0x50>)
 8008d22:	0880      	lsrs	r0, r0, #2
 8008d24:	0080      	lsls	r0, r0, #2
 8008d26:	1880      	adds	r0, r0, r2
 8008d28:	69c2      	ldr	r2, [r0, #28]
 8008d2a:	4011      	ands	r1, r2
 8008d2c:	4319      	orrs	r1, r3
 8008d2e:	61c1      	str	r1, [r0, #28]
 8008d30:	e7f2      	b.n	8008d18 <HAL_NVIC_SetPriority+0x30>
 8008d32:	46c0      	nop			@ (mov r8, r8)
 8008d34:	e000e100 	.word	0xe000e100
 8008d38:	e000ed00 	.word	0xe000ed00

08008d3c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	db05      	blt.n	8008d4c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008d40:	231f      	movs	r3, #31
 8008d42:	4018      	ands	r0, r3
 8008d44:	3b1e      	subs	r3, #30
 8008d46:	4083      	lsls	r3, r0
 8008d48:	4a01      	ldr	r2, [pc, #4]	@ (8008d50 <HAL_NVIC_EnableIRQ+0x14>)
 8008d4a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8008d4c:	4770      	bx	lr
 8008d4e:	46c0      	nop			@ (mov r8, r8)
 8008d50:	e000e100 	.word	0xe000e100

08008d54 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008d54:	2280      	movs	r2, #128	@ 0x80
 8008d56:	1e43      	subs	r3, r0, #1
 8008d58:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8008d5a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d20d      	bcs.n	8008d7c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d60:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008d62:	4a07      	ldr	r2, [pc, #28]	@ (8008d80 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d64:	4807      	ldr	r0, [pc, #28]	@ (8008d84 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008d66:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d68:	6a03      	ldr	r3, [r0, #32]
 8008d6a:	0609      	lsls	r1, r1, #24
 8008d6c:	021b      	lsls	r3, r3, #8
 8008d6e:	0a1b      	lsrs	r3, r3, #8
 8008d70:	430b      	orrs	r3, r1
 8008d72:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008d74:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008d76:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008d78:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008d7a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8008d7c:	4770      	bx	lr
 8008d7e:	46c0      	nop			@ (mov r8, r8)
 8008d80:	e000e010 	.word	0xe000e010
 8008d84:	e000ed00 	.word	0xe000ed00

08008d88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008d88:	b570      	push	{r4, r5, r6, lr}
 8008d8a:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8008d8c:	2001      	movs	r0, #1
  if (NULL == hdma)
 8008d8e:	2c00      	cmp	r4, #0
 8008d90:	d024      	beq.n	8008ddc <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008d92:	2302      	movs	r3, #2
 8008d94:	1ca5      	adds	r5, r4, #2
 8008d96:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008d98:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008d9a:	4b11      	ldr	r3, [pc, #68]	@ (8008de0 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8008d9c:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008d9e:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008da0:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8008da2:	6863      	ldr	r3, [r4, #4]
 8008da4:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008da6:	68e1      	ldr	r1, [r4, #12]
 8008da8:	430b      	orrs	r3, r1
 8008daa:	6921      	ldr	r1, [r4, #16]
 8008dac:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008dae:	6961      	ldr	r1, [r4, #20]
 8008db0:	430b      	orrs	r3, r1
 8008db2:	69a1      	ldr	r1, [r4, #24]
 8008db4:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8008db6:	69e1      	ldr	r1, [r4, #28]
 8008db8:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8008dba:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008dbc:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008dbe:	4b09      	ldr	r3, [pc, #36]	@ (8008de4 <HAL_DMA_Init+0x5c>)
 8008dc0:	2114      	movs	r1, #20
 8008dc2:	18c0      	adds	r0, r0, r3
 8008dc4:	f7f7 f9c6 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8008dc8:	4b07      	ldr	r3, [pc, #28]	@ (8008de8 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008dca:	0080      	lsls	r0, r0, #2
 8008dcc:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8008dce:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008dd0:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8008dd2:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008dd4:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 8008dd6:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8008dd8:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8008dda:	77e0      	strb	r0, [r4, #31]
}
 8008ddc:	bd70      	pop	{r4, r5, r6, pc}
 8008dde:	46c0      	nop			@ (mov r8, r8)
 8008de0:	ffffc00f 	.word	0xffffc00f
 8008de4:	bffdfff8 	.word	0xbffdfff8
 8008de8:	40020000 	.word	0x40020000

08008dec <HAL_DMA_Start_IT>:
{
 8008dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8008dee:	1c44      	adds	r4, r0, #1
{
 8008df0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8008df2:	7fe5      	ldrb	r5, [r4, #31]
 8008df4:	2d01      	cmp	r5, #1
 8008df6:	d033      	beq.n	8008e60 <HAL_DMA_Start_IT+0x74>
 8008df8:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8008dfa:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 8008dfc:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 8008dfe:	7ffd      	ldrb	r5, [r7, #31]
 8008e00:	2600      	movs	r6, #0
 8008e02:	46ac      	mov	ip, r5
 8008e04:	4663      	mov	r3, ip
 8008e06:	b2ed      	uxtb	r5, r5
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d128      	bne.n	8008e5e <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 8008e0c:	2402      	movs	r4, #2
 8008e0e:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008e10:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e12:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008e14:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8008e16:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008e18:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8008e1a:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008e1c:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 8008e1e:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8008e20:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 8008e22:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8008e24:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008e26:	6843      	ldr	r3, [r0, #4]
 8008e28:	2b10      	cmp	r3, #16
 8008e2a:	d10e      	bne.n	8008e4a <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 8008e2c:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8008e2e:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8008e30:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8008e32:	6822      	ldr	r2, [r4, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00b      	beq.n	8008e50 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8008e38:	230e      	movs	r3, #14
 8008e3a:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8008e3c:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8008e3e:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8008e40:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8008e42:	6822      	ldr	r2, [r4, #0]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	6023      	str	r3, [r4, #0]
}
 8008e48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8008e4a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8008e4c:	60e2      	str	r2, [r4, #12]
 8008e4e:	e7ef      	b.n	8008e30 <HAL_DMA_Start_IT+0x44>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8008e50:	230a      	movs	r3, #10
 8008e52:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8008e54:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8008e56:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8008e58:	6823      	ldr	r3, [r4, #0]
 8008e5a:	4393      	bics	r3, r2
 8008e5c:	e7ee      	b.n	8008e3c <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8008e5e:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8008e60:	2002      	movs	r0, #2
 8008e62:	e7f1      	b.n	8008e48 <HAL_DMA_Start_IT+0x5c>

08008e64 <HAL_DMA_Abort>:
{
 8008e64:	b530      	push	{r4, r5, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008e66:	1c84      	adds	r4, r0, #2
 8008e68:	7fe2      	ldrb	r2, [r4, #31]
{
 8008e6a:	0003      	movs	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008e6c:	2a02      	cmp	r2, #2
 8008e6e:	d006      	beq.n	8008e7e <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008e70:	2204      	movs	r2, #4
 8008e72:	6382      	str	r2, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8008e74:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8008e76:	2200      	movs	r2, #0
 8008e78:	3301      	adds	r3, #1
 8008e7a:	77da      	strb	r2, [r3, #31]
}
 8008e7c:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8008e7e:	6802      	ldr	r2, [r0, #0]
 8008e80:	200e      	movs	r0, #14
 8008e82:	6811      	ldr	r1, [r2, #0]
 8008e84:	4381      	bics	r1, r0
 8008e86:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008e88:	2101      	movs	r1, #1
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8008e8a:	000d      	movs	r5, r1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008e8c:	6810      	ldr	r0, [r2, #0]
 8008e8e:	4388      	bics	r0, r1
 8008e90:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8008e92:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8008e94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e96:	4085      	lsls	r5, r0
  return HAL_OK;
 8008e98:	2000      	movs	r0, #0
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8008e9a:	6055      	str	r5, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8008e9c:	77e1      	strb	r1, [r4, #31]
  return HAL_OK;
 8008e9e:	e7ea      	b.n	8008e76 <HAL_DMA_Abort+0x12>

08008ea0 <HAL_DMA_Abort_IT>:
{
 8008ea0:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008ea2:	1c84      	adds	r4, r0, #2
 8008ea4:	7fe3      	ldrb	r3, [r4, #31]
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d003      	beq.n	8008eb2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008eaa:	2304      	movs	r3, #4
 8008eac:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8008eae:	2001      	movs	r0, #1
}
 8008eb0:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8008eb2:	210e      	movs	r1, #14
 8008eb4:	6803      	ldr	r3, [r0, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	438a      	bics	r2, r1
 8008eba:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008ebc:	2201      	movs	r2, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8008ebe:	0015      	movs	r5, r2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8008ec0:	6819      	ldr	r1, [r3, #0]
 8008ec2:	4391      	bics	r1, r2
 8008ec4:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8008ec6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8008ec8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8008eca:	408d      	lsls	r5, r1
 8008ecc:	605d      	str	r5, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8008ece:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8008ed0:	1883      	adds	r3, r0, r2
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8008ed6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d000      	beq.n	8008ede <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8008edc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8008ede:	2000      	movs	r0, #0
 8008ee0:	e7e6      	b.n	8008eb0 <HAL_DMA_Abort_IT+0x10>

08008ee2 <HAL_DMA_IRQHandler>:
{
 8008ee2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8008ee4:	2704      	movs	r7, #4
 8008ee6:	003e      	movs	r6, r7
 8008ee8:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008eea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8008eec:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008eee:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8008ef0:	6803      	ldr	r3, [r0, #0]
 8008ef2:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8008ef4:	4235      	tst	r5, r6
 8008ef6:	d00d      	beq.n	8008f14 <HAL_DMA_IRQHandler+0x32>
 8008ef8:	423c      	tst	r4, r7
 8008efa:	d00b      	beq.n	8008f14 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008efc:	6819      	ldr	r1, [r3, #0]
 8008efe:	0689      	lsls	r1, r1, #26
 8008f00:	d402      	bmi.n	8008f08 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8008f02:	6819      	ldr	r1, [r3, #0]
 8008f04:	43b9      	bics	r1, r7
 8008f06:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8008f08:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8008f0a:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d019      	beq.n	8008f44 <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8008f10:	4798      	blx	r3
}
 8008f12:	e017      	b.n	8008f44 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8008f14:	2702      	movs	r7, #2
 8008f16:	003e      	movs	r6, r7
 8008f18:	408e      	lsls	r6, r1
 8008f1a:	4235      	tst	r5, r6
 8008f1c:	d013      	beq.n	8008f46 <HAL_DMA_IRQHandler+0x64>
 8008f1e:	423c      	tst	r4, r7
 8008f20:	d011      	beq.n	8008f46 <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008f22:	6819      	ldr	r1, [r3, #0]
 8008f24:	0689      	lsls	r1, r1, #26
 8008f26:	d406      	bmi.n	8008f36 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8008f28:	240a      	movs	r4, #10
 8008f2a:	6819      	ldr	r1, [r3, #0]
 8008f2c:	43a1      	bics	r1, r4
 8008f2e:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8008f30:	2101      	movs	r1, #1
 8008f32:	19c3      	adds	r3, r0, r7
 8008f34:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8008f36:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 8008f38:	2200      	movs	r2, #0
 8008f3a:	1c43      	adds	r3, r0, #1
 8008f3c:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8008f3e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d1e5      	bne.n	8008f10 <HAL_DMA_IRQHandler+0x2e>
}
 8008f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8008f46:	2608      	movs	r6, #8
 8008f48:	0037      	movs	r7, r6
 8008f4a:	408f      	lsls	r7, r1
 8008f4c:	423d      	tst	r5, r7
 8008f4e:	d0f9      	beq.n	8008f44 <HAL_DMA_IRQHandler+0x62>
 8008f50:	4234      	tst	r4, r6
 8008f52:	d0f7      	beq.n	8008f44 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8008f54:	250e      	movs	r5, #14
 8008f56:	681c      	ldr	r4, [r3, #0]
 8008f58:	43ac      	bics	r4, r5
 8008f5a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	001c      	movs	r4, r3
 8008f60:	408c      	lsls	r4, r1
 8008f62:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8008f64:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008f66:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8008f68:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	18c3      	adds	r3, r0, r3
 8008f6e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8008f70:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8008f72:	e7e5      	b.n	8008f40 <HAL_DMA_IRQHandler+0x5e>

08008f74 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8008f74:	4a0c      	ldr	r2, [pc, #48]	@ (8008fa8 <FLASH_SetErrorCode+0x34>)
 8008f76:	2110      	movs	r1, #16
 8008f78:	68d0      	ldr	r0, [r2, #12]
{
 8008f7a:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8008f7c:	0003      	movs	r3, r0
 8008f7e:	400b      	ands	r3, r1
 8008f80:	4208      	tst	r0, r1
 8008f82:	d005      	beq.n	8008f90 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8008f84:	2302      	movs	r3, #2
 8008f86:	4809      	ldr	r0, [pc, #36]	@ (8008fac <FLASH_SetErrorCode+0x38>)
 8008f88:	69c4      	ldr	r4, [r0, #28]
 8008f8a:	4323      	orrs	r3, r4
 8008f8c:	61c3      	str	r3, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 8008f8e:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8008f90:	2004      	movs	r0, #4
 8008f92:	68d1      	ldr	r1, [r2, #12]
 8008f94:	4201      	tst	r1, r0
 8008f96:	d005      	beq.n	8008fa4 <FLASH_SetErrorCode+0x30>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8008f98:	2101      	movs	r1, #1
 8008f9a:	4c04      	ldr	r4, [pc, #16]	@ (8008fac <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 8008f9c:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8008f9e:	69e5      	ldr	r5, [r4, #28]
 8008fa0:	4329      	orrs	r1, r5
 8008fa2:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8008fa4:	60d3      	str	r3, [r2, #12]
}  
 8008fa6:	bd30      	pop	{r4, r5, pc}
 8008fa8:	40022000 	.word	0x40022000
 8008fac:	200005f8 	.word	0x200005f8

08008fb0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8008fb0:	4b06      	ldr	r3, [pc, #24]	@ (8008fcc <HAL_FLASH_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_OK;
 8008fb2:	2000      	movs	r0, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8008fb4:	691a      	ldr	r2, [r3, #16]
 8008fb6:	0612      	lsls	r2, r2, #24
 8008fb8:	d506      	bpl.n	8008fc8 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008fba:	4a05      	ldr	r2, [pc, #20]	@ (8008fd0 <HAL_FLASH_Unlock+0x20>)
 8008fbc:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008fbe:	4a05      	ldr	r2, [pc, #20]	@ (8008fd4 <HAL_FLASH_Unlock+0x24>)
 8008fc0:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8008fc2:	6918      	ldr	r0, [r3, #16]
 8008fc4:	0600      	lsls	r0, r0, #24
 8008fc6:	0fc0      	lsrs	r0, r0, #31
}
 8008fc8:	4770      	bx	lr
 8008fca:	46c0      	nop			@ (mov r8, r8)
 8008fcc:	40022000 	.word	0x40022000
 8008fd0:	45670123 	.word	0x45670123
 8008fd4:	cdef89ab 	.word	0xcdef89ab

08008fd8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008fd8:	2380      	movs	r3, #128	@ 0x80
 8008fda:	4a03      	ldr	r2, [pc, #12]	@ (8008fe8 <HAL_FLASH_Lock+0x10>)
}
 8008fdc:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008fde:	6911      	ldr	r1, [r2, #16]
 8008fe0:	430b      	orrs	r3, r1
 8008fe2:	6113      	str	r3, [r2, #16]
}
 8008fe4:	4770      	bx	lr
 8008fe6:	46c0      	nop			@ (mov r8, r8)
 8008fe8:	40022000 	.word	0x40022000

08008fec <FLASH_WaitForLastOperation>:
{
 8008fec:	b570      	push	{r4, r5, r6, lr}
 8008fee:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8008ff0:	f7ff fb8a 	bl	8008708 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8008ff4:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8008ff6:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8008ff8:	4b10      	ldr	r3, [pc, #64]	@ (800903c <FLASH_WaitForLastOperation+0x50>)
 8008ffa:	68da      	ldr	r2, [r3, #12]
 8008ffc:	4232      	tst	r2, r6
 8008ffe:	d111      	bne.n	8009024 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8009000:	2220      	movs	r2, #32
 8009002:	68d9      	ldr	r1, [r3, #12]
 8009004:	4211      	tst	r1, r2
 8009006:	d000      	beq.n	800900a <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009008:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800900a:	68d9      	ldr	r1, [r3, #12]
 800900c:	2210      	movs	r2, #16
 800900e:	0008      	movs	r0, r1
 8009010:	4010      	ands	r0, r2
 8009012:	4211      	tst	r1, r2
 8009014:	d102      	bne.n	800901c <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8009016:	68db      	ldr	r3, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8009018:	075b      	lsls	r3, r3, #29
 800901a:	d508      	bpl.n	800902e <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 800901c:	f7ff ffaa 	bl	8008f74 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8009020:	2001      	movs	r0, #1
 8009022:	e004      	b.n	800902e <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8009024:	1c62      	adds	r2, r4, #1
 8009026:	d0e8      	beq.n	8008ffa <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8009028:	2c00      	cmp	r4, #0
 800902a:	d101      	bne.n	8009030 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 800902c:	2003      	movs	r0, #3
}
 800902e:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8009030:	f7ff fb6a 	bl	8008708 <HAL_GetTick>
 8009034:	1b40      	subs	r0, r0, r5
 8009036:	42a0      	cmp	r0, r4
 8009038:	d9de      	bls.n	8008ff8 <FLASH_WaitForLastOperation+0xc>
 800903a:	e7f7      	b.n	800902c <FLASH_WaitForLastOperation+0x40>
 800903c:	40022000 	.word	0x40022000

08009040 <HAL_FLASH_Program>:
{
 8009040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009042:	b085      	sub	sp, #20
 8009044:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(&pFlash);
 8009046:	4b1e      	ldr	r3, [pc, #120]	@ (80090c0 <HAL_FLASH_Program+0x80>)
{
 8009048:	9100      	str	r1, [sp, #0]
 800904a:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(&pFlash);
 800904c:	7e1a      	ldrb	r2, [r3, #24]
{
 800904e:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 8009050:	2002      	movs	r0, #2
 8009052:	2a01      	cmp	r2, #1
 8009054:	d031      	beq.n	80090ba <HAL_FLASH_Program+0x7a>
 8009056:	2201      	movs	r2, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009058:	481a      	ldr	r0, [pc, #104]	@ (80090c4 <HAL_FLASH_Program+0x84>)
  __HAL_LOCK(&pFlash);
 800905a:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800905c:	f7ff ffc6 	bl	8008fec <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8009060:	2800      	cmp	r0, #0
 8009062:	d127      	bne.n	80090b4 <HAL_FLASH_Program+0x74>
      nbiterations = 1U;
 8009064:	0026      	movs	r6, r4
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8009066:	2c01      	cmp	r4, #1
 8009068:	d003      	beq.n	8009072 <HAL_FLASH_Program+0x32>
      nbiterations = 4U;
 800906a:	2604      	movs	r6, #4
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800906c:	2c02      	cmp	r4, #2
 800906e:	d100      	bne.n	8009072 <HAL_FLASH_Program+0x32>
      nbiterations = 2U;
 8009070:	0026      	movs	r6, r4
      nbiterations = 4U;
 8009072:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009074:	4b12      	ldr	r3, [pc, #72]	@ (80090c0 <HAL_FLASH_Program+0x80>)
 8009076:	9301      	str	r3, [sp, #4]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009078:	9802      	ldr	r0, [sp, #8]
 800907a:	9903      	ldr	r1, [sp, #12]
 800907c:	0122      	lsls	r2, r4, #4
 800907e:	f7f7 f9df 	bl	8000440 <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009082:	2200      	movs	r2, #0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009084:	2701      	movs	r7, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009086:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009088:	4d0f      	ldr	r5, [pc, #60]	@ (80090c8 <HAL_FLASH_Program+0x88>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800908a:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800908c:	692b      	ldr	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 800908e:	9a00      	ldr	r2, [sp, #0]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009090:	433b      	orrs	r3, r7
 8009092:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 8009094:	0063      	lsls	r3, r4, #1
 8009096:	189b      	adds	r3, r3, r2
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009098:	b280      	uxth	r0, r0
  *(__IO uint16_t*)Address = Data;
 800909a:	8018      	strh	r0, [r3, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800909c:	4809      	ldr	r0, [pc, #36]	@ (80090c4 <HAL_FLASH_Program+0x84>)
 800909e:	f7ff ffa5 	bl	8008fec <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80090a2:	692b      	ldr	r3, [r5, #16]
 80090a4:	43bb      	bics	r3, r7
 80090a6:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 80090a8:	2800      	cmp	r0, #0
 80090aa:	d103      	bne.n	80090b4 <HAL_FLASH_Program+0x74>
    for (index = 0U; index < nbiterations; index++)
 80090ac:	19e4      	adds	r4, r4, r7
 80090ae:	b2e3      	uxtb	r3, r4
 80090b0:	429e      	cmp	r6, r3
 80090b2:	d8e1      	bhi.n	8009078 <HAL_FLASH_Program+0x38>
  __HAL_UNLOCK(&pFlash);
 80090b4:	2200      	movs	r2, #0
 80090b6:	4b02      	ldr	r3, [pc, #8]	@ (80090c0 <HAL_FLASH_Program+0x80>)
 80090b8:	761a      	strb	r2, [r3, #24]
}
 80090ba:	b005      	add	sp, #20
 80090bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090be:	46c0      	nop			@ (mov r8, r8)
 80090c0:	200005f8 	.word	0x200005f8
 80090c4:	0000c350 	.word	0x0000c350
 80090c8:	40022000 	.word	0x40022000

080090cc <FLASH_MassErase>:
  * @retval None
  */
static void FLASH_MassErase(void)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80090cc:	2200      	movs	r2, #0
 80090ce:	4b06      	ldr	r3, [pc, #24]	@ (80090e8 <FLASH_MassErase+0x1c>)
 80090d0:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80090d2:	4b06      	ldr	r3, [pc, #24]	@ (80090ec <FLASH_MassErase+0x20>)
 80090d4:	3204      	adds	r2, #4
 80090d6:	6919      	ldr	r1, [r3, #16]
 80090d8:	430a      	orrs	r2, r1
 80090da:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80090dc:	2240      	movs	r2, #64	@ 0x40
 80090de:	6919      	ldr	r1, [r3, #16]
 80090e0:	430a      	orrs	r2, r1
 80090e2:	611a      	str	r2, [r3, #16]
}
 80090e4:	4770      	bx	lr
 80090e6:	46c0      	nop			@ (mov r8, r8)
 80090e8:	200005f8 	.word	0x200005f8
 80090ec:	40022000 	.word	0x40022000

080090f0 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80090f0:	2200      	movs	r2, #0
 80090f2:	4b06      	ldr	r3, [pc, #24]	@ (800910c <FLASH_PageErase+0x1c>)
 80090f4:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80090f6:	4b06      	ldr	r3, [pc, #24]	@ (8009110 <FLASH_PageErase+0x20>)
 80090f8:	3202      	adds	r2, #2
 80090fa:	6919      	ldr	r1, [r3, #16]
 80090fc:	430a      	orrs	r2, r1
 80090fe:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009100:	2240      	movs	r2, #64	@ 0x40
    WRITE_REG(FLASH->AR, PageAddress);
 8009102:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009104:	6919      	ldr	r1, [r3, #16]
 8009106:	430a      	orrs	r2, r1
 8009108:	611a      	str	r2, [r3, #16]
}
 800910a:	4770      	bx	lr
 800910c:	200005f8 	.word	0x200005f8
 8009110:	40022000 	.word	0x40022000

08009114 <HAL_FLASHEx_Erase>:
{
 8009114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8009116:	4f21      	ldr	r7, [pc, #132]	@ (800919c <HAL_FLASHEx_Erase+0x88>)
{
 8009118:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 800911a:	7e3b      	ldrb	r3, [r7, #24]
{
 800911c:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 800911e:	2002      	movs	r0, #2
 8009120:	2b01      	cmp	r3, #1
 8009122:	d00c      	beq.n	800913e <HAL_FLASHEx_Erase+0x2a>
 8009124:	2301      	movs	r3, #1
 8009126:	763b      	strb	r3, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8009128:	6823      	ldr	r3, [r4, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800912a:	481d      	ldr	r0, [pc, #116]	@ (80091a0 <HAL_FLASHEx_Erase+0x8c>)
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800912c:	2b01      	cmp	r3, #1
 800912e:	d112      	bne.n	8009156 <HAL_FLASHEx_Erase+0x42>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009130:	f7ff ff5c 	bl	8008fec <FLASH_WaitForLastOperation>
 8009134:	2800      	cmp	r0, #0
 8009136:	d003      	beq.n	8009140 <HAL_FLASHEx_Erase+0x2c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8009138:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 800913a:	2300      	movs	r3, #0
 800913c:	763b      	strb	r3, [r7, #24]
}
 800913e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        FLASH_MassErase();
 8009140:	f7ff ffc4 	bl	80090cc <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009144:	4816      	ldr	r0, [pc, #88]	@ (80091a0 <HAL_FLASHEx_Erase+0x8c>)
 8009146:	f7ff ff51 	bl	8008fec <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800914a:	2104      	movs	r1, #4
 800914c:	4a15      	ldr	r2, [pc, #84]	@ (80091a4 <HAL_FLASHEx_Erase+0x90>)
 800914e:	6913      	ldr	r3, [r2, #16]
 8009150:	438b      	bics	r3, r1
 8009152:	6113      	str	r3, [r2, #16]
 8009154:	e7f1      	b.n	800913a <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009156:	f7ff ff49 	bl	8008fec <FLASH_WaitForLastOperation>
 800915a:	2800      	cmp	r0, #0
 800915c:	d1ec      	bne.n	8009138 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 800915e:	2301      	movs	r3, #1
 8009160:	425b      	negs	r3, r3
 8009162:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 8009164:	6865      	ldr	r5, [r4, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009166:	3001      	adds	r0, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8009168:	68a3      	ldr	r3, [r4, #8]
 800916a:	6862      	ldr	r2, [r4, #4]
 800916c:	029b      	lsls	r3, r3, #10
 800916e:	189b      	adds	r3, r3, r2
 8009170:	42ab      	cmp	r3, r5
 8009172:	d9e2      	bls.n	800913a <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8009174:	0028      	movs	r0, r5
 8009176:	f7ff ffbb 	bl	80090f0 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800917a:	4809      	ldr	r0, [pc, #36]	@ (80091a0 <HAL_FLASHEx_Erase+0x8c>)
 800917c:	f7ff ff36 	bl	8008fec <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8009180:	2102      	movs	r1, #2
 8009182:	4a08      	ldr	r2, [pc, #32]	@ (80091a4 <HAL_FLASHEx_Erase+0x90>)
 8009184:	6913      	ldr	r3, [r2, #16]
 8009186:	438b      	bics	r3, r1
 8009188:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 800918a:	2800      	cmp	r0, #0
 800918c:	d001      	beq.n	8009192 <HAL_FLASHEx_Erase+0x7e>
            *PageError = address;
 800918e:	6035      	str	r5, [r6, #0]
            break;
 8009190:	e7d3      	b.n	800913a <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8009192:	2380      	movs	r3, #128	@ 0x80
 8009194:	00db      	lsls	r3, r3, #3
 8009196:	18ed      	adds	r5, r5, r3
 8009198:	e7e6      	b.n	8009168 <HAL_FLASHEx_Erase+0x54>
 800919a:	46c0      	nop			@ (mov r8, r8)
 800919c:	200005f8 	.word	0x200005f8
 80091a0:	0000c350 	.word	0x0000c350
 80091a4:	40022000 	.word	0x40022000

080091a8 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 80091a8:	2300      	movs	r3, #0
{
 80091aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091ac:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80091ae:	680a      	ldr	r2, [r1, #0]
 80091b0:	0014      	movs	r4, r2
 80091b2:	40dc      	lsrs	r4, r3
 80091b4:	d101      	bne.n	80091ba <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 80091b6:	b007      	add	sp, #28
 80091b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80091ba:	2501      	movs	r5, #1
 80091bc:	0014      	movs	r4, r2
 80091be:	409d      	lsls	r5, r3
 80091c0:	402c      	ands	r4, r5
 80091c2:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 80091c4:	422a      	tst	r2, r5
 80091c6:	d100      	bne.n	80091ca <HAL_GPIO_Init+0x22>
 80091c8:	e098      	b.n	80092fc <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80091ca:	684a      	ldr	r2, [r1, #4]
 80091cc:	005f      	lsls	r7, r3, #1
 80091ce:	4694      	mov	ip, r2
 80091d0:	2203      	movs	r2, #3
 80091d2:	4664      	mov	r4, ip
 80091d4:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80091d6:	2403      	movs	r4, #3
 80091d8:	40bc      	lsls	r4, r7
 80091da:	43e4      	mvns	r4, r4
 80091dc:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80091de:	1e54      	subs	r4, r2, #1
 80091e0:	2c01      	cmp	r4, #1
 80091e2:	d82e      	bhi.n	8009242 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 80091e4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80091e6:	9c01      	ldr	r4, [sp, #4]
 80091e8:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80091ea:	68cc      	ldr	r4, [r1, #12]
 80091ec:	40bc      	lsls	r4, r7
 80091ee:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80091f0:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80091f2:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80091f4:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80091f6:	43ac      	bics	r4, r5
 80091f8:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80091fa:	4664      	mov	r4, ip
 80091fc:	0924      	lsrs	r4, r4, #4
 80091fe:	4034      	ands	r4, r6
 8009200:	409c      	lsls	r4, r3
 8009202:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8009204:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8009206:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8009208:	9c01      	ldr	r4, [sp, #4]
 800920a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800920c:	688c      	ldr	r4, [r1, #8]
 800920e:	40bc      	lsls	r4, r7
 8009210:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8009212:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009214:	2a02      	cmp	r2, #2
 8009216:	d116      	bne.n	8009246 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009218:	2507      	movs	r5, #7
 800921a:	260f      	movs	r6, #15
 800921c:	401d      	ands	r5, r3
 800921e:	00ad      	lsls	r5, r5, #2
 8009220:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8009222:	08dc      	lsrs	r4, r3, #3
 8009224:	00a4      	lsls	r4, r4, #2
 8009226:	1904      	adds	r4, r0, r4
 8009228:	9402      	str	r4, [sp, #8]
 800922a:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800922c:	9603      	str	r6, [sp, #12]
 800922e:	0026      	movs	r6, r4
 8009230:	9c03      	ldr	r4, [sp, #12]
 8009232:	43a6      	bics	r6, r4
 8009234:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009236:	690e      	ldr	r6, [r1, #16]
 8009238:	40ae      	lsls	r6, r5
 800923a:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 800923c:	9c02      	ldr	r4, [sp, #8]
 800923e:	6226      	str	r6, [r4, #32]
 8009240:	e001      	b.n	8009246 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009242:	2a03      	cmp	r2, #3
 8009244:	d1df      	bne.n	8009206 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8009246:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8009248:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800924a:	9d01      	ldr	r5, [sp, #4]
 800924c:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800924e:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009250:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8009252:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009254:	4662      	mov	r2, ip
 8009256:	02a4      	lsls	r4, r4, #10
 8009258:	4222      	tst	r2, r4
 800925a:	d04f      	beq.n	80092fc <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800925c:	2501      	movs	r5, #1
 800925e:	4a28      	ldr	r2, [pc, #160]	@ (8009300 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009260:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009262:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009264:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009266:	432c      	orrs	r4, r5
 8009268:	6194      	str	r4, [r2, #24]
 800926a:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 800926c:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800926e:	402a      	ands	r2, r5
 8009270:	9205      	str	r2, [sp, #20]
 8009272:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8009274:	4a23      	ldr	r2, [pc, #140]	@ (8009304 <HAL_GPIO_Init+0x15c>)
 8009276:	00a4      	lsls	r4, r4, #2
 8009278:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800927a:	220f      	movs	r2, #15
 800927c:	3502      	adds	r5, #2
 800927e:	401d      	ands	r5, r3
 8009280:	00ad      	lsls	r5, r5, #2
 8009282:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8009284:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8009286:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009288:	2200      	movs	r2, #0
 800928a:	42b8      	cmp	r0, r7
 800928c:	d00c      	beq.n	80092a8 <HAL_GPIO_Init+0x100>
 800928e:	4f1e      	ldr	r7, [pc, #120]	@ (8009308 <HAL_GPIO_Init+0x160>)
 8009290:	3201      	adds	r2, #1
 8009292:	42b8      	cmp	r0, r7
 8009294:	d008      	beq.n	80092a8 <HAL_GPIO_Init+0x100>
 8009296:	4f1d      	ldr	r7, [pc, #116]	@ (800930c <HAL_GPIO_Init+0x164>)
 8009298:	3201      	adds	r2, #1
 800929a:	42b8      	cmp	r0, r7
 800929c:	d004      	beq.n	80092a8 <HAL_GPIO_Init+0x100>
 800929e:	4f1c      	ldr	r7, [pc, #112]	@ (8009310 <HAL_GPIO_Init+0x168>)
 80092a0:	3203      	adds	r2, #3
 80092a2:	42b8      	cmp	r0, r7
 80092a4:	d100      	bne.n	80092a8 <HAL_GPIO_Init+0x100>
 80092a6:	3a02      	subs	r2, #2
 80092a8:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80092aa:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80092ac:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 80092ae:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 80092b0:	4a18      	ldr	r2, [pc, #96]	@ (8009314 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 80092b2:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 80092b4:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80092b6:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 80092b8:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80092ba:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80092bc:	02ff      	lsls	r7, r7, #11
 80092be:	d401      	bmi.n	80092c4 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 80092c0:	0035      	movs	r5, r6
 80092c2:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80092c4:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 80092c6:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80092c8:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 80092ca:	9d00      	ldr	r5, [sp, #0]
 80092cc:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80092ce:	02bf      	lsls	r7, r7, #10
 80092d0:	d401      	bmi.n	80092d6 <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 80092d2:	0035      	movs	r5, r6
 80092d4:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80092d6:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 80092d8:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 80092da:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80092dc:	9d00      	ldr	r5, [sp, #0]
 80092de:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80092e0:	03bf      	lsls	r7, r7, #14
 80092e2:	d401      	bmi.n	80092e8 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 80092e4:	0035      	movs	r5, r6
 80092e6:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80092e8:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 80092ea:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 80092ec:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 80092ee:	9e00      	ldr	r6, [sp, #0]
 80092f0:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80092f2:	03ff      	lsls	r7, r7, #15
 80092f4:	d401      	bmi.n	80092fa <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 80092f6:	4025      	ands	r5, r4
 80092f8:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 80092fa:	6016      	str	r6, [r2, #0]
    position++;
 80092fc:	3301      	adds	r3, #1
 80092fe:	e756      	b.n	80091ae <HAL_GPIO_Init+0x6>
 8009300:	40021000 	.word	0x40021000
 8009304:	40010000 	.word	0x40010000
 8009308:	48000400 	.word	0x48000400
 800930c:	48000800 	.word	0x48000800
 8009310:	48000c00 	.word	0x48000c00
 8009314:	40010400 	.word	0x40010400

08009318 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009318:	6900      	ldr	r0, [r0, #16]
 800931a:	4008      	ands	r0, r1
 800931c:	1e43      	subs	r3, r0, #1
 800931e:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8009320:	b2c0      	uxtb	r0, r0
  }
 8009322:	4770      	bx	lr

08009324 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009324:	2a00      	cmp	r2, #0
 8009326:	d001      	beq.n	800932c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009328:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800932a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800932c:	6281      	str	r1, [r0, #40]	@ 0x28
}
 800932e:	e7fc      	b.n	800932a <HAL_GPIO_WritePin+0x6>

08009330 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009332:	0004      	movs	r4, r0
 8009334:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009336:	2800      	cmp	r0, #0
 8009338:	d045      	beq.n	80093c6 <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800933a:	6803      	ldr	r3, [r0, #0]
 800933c:	07db      	lsls	r3, r3, #31
 800933e:	d42f      	bmi.n	80093a0 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009340:	6823      	ldr	r3, [r4, #0]
 8009342:	079b      	lsls	r3, r3, #30
 8009344:	d500      	bpl.n	8009348 <HAL_RCC_OscConfig+0x18>
 8009346:	e081      	b.n	800944c <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009348:	6823      	ldr	r3, [r4, #0]
 800934a:	071b      	lsls	r3, r3, #28
 800934c:	d500      	bpl.n	8009350 <HAL_RCC_OscConfig+0x20>
 800934e:	e0bc      	b.n	80094ca <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	075b      	lsls	r3, r3, #29
 8009354:	d500      	bpl.n	8009358 <HAL_RCC_OscConfig+0x28>
 8009356:	e0df      	b.n	8009518 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8009358:	6823      	ldr	r3, [r4, #0]
 800935a:	06db      	lsls	r3, r3, #27
 800935c:	d51a      	bpl.n	8009394 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800935e:	6962      	ldr	r2, [r4, #20]
 8009360:	2304      	movs	r3, #4
 8009362:	4db4      	ldr	r5, [pc, #720]	@ (8009634 <HAL_RCC_OscConfig+0x304>)
 8009364:	2a01      	cmp	r2, #1
 8009366:	d000      	beq.n	800936a <HAL_RCC_OscConfig+0x3a>
 8009368:	e148      	b.n	80095fc <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800936a:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800936c:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800936e:	430b      	orrs	r3, r1
 8009370:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8009372:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8009374:	431a      	orrs	r2, r3
 8009376:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8009378:	f7ff f9c6 	bl	8008708 <HAL_GetTick>
 800937c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800937e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8009380:	423b      	tst	r3, r7
 8009382:	d100      	bne.n	8009386 <HAL_RCC_OscConfig+0x56>
 8009384:	e133      	b.n	80095ee <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8009386:	21f8      	movs	r1, #248	@ 0xf8
 8009388:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800938a:	69a3      	ldr	r3, [r4, #24]
 800938c:	438a      	bics	r2, r1
 800938e:	00db      	lsls	r3, r3, #3
 8009390:	4313      	orrs	r3, r2
 8009392:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009394:	6a23      	ldr	r3, [r4, #32]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d000      	beq.n	800939c <HAL_RCC_OscConfig+0x6c>
 800939a:	e157      	b.n	800964c <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 800939c:	2000      	movs	r0, #0
 800939e:	e02a      	b.n	80093f6 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80093a0:	220c      	movs	r2, #12
 80093a2:	4da4      	ldr	r5, [pc, #656]	@ (8009634 <HAL_RCC_OscConfig+0x304>)
 80093a4:	686b      	ldr	r3, [r5, #4]
 80093a6:	4013      	ands	r3, r2
 80093a8:	2b04      	cmp	r3, #4
 80093aa:	d006      	beq.n	80093ba <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80093ac:	686b      	ldr	r3, [r5, #4]
 80093ae:	4013      	ands	r3, r2
 80093b0:	2b08      	cmp	r3, #8
 80093b2:	d10a      	bne.n	80093ca <HAL_RCC_OscConfig+0x9a>
 80093b4:	686b      	ldr	r3, [r5, #4]
 80093b6:	03db      	lsls	r3, r3, #15
 80093b8:	d507      	bpl.n	80093ca <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093ba:	682b      	ldr	r3, [r5, #0]
 80093bc:	039b      	lsls	r3, r3, #14
 80093be:	d5bf      	bpl.n	8009340 <HAL_RCC_OscConfig+0x10>
 80093c0:	6863      	ldr	r3, [r4, #4]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1bc      	bne.n	8009340 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80093c6:	2001      	movs	r0, #1
 80093c8:	e015      	b.n	80093f6 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80093ca:	6863      	ldr	r3, [r4, #4]
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d114      	bne.n	80093fa <HAL_RCC_OscConfig+0xca>
 80093d0:	2380      	movs	r3, #128	@ 0x80
 80093d2:	682a      	ldr	r2, [r5, #0]
 80093d4:	025b      	lsls	r3, r3, #9
 80093d6:	4313      	orrs	r3, r2
 80093d8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80093da:	f7ff f995 	bl	8008708 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80093de:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80093e0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80093e2:	02bf      	lsls	r7, r7, #10
 80093e4:	682b      	ldr	r3, [r5, #0]
 80093e6:	423b      	tst	r3, r7
 80093e8:	d1aa      	bne.n	8009340 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80093ea:	f7ff f98d 	bl	8008708 <HAL_GetTick>
 80093ee:	1b80      	subs	r0, r0, r6
 80093f0:	2864      	cmp	r0, #100	@ 0x64
 80093f2:	d9f7      	bls.n	80093e4 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 80093f4:	2003      	movs	r0, #3
}
 80093f6:	b005      	add	sp, #20
 80093f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d116      	bne.n	800942c <HAL_RCC_OscConfig+0xfc>
 80093fe:	682b      	ldr	r3, [r5, #0]
 8009400:	4a8d      	ldr	r2, [pc, #564]	@ (8009638 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009402:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009404:	4013      	ands	r3, r2
 8009406:	602b      	str	r3, [r5, #0]
 8009408:	682b      	ldr	r3, [r5, #0]
 800940a:	4a8c      	ldr	r2, [pc, #560]	@ (800963c <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800940c:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800940e:	4013      	ands	r3, r2
 8009410:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009412:	f7ff f979 	bl	8008708 <HAL_GetTick>
 8009416:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009418:	682b      	ldr	r3, [r5, #0]
 800941a:	423b      	tst	r3, r7
 800941c:	d100      	bne.n	8009420 <HAL_RCC_OscConfig+0xf0>
 800941e:	e78f      	b.n	8009340 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009420:	f7ff f972 	bl	8008708 <HAL_GetTick>
 8009424:	1b80      	subs	r0, r0, r6
 8009426:	2864      	cmp	r0, #100	@ 0x64
 8009428:	d9f6      	bls.n	8009418 <HAL_RCC_OscConfig+0xe8>
 800942a:	e7e3      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800942c:	2b05      	cmp	r3, #5
 800942e:	d105      	bne.n	800943c <HAL_RCC_OscConfig+0x10c>
 8009430:	2380      	movs	r3, #128	@ 0x80
 8009432:	682a      	ldr	r2, [r5, #0]
 8009434:	02db      	lsls	r3, r3, #11
 8009436:	4313      	orrs	r3, r2
 8009438:	602b      	str	r3, [r5, #0]
 800943a:	e7c9      	b.n	80093d0 <HAL_RCC_OscConfig+0xa0>
 800943c:	682b      	ldr	r3, [r5, #0]
 800943e:	4a7e      	ldr	r2, [pc, #504]	@ (8009638 <HAL_RCC_OscConfig+0x308>)
 8009440:	4013      	ands	r3, r2
 8009442:	602b      	str	r3, [r5, #0]
 8009444:	682b      	ldr	r3, [r5, #0]
 8009446:	4a7d      	ldr	r2, [pc, #500]	@ (800963c <HAL_RCC_OscConfig+0x30c>)
 8009448:	4013      	ands	r3, r2
 800944a:	e7c5      	b.n	80093d8 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800944c:	220c      	movs	r2, #12
 800944e:	4d79      	ldr	r5, [pc, #484]	@ (8009634 <HAL_RCC_OscConfig+0x304>)
 8009450:	686b      	ldr	r3, [r5, #4]
 8009452:	4213      	tst	r3, r2
 8009454:	d006      	beq.n	8009464 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8009456:	686b      	ldr	r3, [r5, #4]
 8009458:	4013      	ands	r3, r2
 800945a:	2b08      	cmp	r3, #8
 800945c:	d110      	bne.n	8009480 <HAL_RCC_OscConfig+0x150>
 800945e:	686b      	ldr	r3, [r5, #4]
 8009460:	03db      	lsls	r3, r3, #15
 8009462:	d40d      	bmi.n	8009480 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009464:	682b      	ldr	r3, [r5, #0]
 8009466:	079b      	lsls	r3, r3, #30
 8009468:	d502      	bpl.n	8009470 <HAL_RCC_OscConfig+0x140>
 800946a:	68e3      	ldr	r3, [r4, #12]
 800946c:	2b01      	cmp	r3, #1
 800946e:	d1aa      	bne.n	80093c6 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009470:	21f8      	movs	r1, #248	@ 0xf8
 8009472:	682a      	ldr	r2, [r5, #0]
 8009474:	6923      	ldr	r3, [r4, #16]
 8009476:	438a      	bics	r2, r1
 8009478:	00db      	lsls	r3, r3, #3
 800947a:	4313      	orrs	r3, r2
 800947c:	602b      	str	r3, [r5, #0]
 800947e:	e763      	b.n	8009348 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009480:	68e2      	ldr	r2, [r4, #12]
 8009482:	2301      	movs	r3, #1
 8009484:	2a00      	cmp	r2, #0
 8009486:	d00f      	beq.n	80094a8 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8009488:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800948a:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 800948c:	4313      	orrs	r3, r2
 800948e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009490:	f7ff f93a 	bl	8008708 <HAL_GetTick>
 8009494:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009496:	682b      	ldr	r3, [r5, #0]
 8009498:	423b      	tst	r3, r7
 800949a:	d1e9      	bne.n	8009470 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800949c:	f7ff f934 	bl	8008708 <HAL_GetTick>
 80094a0:	1b80      	subs	r0, r0, r6
 80094a2:	2802      	cmp	r0, #2
 80094a4:	d9f7      	bls.n	8009496 <HAL_RCC_OscConfig+0x166>
 80094a6:	e7a5      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 80094a8:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80094aa:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80094ac:	439a      	bics	r2, r3
 80094ae:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80094b0:	f7ff f92a 	bl	8008708 <HAL_GetTick>
 80094b4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80094b6:	682b      	ldr	r3, [r5, #0]
 80094b8:	423b      	tst	r3, r7
 80094ba:	d100      	bne.n	80094be <HAL_RCC_OscConfig+0x18e>
 80094bc:	e744      	b.n	8009348 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80094be:	f7ff f923 	bl	8008708 <HAL_GetTick>
 80094c2:	1b80      	subs	r0, r0, r6
 80094c4:	2802      	cmp	r0, #2
 80094c6:	d9f6      	bls.n	80094b6 <HAL_RCC_OscConfig+0x186>
 80094c8:	e794      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80094ca:	69e2      	ldr	r2, [r4, #28]
 80094cc:	2301      	movs	r3, #1
 80094ce:	4d59      	ldr	r5, [pc, #356]	@ (8009634 <HAL_RCC_OscConfig+0x304>)
 80094d0:	2a00      	cmp	r2, #0
 80094d2:	d010      	beq.n	80094f6 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 80094d4:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80094d6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80094d8:	4313      	orrs	r3, r2
 80094da:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80094dc:	f7ff f914 	bl	8008708 <HAL_GetTick>
 80094e0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80094e2:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80094e4:	423b      	tst	r3, r7
 80094e6:	d000      	beq.n	80094ea <HAL_RCC_OscConfig+0x1ba>
 80094e8:	e732      	b.n	8009350 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80094ea:	f7ff f90d 	bl	8008708 <HAL_GetTick>
 80094ee:	1b80      	subs	r0, r0, r6
 80094f0:	2802      	cmp	r0, #2
 80094f2:	d9f6      	bls.n	80094e2 <HAL_RCC_OscConfig+0x1b2>
 80094f4:	e77e      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 80094f6:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80094f8:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80094fa:	439a      	bics	r2, r3
 80094fc:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80094fe:	f7ff f903 	bl	8008708 <HAL_GetTick>
 8009502:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009504:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8009506:	423b      	tst	r3, r7
 8009508:	d100      	bne.n	800950c <HAL_RCC_OscConfig+0x1dc>
 800950a:	e721      	b.n	8009350 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800950c:	f7ff f8fc 	bl	8008708 <HAL_GetTick>
 8009510:	1b80      	subs	r0, r0, r6
 8009512:	2802      	cmp	r0, #2
 8009514:	d9f6      	bls.n	8009504 <HAL_RCC_OscConfig+0x1d4>
 8009516:	e76d      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009518:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800951a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800951c:	4d45      	ldr	r5, [pc, #276]	@ (8009634 <HAL_RCC_OscConfig+0x304>)
 800951e:	0552      	lsls	r2, r2, #21
 8009520:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8009522:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009524:	4213      	tst	r3, r2
 8009526:	d108      	bne.n	800953a <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8009528:	69eb      	ldr	r3, [r5, #28]
 800952a:	4313      	orrs	r3, r2
 800952c:	61eb      	str	r3, [r5, #28]
 800952e:	69eb      	ldr	r3, [r5, #28]
 8009530:	4013      	ands	r3, r2
 8009532:	9303      	str	r3, [sp, #12]
 8009534:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8009536:	2301      	movs	r3, #1
 8009538:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800953a:	2780      	movs	r7, #128	@ 0x80
 800953c:	4e40      	ldr	r6, [pc, #256]	@ (8009640 <HAL_RCC_OscConfig+0x310>)
 800953e:	007f      	lsls	r7, r7, #1
 8009540:	6833      	ldr	r3, [r6, #0]
 8009542:	423b      	tst	r3, r7
 8009544:	d015      	beq.n	8009572 <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009546:	68a3      	ldr	r3, [r4, #8]
 8009548:	2b01      	cmp	r3, #1
 800954a:	d122      	bne.n	8009592 <HAL_RCC_OscConfig+0x262>
 800954c:	6a2a      	ldr	r2, [r5, #32]
 800954e:	4313      	orrs	r3, r2
 8009550:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8009552:	f7ff f8d9 	bl	8008708 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009556:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8009558:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800955a:	6a2b      	ldr	r3, [r5, #32]
 800955c:	423b      	tst	r3, r7
 800955e:	d03f      	beq.n	80095e0 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8009560:	9b00      	ldr	r3, [sp, #0]
 8009562:	2b01      	cmp	r3, #1
 8009564:	d000      	beq.n	8009568 <HAL_RCC_OscConfig+0x238>
 8009566:	e6f7      	b.n	8009358 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8009568:	69eb      	ldr	r3, [r5, #28]
 800956a:	4a36      	ldr	r2, [pc, #216]	@ (8009644 <HAL_RCC_OscConfig+0x314>)
 800956c:	4013      	ands	r3, r2
 800956e:	61eb      	str	r3, [r5, #28]
 8009570:	e6f2      	b.n	8009358 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009572:	6833      	ldr	r3, [r6, #0]
 8009574:	433b      	orrs	r3, r7
 8009576:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8009578:	f7ff f8c6 	bl	8008708 <HAL_GetTick>
 800957c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800957e:	6833      	ldr	r3, [r6, #0]
 8009580:	423b      	tst	r3, r7
 8009582:	d1e0      	bne.n	8009546 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009584:	f7ff f8c0 	bl	8008708 <HAL_GetTick>
 8009588:	9b01      	ldr	r3, [sp, #4]
 800958a:	1ac0      	subs	r0, r0, r3
 800958c:	2864      	cmp	r0, #100	@ 0x64
 800958e:	d9f6      	bls.n	800957e <HAL_RCC_OscConfig+0x24e>
 8009590:	e730      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009592:	2201      	movs	r2, #1
 8009594:	2b00      	cmp	r3, #0
 8009596:	d114      	bne.n	80095c2 <HAL_RCC_OscConfig+0x292>
 8009598:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800959a:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800959c:	4393      	bics	r3, r2
 800959e:	622b      	str	r3, [r5, #32]
 80095a0:	6a2b      	ldr	r3, [r5, #32]
 80095a2:	3203      	adds	r2, #3
 80095a4:	4393      	bics	r3, r2
 80095a6:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80095a8:	f7ff f8ae 	bl	8008708 <HAL_GetTick>
 80095ac:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80095ae:	6a2b      	ldr	r3, [r5, #32]
 80095b0:	423b      	tst	r3, r7
 80095b2:	d0d5      	beq.n	8009560 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80095b4:	f7ff f8a8 	bl	8008708 <HAL_GetTick>
 80095b8:	4b23      	ldr	r3, [pc, #140]	@ (8009648 <HAL_RCC_OscConfig+0x318>)
 80095ba:	1b80      	subs	r0, r0, r6
 80095bc:	4298      	cmp	r0, r3
 80095be:	d9f6      	bls.n	80095ae <HAL_RCC_OscConfig+0x27e>
 80095c0:	e718      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80095c2:	2b05      	cmp	r3, #5
 80095c4:	d105      	bne.n	80095d2 <HAL_RCC_OscConfig+0x2a2>
 80095c6:	6a29      	ldr	r1, [r5, #32]
 80095c8:	3b01      	subs	r3, #1
 80095ca:	430b      	orrs	r3, r1
 80095cc:	622b      	str	r3, [r5, #32]
 80095ce:	6a2b      	ldr	r3, [r5, #32]
 80095d0:	e7bd      	b.n	800954e <HAL_RCC_OscConfig+0x21e>
 80095d2:	6a2b      	ldr	r3, [r5, #32]
 80095d4:	4393      	bics	r3, r2
 80095d6:	2204      	movs	r2, #4
 80095d8:	622b      	str	r3, [r5, #32]
 80095da:	6a2b      	ldr	r3, [r5, #32]
 80095dc:	4393      	bics	r3, r2
 80095de:	e7b7      	b.n	8009550 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80095e0:	f7ff f892 	bl	8008708 <HAL_GetTick>
 80095e4:	4b18      	ldr	r3, [pc, #96]	@ (8009648 <HAL_RCC_OscConfig+0x318>)
 80095e6:	1b80      	subs	r0, r0, r6
 80095e8:	4298      	cmp	r0, r3
 80095ea:	d9b6      	bls.n	800955a <HAL_RCC_OscConfig+0x22a>
 80095ec:	e702      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80095ee:	f7ff f88b 	bl	8008708 <HAL_GetTick>
 80095f2:	1b80      	subs	r0, r0, r6
 80095f4:	2802      	cmp	r0, #2
 80095f6:	d800      	bhi.n	80095fa <HAL_RCC_OscConfig+0x2ca>
 80095f8:	e6c1      	b.n	800937e <HAL_RCC_OscConfig+0x4e>
 80095fa:	e6fb      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80095fc:	3205      	adds	r2, #5
 80095fe:	d103      	bne.n	8009608 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8009600:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8009602:	439a      	bics	r2, r3
 8009604:	636a      	str	r2, [r5, #52]	@ 0x34
 8009606:	e6be      	b.n	8009386 <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8009608:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800960a:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800960c:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 800960e:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8009610:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8009612:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8009614:	4393      	bics	r3, r2
 8009616:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8009618:	f7ff f876 	bl	8008708 <HAL_GetTick>
 800961c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800961e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8009620:	423b      	tst	r3, r7
 8009622:	d100      	bne.n	8009626 <HAL_RCC_OscConfig+0x2f6>
 8009624:	e6b6      	b.n	8009394 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8009626:	f7ff f86f 	bl	8008708 <HAL_GetTick>
 800962a:	1b80      	subs	r0, r0, r6
 800962c:	2802      	cmp	r0, #2
 800962e:	d9f6      	bls.n	800961e <HAL_RCC_OscConfig+0x2ee>
 8009630:	e6e0      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
 8009632:	46c0      	nop			@ (mov r8, r8)
 8009634:	40021000 	.word	0x40021000
 8009638:	fffeffff 	.word	0xfffeffff
 800963c:	fffbffff 	.word	0xfffbffff
 8009640:	40007000 	.word	0x40007000
 8009644:	efffffff 	.word	0xefffffff
 8009648:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800964c:	210c      	movs	r1, #12
 800964e:	4d34      	ldr	r5, [pc, #208]	@ (8009720 <HAL_RCC_OscConfig+0x3f0>)
 8009650:	686a      	ldr	r2, [r5, #4]
 8009652:	400a      	ands	r2, r1
 8009654:	2a08      	cmp	r2, #8
 8009656:	d047      	beq.n	80096e8 <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009658:	4a32      	ldr	r2, [pc, #200]	@ (8009724 <HAL_RCC_OscConfig+0x3f4>)
 800965a:	2b02      	cmp	r3, #2
 800965c:	d132      	bne.n	80096c4 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 800965e:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009660:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8009662:	4013      	ands	r3, r2
 8009664:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8009666:	f7ff f84f 	bl	8008708 <HAL_GetTick>
 800966a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800966c:	04bf      	lsls	r7, r7, #18
 800966e:	682b      	ldr	r3, [r5, #0]
 8009670:	423b      	tst	r3, r7
 8009672:	d121      	bne.n	80096b8 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009674:	220f      	movs	r2, #15
 8009676:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009678:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800967a:	4393      	bics	r3, r2
 800967c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800967e:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009680:	4313      	orrs	r3, r2
 8009682:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8009684:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8009686:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009688:	686a      	ldr	r2, [r5, #4]
 800968a:	430b      	orrs	r3, r1
 800968c:	4926      	ldr	r1, [pc, #152]	@ (8009728 <HAL_RCC_OscConfig+0x3f8>)
 800968e:	400a      	ands	r2, r1
 8009690:	4313      	orrs	r3, r2
 8009692:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8009694:	2380      	movs	r3, #128	@ 0x80
 8009696:	682a      	ldr	r2, [r5, #0]
 8009698:	045b      	lsls	r3, r3, #17
 800969a:	4313      	orrs	r3, r2
 800969c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800969e:	f7ff f833 	bl	8008708 <HAL_GetTick>
 80096a2:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80096a4:	682b      	ldr	r3, [r5, #0]
 80096a6:	4233      	tst	r3, r6
 80096a8:	d000      	beq.n	80096ac <HAL_RCC_OscConfig+0x37c>
 80096aa:	e677      	b.n	800939c <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80096ac:	f7ff f82c 	bl	8008708 <HAL_GetTick>
 80096b0:	1b00      	subs	r0, r0, r4
 80096b2:	2802      	cmp	r0, #2
 80096b4:	d9f6      	bls.n	80096a4 <HAL_RCC_OscConfig+0x374>
 80096b6:	e69d      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80096b8:	f7ff f826 	bl	8008708 <HAL_GetTick>
 80096bc:	1b80      	subs	r0, r0, r6
 80096be:	2802      	cmp	r0, #2
 80096c0:	d9d5      	bls.n	800966e <HAL_RCC_OscConfig+0x33e>
 80096c2:	e697      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 80096c4:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80096c6:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80096c8:	4013      	ands	r3, r2
 80096ca:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80096cc:	f7ff f81c 	bl	8008708 <HAL_GetTick>
 80096d0:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80096d2:	04b6      	lsls	r6, r6, #18
 80096d4:	682b      	ldr	r3, [r5, #0]
 80096d6:	4233      	tst	r3, r6
 80096d8:	d100      	bne.n	80096dc <HAL_RCC_OscConfig+0x3ac>
 80096da:	e65f      	b.n	800939c <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80096dc:	f7ff f814 	bl	8008708 <HAL_GetTick>
 80096e0:	1b00      	subs	r0, r0, r4
 80096e2:	2802      	cmp	r0, #2
 80096e4:	d9f6      	bls.n	80096d4 <HAL_RCC_OscConfig+0x3a4>
 80096e6:	e685      	b.n	80093f4 <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d100      	bne.n	80096ee <HAL_RCC_OscConfig+0x3be>
 80096ec:	e66b      	b.n	80093c6 <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80096ee:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 80096f0:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80096f2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80096f4:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 80096f6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80096f8:	4002      	ands	r2, r0
 80096fa:	428a      	cmp	r2, r1
 80096fc:	d000      	beq.n	8009700 <HAL_RCC_OscConfig+0x3d0>
 80096fe:	e662      	b.n	80093c6 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8009700:	220f      	movs	r2, #15
 8009702:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009704:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009706:	4293      	cmp	r3, r2
 8009708:	d000      	beq.n	800970c <HAL_RCC_OscConfig+0x3dc>
 800970a:	e65c      	b.n	80093c6 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800970c:	23f0      	movs	r3, #240	@ 0xf0
 800970e:	039b      	lsls	r3, r3, #14
 8009710:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8009712:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009714:	1ac0      	subs	r0, r0, r3
 8009716:	1e43      	subs	r3, r0, #1
 8009718:	4198      	sbcs	r0, r3
 800971a:	b2c0      	uxtb	r0, r0
 800971c:	e66b      	b.n	80093f6 <HAL_RCC_OscConfig+0xc6>
 800971e:	46c0      	nop			@ (mov r8, r8)
 8009720:	40021000 	.word	0x40021000
 8009724:	feffffff 	.word	0xfeffffff
 8009728:	ffc2ffff 	.word	0xffc2ffff

0800972c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800972c:	220c      	movs	r2, #12
{
 800972e:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8009730:	4d0c      	ldr	r5, [pc, #48]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x38>)
 8009732:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8009734:	401a      	ands	r2, r3
 8009736:	2a08      	cmp	r2, #8
 8009738:	d111      	bne.n	800975e <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800973a:	200f      	movs	r0, #15
 800973c:	490a      	ldr	r1, [pc, #40]	@ (8009768 <HAL_RCC_GetSysClockFreq+0x3c>)
 800973e:	0c9a      	lsrs	r2, r3, #18
 8009740:	4002      	ands	r2, r0
 8009742:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8009744:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8009746:	03db      	lsls	r3, r3, #15
 8009748:	d507      	bpl.n	800975a <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800974a:	4908      	ldr	r1, [pc, #32]	@ (800976c <HAL_RCC_GetSysClockFreq+0x40>)
 800974c:	4002      	ands	r2, r0
 800974e:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8009750:	4807      	ldr	r0, [pc, #28]	@ (8009770 <HAL_RCC_GetSysClockFreq+0x44>)
 8009752:	f7f6 fcff 	bl	8000154 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8009756:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8009758:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800975a:	4806      	ldr	r0, [pc, #24]	@ (8009774 <HAL_RCC_GetSysClockFreq+0x48>)
 800975c:	e7fb      	b.n	8009756 <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 800975e:	4804      	ldr	r0, [pc, #16]	@ (8009770 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8009760:	e7fa      	b.n	8009758 <HAL_RCC_GetSysClockFreq+0x2c>
 8009762:	46c0      	nop			@ (mov r8, r8)
 8009764:	40021000 	.word	0x40021000
 8009768:	0800db01 	.word	0x0800db01
 800976c:	0800daf1 	.word	0x0800daf1
 8009770:	007a1200 	.word	0x007a1200
 8009774:	003d0900 	.word	0x003d0900

08009778 <HAL_RCC_ClockConfig>:
{
 8009778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800977a:	0004      	movs	r4, r0
 800977c:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 800977e:	2800      	cmp	r0, #0
 8009780:	d101      	bne.n	8009786 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8009782:	2001      	movs	r0, #1
}
 8009784:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009786:	2201      	movs	r2, #1
 8009788:	4d37      	ldr	r5, [pc, #220]	@ (8009868 <HAL_RCC_ClockConfig+0xf0>)
 800978a:	682b      	ldr	r3, [r5, #0]
 800978c:	4013      	ands	r3, r2
 800978e:	428b      	cmp	r3, r1
 8009790:	d31c      	bcc.n	80097cc <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009792:	6822      	ldr	r2, [r4, #0]
 8009794:	0793      	lsls	r3, r2, #30
 8009796:	d422      	bmi.n	80097de <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009798:	07d2      	lsls	r2, r2, #31
 800979a:	d42f      	bmi.n	80097fc <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800979c:	2301      	movs	r3, #1
 800979e:	682a      	ldr	r2, [r5, #0]
 80097a0:	401a      	ands	r2, r3
 80097a2:	42b2      	cmp	r2, r6
 80097a4:	d851      	bhi.n	800984a <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097a6:	6823      	ldr	r3, [r4, #0]
 80097a8:	4d30      	ldr	r5, [pc, #192]	@ (800986c <HAL_RCC_ClockConfig+0xf4>)
 80097aa:	075b      	lsls	r3, r3, #29
 80097ac:	d454      	bmi.n	8009858 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80097ae:	f7ff ffbd 	bl	800972c <HAL_RCC_GetSysClockFreq>
 80097b2:	686b      	ldr	r3, [r5, #4]
 80097b4:	4a2e      	ldr	r2, [pc, #184]	@ (8009870 <HAL_RCC_ClockConfig+0xf8>)
 80097b6:	061b      	lsls	r3, r3, #24
 80097b8:	0f1b      	lsrs	r3, r3, #28
 80097ba:	5cd3      	ldrb	r3, [r2, r3]
 80097bc:	492d      	ldr	r1, [pc, #180]	@ (8009874 <HAL_RCC_ClockConfig+0xfc>)
 80097be:	40d8      	lsrs	r0, r3
 80097c0:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80097c2:	2003      	movs	r0, #3
 80097c4:	f7fe ff60 	bl	8008688 <HAL_InitTick>
  return HAL_OK;
 80097c8:	2000      	movs	r0, #0
 80097ca:	e7db      	b.n	8009784 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80097cc:	682b      	ldr	r3, [r5, #0]
 80097ce:	4393      	bics	r3, r2
 80097d0:	430b      	orrs	r3, r1
 80097d2:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80097d4:	682b      	ldr	r3, [r5, #0]
 80097d6:	4013      	ands	r3, r2
 80097d8:	428b      	cmp	r3, r1
 80097da:	d1d2      	bne.n	8009782 <HAL_RCC_ClockConfig+0xa>
 80097dc:	e7d9      	b.n	8009792 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097de:	4923      	ldr	r1, [pc, #140]	@ (800986c <HAL_RCC_ClockConfig+0xf4>)
 80097e0:	0753      	lsls	r3, r2, #29
 80097e2:	d504      	bpl.n	80097ee <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80097e4:	23e0      	movs	r3, #224	@ 0xe0
 80097e6:	6848      	ldr	r0, [r1, #4]
 80097e8:	00db      	lsls	r3, r3, #3
 80097ea:	4303      	orrs	r3, r0
 80097ec:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80097ee:	20f0      	movs	r0, #240	@ 0xf0
 80097f0:	684b      	ldr	r3, [r1, #4]
 80097f2:	4383      	bics	r3, r0
 80097f4:	68a0      	ldr	r0, [r4, #8]
 80097f6:	4303      	orrs	r3, r0
 80097f8:	604b      	str	r3, [r1, #4]
 80097fa:	e7cd      	b.n	8009798 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80097fc:	4f1b      	ldr	r7, [pc, #108]	@ (800986c <HAL_RCC_ClockConfig+0xf4>)
 80097fe:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009800:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009802:	2a01      	cmp	r2, #1
 8009804:	d119      	bne.n	800983a <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009806:	039b      	lsls	r3, r3, #14
 8009808:	d5bb      	bpl.n	8009782 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800980a:	2103      	movs	r1, #3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	438b      	bics	r3, r1
 8009810:	4313      	orrs	r3, r2
 8009812:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8009814:	f7fe ff78 	bl	8008708 <HAL_GetTick>
 8009818:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800981a:	230c      	movs	r3, #12
 800981c:	687a      	ldr	r2, [r7, #4]
 800981e:	401a      	ands	r2, r3
 8009820:	6863      	ldr	r3, [r4, #4]
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	429a      	cmp	r2, r3
 8009826:	d0b9      	beq.n	800979c <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009828:	f7fe ff6e 	bl	8008708 <HAL_GetTick>
 800982c:	9b01      	ldr	r3, [sp, #4]
 800982e:	1ac0      	subs	r0, r0, r3
 8009830:	4b11      	ldr	r3, [pc, #68]	@ (8009878 <HAL_RCC_ClockConfig+0x100>)
 8009832:	4298      	cmp	r0, r3
 8009834:	d9f1      	bls.n	800981a <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8009836:	2003      	movs	r0, #3
 8009838:	e7a4      	b.n	8009784 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800983a:	2a02      	cmp	r2, #2
 800983c:	d102      	bne.n	8009844 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800983e:	019b      	lsls	r3, r3, #6
 8009840:	d4e3      	bmi.n	800980a <HAL_RCC_ClockConfig+0x92>
 8009842:	e79e      	b.n	8009782 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009844:	079b      	lsls	r3, r3, #30
 8009846:	d4e0      	bmi.n	800980a <HAL_RCC_ClockConfig+0x92>
 8009848:	e79b      	b.n	8009782 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800984a:	682a      	ldr	r2, [r5, #0]
 800984c:	439a      	bics	r2, r3
 800984e:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009850:	682a      	ldr	r2, [r5, #0]
 8009852:	421a      	tst	r2, r3
 8009854:	d0a7      	beq.n	80097a6 <HAL_RCC_ClockConfig+0x2e>
 8009856:	e794      	b.n	8009782 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8009858:	686b      	ldr	r3, [r5, #4]
 800985a:	4a08      	ldr	r2, [pc, #32]	@ (800987c <HAL_RCC_ClockConfig+0x104>)
 800985c:	4013      	ands	r3, r2
 800985e:	68e2      	ldr	r2, [r4, #12]
 8009860:	4313      	orrs	r3, r2
 8009862:	606b      	str	r3, [r5, #4]
 8009864:	e7a3      	b.n	80097ae <HAL_RCC_ClockConfig+0x36>
 8009866:	46c0      	nop			@ (mov r8, r8)
 8009868:	40022000 	.word	0x40022000
 800986c:	40021000 	.word	0x40021000
 8009870:	0800d930 	.word	0x0800d930
 8009874:	20000000 	.word	0x20000000
 8009878:	00001388 	.word	0x00001388
 800987c:	fffff8ff 	.word	0xfffff8ff

08009880 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8009880:	4b04      	ldr	r3, [pc, #16]	@ (8009894 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8009882:	4a05      	ldr	r2, [pc, #20]	@ (8009898 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	4905      	ldr	r1, [pc, #20]	@ (800989c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8009888:	055b      	lsls	r3, r3, #21
 800988a:	0f5b      	lsrs	r3, r3, #29
 800988c:	5ccb      	ldrb	r3, [r1, r3]
 800988e:	6810      	ldr	r0, [r2, #0]
 8009890:	40d8      	lsrs	r0, r3
}    
 8009892:	4770      	bx	lr
 8009894:	40021000 	.word	0x40021000
 8009898:	20000000 	.word	0x20000000
 800989c:	0800d928 	.word	0x0800d928

080098a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80098a0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80098a2:	6803      	ldr	r3, [r0, #0]
{
 80098a4:	0005      	movs	r5, r0
 80098a6:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80098a8:	03db      	lsls	r3, r3, #15
 80098aa:	d52b      	bpl.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80098ac:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80098ae:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80098b0:	4c3d      	ldr	r4, [pc, #244]	@ (80099a8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80098b2:	0552      	lsls	r2, r2, #21
 80098b4:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80098b6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80098b8:	4213      	tst	r3, r2
 80098ba:	d108      	bne.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80098bc:	69e3      	ldr	r3, [r4, #28]
 80098be:	4313      	orrs	r3, r2
 80098c0:	61e3      	str	r3, [r4, #28]
 80098c2:	69e3      	ldr	r3, [r4, #28]
 80098c4:	4013      	ands	r3, r2
 80098c6:	9303      	str	r3, [sp, #12]
 80098c8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80098ca:	2301      	movs	r3, #1
 80098cc:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80098ce:	2780      	movs	r7, #128	@ 0x80
 80098d0:	4e36      	ldr	r6, [pc, #216]	@ (80099ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80098d2:	007f      	lsls	r7, r7, #1
 80098d4:	6833      	ldr	r3, [r6, #0]
 80098d6:	423b      	tst	r3, r7
 80098d8:	d02b      	beq.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0x92>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80098da:	6a21      	ldr	r1, [r4, #32]
 80098dc:	22c0      	movs	r2, #192	@ 0xc0
 80098de:	0008      	movs	r0, r1
 80098e0:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80098e2:	686b      	ldr	r3, [r5, #4]
 80098e4:	4e32      	ldr	r6, [pc, #200]	@ (80099b0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80098e6:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80098e8:	4211      	tst	r1, r2
 80098ea:	d134      	bne.n	8009956 <HAL_RCCEx_PeriphCLKConfig+0xb6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80098ec:	6a23      	ldr	r3, [r4, #32]
 80098ee:	686a      	ldr	r2, [r5, #4]
 80098f0:	4033      	ands	r3, r6
 80098f2:	4313      	orrs	r3, r2
 80098f4:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80098f6:	9b00      	ldr	r3, [sp, #0]
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d103      	bne.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80098fc:	69e3      	ldr	r3, [r4, #28]
 80098fe:	4a2d      	ldr	r2, [pc, #180]	@ (80099b4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8009900:	4013      	ands	r3, r2
 8009902:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009904:	682a      	ldr	r2, [r5, #0]
 8009906:	07d3      	lsls	r3, r2, #31
 8009908:	d506      	bpl.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800990a:	2003      	movs	r0, #3
 800990c:	4926      	ldr	r1, [pc, #152]	@ (80099a8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800990e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8009910:	4383      	bics	r3, r0
 8009912:	68a8      	ldr	r0, [r5, #8]
 8009914:	4303      	orrs	r3, r0
 8009916:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009918:	0693      	lsls	r3, r2, #26
 800991a:	d506      	bpl.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800991c:	2010      	movs	r0, #16
 800991e:	4922      	ldr	r1, [pc, #136]	@ (80099a8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8009920:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8009922:	4383      	bics	r3, r0
 8009924:	68e8      	ldr	r0, [r5, #12]
 8009926:	4303      	orrs	r3, r0
 8009928:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800992a:	0552      	lsls	r2, r2, #21
 800992c:	d433      	bmi.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xf6>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800992e:	2000      	movs	r0, #0
 8009930:	e00f      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009932:	6833      	ldr	r3, [r6, #0]
 8009934:	433b      	orrs	r3, r7
 8009936:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8009938:	f7fe fee6 	bl	8008708 <HAL_GetTick>
 800993c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800993e:	6833      	ldr	r3, [r6, #0]
 8009940:	423b      	tst	r3, r7
 8009942:	d1ca      	bne.n	80098da <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009944:	f7fe fee0 	bl	8008708 <HAL_GetTick>
 8009948:	9b01      	ldr	r3, [sp, #4]
 800994a:	1ac0      	subs	r0, r0, r3
 800994c:	2864      	cmp	r0, #100	@ 0x64
 800994e:	d9f6      	bls.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x9e>
          return HAL_TIMEOUT;
 8009950:	2003      	movs	r0, #3
}
 8009952:	b005      	add	sp, #20
 8009954:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009956:	4013      	ands	r3, r2
 8009958:	4283      	cmp	r3, r0
 800995a:	d0c7      	beq.n	80098ec <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 800995c:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800995e:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8009960:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009962:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8009964:	0252      	lsls	r2, r2, #9
 8009966:	4302      	orrs	r2, r0
 8009968:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800996a:	6a22      	ldr	r2, [r4, #32]
 800996c:	4812      	ldr	r0, [pc, #72]	@ (80099b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800996e:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009970:	4002      	ands	r2, r0
 8009972:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8009974:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009976:	07db      	lsls	r3, r3, #31
 8009978:	d5b8      	bpl.n	80098ec <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 800997a:	f7fe fec5 	bl	8008708 <HAL_GetTick>
 800997e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009980:	2202      	movs	r2, #2
 8009982:	6a23      	ldr	r3, [r4, #32]
 8009984:	4213      	tst	r3, r2
 8009986:	d1b1      	bne.n	80098ec <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009988:	f7fe febe 	bl	8008708 <HAL_GetTick>
 800998c:	4b0b      	ldr	r3, [pc, #44]	@ (80099bc <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 800998e:	1bc0      	subs	r0, r0, r7
 8009990:	4298      	cmp	r0, r3
 8009992:	d9f5      	bls.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0xe0>
 8009994:	e7dc      	b.n	8009950 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009996:	2140      	movs	r1, #64	@ 0x40
 8009998:	4a03      	ldr	r2, [pc, #12]	@ (80099a8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800999a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800999c:	438b      	bics	r3, r1
 800999e:	6929      	ldr	r1, [r5, #16]
 80099a0:	430b      	orrs	r3, r1
 80099a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80099a4:	e7c3      	b.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80099a6:	46c0      	nop			@ (mov r8, r8)
 80099a8:	40021000 	.word	0x40021000
 80099ac:	40007000 	.word	0x40007000
 80099b0:	fffffcff 	.word	0xfffffcff
 80099b4:	efffffff 	.word	0xefffffff
 80099b8:	fffeffff 	.word	0xfffeffff
 80099bc:	00001388 	.word	0x00001388

080099c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099c0:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099c2:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 80099c4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099c6:	6a02      	ldr	r2, [r0, #32]
 80099c8:	43a2      	bics	r2, r4
 80099ca:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80099cc:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 80099ce:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80099d0:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80099d2:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099d4:	680a      	ldr	r2, [r1, #0]
 80099d6:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80099d8:	2202      	movs	r2, #2
 80099da:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80099dc:	688a      	ldr	r2, [r1, #8]
 80099de:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80099e0:	4a0e      	ldr	r2, [pc, #56]	@ (8009a1c <TIM_OC1_SetConfig+0x5c>)
 80099e2:	4290      	cmp	r0, r2
 80099e4:	d008      	beq.n	80099f8 <TIM_OC1_SetConfig+0x38>
 80099e6:	4a0e      	ldr	r2, [pc, #56]	@ (8009a20 <TIM_OC1_SetConfig+0x60>)
 80099e8:	4290      	cmp	r0, r2
 80099ea:	d005      	beq.n	80099f8 <TIM_OC1_SetConfig+0x38>
 80099ec:	4a0d      	ldr	r2, [pc, #52]	@ (8009a24 <TIM_OC1_SetConfig+0x64>)
 80099ee:	4290      	cmp	r0, r2
 80099f0:	d002      	beq.n	80099f8 <TIM_OC1_SetConfig+0x38>
 80099f2:	4a0d      	ldr	r2, [pc, #52]	@ (8009a28 <TIM_OC1_SetConfig+0x68>)
 80099f4:	4290      	cmp	r0, r2
 80099f6:	d10b      	bne.n	8009a10 <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80099f8:	2208      	movs	r2, #8
 80099fa:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80099fc:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80099fe:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8009a00:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a02:	2204      	movs	r2, #4
 8009a04:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a06:	4a09      	ldr	r2, [pc, #36]	@ (8009a2c <TIM_OC1_SetConfig+0x6c>)
 8009a08:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a0a:	694c      	ldr	r4, [r1, #20]
 8009a0c:	4334      	orrs	r4, r6
 8009a0e:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a10:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009a12:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009a14:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8009a16:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a18:	6203      	str	r3, [r0, #32]
}
 8009a1a:	bd70      	pop	{r4, r5, r6, pc}
 8009a1c:	40012c00 	.word	0x40012c00
 8009a20:	40014000 	.word	0x40014000
 8009a24:	40014400 	.word	0x40014400
 8009a28:	40014800 	.word	0x40014800
 8009a2c:	fffffcff 	.word	0xfffffcff

08009a30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a30:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009a32:	4a18      	ldr	r2, [pc, #96]	@ (8009a94 <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 8009a34:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009a36:	6a03      	ldr	r3, [r0, #32]
 8009a38:	4013      	ands	r3, r2
 8009a3a:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009a3c:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8009a3e:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8009a40:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009a42:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a44:	680b      	ldr	r3, [r1, #0]
 8009a46:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009a48:	4b13      	ldr	r3, [pc, #76]	@ (8009a98 <TIM_OC3_SetConfig+0x68>)
 8009a4a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009a4c:	688b      	ldr	r3, [r1, #8]
 8009a4e:	021b      	lsls	r3, r3, #8
 8009a50:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009a52:	4d12      	ldr	r5, [pc, #72]	@ (8009a9c <TIM_OC3_SetConfig+0x6c>)
 8009a54:	42a8      	cmp	r0, r5
 8009a56:	d10e      	bne.n	8009a76 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009a58:	4d11      	ldr	r5, [pc, #68]	@ (8009aa0 <TIM_OC3_SetConfig+0x70>)
 8009a5a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009a5c:	68cb      	ldr	r3, [r1, #12]
 8009a5e:	021b      	lsls	r3, r3, #8
 8009a60:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009a62:	4d10      	ldr	r5, [pc, #64]	@ (8009aa4 <TIM_OC3_SetConfig+0x74>)
 8009a64:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a66:	4d10      	ldr	r5, [pc, #64]	@ (8009aa8 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a68:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a6a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a6c:	694a      	ldr	r2, [r1, #20]
 8009a6e:	4332      	orrs	r2, r6
 8009a70:	0112      	lsls	r2, r2, #4
 8009a72:	432a      	orrs	r2, r5
 8009a74:	e008      	b.n	8009a88 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a76:	4d0d      	ldr	r5, [pc, #52]	@ (8009aac <TIM_OC3_SetConfig+0x7c>)
 8009a78:	42a8      	cmp	r0, r5
 8009a7a:	d0f4      	beq.n	8009a66 <TIM_OC3_SetConfig+0x36>
 8009a7c:	4d0c      	ldr	r5, [pc, #48]	@ (8009ab0 <TIM_OC3_SetConfig+0x80>)
 8009a7e:	42a8      	cmp	r0, r5
 8009a80:	d0f1      	beq.n	8009a66 <TIM_OC3_SetConfig+0x36>
 8009a82:	4d0c      	ldr	r5, [pc, #48]	@ (8009ab4 <TIM_OC3_SetConfig+0x84>)
 8009a84:	42a8      	cmp	r0, r5
 8009a86:	d0ee      	beq.n	8009a66 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a88:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009a8a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009a8c:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8009a8e:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a90:	6203      	str	r3, [r0, #32]
}
 8009a92:	bd70      	pop	{r4, r5, r6, pc}
 8009a94:	fffffeff 	.word	0xfffffeff
 8009a98:	fffffdff 	.word	0xfffffdff
 8009a9c:	40012c00 	.word	0x40012c00
 8009aa0:	fffff7ff 	.word	0xfffff7ff
 8009aa4:	fffffbff 	.word	0xfffffbff
 8009aa8:	ffffcfff 	.word	0xffffcfff
 8009aac:	40014000 	.word	0x40014000
 8009ab0:	40014400 	.word	0x40014400
 8009ab4:	40014800 	.word	0x40014800

08009ab8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ab8:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009aba:	4a14      	ldr	r2, [pc, #80]	@ (8009b0c <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 8009abc:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009abe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ac0:	4d13      	ldr	r5, [pc, #76]	@ (8009b10 <TIM_OC4_SetConfig+0x58>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009ac2:	4013      	ands	r3, r2
 8009ac4:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8009ac6:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8009ac8:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009aca:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009acc:	680d      	ldr	r5, [r1, #0]
 8009ace:	022d      	lsls	r5, r5, #8
 8009ad0:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ad2:	4a10      	ldr	r2, [pc, #64]	@ (8009b14 <TIM_OC4_SetConfig+0x5c>)
 8009ad4:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ad6:	688a      	ldr	r2, [r1, #8]
 8009ad8:	0312      	lsls	r2, r2, #12
 8009ada:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009adc:	4c0e      	ldr	r4, [pc, #56]	@ (8009b18 <TIM_OC4_SetConfig+0x60>)
 8009ade:	42a0      	cmp	r0, r4
 8009ae0:	d008      	beq.n	8009af4 <TIM_OC4_SetConfig+0x3c>
 8009ae2:	4c0e      	ldr	r4, [pc, #56]	@ (8009b1c <TIM_OC4_SetConfig+0x64>)
 8009ae4:	42a0      	cmp	r0, r4
 8009ae6:	d005      	beq.n	8009af4 <TIM_OC4_SetConfig+0x3c>
 8009ae8:	4c0d      	ldr	r4, [pc, #52]	@ (8009b20 <TIM_OC4_SetConfig+0x68>)
 8009aea:	42a0      	cmp	r0, r4
 8009aec:	d002      	beq.n	8009af4 <TIM_OC4_SetConfig+0x3c>
 8009aee:	4c0d      	ldr	r4, [pc, #52]	@ (8009b24 <TIM_OC4_SetConfig+0x6c>)
 8009af0:	42a0      	cmp	r0, r4
 8009af2:	d104      	bne.n	8009afe <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009af4:	4c0c      	ldr	r4, [pc, #48]	@ (8009b28 <TIM_OC4_SetConfig+0x70>)
 8009af6:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009af8:	694b      	ldr	r3, [r1, #20]
 8009afa:	019b      	lsls	r3, r3, #6
 8009afc:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009afe:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009b00:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009b02:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8009b04:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b06:	6202      	str	r2, [r0, #32]
}
 8009b08:	bd30      	pop	{r4, r5, pc}
 8009b0a:	46c0      	nop			@ (mov r8, r8)
 8009b0c:	ffffefff 	.word	0xffffefff
 8009b10:	ffff8cff 	.word	0xffff8cff
 8009b14:	ffffdfff 	.word	0xffffdfff
 8009b18:	40012c00 	.word	0x40012c00
 8009b1c:	40014000 	.word	0x40014000
 8009b20:	40014400 	.word	0x40014400
 8009b24:	40014800 	.word	0x40014800
 8009b28:	ffffbfff 	.word	0xffffbfff

08009b2c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009b2c:	0001      	movs	r1, r0
{
 8009b2e:	0003      	movs	r3, r0
    return HAL_ERROR;
 8009b30:	2001      	movs	r0, #1
{
 8009b32:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8009b34:	313d      	adds	r1, #61	@ 0x3d
 8009b36:	780c      	ldrb	r4, [r1, #0]
 8009b38:	b2e2      	uxtb	r2, r4
 8009b3a:	4284      	cmp	r4, r0
 8009b3c:	d11c      	bne.n	8009b78 <HAL_TIM_Base_Start_IT+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 8009b3e:	1800      	adds	r0, r0, r0
 8009b40:	7008      	strb	r0, [r1, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	68d9      	ldr	r1, [r3, #12]
 8009b46:	4311      	orrs	r1, r2
 8009b48:	60d9      	str	r1, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b4a:	490d      	ldr	r1, [pc, #52]	@ (8009b80 <HAL_TIM_Base_Start_IT+0x54>)
 8009b4c:	428b      	cmp	r3, r1
 8009b4e:	d009      	beq.n	8009b64 <HAL_TIM_Base_Start_IT+0x38>
 8009b50:	2180      	movs	r1, #128	@ 0x80
 8009b52:	05c9      	lsls	r1, r1, #23
 8009b54:	428b      	cmp	r3, r1
 8009b56:	d005      	beq.n	8009b64 <HAL_TIM_Base_Start_IT+0x38>
 8009b58:	490a      	ldr	r1, [pc, #40]	@ (8009b84 <HAL_TIM_Base_Start_IT+0x58>)
 8009b5a:	428b      	cmp	r3, r1
 8009b5c:	d002      	beq.n	8009b64 <HAL_TIM_Base_Start_IT+0x38>
 8009b5e:	490a      	ldr	r1, [pc, #40]	@ (8009b88 <HAL_TIM_Base_Start_IT+0x5c>)
 8009b60:	428b      	cmp	r3, r1
 8009b62:	d10a      	bne.n	8009b7a <HAL_TIM_Base_Start_IT+0x4e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b64:	2107      	movs	r1, #7
 8009b66:	689a      	ldr	r2, [r3, #8]
 8009b68:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b6a:	2a06      	cmp	r2, #6
 8009b6c:	d003      	beq.n	8009b76 <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 8009b6e:	2201      	movs	r2, #1
 8009b70:	6819      	ldr	r1, [r3, #0]
 8009b72:	430a      	orrs	r2, r1
 8009b74:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009b76:	2000      	movs	r0, #0
}
 8009b78:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 8009b7a:	6819      	ldr	r1, [r3, #0]
 8009b7c:	e7f9      	b.n	8009b72 <HAL_TIM_Base_Start_IT+0x46>
 8009b7e:	46c0      	nop			@ (mov r8, r8)
 8009b80:	40012c00 	.word	0x40012c00
 8009b84:	40000400 	.word	0x40000400
 8009b88:	40014000 	.word	0x40014000

08009b8c <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8009b8c:	4770      	bx	lr

08009b8e <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8009b8e:	4770      	bx	lr

08009b90 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8009b90:	4770      	bx	lr

08009b92 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8009b92:	4770      	bx	lr

08009b94 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8009b94:	4770      	bx	lr

08009b96 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009b96:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8009b98:	6803      	ldr	r3, [r0, #0]
{
 8009b9a:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8009b9c:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009b9e:	691e      	ldr	r6, [r3, #16]
{
 8009ba0:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009ba2:	4216      	tst	r6, r2
 8009ba4:	d00d      	beq.n	8009bc2 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009ba6:	4215      	tst	r5, r2
 8009ba8:	d00b      	beq.n	8009bc2 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009baa:	3a05      	subs	r2, #5
 8009bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009bae:	3204      	adds	r2, #4
 8009bb0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bb2:	699b      	ldr	r3, [r3, #24]
 8009bb4:	079b      	lsls	r3, r3, #30
 8009bb6:	d100      	bne.n	8009bba <HAL_TIM_IRQHandler+0x24>
 8009bb8:	e071      	b.n	8009c9e <HAL_TIM_IRQHandler+0x108>
          HAL_TIM_IC_CaptureCallback(htim);
 8009bba:	f7ff ffe9 	bl	8009b90 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009bc2:	2304      	movs	r3, #4
 8009bc4:	421e      	tst	r6, r3
 8009bc6:	d011      	beq.n	8009bec <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009bc8:	421d      	tst	r5, r3
 8009bca:	d00f      	beq.n	8009bec <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009bcc:	2205      	movs	r2, #5
 8009bce:	6823      	ldr	r3, [r4, #0]
 8009bd0:	4252      	negs	r2, r2
 8009bd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009bd4:	3207      	adds	r2, #7
 8009bd6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009bd8:	699a      	ldr	r2, [r3, #24]
 8009bda:	23c0      	movs	r3, #192	@ 0xc0
 8009bdc:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8009bde:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009be0:	421a      	tst	r2, r3
 8009be2:	d062      	beq.n	8009caa <HAL_TIM_IRQHandler+0x114>
        HAL_TIM_IC_CaptureCallback(htim);
 8009be4:	f7ff ffd4 	bl	8009b90 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009be8:	2300      	movs	r3, #0
 8009bea:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009bec:	2308      	movs	r3, #8
 8009bee:	421e      	tst	r6, r3
 8009bf0:	d00f      	beq.n	8009c12 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009bf2:	421d      	tst	r5, r3
 8009bf4:	d00d      	beq.n	8009c12 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009bf6:	2209      	movs	r2, #9
 8009bf8:	6823      	ldr	r3, [r4, #0]
 8009bfa:	4252      	negs	r2, r2
 8009bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009bfe:	320d      	adds	r2, #13
 8009c00:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c02:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8009c04:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c06:	079b      	lsls	r3, r3, #30
 8009c08:	d055      	beq.n	8009cb6 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 8009c0a:	f7ff ffc1 	bl	8009b90 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009c12:	2310      	movs	r3, #16
 8009c14:	421e      	tst	r6, r3
 8009c16:	d011      	beq.n	8009c3c <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009c18:	421d      	tst	r5, r3
 8009c1a:	d00f      	beq.n	8009c3c <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009c1c:	2211      	movs	r2, #17
 8009c1e:	6823      	ldr	r3, [r4, #0]
 8009c20:	4252      	negs	r2, r2
 8009c22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c24:	3219      	adds	r2, #25
 8009c26:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c28:	69da      	ldr	r2, [r3, #28]
 8009c2a:	23c0      	movs	r3, #192	@ 0xc0
 8009c2c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8009c2e:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c30:	421a      	tst	r2, r3
 8009c32:	d046      	beq.n	8009cc2 <HAL_TIM_IRQHandler+0x12c>
        HAL_TIM_IC_CaptureCallback(htim);
 8009c34:	f7ff ffac 	bl	8009b90 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	421e      	tst	r6, r3
 8009c40:	d008      	beq.n	8009c54 <HAL_TIM_IRQHandler+0xbe>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009c42:	421d      	tst	r5, r3
 8009c44:	d006      	beq.n	8009c54 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009c46:	2202      	movs	r2, #2
 8009c48:	6823      	ldr	r3, [r4, #0]
 8009c4a:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8009c4c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009c4e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009c50:	f7f9 fea8 	bl	80039a4 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009c54:	2380      	movs	r3, #128	@ 0x80
 8009c56:	421e      	tst	r6, r3
 8009c58:	d008      	beq.n	8009c6c <HAL_TIM_IRQHandler+0xd6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009c5a:	421d      	tst	r5, r3
 8009c5c:	d006      	beq.n	8009c6c <HAL_TIM_IRQHandler+0xd6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009c5e:	2281      	movs	r2, #129	@ 0x81
 8009c60:	6823      	ldr	r3, [r4, #0]
 8009c62:	4252      	negs	r2, r2
      HAL_TIMEx_BreakCallback(htim);
 8009c64:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009c66:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009c68:	f000 fb05 	bl	800a276 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009c6c:	2340      	movs	r3, #64	@ 0x40
 8009c6e:	421e      	tst	r6, r3
 8009c70:	d008      	beq.n	8009c84 <HAL_TIM_IRQHandler+0xee>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009c72:	421d      	tst	r5, r3
 8009c74:	d006      	beq.n	8009c84 <HAL_TIM_IRQHandler+0xee>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009c76:	2241      	movs	r2, #65	@ 0x41
 8009c78:	6823      	ldr	r3, [r4, #0]
 8009c7a:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8009c7c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009c7e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8009c80:	f7ff ff88 	bl	8009b94 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009c84:	2320      	movs	r3, #32
 8009c86:	421e      	tst	r6, r3
 8009c88:	d008      	beq.n	8009c9c <HAL_TIM_IRQHandler+0x106>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009c8a:	421d      	tst	r5, r3
 8009c8c:	d006      	beq.n	8009c9c <HAL_TIM_IRQHandler+0x106>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009c8e:	2221      	movs	r2, #33	@ 0x21
 8009c90:	6823      	ldr	r3, [r4, #0]
 8009c92:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8009c94:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009c96:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8009c98:	f000 faec 	bl	800a274 <HAL_TIMEx_CommutCallback>
}
 8009c9c:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c9e:	f7ff ff76 	bl	8009b8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ca2:	0020      	movs	r0, r4
 8009ca4:	f7ff ff75 	bl	8009b92 <HAL_TIM_PWM_PulseFinishedCallback>
 8009ca8:	e789      	b.n	8009bbe <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009caa:	f7ff ff70 	bl	8009b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cae:	0020      	movs	r0, r4
 8009cb0:	f7ff ff6f 	bl	8009b92 <HAL_TIM_PWM_PulseFinishedCallback>
 8009cb4:	e798      	b.n	8009be8 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cb6:	f7ff ff6a 	bl	8009b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cba:	0020      	movs	r0, r4
 8009cbc:	f7ff ff69 	bl	8009b92 <HAL_TIM_PWM_PulseFinishedCallback>
 8009cc0:	e7a5      	b.n	8009c0e <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cc2:	f7ff ff64 	bl	8009b8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cc6:	0020      	movs	r0, r4
 8009cc8:	f7ff ff63 	bl	8009b92 <HAL_TIM_PWM_PulseFinishedCallback>
 8009ccc:	e7b4      	b.n	8009c38 <HAL_TIM_IRQHandler+0xa2>
	...

08009cd0 <TIM_Base_SetConfig>:
{
 8009cd0:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cd2:	4c1f      	ldr	r4, [pc, #124]	@ (8009d50 <TIM_Base_SetConfig+0x80>)
  tmpcr1 = TIMx->CR1;
 8009cd4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cd6:	42a0      	cmp	r0, r4
 8009cd8:	d006      	beq.n	8009ce8 <TIM_Base_SetConfig+0x18>
 8009cda:	2280      	movs	r2, #128	@ 0x80
 8009cdc:	05d2      	lsls	r2, r2, #23
 8009cde:	4290      	cmp	r0, r2
 8009ce0:	d002      	beq.n	8009ce8 <TIM_Base_SetConfig+0x18>
 8009ce2:	4a1c      	ldr	r2, [pc, #112]	@ (8009d54 <TIM_Base_SetConfig+0x84>)
 8009ce4:	4290      	cmp	r0, r2
 8009ce6:	d108      	bne.n	8009cfa <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ce8:	2270      	movs	r2, #112	@ 0x70
 8009cea:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8009cec:	684a      	ldr	r2, [r1, #4]
 8009cee:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cf0:	4a19      	ldr	r2, [pc, #100]	@ (8009d58 <TIM_Base_SetConfig+0x88>)
 8009cf2:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009cf4:	68cb      	ldr	r3, [r1, #12]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	e00b      	b.n	8009d12 <TIM_Base_SetConfig+0x42>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009cfa:	4a18      	ldr	r2, [pc, #96]	@ (8009d5c <TIM_Base_SetConfig+0x8c>)
 8009cfc:	4290      	cmp	r0, r2
 8009cfe:	d0f7      	beq.n	8009cf0 <TIM_Base_SetConfig+0x20>
 8009d00:	4a17      	ldr	r2, [pc, #92]	@ (8009d60 <TIM_Base_SetConfig+0x90>)
 8009d02:	4290      	cmp	r0, r2
 8009d04:	d0f4      	beq.n	8009cf0 <TIM_Base_SetConfig+0x20>
 8009d06:	4a17      	ldr	r2, [pc, #92]	@ (8009d64 <TIM_Base_SetConfig+0x94>)
 8009d08:	4290      	cmp	r0, r2
 8009d0a:	d0f1      	beq.n	8009cf0 <TIM_Base_SetConfig+0x20>
 8009d0c:	4a16      	ldr	r2, [pc, #88]	@ (8009d68 <TIM_Base_SetConfig+0x98>)
 8009d0e:	4290      	cmp	r0, r2
 8009d10:	d0ee      	beq.n	8009cf0 <TIM_Base_SetConfig+0x20>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d12:	2280      	movs	r2, #128	@ 0x80
 8009d14:	4393      	bics	r3, r2
 8009d16:	694a      	ldr	r2, [r1, #20]
 8009d18:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8009d1a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d1c:	688b      	ldr	r3, [r1, #8]
 8009d1e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009d20:	680b      	ldr	r3, [r1, #0]
 8009d22:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d24:	42a0      	cmp	r0, r4
 8009d26:	d008      	beq.n	8009d3a <TIM_Base_SetConfig+0x6a>
 8009d28:	4b0d      	ldr	r3, [pc, #52]	@ (8009d60 <TIM_Base_SetConfig+0x90>)
 8009d2a:	4298      	cmp	r0, r3
 8009d2c:	d005      	beq.n	8009d3a <TIM_Base_SetConfig+0x6a>
 8009d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d64 <TIM_Base_SetConfig+0x94>)
 8009d30:	4298      	cmp	r0, r3
 8009d32:	d002      	beq.n	8009d3a <TIM_Base_SetConfig+0x6a>
 8009d34:	4b0c      	ldr	r3, [pc, #48]	@ (8009d68 <TIM_Base_SetConfig+0x98>)
 8009d36:	4298      	cmp	r0, r3
 8009d38:	d101      	bne.n	8009d3e <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 8009d3a:	690b      	ldr	r3, [r1, #16]
 8009d3c:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009d3e:	2201      	movs	r2, #1
 8009d40:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009d42:	6903      	ldr	r3, [r0, #16]
 8009d44:	4213      	tst	r3, r2
 8009d46:	d002      	beq.n	8009d4e <TIM_Base_SetConfig+0x7e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009d48:	6903      	ldr	r3, [r0, #16]
 8009d4a:	4393      	bics	r3, r2
 8009d4c:	6103      	str	r3, [r0, #16]
}
 8009d4e:	bd10      	pop	{r4, pc}
 8009d50:	40012c00 	.word	0x40012c00
 8009d54:	40000400 	.word	0x40000400
 8009d58:	fffffcff 	.word	0xfffffcff
 8009d5c:	40002000 	.word	0x40002000
 8009d60:	40014000 	.word	0x40014000
 8009d64:	40014400 	.word	0x40014400
 8009d68:	40014800 	.word	0x40014800

08009d6c <HAL_TIM_Base_Init>:
{
 8009d6c:	b570      	push	{r4, r5, r6, lr}
 8009d6e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8009d70:	2001      	movs	r0, #1
  if (htim == NULL)
 8009d72:	2c00      	cmp	r4, #0
 8009d74:	d021      	beq.n	8009dba <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8009d76:	0025      	movs	r5, r4
 8009d78:	353d      	adds	r5, #61	@ 0x3d
 8009d7a:	782b      	ldrb	r3, [r5, #0]
 8009d7c:	b2da      	uxtb	r2, r3
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d105      	bne.n	8009d8e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8009d82:	0023      	movs	r3, r4
 8009d84:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009d86:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8009d88:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8009d8a:	f7fa f8e7 	bl	8003f5c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8009d8e:	2302      	movs	r3, #2
 8009d90:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d92:	6820      	ldr	r0, [r4, #0]
 8009d94:	1d21      	adds	r1, r4, #4
 8009d96:	f7ff ff9b 	bl	8009cd0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d9a:	0022      	movs	r2, r4
 8009d9c:	2301      	movs	r3, #1
  return HAL_OK;
 8009d9e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009da0:	3246      	adds	r2, #70	@ 0x46
 8009da2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009da4:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009da6:	3a08      	subs	r2, #8
 8009da8:	7013      	strb	r3, [r2, #0]
 8009daa:	7053      	strb	r3, [r2, #1]
 8009dac:	7093      	strb	r3, [r2, #2]
 8009dae:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009db0:	7113      	strb	r3, [r2, #4]
 8009db2:	7153      	strb	r3, [r2, #5]
 8009db4:	7193      	strb	r3, [r2, #6]
 8009db6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8009db8:	702b      	strb	r3, [r5, #0]
}
 8009dba:	bd70      	pop	{r4, r5, r6, pc}

08009dbc <HAL_TIM_PWM_Init>:
{
 8009dbc:	b570      	push	{r4, r5, r6, lr}
 8009dbe:	0004      	movs	r4, r0
    return HAL_ERROR;
 8009dc0:	2001      	movs	r0, #1
  if (htim == NULL)
 8009dc2:	2c00      	cmp	r4, #0
 8009dc4:	d021      	beq.n	8009e0a <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8009dc6:	0025      	movs	r5, r4
 8009dc8:	353d      	adds	r5, #61	@ 0x3d
 8009dca:	782b      	ldrb	r3, [r5, #0]
 8009dcc:	b2da      	uxtb	r2, r3
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d105      	bne.n	8009dde <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8009dd2:	0023      	movs	r3, r4
 8009dd4:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8009dd6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8009dd8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8009dda:	f7ff fed7 	bl	8009b8c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8009dde:	2302      	movs	r3, #2
 8009de0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009de2:	6820      	ldr	r0, [r4, #0]
 8009de4:	1d21      	adds	r1, r4, #4
 8009de6:	f7ff ff73 	bl	8009cd0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dea:	0022      	movs	r2, r4
 8009dec:	2301      	movs	r3, #1
  return HAL_OK;
 8009dee:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009df0:	3246      	adds	r2, #70	@ 0x46
 8009df2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009df4:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009df6:	3a08      	subs	r2, #8
 8009df8:	7013      	strb	r3, [r2, #0]
 8009dfa:	7053      	strb	r3, [r2, #1]
 8009dfc:	7093      	strb	r3, [r2, #2]
 8009dfe:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e00:	7113      	strb	r3, [r2, #4]
 8009e02:	7153      	strb	r3, [r2, #5]
 8009e04:	7193      	strb	r3, [r2, #6]
 8009e06:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8009e08:	702b      	strb	r3, [r5, #0]
}
 8009e0a:	bd70      	pop	{r4, r5, r6, pc}

08009e0c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e0c:	2210      	movs	r2, #16
{
 8009e0e:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8009e10:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e12:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e14:	4c17      	ldr	r4, [pc, #92]	@ (8009e74 <TIM_OC2_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e16:	4393      	bics	r3, r2
 8009e18:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8009e1a:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8009e1c:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e1e:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e20:	680c      	ldr	r4, [r1, #0]
 8009e22:	0224      	lsls	r4, r4, #8
 8009e24:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8009e26:	2320      	movs	r3, #32
 8009e28:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e2a:	688b      	ldr	r3, [r1, #8]
 8009e2c:	011b      	lsls	r3, r3, #4
 8009e2e:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e30:	4d11      	ldr	r5, [pc, #68]	@ (8009e78 <TIM_OC2_SetConfig+0x6c>)
 8009e32:	42a8      	cmp	r0, r5
 8009e34:	d10f      	bne.n	8009e56 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e36:	2580      	movs	r5, #128	@ 0x80
 8009e38:	43ab      	bics	r3, r5
 8009e3a:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e3c:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e3e:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e40:	011b      	lsls	r3, r3, #4
 8009e42:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e44:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e46:	4d0d      	ldr	r5, [pc, #52]	@ (8009e7c <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e48:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009e4a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009e4c:	694a      	ldr	r2, [r1, #20]
 8009e4e:	4332      	orrs	r2, r6
 8009e50:	0092      	lsls	r2, r2, #2
 8009e52:	432a      	orrs	r2, r5
 8009e54:	e008      	b.n	8009e68 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e56:	4d0a      	ldr	r5, [pc, #40]	@ (8009e80 <TIM_OC2_SetConfig+0x74>)
 8009e58:	42a8      	cmp	r0, r5
 8009e5a:	d0f4      	beq.n	8009e46 <TIM_OC2_SetConfig+0x3a>
 8009e5c:	4d09      	ldr	r5, [pc, #36]	@ (8009e84 <TIM_OC2_SetConfig+0x78>)
 8009e5e:	42a8      	cmp	r0, r5
 8009e60:	d0f1      	beq.n	8009e46 <TIM_OC2_SetConfig+0x3a>
 8009e62:	4d09      	ldr	r5, [pc, #36]	@ (8009e88 <TIM_OC2_SetConfig+0x7c>)
 8009e64:	42a8      	cmp	r0, r5
 8009e66:	d0ee      	beq.n	8009e46 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8009e68:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8009e6a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009e6c:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8009e6e:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8009e70:	6203      	str	r3, [r0, #32]
}
 8009e72:	bd70      	pop	{r4, r5, r6, pc}
 8009e74:	ffff8cff 	.word	0xffff8cff
 8009e78:	40012c00 	.word	0x40012c00
 8009e7c:	fffff3ff 	.word	0xfffff3ff
 8009e80:	40014000 	.word	0x40014000
 8009e84:	40014400 	.word	0x40014400
 8009e88:	40014800 	.word	0x40014800

08009e8c <HAL_TIM_PWM_ConfigChannel>:
{
 8009e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8009e8e:	0006      	movs	r6, r0
 8009e90:	363c      	adds	r6, #60	@ 0x3c
{
 8009e92:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8009e94:	7832      	ldrb	r2, [r6, #0]
{
 8009e96:	0003      	movs	r3, r0
 8009e98:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8009e9a:	2002      	movs	r0, #2
 8009e9c:	2a01      	cmp	r2, #1
 8009e9e:	d00a      	beq.n	8009eb6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8009ea0:	3801      	subs	r0, #1
 8009ea2:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 8009ea4:	2d08      	cmp	r5, #8
 8009ea6:	d03f      	beq.n	8009f28 <HAL_TIM_PWM_ConfigChannel+0x9c>
 8009ea8:	d806      	bhi.n	8009eb8 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8009eaa:	2d00      	cmp	r5, #0
 8009eac:	d019      	beq.n	8009ee2 <HAL_TIM_PWM_ConfigChannel+0x56>
 8009eae:	2d04      	cmp	r5, #4
 8009eb0:	d029      	beq.n	8009f06 <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	7033      	strb	r3, [r6, #0]
}
 8009eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8009eb8:	2d0c      	cmp	r5, #12
 8009eba:	d1fa      	bne.n	8009eb2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009ebc:	681d      	ldr	r5, [r3, #0]
 8009ebe:	0028      	movs	r0, r5
 8009ec0:	f7ff fdfa 	bl	8009ab8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009ec4:	2380      	movs	r3, #128	@ 0x80
 8009ec6:	69ea      	ldr	r2, [r5, #28]
 8009ec8:	011b      	lsls	r3, r3, #4
 8009eca:	4313      	orrs	r3, r2
 8009ecc:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009ece:	69eb      	ldr	r3, [r5, #28]
 8009ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8009f48 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009ed6:	6923      	ldr	r3, [r4, #16]
 8009ed8:	69ea      	ldr	r2, [r5, #28]
 8009eda:	021b      	lsls	r3, r3, #8
 8009edc:	4313      	orrs	r3, r2
 8009ede:	61eb      	str	r3, [r5, #28]
      break;
 8009ee0:	e00f      	b.n	8009f02 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ee2:	681d      	ldr	r5, [r3, #0]
 8009ee4:	0028      	movs	r0, r5
 8009ee6:	f7ff fd6b 	bl	80099c0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009eea:	2308      	movs	r3, #8
 8009eec:	69aa      	ldr	r2, [r5, #24]
 8009eee:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ef0:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009ef2:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ef4:	69ab      	ldr	r3, [r5, #24]
 8009ef6:	4393      	bics	r3, r2
 8009ef8:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009efa:	69ab      	ldr	r3, [r5, #24]
 8009efc:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009efe:	4313      	orrs	r3, r2
 8009f00:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009f02:	2000      	movs	r0, #0
 8009f04:	e7d5      	b.n	8009eb2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009f06:	681d      	ldr	r5, [r3, #0]
 8009f08:	0028      	movs	r0, r5
 8009f0a:	f7ff ff7f 	bl	8009e0c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009f0e:	2380      	movs	r3, #128	@ 0x80
 8009f10:	69aa      	ldr	r2, [r5, #24]
 8009f12:	011b      	lsls	r3, r3, #4
 8009f14:	4313      	orrs	r3, r2
 8009f16:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009f18:	69ab      	ldr	r3, [r5, #24]
 8009f1a:	4a0b      	ldr	r2, [pc, #44]	@ (8009f48 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8009f1c:	4013      	ands	r3, r2
 8009f1e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009f20:	6923      	ldr	r3, [r4, #16]
 8009f22:	69aa      	ldr	r2, [r5, #24]
 8009f24:	021b      	lsls	r3, r3, #8
 8009f26:	e7ea      	b.n	8009efe <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009f28:	681f      	ldr	r7, [r3, #0]
 8009f2a:	0038      	movs	r0, r7
 8009f2c:	f7ff fd80 	bl	8009a30 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009f30:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	431d      	orrs	r5, r3
 8009f36:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009f38:	69fb      	ldr	r3, [r7, #28]
 8009f3a:	4393      	bics	r3, r2
 8009f3c:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f3e:	69fb      	ldr	r3, [r7, #28]
 8009f40:	6922      	ldr	r2, [r4, #16]
 8009f42:	4313      	orrs	r3, r2
 8009f44:	61fb      	str	r3, [r7, #28]
      break;
 8009f46:	e7dc      	b.n	8009f02 <HAL_TIM_PWM_ConfigChannel+0x76>
 8009f48:	fffffbff 	.word	0xfffffbff

08009f4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009f4c:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009f4e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f50:	4d03      	ldr	r5, [pc, #12]	@ (8009f60 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009f52:	430a      	orrs	r2, r1
 8009f54:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f56:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f5c:	6083      	str	r3, [r0, #8]
}
 8009f5e:	bd30      	pop	{r4, r5, pc}
 8009f60:	ffff00ff 	.word	0xffff00ff

08009f64 <HAL_TIM_ConfigClockSource>:
{
 8009f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8009f66:	0005      	movs	r5, r0
 8009f68:	2202      	movs	r2, #2
 8009f6a:	353c      	adds	r5, #60	@ 0x3c
 8009f6c:	782c      	ldrb	r4, [r5, #0]
{
 8009f6e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8009f70:	0010      	movs	r0, r2
 8009f72:	2c01      	cmp	r4, #1
 8009f74:	d01b      	beq.n	8009fae <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8009f76:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8009f78:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8009f7a:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8009f7c:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8009f7e:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8009f80:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f82:	4a41      	ldr	r2, [pc, #260]	@ (800a088 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8009f84:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f86:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8009f88:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8009f8a:	680b      	ldr	r3, [r1, #0]
 8009f8c:	2b60      	cmp	r3, #96	@ 0x60
 8009f8e:	d04e      	beq.n	800a02e <HAL_TIM_ConfigClockSource+0xca>
 8009f90:	d82d      	bhi.n	8009fee <HAL_TIM_ConfigClockSource+0x8a>
 8009f92:	2b40      	cmp	r3, #64	@ 0x40
 8009f94:	d062      	beq.n	800a05c <HAL_TIM_ConfigClockSource+0xf8>
 8009f96:	d813      	bhi.n	8009fc0 <HAL_TIM_ConfigClockSource+0x5c>
 8009f98:	2b20      	cmp	r3, #32
 8009f9a:	d00b      	beq.n	8009fb4 <HAL_TIM_ConfigClockSource+0x50>
 8009f9c:	d808      	bhi.n	8009fb0 <HAL_TIM_ConfigClockSource+0x4c>
 8009f9e:	2210      	movs	r2, #16
 8009fa0:	0019      	movs	r1, r3
 8009fa2:	4391      	bics	r1, r2
 8009fa4:	d006      	beq.n	8009fb4 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8009faa:	2300      	movs	r3, #0
 8009fac:	702b      	strb	r3, [r5, #0]
}
 8009fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8009fb0:	2b30      	cmp	r3, #48	@ 0x30
 8009fb2:	d1f8      	bne.n	8009fa6 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fb4:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8009fb6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fb8:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	2207      	movs	r2, #7
 8009fbe:	e028      	b.n	800a012 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8009fc0:	2b50      	cmp	r3, #80	@ 0x50
 8009fc2:	d1f0      	bne.n	8009fa6 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8009fc4:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8009fc6:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8009fc8:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009fca:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009fcc:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009fce:	4387      	bics	r7, r0
 8009fd0:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009fd2:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8009fd4:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009fd6:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009fd8:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009fda:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8009fdc:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fde:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009fe0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8009fe2:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8009fe4:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8009fe6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fe8:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009fea:	3b19      	subs	r3, #25
 8009fec:	e011      	b.n	800a012 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8009fee:	2280      	movs	r2, #128	@ 0x80
 8009ff0:	0152      	lsls	r2, r2, #5
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d00f      	beq.n	800a016 <HAL_TIM_ConfigClockSource+0xb2>
 8009ff6:	2280      	movs	r2, #128	@ 0x80
 8009ff8:	0192      	lsls	r2, r2, #6
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d00d      	beq.n	800a01a <HAL_TIM_ConfigClockSource+0xb6>
 8009ffe:	2b70      	cmp	r3, #112	@ 0x70
 800a000:	d1d1      	bne.n	8009fa6 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800a002:	68cb      	ldr	r3, [r1, #12]
 800a004:	684a      	ldr	r2, [r1, #4]
 800a006:	0020      	movs	r0, r4
 800a008:	6889      	ldr	r1, [r1, #8]
 800a00a:	f7ff ff9f 	bl	8009f4c <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a00e:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800a010:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a012:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 800a014:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a016:	2000      	movs	r0, #0
 800a018:	e7c5      	b.n	8009fa6 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800a01a:	68cb      	ldr	r3, [r1, #12]
 800a01c:	684a      	ldr	r2, [r1, #4]
 800a01e:	0020      	movs	r0, r4
 800a020:	6889      	ldr	r1, [r1, #8]
 800a022:	f7ff ff93 	bl	8009f4c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a026:	2380      	movs	r3, #128	@ 0x80
 800a028:	68a2      	ldr	r2, [r4, #8]
 800a02a:	01db      	lsls	r3, r3, #7
 800a02c:	e7f1      	b.n	800a012 <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a02e:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 800a030:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800a032:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 800a034:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a036:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a038:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a03a:	43b8      	bics	r0, r7
 800a03c:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a03e:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a040:	4f12      	ldr	r7, [pc, #72]	@ (800a08c <HAL_TIM_ConfigClockSource+0x128>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800a042:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a044:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a046:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a048:	20a0      	movs	r0, #160	@ 0xa0
 800a04a:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 800a04c:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800a04e:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800a050:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a052:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800a054:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a056:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a058:	3b09      	subs	r3, #9
 800a05a:	e7da      	b.n	800a012 <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 800a05c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800a05e:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800a060:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a062:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a064:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a066:	4387      	bics	r7, r0
 800a068:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a06a:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800a06c:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a06e:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a070:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a072:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 800a074:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a076:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a078:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800a07a:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 800a07c:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800a07e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a080:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a082:	3b29      	subs	r3, #41	@ 0x29
 800a084:	e7c5      	b.n	800a012 <HAL_TIM_ConfigClockSource+0xae>
 800a086:	46c0      	nop			@ (mov r8, r8)
 800a088:	ffff0088 	.word	0xffff0088
 800a08c:	ffff0fff 	.word	0xffff0fff

0800a090 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a090:	231f      	movs	r3, #31
{
 800a092:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a094:	2401      	movs	r4, #1
 800a096:	4019      	ands	r1, r3
 800a098:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a09a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800a09c:	6a03      	ldr	r3, [r0, #32]
 800a09e:	43a3      	bics	r3, r4
 800a0a0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a0a2:	6a03      	ldr	r3, [r0, #32]
 800a0a4:	431a      	orrs	r2, r3
 800a0a6:	6202      	str	r2, [r0, #32]
}
 800a0a8:	bd10      	pop	{r4, pc}
	...

0800a0ac <HAL_TIM_OC_Start>:
{
 800a0ac:	0002      	movs	r2, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a0ae:	0003      	movs	r3, r0
{
 800a0b0:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a0b2:	2900      	cmp	r1, #0
 800a0b4:	d109      	bne.n	800a0ca <HAL_TIM_OC_Start+0x1e>
 800a0b6:	333e      	adds	r3, #62	@ 0x3e
 800a0b8:	781b      	ldrb	r3, [r3, #0]
 800a0ba:	3b01      	subs	r3, #1
 800a0bc:	1e58      	subs	r0, r3, #1
 800a0be:	4183      	sbcs	r3, r0
 800a0c0:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 800a0c2:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d00a      	beq.n	800a0de <HAL_TIM_OC_Start+0x32>
}
 800a0c8:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a0ca:	2904      	cmp	r1, #4
 800a0cc:	d101      	bne.n	800a0d2 <HAL_TIM_OC_Start+0x26>
 800a0ce:	333f      	adds	r3, #63	@ 0x3f
 800a0d0:	e7f2      	b.n	800a0b8 <HAL_TIM_OC_Start+0xc>
 800a0d2:	2908      	cmp	r1, #8
 800a0d4:	d101      	bne.n	800a0da <HAL_TIM_OC_Start+0x2e>
 800a0d6:	3340      	adds	r3, #64	@ 0x40
 800a0d8:	e7ee      	b.n	800a0b8 <HAL_TIM_OC_Start+0xc>
 800a0da:	3341      	adds	r3, #65	@ 0x41
 800a0dc:	e7ec      	b.n	800a0b8 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0de:	2302      	movs	r3, #2
 800a0e0:	0010      	movs	r0, r2
 800a0e2:	2900      	cmp	r1, #0
 800a0e4:	d123      	bne.n	800a12e <HAL_TIM_OC_Start+0x82>
 800a0e6:	303e      	adds	r0, #62	@ 0x3e
 800a0e8:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a0ea:	6814      	ldr	r4, [r2, #0]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	0020      	movs	r0, r4
 800a0f0:	f7ff ffce 	bl	800a090 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a0f4:	4a18      	ldr	r2, [pc, #96]	@ (800a158 <HAL_TIM_OC_Start+0xac>)
 800a0f6:	4294      	cmp	r4, r2
 800a0f8:	d008      	beq.n	800a10c <HAL_TIM_OC_Start+0x60>
 800a0fa:	4b18      	ldr	r3, [pc, #96]	@ (800a15c <HAL_TIM_OC_Start+0xb0>)
 800a0fc:	429c      	cmp	r4, r3
 800a0fe:	d005      	beq.n	800a10c <HAL_TIM_OC_Start+0x60>
 800a100:	4b17      	ldr	r3, [pc, #92]	@ (800a160 <HAL_TIM_OC_Start+0xb4>)
 800a102:	429c      	cmp	r4, r3
 800a104:	d002      	beq.n	800a10c <HAL_TIM_OC_Start+0x60>
 800a106:	4b17      	ldr	r3, [pc, #92]	@ (800a164 <HAL_TIM_OC_Start+0xb8>)
 800a108:	429c      	cmp	r4, r3
 800a10a:	d11a      	bne.n	800a142 <HAL_TIM_OC_Start+0x96>
    __HAL_TIM_MOE_ENABLE(htim);
 800a10c:	2380      	movs	r3, #128	@ 0x80
 800a10e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a110:	021b      	lsls	r3, r3, #8
 800a112:	430b      	orrs	r3, r1
 800a114:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a116:	4294      	cmp	r4, r2
 800a118:	d002      	beq.n	800a120 <HAL_TIM_OC_Start+0x74>
 800a11a:	4b10      	ldr	r3, [pc, #64]	@ (800a15c <HAL_TIM_OC_Start+0xb0>)
 800a11c:	429c      	cmp	r4, r3
 800a11e:	d116      	bne.n	800a14e <HAL_TIM_OC_Start+0xa2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a120:	2207      	movs	r2, #7
 800a122:	68a3      	ldr	r3, [r4, #8]
 800a124:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a126:	2b06      	cmp	r3, #6
 800a128:	d111      	bne.n	800a14e <HAL_TIM_OC_Start+0xa2>
  return HAL_OK;
 800a12a:	2000      	movs	r0, #0
 800a12c:	e7cc      	b.n	800a0c8 <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a12e:	2904      	cmp	r1, #4
 800a130:	d101      	bne.n	800a136 <HAL_TIM_OC_Start+0x8a>
 800a132:	303f      	adds	r0, #63	@ 0x3f
 800a134:	e7d8      	b.n	800a0e8 <HAL_TIM_OC_Start+0x3c>
 800a136:	2908      	cmp	r1, #8
 800a138:	d101      	bne.n	800a13e <HAL_TIM_OC_Start+0x92>
 800a13a:	3040      	adds	r0, #64	@ 0x40
 800a13c:	e7d4      	b.n	800a0e8 <HAL_TIM_OC_Start+0x3c>
 800a13e:	3041      	adds	r0, #65	@ 0x41
 800a140:	e7d2      	b.n	800a0e8 <HAL_TIM_OC_Start+0x3c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a142:	2380      	movs	r3, #128	@ 0x80
 800a144:	05db      	lsls	r3, r3, #23
 800a146:	429c      	cmp	r4, r3
 800a148:	d0ea      	beq.n	800a120 <HAL_TIM_OC_Start+0x74>
 800a14a:	4b07      	ldr	r3, [pc, #28]	@ (800a168 <HAL_TIM_OC_Start+0xbc>)
 800a14c:	e7e6      	b.n	800a11c <HAL_TIM_OC_Start+0x70>
      __HAL_TIM_ENABLE(htim);
 800a14e:	2301      	movs	r3, #1
 800a150:	6822      	ldr	r2, [r4, #0]
 800a152:	4313      	orrs	r3, r2
 800a154:	6023      	str	r3, [r4, #0]
 800a156:	e7e8      	b.n	800a12a <HAL_TIM_OC_Start+0x7e>
 800a158:	40012c00 	.word	0x40012c00
 800a15c:	40014000 	.word	0x40014000
 800a160:	40014400 	.word	0x40014400
 800a164:	40014800 	.word	0x40014800
 800a168:	40000400 	.word	0x40000400

0800a16c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 800a16c:	b510      	push	{r4, lr}
 800a16e:	f7ff ff9d 	bl	800a0ac <HAL_TIM_OC_Start>
 800a172:	bd10      	pop	{r4, pc}

0800a174 <HAL_TIM_OC_Stop>:
{
 800a174:	b570      	push	{r4, r5, r6, lr}
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a176:	6805      	ldr	r5, [r0, #0]
 800a178:	2200      	movs	r2, #0
{
 800a17a:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a17c:	0028      	movs	r0, r5
{
 800a17e:	000e      	movs	r6, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a180:	f7ff ff86 	bl	800a090 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a184:	4b19      	ldr	r3, [pc, #100]	@ (800a1ec <HAL_TIM_OC_Stop+0x78>)
 800a186:	4a1a      	ldr	r2, [pc, #104]	@ (800a1f0 <HAL_TIM_OC_Stop+0x7c>)
 800a188:	429d      	cmp	r5, r3
 800a18a:	d008      	beq.n	800a19e <HAL_TIM_OC_Stop+0x2a>
 800a18c:	4b19      	ldr	r3, [pc, #100]	@ (800a1f4 <HAL_TIM_OC_Stop+0x80>)
 800a18e:	429d      	cmp	r5, r3
 800a190:	d005      	beq.n	800a19e <HAL_TIM_OC_Stop+0x2a>
 800a192:	4b19      	ldr	r3, [pc, #100]	@ (800a1f8 <HAL_TIM_OC_Stop+0x84>)
 800a194:	429d      	cmp	r5, r3
 800a196:	d002      	beq.n	800a19e <HAL_TIM_OC_Stop+0x2a>
 800a198:	4b18      	ldr	r3, [pc, #96]	@ (800a1fc <HAL_TIM_OC_Stop+0x88>)
 800a19a:	429d      	cmp	r5, r3
 800a19c:	d10a      	bne.n	800a1b4 <HAL_TIM_OC_Stop+0x40>
    __HAL_TIM_MOE_DISABLE(htim);
 800a19e:	6a2b      	ldr	r3, [r5, #32]
 800a1a0:	4213      	tst	r3, r2
 800a1a2:	d107      	bne.n	800a1b4 <HAL_TIM_OC_Stop+0x40>
 800a1a4:	6a29      	ldr	r1, [r5, #32]
 800a1a6:	4b16      	ldr	r3, [pc, #88]	@ (800a200 <HAL_TIM_OC_Stop+0x8c>)
 800a1a8:	4219      	tst	r1, r3
 800a1aa:	d103      	bne.n	800a1b4 <HAL_TIM_OC_Stop+0x40>
 800a1ac:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800a1ae:	4915      	ldr	r1, [pc, #84]	@ (800a204 <HAL_TIM_OC_Stop+0x90>)
 800a1b0:	400b      	ands	r3, r1
 800a1b2:	646b      	str	r3, [r5, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800a1b4:	6a2b      	ldr	r3, [r5, #32]
 800a1b6:	4213      	tst	r3, r2
 800a1b8:	d107      	bne.n	800a1ca <HAL_TIM_OC_Stop+0x56>
 800a1ba:	6a2a      	ldr	r2, [r5, #32]
 800a1bc:	4b10      	ldr	r3, [pc, #64]	@ (800a200 <HAL_TIM_OC_Stop+0x8c>)
 800a1be:	421a      	tst	r2, r3
 800a1c0:	d103      	bne.n	800a1ca <HAL_TIM_OC_Stop+0x56>
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	682b      	ldr	r3, [r5, #0]
 800a1c6:	4393      	bics	r3, r2
 800a1c8:	602b      	str	r3, [r5, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	2e00      	cmp	r6, #0
 800a1ce:	d103      	bne.n	800a1d8 <HAL_TIM_OC_Stop+0x64>
 800a1d0:	343e      	adds	r4, #62	@ 0x3e
}
 800a1d2:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a1d4:	7023      	strb	r3, [r4, #0]
}
 800a1d6:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a1d8:	2e04      	cmp	r6, #4
 800a1da:	d101      	bne.n	800a1e0 <HAL_TIM_OC_Stop+0x6c>
 800a1dc:	343f      	adds	r4, #63	@ 0x3f
 800a1de:	e7f8      	b.n	800a1d2 <HAL_TIM_OC_Stop+0x5e>
 800a1e0:	2e08      	cmp	r6, #8
 800a1e2:	d101      	bne.n	800a1e8 <HAL_TIM_OC_Stop+0x74>
 800a1e4:	3440      	adds	r4, #64	@ 0x40
 800a1e6:	e7f4      	b.n	800a1d2 <HAL_TIM_OC_Stop+0x5e>
 800a1e8:	3441      	adds	r4, #65	@ 0x41
 800a1ea:	e7f2      	b.n	800a1d2 <HAL_TIM_OC_Stop+0x5e>
 800a1ec:	40012c00 	.word	0x40012c00
 800a1f0:	00001111 	.word	0x00001111
 800a1f4:	40014000 	.word	0x40014000
 800a1f8:	40014400 	.word	0x40014400
 800a1fc:	40014800 	.word	0x40014800
 800a200:	00000444 	.word	0x00000444
 800a204:	ffff7fff 	.word	0xffff7fff

0800a208 <HAL_TIM_PWM_Stop>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 800a208:	b510      	push	{r4, lr}
 800a20a:	f7ff ffb3 	bl	800a174 <HAL_TIM_OC_Stop>
 800a20e:	bd10      	pop	{r4, pc}

0800a210 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a210:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a212:	0004      	movs	r4, r0
 800a214:	2202      	movs	r2, #2
 800a216:	343c      	adds	r4, #60	@ 0x3c
 800a218:	7825      	ldrb	r5, [r4, #0]
{
 800a21a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800a21c:	0010      	movs	r0, r2
 800a21e:	2d01      	cmp	r5, #1
 800a220:	d020      	beq.n	800a264 <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a222:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a224:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 800a226:	353d      	adds	r5, #61	@ 0x3d
 800a228:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800a22e:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800a230:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a232:	680e      	ldr	r6, [r1, #0]
 800a234:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a236:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a238:	480b      	ldr	r0, [pc, #44]	@ (800a268 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 800a23a:	4283      	cmp	r3, r0
 800a23c:	d009      	beq.n	800a252 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800a23e:	2080      	movs	r0, #128	@ 0x80
 800a240:	05c0      	lsls	r0, r0, #23
 800a242:	4283      	cmp	r3, r0
 800a244:	d005      	beq.n	800a252 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800a246:	4809      	ldr	r0, [pc, #36]	@ (800a26c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 800a248:	4283      	cmp	r3, r0
 800a24a:	d002      	beq.n	800a252 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800a24c:	4808      	ldr	r0, [pc, #32]	@ (800a270 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800a24e:	4283      	cmp	r3, r0
 800a250:	d104      	bne.n	800a25c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a252:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a254:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a256:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a258:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a25a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a25c:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800a25e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800a260:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800a262:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800a264:	bd70      	pop	{r4, r5, r6, pc}
 800a266:	46c0      	nop			@ (mov r8, r8)
 800a268:	40012c00 	.word	0x40012c00
 800a26c:	40000400 	.word	0x40000400
 800a270:	40014000 	.word	0x40014000

0800a274 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800a274:	4770      	bx	lr

0800a276 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800a276:	4770      	bx	lr

0800a278 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a278:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a27a:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a27e:	2201      	movs	r2, #1
 800a280:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a284:	6801      	ldr	r1, [r0, #0]
 800a286:	4d12      	ldr	r5, [pc, #72]	@ (800a2d0 <UART_EndRxTransfer+0x58>)
 800a288:	680b      	ldr	r3, [r1, #0]
 800a28a:	402b      	ands	r3, r5
 800a28c:	600b      	str	r3, [r1, #0]
 800a28e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a292:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a296:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a29a:	6801      	ldr	r1, [r0, #0]
 800a29c:	688b      	ldr	r3, [r1, #8]
 800a29e:	4393      	bics	r3, r2
 800a2a0:	608b      	str	r3, [r1, #8]
 800a2a2:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2a6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d10a      	bne.n	800a2c2 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2ac:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2b0:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2b4:	2410      	movs	r4, #16
 800a2b6:	6802      	ldr	r2, [r0, #0]
 800a2b8:	6813      	ldr	r3, [r2, #0]
 800a2ba:	43a3      	bics	r3, r4
 800a2bc:	6013      	str	r3, [r2, #0]
 800a2be:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2c2:	2220      	movs	r2, #32
 800a2c4:	1d03      	adds	r3, r0, #4
 800a2c6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a2cc:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800a2ce:	bd30      	pop	{r4, r5, pc}
 800a2d0:	fffffedf 	.word	0xfffffedf

0800a2d4 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 800a2d4:	4770      	bx	lr

0800a2d6 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 800a2d6:	4770      	bx	lr

0800a2d8 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 800a2d8:	4770      	bx	lr

0800a2da <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800a2da:	4770      	bx	lr

0800a2dc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a2dc:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2de:	6a44      	ldr	r4, [r0, #36]	@ 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a2e0:	1d23      	adds	r3, r4, #4
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a2e2:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a2e4:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a2e6:	6823      	ldr	r3, [r4, #0]
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	061b      	lsls	r3, r3, #24
 800a2ec:	d513      	bpl.n	800a316 <UART_DMAError+0x3a>
 800a2ee:	2a21      	cmp	r2, #33	@ 0x21
 800a2f0:	d111      	bne.n	800a316 <UART_DMAError+0x3a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a2f2:	0023      	movs	r3, r4
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	3352      	adds	r3, #82	@ 0x52
 800a2f8:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2fa:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2fe:	2301      	movs	r3, #1
 800a300:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a304:	25c0      	movs	r5, #192	@ 0xc0
 800a306:	6822      	ldr	r2, [r4, #0]
 800a308:	6813      	ldr	r3, [r2, #0]
 800a30a:	43ab      	bics	r3, r5
 800a30c:	6013      	str	r3, [r2, #0]
 800a30e:	f380 8810 	msr	PRIMASK, r0
  huart->gState = HAL_UART_STATE_READY;
 800a312:	2320      	movs	r3, #32
 800a314:	67e3      	str	r3, [r4, #124]	@ 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a316:	6823      	ldr	r3, [r4, #0]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	065b      	lsls	r3, r3, #25
 800a31c:	d508      	bpl.n	800a330 <UART_DMAError+0x54>
 800a31e:	2922      	cmp	r1, #34	@ 0x22
 800a320:	d106      	bne.n	800a330 <UART_DMAError+0x54>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a322:	0023      	movs	r3, r4
 800a324:	2200      	movs	r2, #0
 800a326:	335a      	adds	r3, #90	@ 0x5a
    UART_EndRxTransfer(huart);
 800a328:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 800a32a:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 800a32c:	f7ff ffa4 	bl	800a278 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a330:	0022      	movs	r2, r4
 800a332:	2310      	movs	r3, #16
 800a334:	3208      	adds	r2, #8
 800a336:	6fd1      	ldr	r1, [r2, #124]	@ 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a338:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a33a:	430b      	orrs	r3, r1
 800a33c:	67d3      	str	r3, [r2, #124]	@ 0x7c
  HAL_UART_ErrorCallback(huart);
 800a33e:	f7ff ffcc 	bl	800a2da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a342:	bd70      	pop	{r4, r5, r6, pc}

0800a344 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a344:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0U;
 800a346:	2300      	movs	r3, #0
 800a348:	0002      	movs	r2, r0
{
 800a34a:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 800a34c:	325a      	adds	r2, #90	@ 0x5a
 800a34e:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800a350:	3a08      	subs	r2, #8
 800a352:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a354:	f7ff ffc1 	bl	800a2da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a358:	bd10      	pop	{r4, pc}
	...

0800a35c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a35c:	6802      	ldr	r2, [r0, #0]
{
 800a35e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a360:	69d3      	ldr	r3, [r2, #28]
{
 800a362:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a364:	48a7      	ldr	r0, [pc, #668]	@ (800a604 <HAL_UART_IRQHandler+0x2a8>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a366:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a368:	6896      	ldr	r6, [r2, #8]
  if (errorflags == 0U)
 800a36a:	4203      	tst	r3, r0
 800a36c:	d10b      	bne.n	800a386 <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a36e:	2020      	movs	r0, #32
 800a370:	4203      	tst	r3, r0
 800a372:	d100      	bne.n	800a376 <HAL_UART_IRQHandler+0x1a>
 800a374:	e080      	b.n	800a478 <HAL_UART_IRQHandler+0x11c>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a376:	4201      	tst	r1, r0
 800a378:	d100      	bne.n	800a37c <HAL_UART_IRQHandler+0x20>
 800a37a:	e07d      	b.n	800a478 <HAL_UART_IRQHandler+0x11c>
      if (huart->RxISR != NULL)
 800a37c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
      huart->TxISR(huart);
 800a37e:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 800a380:	2b00      	cmp	r3, #0
 800a382:	d16f      	bne.n	800a464 <HAL_UART_IRQHandler+0x108>
 800a384:	e06f      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a386:	2001      	movs	r0, #1
 800a388:	0037      	movs	r7, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a38a:	4d9f      	ldr	r5, [pc, #636]	@ (800a608 <HAL_UART_IRQHandler+0x2ac>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a38c:	4007      	ands	r7, r0
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a38e:	400d      	ands	r5, r1
 800a390:	433d      	orrs	r5, r7
 800a392:	d100      	bne.n	800a396 <HAL_UART_IRQHandler+0x3a>
 800a394:	e070      	b.n	800a478 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a396:	0025      	movs	r5, r4
 800a398:	3508      	adds	r5, #8
 800a39a:	4203      	tst	r3, r0
 800a39c:	d005      	beq.n	800a3aa <HAL_UART_IRQHandler+0x4e>
 800a39e:	05ce      	lsls	r6, r1, #23
 800a3a0:	d503      	bpl.n	800a3aa <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a3a2:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3a4:	6fee      	ldr	r6, [r5, #124]	@ 0x7c
 800a3a6:	4330      	orrs	r0, r6
 800a3a8:	67e8      	str	r0, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3aa:	2002      	movs	r0, #2
 800a3ac:	4203      	tst	r3, r0
 800a3ae:	d006      	beq.n	800a3be <HAL_UART_IRQHandler+0x62>
 800a3b0:	2f00      	cmp	r7, #0
 800a3b2:	d004      	beq.n	800a3be <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3b4:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3b6:	6fee      	ldr	r6, [r5, #124]	@ 0x7c
 800a3b8:	1800      	adds	r0, r0, r0
 800a3ba:	4330      	orrs	r0, r6
 800a3bc:	67e8      	str	r0, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3be:	2004      	movs	r0, #4
 800a3c0:	4203      	tst	r3, r0
 800a3c2:	d006      	beq.n	800a3d2 <HAL_UART_IRQHandler+0x76>
 800a3c4:	2f00      	cmp	r7, #0
 800a3c6:	d004      	beq.n	800a3d2 <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3c8:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a3ca:	6fee      	ldr	r6, [r5, #124]	@ 0x7c
 800a3cc:	3802      	subs	r0, #2
 800a3ce:	4330      	orrs	r0, r6
 800a3d0:	67e8      	str	r0, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a3d2:	2008      	movs	r0, #8
 800a3d4:	4203      	tst	r3, r0
 800a3d6:	d007      	beq.n	800a3e8 <HAL_UART_IRQHandler+0x8c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a3d8:	2620      	movs	r6, #32
 800a3da:	400e      	ands	r6, r1
 800a3dc:	433e      	orrs	r6, r7
 800a3de:	d003      	beq.n	800a3e8 <HAL_UART_IRQHandler+0x8c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a3e0:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a3e2:	6fee      	ldr	r6, [r5, #124]	@ 0x7c
 800a3e4:	4330      	orrs	r0, r6
 800a3e6:	67e8      	str	r0, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a3e8:	2080      	movs	r0, #128	@ 0x80
 800a3ea:	0100      	lsls	r0, r0, #4
 800a3ec:	4203      	tst	r3, r0
 800a3ee:	d006      	beq.n	800a3fe <HAL_UART_IRQHandler+0xa2>
 800a3f0:	014e      	lsls	r6, r1, #5
 800a3f2:	d504      	bpl.n	800a3fe <HAL_UART_IRQHandler+0xa2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a3f4:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a3f6:	2220      	movs	r2, #32
 800a3f8:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 800a3fa:	4302      	orrs	r2, r0
 800a3fc:	67ea      	str	r2, [r5, #124]	@ 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3fe:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 800a400:	2a00      	cmp	r2, #0
 800a402:	d030      	beq.n	800a466 <HAL_UART_IRQHandler+0x10a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a404:	2220      	movs	r2, #32
 800a406:	4213      	tst	r3, r2
 800a408:	d006      	beq.n	800a418 <HAL_UART_IRQHandler+0xbc>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a40a:	4211      	tst	r1, r2
 800a40c:	d004      	beq.n	800a418 <HAL_UART_IRQHandler+0xbc>
        if (huart->RxISR != NULL)
 800a40e:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800a410:	2b00      	cmp	r3, #0
 800a412:	d001      	beq.n	800a418 <HAL_UART_IRQHandler+0xbc>
          huart->RxISR(huart);
 800a414:	0020      	movs	r0, r4
 800a416:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a418:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 800a41a:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a41c:	2740      	movs	r7, #64	@ 0x40
 800a41e:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a420:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a422:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a424:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 800a426:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a428:	431e      	orrs	r6, r3
 800a42a:	d021      	beq.n	800a470 <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 800a42c:	f7ff ff24 	bl	800a278 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a430:	6823      	ldr	r3, [r4, #0]
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	423b      	tst	r3, r7
 800a436:	d017      	beq.n	800a468 <HAL_UART_IRQHandler+0x10c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a438:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a43c:	2301      	movs	r3, #1
 800a43e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a442:	6822      	ldr	r2, [r4, #0]
 800a444:	6893      	ldr	r3, [r2, #8]
 800a446:	43bb      	bics	r3, r7
 800a448:	6093      	str	r3, [r2, #8]
 800a44a:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 800a44e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800a450:	2800      	cmp	r0, #0
 800a452:	d009      	beq.n	800a468 <HAL_UART_IRQHandler+0x10c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a454:	4b6d      	ldr	r3, [pc, #436]	@ (800a60c <HAL_UART_IRQHandler+0x2b0>)
 800a456:	6343      	str	r3, [r0, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a458:	f7fe fd22 	bl	8008ea0 <HAL_DMA_Abort_IT>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	d002      	beq.n	800a466 <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a460:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800a462:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a464:	4798      	blx	r3
}
 800a466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 800a468:	0020      	movs	r0, r4
 800a46a:	f7ff ff36 	bl	800a2da <HAL_UART_ErrorCallback>
 800a46e:	e7fa      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
        HAL_UART_ErrorCallback(huart);
 800a470:	f7ff ff33 	bl	800a2da <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a474:	67ee      	str	r6, [r5, #124]	@ 0x7c
 800a476:	e7f6      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a478:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800a47a:	2801      	cmp	r0, #1
 800a47c:	d000      	beq.n	800a480 <HAL_UART_IRQHandler+0x124>
 800a47e:	e095      	b.n	800a5ac <HAL_UART_IRQHandler+0x250>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a480:	2510      	movs	r5, #16
 800a482:	422b      	tst	r3, r5
 800a484:	d100      	bne.n	800a488 <HAL_UART_IRQHandler+0x12c>
 800a486:	e091      	b.n	800a5ac <HAL_UART_IRQHandler+0x250>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a488:	4229      	tst	r1, r5
 800a48a:	d100      	bne.n	800a48e <HAL_UART_IRQHandler+0x132>
 800a48c:	e08e      	b.n	800a5ac <HAL_UART_IRQHandler+0x250>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a48e:	6215      	str	r5, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a490:	6893      	ldr	r3, [r2, #8]
 800a492:	2140      	movs	r1, #64	@ 0x40
 800a494:	001e      	movs	r6, r3
 800a496:	400e      	ands	r6, r1
 800a498:	420b      	tst	r3, r1
 800a49a:	d04f      	beq.n	800a53c <HAL_UART_IRQHandler+0x1e0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a49c:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 800a49e:	6813      	ldr	r3, [r2, #0]
 800a4a0:	685b      	ldr	r3, [r3, #4]
 800a4a2:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d0de      	beq.n	800a466 <HAL_UART_IRQHandler+0x10a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a4a8:	0026      	movs	r6, r4
 800a4aa:	3658      	adds	r6, #88	@ 0x58
 800a4ac:	8837      	ldrh	r7, [r6, #0]
 800a4ae:	429f      	cmp	r7, r3
 800a4b0:	d9d9      	bls.n	800a466 <HAL_UART_IRQHandler+0x10a>
        huart->RxXferCount = nb_remaining_rx_data;
 800a4b2:	0027      	movs	r7, r4
 800a4b4:	375a      	adds	r7, #90	@ 0x5a
 800a4b6:	803b      	strh	r3, [r7, #0]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a4b8:	6993      	ldr	r3, [r2, #24]
 800a4ba:	2b20      	cmp	r3, #32
 800a4bc:	d032      	beq.n	800a524 <HAL_UART_IRQHandler+0x1c8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4be:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4c2:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4c6:	6822      	ldr	r2, [r4, #0]
 800a4c8:	4d51      	ldr	r5, [pc, #324]	@ (800a610 <HAL_UART_IRQHandler+0x2b4>)
 800a4ca:	6813      	ldr	r3, [r2, #0]
 800a4cc:	402b      	ands	r3, r5
 800a4ce:	6013      	str	r3, [r2, #0]
 800a4d0:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4d4:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4d8:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4dc:	6822      	ldr	r2, [r4, #0]
 800a4de:	6893      	ldr	r3, [r2, #8]
 800a4e0:	4383      	bics	r3, r0
 800a4e2:	6093      	str	r3, [r2, #8]
 800a4e4:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4e8:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4ec:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a4f0:	0023      	movs	r3, r4
 800a4f2:	cb80      	ldmia	r3!, {r7}
 800a4f4:	68ba      	ldr	r2, [r7, #8]
 800a4f6:	438a      	bics	r2, r1
 800a4f8:	60ba      	str	r2, [r7, #8]
 800a4fa:	f38c 8810 	msr	PRIMASK, ip
          huart->RxState = HAL_UART_STATE_READY;
 800a4fe:	2220      	movs	r2, #32
 800a500:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a502:	2300      	movs	r3, #0
 800a504:	6623      	str	r3, [r4, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a506:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a50a:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a50e:	6822      	ldr	r2, [r4, #0]
 800a510:	3512      	adds	r5, #18
 800a512:	6813      	ldr	r3, [r2, #0]
 800a514:	35ff      	adds	r5, #255	@ 0xff
 800a516:	43ab      	bics	r3, r5
 800a518:	6013      	str	r3, [r2, #0]
 800a51a:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a51e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800a520:	f7fe fca0 	bl	8008e64 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a524:	2302      	movs	r3, #2
 800a526:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a528:	0023      	movs	r3, r4
 800a52a:	335a      	adds	r3, #90	@ 0x5a
 800a52c:	881b      	ldrh	r3, [r3, #0]
 800a52e:	8831      	ldrh	r1, [r6, #0]
 800a530:	1ac9      	subs	r1, r1, r3
 800a532:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a534:	0020      	movs	r0, r4
 800a536:	f7f9 f989 	bl	800384c <HAL_UARTEx_RxEventCallback>
 800a53a:	e794      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a53c:	0023      	movs	r3, r4
 800a53e:	0022      	movs	r2, r4
 800a540:	3358      	adds	r3, #88	@ 0x58
 800a542:	325a      	adds	r2, #90	@ 0x5a
 800a544:	8819      	ldrh	r1, [r3, #0]
 800a546:	8813      	ldrh	r3, [r2, #0]
      if ((huart->RxXferCount > 0U)
 800a548:	8812      	ldrh	r2, [r2, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a54a:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 800a54c:	2a00      	cmp	r2, #0
 800a54e:	d100      	bne.n	800a552 <HAL_UART_IRQHandler+0x1f6>
 800a550:	e789      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a552:	1ac9      	subs	r1, r1, r3
 800a554:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800a556:	2900      	cmp	r1, #0
 800a558:	d100      	bne.n	800a55c <HAL_UART_IRQHandler+0x200>
 800a55a:	e784      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a55c:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a560:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a564:	6822      	ldr	r2, [r4, #0]
 800a566:	4d2b      	ldr	r5, [pc, #172]	@ (800a614 <HAL_UART_IRQHandler+0x2b8>)
 800a568:	6813      	ldr	r3, [r2, #0]
 800a56a:	402b      	ands	r3, r5
 800a56c:	6013      	str	r3, [r2, #0]
 800a56e:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a572:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a576:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a57a:	0023      	movs	r3, r4
 800a57c:	cb80      	ldmia	r3!, {r7}
 800a57e:	68ba      	ldr	r2, [r7, #8]
 800a580:	4382      	bics	r2, r0
 800a582:	60ba      	str	r2, [r7, #8]
 800a584:	f38c 8810 	msr	PRIMASK, ip
        huart->RxState = HAL_UART_STATE_READY;
 800a588:	2220      	movs	r2, #32
 800a58a:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a58c:	6626      	str	r6, [r4, #96]	@ 0x60
        huart->RxISR = NULL;
 800a58e:	66a6      	str	r6, [r4, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a590:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a594:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a598:	2010      	movs	r0, #16
 800a59a:	6822      	ldr	r2, [r4, #0]
 800a59c:	6813      	ldr	r3, [r2, #0]
 800a59e:	4383      	bics	r3, r0
 800a5a0:	6013      	str	r3, [r2, #0]
 800a5a2:	f386 8810 	msr	PRIMASK, r6
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a5a6:	2302      	movs	r3, #2
 800a5a8:	6663      	str	r3, [r4, #100]	@ 0x64
 800a5aa:	e7c3      	b.n	800a534 <HAL_UART_IRQHandler+0x1d8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a5ac:	2080      	movs	r0, #128	@ 0x80
 800a5ae:	0340      	lsls	r0, r0, #13
 800a5b0:	4203      	tst	r3, r0
 800a5b2:	d006      	beq.n	800a5c2 <HAL_UART_IRQHandler+0x266>
 800a5b4:	0276      	lsls	r6, r6, #9
 800a5b6:	d504      	bpl.n	800a5c2 <HAL_UART_IRQHandler+0x266>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a5b8:	6210      	str	r0, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800a5ba:	0020      	movs	r0, r4
 800a5bc:	f000 fb20 	bl	800ac00 <HAL_UARTEx_WakeupCallback>
    return;
 800a5c0:	e751      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a5c2:	2280      	movs	r2, #128	@ 0x80
 800a5c4:	4213      	tst	r3, r2
 800a5c6:	d003      	beq.n	800a5d0 <HAL_UART_IRQHandler+0x274>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a5c8:	4211      	tst	r1, r2
 800a5ca:	d001      	beq.n	800a5d0 <HAL_UART_IRQHandler+0x274>
    if (huart->TxISR != NULL)
 800a5cc:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800a5ce:	e6d6      	b.n	800a37e <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a5d0:	2240      	movs	r2, #64	@ 0x40
 800a5d2:	4213      	tst	r3, r2
 800a5d4:	d100      	bne.n	800a5d8 <HAL_UART_IRQHandler+0x27c>
 800a5d6:	e746      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
 800a5d8:	4211      	tst	r1, r2
 800a5da:	d100      	bne.n	800a5de <HAL_UART_IRQHandler+0x282>
 800a5dc:	e743      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5de:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a5e8:	6821      	ldr	r1, [r4, #0]
 800a5ea:	680b      	ldr	r3, [r1, #0]
 800a5ec:	4393      	bics	r3, r2
 800a5ee:	600b      	str	r3, [r1, #0]
 800a5f0:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a5f4:	2320      	movs	r3, #32
 800a5f6:	67e3      	str	r3, [r4, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a5f8:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a5fa:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 800a5fc:	66e3      	str	r3, [r4, #108]	@ 0x6c
  HAL_UART_TxCpltCallback(huart);
 800a5fe:	f7ff fe69 	bl	800a2d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a602:	e730      	b.n	800a466 <HAL_UART_IRQHandler+0x10a>
 800a604:	0000080f 	.word	0x0000080f
 800a608:	04000120 	.word	0x04000120
 800a60c:	0800a345 	.word	0x0800a345
 800a610:	fffffeff 	.word	0xfffffeff
 800a614:	fffffedf 	.word	0xfffffedf

0800a618 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a618:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a61a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 800a61c:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a61e:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a620:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800a622:	2b01      	cmp	r3, #1
 800a624:	d106      	bne.n	800a634 <UART_DMARxHalfCplt+0x1c>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a626:	0003      	movs	r3, r0
 800a628:	3358      	adds	r3, #88	@ 0x58
 800a62a:	8819      	ldrh	r1, [r3, #0]
 800a62c:	0849      	lsrs	r1, r1, #1
 800a62e:	f7f9 f90d 	bl	800384c <HAL_UARTEx_RxEventCallback>
}
 800a632:	bd10      	pop	{r4, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 800a634:	f7ff fe50 	bl	800a2d8 <HAL_UART_RxHalfCpltCallback>
}
 800a638:	e7fb      	b.n	800a632 <UART_DMARxHalfCplt+0x1a>
	...

0800a63c <UART_DMAReceiveCplt>:
{
 800a63c:	0003      	movs	r3, r0
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a63e:	699b      	ldr	r3, [r3, #24]
{
 800a640:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a642:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a644:	2b20      	cmp	r3, #32
 800a646:	d036      	beq.n	800a6b6 <UART_DMAReceiveCplt+0x7a>
    huart->RxXferCount = 0U;
 800a648:	0003      	movs	r3, r0
 800a64a:	2200      	movs	r2, #0
 800a64c:	335a      	adds	r3, #90	@ 0x5a
 800a64e:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a650:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a654:	2301      	movs	r3, #1
 800a656:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a65a:	6801      	ldr	r1, [r0, #0]
 800a65c:	4d1d      	ldr	r5, [pc, #116]	@ (800a6d4 <UART_DMAReceiveCplt+0x98>)
 800a65e:	680a      	ldr	r2, [r1, #0]
 800a660:	402a      	ands	r2, r5
 800a662:	600a      	str	r2, [r1, #0]
 800a664:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a668:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a66c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a670:	6801      	ldr	r1, [r0, #0]
 800a672:	688a      	ldr	r2, [r1, #8]
 800a674:	439a      	bics	r2, r3
 800a676:	608a      	str	r2, [r1, #8]
 800a678:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a67c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a680:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a684:	0003      	movs	r3, r0
 800a686:	cb02      	ldmia	r3!, {r1}
 800a688:	3542      	adds	r5, #66	@ 0x42
 800a68a:	688a      	ldr	r2, [r1, #8]
 800a68c:	35ff      	adds	r5, #255	@ 0xff
 800a68e:	43aa      	bics	r2, r5
 800a690:	608a      	str	r2, [r1, #8]
 800a692:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 800a696:	2220      	movs	r2, #32
 800a698:	67da      	str	r2, [r3, #124]	@ 0x7c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a69a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	d10a      	bne.n	800a6b6 <UART_DMAReceiveCplt+0x7a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6a0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a6a4:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6a8:	2410      	movs	r4, #16
 800a6aa:	6802      	ldr	r2, [r0, #0]
 800a6ac:	6813      	ldr	r3, [r2, #0]
 800a6ae:	43a3      	bics	r3, r4
 800a6b0:	6013      	str	r3, [r2, #0]
 800a6b2:	f381 8810 	msr	PRIMASK, r1
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6ba:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800a6bc:	2b01      	cmp	r3, #1
 800a6be:	d105      	bne.n	800a6cc <UART_DMAReceiveCplt+0x90>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6c0:	0003      	movs	r3, r0
 800a6c2:	3358      	adds	r3, #88	@ 0x58
 800a6c4:	8819      	ldrh	r1, [r3, #0]
 800a6c6:	f7f9 f8c1 	bl	800384c <HAL_UARTEx_RxEventCallback>
}
 800a6ca:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_RxCpltCallback(huart);
 800a6cc:	f7ff fe03 	bl	800a2d6 <HAL_UART_RxCpltCallback>
}
 800a6d0:	e7fb      	b.n	800a6ca <UART_DMAReceiveCplt+0x8e>
 800a6d2:	46c0      	nop			@ (mov r8, r8)
 800a6d4:	fffffeff 	.word	0xfffffeff

0800a6d8 <UART_SetConfig>:
{
 800a6d8:	b570      	push	{r4, r5, r6, lr}
 800a6da:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6dc:	6925      	ldr	r5, [r4, #16]
 800a6de:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a6e0:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6e2:	4329      	orrs	r1, r5
 800a6e4:	6965      	ldr	r5, [r4, #20]
 800a6e6:	69c2      	ldr	r2, [r0, #28]
 800a6e8:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a6ea:	6818      	ldr	r0, [r3, #0]
 800a6ec:	4d3d      	ldr	r5, [pc, #244]	@ (800a7e4 <UART_SetConfig+0x10c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6ee:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a6f0:	4028      	ands	r0, r5
 800a6f2:	4301      	orrs	r1, r0
 800a6f4:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6f6:	6859      	ldr	r1, [r3, #4]
 800a6f8:	483b      	ldr	r0, [pc, #236]	@ (800a7e8 <UART_SetConfig+0x110>)
  tmpreg |= huart->Init.OneBitSampling;
 800a6fa:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6fc:	4001      	ands	r1, r0
 800a6fe:	68e0      	ldr	r0, [r4, #12]
 800a700:	4301      	orrs	r1, r0
 800a702:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a704:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a706:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 800a708:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a70a:	4d38      	ldr	r5, [pc, #224]	@ (800a7ec <UART_SetConfig+0x114>)
 800a70c:	4028      	ands	r0, r5
 800a70e:	4301      	orrs	r1, r0
 800a710:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a712:	4937      	ldr	r1, [pc, #220]	@ (800a7f0 <UART_SetConfig+0x118>)
 800a714:	428b      	cmp	r3, r1
 800a716:	d115      	bne.n	800a744 <UART_SetConfig+0x6c>
 800a718:	2103      	movs	r1, #3
 800a71a:	4b36      	ldr	r3, [pc, #216]	@ (800a7f4 <UART_SetConfig+0x11c>)
 800a71c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a71e:	400b      	ands	r3, r1
 800a720:	3b01      	subs	r3, #1
 800a722:	2b02      	cmp	r3, #2
 800a724:	d851      	bhi.n	800a7ca <UART_SetConfig+0xf2>
 800a726:	4934      	ldr	r1, [pc, #208]	@ (800a7f8 <UART_SetConfig+0x120>)
 800a728:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a72a:	2380      	movs	r3, #128	@ 0x80
 800a72c:	021b      	lsls	r3, r3, #8
 800a72e:	429a      	cmp	r2, r3
 800a730:	d127      	bne.n	800a782 <UART_SetConfig+0xaa>
    switch (clocksource)
 800a732:	2808      	cmp	r0, #8
 800a734:	d847      	bhi.n	800a7c6 <UART_SetConfig+0xee>
 800a736:	f7f5 fcef 	bl	8000118 <__gnu_thumb1_case_uqi>
 800a73a:	464c      	.short	0x464c
 800a73c:	460b460e 	.word	0x460b460e
 800a740:	4646      	.short	0x4646
 800a742:	0f          	.byte	0x0f
 800a743:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a744:	492d      	ldr	r1, [pc, #180]	@ (800a7fc <UART_SetConfig+0x124>)
 800a746:	185b      	adds	r3, r3, r1
 800a748:	1e59      	subs	r1, r3, #1
 800a74a:	418b      	sbcs	r3, r1
 800a74c:	0118      	lsls	r0, r3, #4
 800a74e:	e7ec      	b.n	800a72a <UART_SetConfig+0x52>
        pclk = HAL_RCC_GetSysClockFreq();
 800a750:	f7fe ffec 	bl	800972c <HAL_RCC_GetSysClockFreq>
 800a754:	e03f      	b.n	800a7d6 <UART_SetConfig+0xfe>
    switch (clocksource)
 800a756:	4a2a      	ldr	r2, [pc, #168]	@ (800a800 <UART_SetConfig+0x128>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a758:	6861      	ldr	r1, [r4, #4]
 800a75a:	0052      	lsls	r2, r2, #1
 800a75c:	0848      	lsrs	r0, r1, #1
 800a75e:	1810      	adds	r0, r2, r0
 800a760:	f7f5 fcf8 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a764:	0002      	movs	r2, r0
 800a766:	4b27      	ldr	r3, [pc, #156]	@ (800a804 <UART_SetConfig+0x12c>)
 800a768:	3a10      	subs	r2, #16
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d82b      	bhi.n	800a7c6 <UART_SetConfig+0xee>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a76e:	230f      	movs	r3, #15
 800a770:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a772:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a774:	439a      	bics	r2, r3
 800a776:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a778:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 800a77a:	6822      	ldr	r2, [r4, #0]
 800a77c:	4303      	orrs	r3, r0
 800a77e:	60d3      	str	r3, [r2, #12]
 800a780:	e02b      	b.n	800a7da <UART_SetConfig+0x102>
    switch (clocksource)
 800a782:	2808      	cmp	r0, #8
 800a784:	d81f      	bhi.n	800a7c6 <UART_SetConfig+0xee>
 800a786:	f7f5 fcc7 	bl	8000118 <__gnu_thumb1_case_uqi>
 800a78a:	1e13      	.short	0x1e13
 800a78c:	1e181e05 	.word	0x1e181e05
 800a790:	1e1e      	.short	0x1e1e
 800a792:	1b          	.byte	0x1b
 800a793:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 800a794:	481a      	ldr	r0, [pc, #104]	@ (800a800 <UART_SetConfig+0x128>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a796:	6861      	ldr	r1, [r4, #4]
 800a798:	084b      	lsrs	r3, r1, #1
 800a79a:	1818      	adds	r0, r3, r0
 800a79c:	f7f5 fcda 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7a0:	0002      	movs	r2, r0
 800a7a2:	4b18      	ldr	r3, [pc, #96]	@ (800a804 <UART_SetConfig+0x12c>)
 800a7a4:	3a10      	subs	r2, #16
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d80d      	bhi.n	800a7c6 <UART_SetConfig+0xee>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a7aa:	6823      	ldr	r3, [r4, #0]
 800a7ac:	60d8      	str	r0, [r3, #12]
 800a7ae:	e014      	b.n	800a7da <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7b0:	f7ff f866 	bl	8009880 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800a7b4:	2800      	cmp	r0, #0
 800a7b6:	d010      	beq.n	800a7da <UART_SetConfig+0x102>
 800a7b8:	e7ed      	b.n	800a796 <UART_SetConfig+0xbe>
        pclk = HAL_RCC_GetSysClockFreq();
 800a7ba:	f7fe ffb7 	bl	800972c <HAL_RCC_GetSysClockFreq>
        break;
 800a7be:	e7f9      	b.n	800a7b4 <UART_SetConfig+0xdc>
    switch (clocksource)
 800a7c0:	2080      	movs	r0, #128	@ 0x80
 800a7c2:	0200      	lsls	r0, r0, #8
 800a7c4:	e7e7      	b.n	800a796 <UART_SetConfig+0xbe>
        ret = HAL_ERROR;
 800a7c6:	2001      	movs	r0, #1
 800a7c8:	e008      	b.n	800a7dc <UART_SetConfig+0x104>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7ca:	2380      	movs	r3, #128	@ 0x80
 800a7cc:	021b      	lsls	r3, r3, #8
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d1ee      	bne.n	800a7b0 <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7d2:	f7ff f855 	bl	8009880 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 800a7d6:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 800a7d8:	d1be      	bne.n	800a758 <UART_SetConfig+0x80>
        pclk = (uint32_t) HSI_VALUE;
 800a7da:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800a7e0:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 800a7e2:	bd70      	pop	{r4, r5, r6, pc}
 800a7e4:	ffff69f3 	.word	0xffff69f3
 800a7e8:	ffffcfff 	.word	0xffffcfff
 800a7ec:	fffff4ff 	.word	0xfffff4ff
 800a7f0:	40013800 	.word	0x40013800
 800a7f4:	40021000 	.word	0x40021000
 800a7f8:	0800db11 	.word	0x0800db11
 800a7fc:	bfffbc00 	.word	0xbfffbc00
 800a800:	007a1200 	.word	0x007a1200
 800a804:	0000ffef 	.word	0x0000ffef

0800a808 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a808:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 800a80a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a80c:	071a      	lsls	r2, r3, #28
 800a80e:	d506      	bpl.n	800a81e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a810:	6801      	ldr	r1, [r0, #0]
 800a812:	4c28      	ldr	r4, [pc, #160]	@ (800a8b4 <UART_AdvFeatureConfig+0xac>)
 800a814:	684a      	ldr	r2, [r1, #4]
 800a816:	4022      	ands	r2, r4
 800a818:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800a81a:	4322      	orrs	r2, r4
 800a81c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a81e:	07da      	lsls	r2, r3, #31
 800a820:	d506      	bpl.n	800a830 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a822:	6801      	ldr	r1, [r0, #0]
 800a824:	4c24      	ldr	r4, [pc, #144]	@ (800a8b8 <UART_AdvFeatureConfig+0xb0>)
 800a826:	684a      	ldr	r2, [r1, #4]
 800a828:	4022      	ands	r2, r4
 800a82a:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800a82c:	4322      	orrs	r2, r4
 800a82e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a830:	079a      	lsls	r2, r3, #30
 800a832:	d506      	bpl.n	800a842 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a834:	6801      	ldr	r1, [r0, #0]
 800a836:	4c21      	ldr	r4, [pc, #132]	@ (800a8bc <UART_AdvFeatureConfig+0xb4>)
 800a838:	684a      	ldr	r2, [r1, #4]
 800a83a:	4022      	ands	r2, r4
 800a83c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800a83e:	4322      	orrs	r2, r4
 800a840:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a842:	075a      	lsls	r2, r3, #29
 800a844:	d506      	bpl.n	800a854 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a846:	6801      	ldr	r1, [r0, #0]
 800a848:	4c1d      	ldr	r4, [pc, #116]	@ (800a8c0 <UART_AdvFeatureConfig+0xb8>)
 800a84a:	684a      	ldr	r2, [r1, #4]
 800a84c:	4022      	ands	r2, r4
 800a84e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800a850:	4322      	orrs	r2, r4
 800a852:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a854:	06da      	lsls	r2, r3, #27
 800a856:	d506      	bpl.n	800a866 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a858:	6801      	ldr	r1, [r0, #0]
 800a85a:	4c1a      	ldr	r4, [pc, #104]	@ (800a8c4 <UART_AdvFeatureConfig+0xbc>)
 800a85c:	688a      	ldr	r2, [r1, #8]
 800a85e:	4022      	ands	r2, r4
 800a860:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800a862:	4322      	orrs	r2, r4
 800a864:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a866:	069a      	lsls	r2, r3, #26
 800a868:	d506      	bpl.n	800a878 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a86a:	6801      	ldr	r1, [r0, #0]
 800a86c:	4c16      	ldr	r4, [pc, #88]	@ (800a8c8 <UART_AdvFeatureConfig+0xc0>)
 800a86e:	688a      	ldr	r2, [r1, #8]
 800a870:	4022      	ands	r2, r4
 800a872:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800a874:	4322      	orrs	r2, r4
 800a876:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a878:	065a      	lsls	r2, r3, #25
 800a87a:	d510      	bpl.n	800a89e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a87c:	6801      	ldr	r1, [r0, #0]
 800a87e:	4d13      	ldr	r5, [pc, #76]	@ (800a8cc <UART_AdvFeatureConfig+0xc4>)
 800a880:	684a      	ldr	r2, [r1, #4]
 800a882:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800a884:	402a      	ands	r2, r5
 800a886:	4322      	orrs	r2, r4
 800a888:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a88a:	2280      	movs	r2, #128	@ 0x80
 800a88c:	0352      	lsls	r2, r2, #13
 800a88e:	4294      	cmp	r4, r2
 800a890:	d105      	bne.n	800a89e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a892:	684a      	ldr	r2, [r1, #4]
 800a894:	4c0e      	ldr	r4, [pc, #56]	@ (800a8d0 <UART_AdvFeatureConfig+0xc8>)
 800a896:	4022      	ands	r2, r4
 800a898:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800a89a:	4322      	orrs	r2, r4
 800a89c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a89e:	061b      	lsls	r3, r3, #24
 800a8a0:	d506      	bpl.n	800a8b0 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a8a2:	6802      	ldr	r2, [r0, #0]
 800a8a4:	490b      	ldr	r1, [pc, #44]	@ (800a8d4 <UART_AdvFeatureConfig+0xcc>)
 800a8a6:	6853      	ldr	r3, [r2, #4]
 800a8a8:	400b      	ands	r3, r1
 800a8aa:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800a8ac:	430b      	orrs	r3, r1
 800a8ae:	6053      	str	r3, [r2, #4]
}
 800a8b0:	bd30      	pop	{r4, r5, pc}
 800a8b2:	46c0      	nop			@ (mov r8, r8)
 800a8b4:	ffff7fff 	.word	0xffff7fff
 800a8b8:	fffdffff 	.word	0xfffdffff
 800a8bc:	fffeffff 	.word	0xfffeffff
 800a8c0:	fffbffff 	.word	0xfffbffff
 800a8c4:	ffffefff 	.word	0xffffefff
 800a8c8:	ffffdfff 	.word	0xffffdfff
 800a8cc:	ffefffff 	.word	0xffefffff
 800a8d0:	ff9fffff 	.word	0xff9fffff
 800a8d4:	fff7ffff 	.word	0xfff7ffff

0800a8d8 <UART_WaitOnFlagUntilTimeout>:
{
 800a8d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8da:	0004      	movs	r4, r0
 800a8dc:	000d      	movs	r5, r1
 800a8de:	0017      	movs	r7, r2
 800a8e0:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8e2:	6822      	ldr	r2, [r4, #0]
 800a8e4:	69d3      	ldr	r3, [r2, #28]
 800a8e6:	402b      	ands	r3, r5
 800a8e8:	1b5b      	subs	r3, r3, r5
 800a8ea:	4259      	negs	r1, r3
 800a8ec:	414b      	adcs	r3, r1
 800a8ee:	42bb      	cmp	r3, r7
 800a8f0:	d001      	beq.n	800a8f6 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800a8f2:	2000      	movs	r0, #0
 800a8f4:	e025      	b.n	800a942 <UART_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 800a8f6:	9b08      	ldr	r3, [sp, #32]
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	d0f3      	beq.n	800a8e4 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a8fc:	f7fd ff04 	bl	8008708 <HAL_GetTick>
 800a900:	9b00      	ldr	r3, [sp, #0]
 800a902:	1ac0      	subs	r0, r0, r3
 800a904:	9b08      	ldr	r3, [sp, #32]
 800a906:	4298      	cmp	r0, r3
 800a908:	d82c      	bhi.n	800a964 <UART_WaitOnFlagUntilTimeout+0x8c>
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d02a      	beq.n	800a964 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	681a      	ldr	r2, [r3, #0]
 800a912:	0752      	lsls	r2, r2, #29
 800a914:	d5e5      	bpl.n	800a8e2 <UART_WaitOnFlagUntilTimeout+0xa>
 800a916:	002a      	movs	r2, r5
 800a918:	2140      	movs	r1, #64	@ 0x40
 800a91a:	3a40      	subs	r2, #64	@ 0x40
 800a91c:	438a      	bics	r2, r1
 800a91e:	d0e0      	beq.n	800a8e2 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a920:	69da      	ldr	r2, [r3, #28]
 800a922:	2608      	movs	r6, #8
 800a924:	0011      	movs	r1, r2
 800a926:	4031      	ands	r1, r6
 800a928:	9101      	str	r1, [sp, #4]
 800a92a:	4232      	tst	r2, r6
 800a92c:	d00a      	beq.n	800a944 <UART_WaitOnFlagUntilTimeout+0x6c>
          UART_EndRxTransfer(huart);
 800a92e:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a930:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 800a932:	f7ff fca1 	bl	800a278 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a936:	19a3      	adds	r3, r4, r6
 800a938:	67de      	str	r6, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800a93a:	2300      	movs	r3, #0
          return HAL_ERROR;
 800a93c:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 800a93e:	3478      	adds	r4, #120	@ 0x78
 800a940:	7023      	strb	r3, [r4, #0]
}
 800a942:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a944:	2280      	movs	r2, #128	@ 0x80
 800a946:	69d9      	ldr	r1, [r3, #28]
 800a948:	0112      	lsls	r2, r2, #4
 800a94a:	4211      	tst	r1, r2
 800a94c:	d0c9      	beq.n	800a8e2 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a94e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800a950:	0020      	movs	r0, r4
 800a952:	f7ff fc91 	bl	800a278 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a956:	0023      	movs	r3, r4
 800a958:	2220      	movs	r2, #32
 800a95a:	3308      	adds	r3, #8
 800a95c:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800a95e:	9b01      	ldr	r3, [sp, #4]
 800a960:	3478      	adds	r4, #120	@ 0x78
 800a962:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 800a964:	2003      	movs	r0, #3
 800a966:	e7ec      	b.n	800a942 <UART_WaitOnFlagUntilTimeout+0x6a>

0800a968 <HAL_UART_Transmit>:
{
 800a968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a96a:	b087      	sub	sp, #28
 800a96c:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 800a96e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 800a970:	0004      	movs	r4, r0
 800a972:	000d      	movs	r5, r1
 800a974:	0017      	movs	r7, r2
    return HAL_BUSY;
 800a976:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800a978:	2b20      	cmp	r3, #32
 800a97a:	d138      	bne.n	800a9ee <HAL_UART_Transmit+0x86>
      return  HAL_ERROR;
 800a97c:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 800a97e:	2900      	cmp	r1, #0
 800a980:	d035      	beq.n	800a9ee <HAL_UART_Transmit+0x86>
 800a982:	2a00      	cmp	r2, #0
 800a984:	d033      	beq.n	800a9ee <HAL_UART_Transmit+0x86>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a986:	2380      	movs	r3, #128	@ 0x80
 800a988:	68a2      	ldr	r2, [r4, #8]
 800a98a:	015b      	lsls	r3, r3, #5
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d104      	bne.n	800a99a <HAL_UART_Transmit+0x32>
 800a990:	6923      	ldr	r3, [r4, #16]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d101      	bne.n	800a99a <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 800a996:	4201      	tst	r1, r0
 800a998:	d129      	bne.n	800a9ee <HAL_UART_Transmit+0x86>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a99a:	0023      	movs	r3, r4
 800a99c:	2600      	movs	r6, #0
 800a99e:	3308      	adds	r3, #8
 800a9a0:	67de      	str	r6, [r3, #124]	@ 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9a2:	2321      	movs	r3, #33	@ 0x21
 800a9a4:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 800a9a6:	f7fd feaf 	bl	8008708 <HAL_GetTick>
    huart->TxXferSize  = Size;
 800a9aa:	0023      	movs	r3, r4
 800a9ac:	3350      	adds	r3, #80	@ 0x50
 800a9ae:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 800a9b0:	3302      	adds	r3, #2
 800a9b2:	9303      	str	r3, [sp, #12]
 800a9b4:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9b6:	2380      	movs	r3, #128	@ 0x80
 800a9b8:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 800a9ba:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9bc:	015b      	lsls	r3, r3, #5
 800a9be:	429a      	cmp	r2, r3
 800a9c0:	d104      	bne.n	800a9cc <HAL_UART_Transmit+0x64>
 800a9c2:	6923      	ldr	r3, [r4, #16]
 800a9c4:	42b3      	cmp	r3, r6
 800a9c6:	d101      	bne.n	800a9cc <HAL_UART_Transmit+0x64>
      pdata16bits = (const uint16_t *) pData;
 800a9c8:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 800a9ca:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 800a9cc:	0023      	movs	r3, r4
 800a9ce:	3352      	adds	r3, #82	@ 0x52
 800a9d0:	881b      	ldrh	r3, [r3, #0]
 800a9d2:	b29a      	uxth	r2, r3
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d10c      	bne.n	800a9f2 <HAL_UART_Transmit+0x8a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a9d8:	9b05      	ldr	r3, [sp, #20]
 800a9da:	2140      	movs	r1, #64	@ 0x40
 800a9dc:	9300      	str	r3, [sp, #0]
 800a9de:	0020      	movs	r0, r4
 800a9e0:	9b04      	ldr	r3, [sp, #16]
 800a9e2:	f7ff ff79 	bl	800a8d8 <UART_WaitOnFlagUntilTimeout>
 800a9e6:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 800a9e8:	67e3      	str	r3, [r4, #124]	@ 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a9ea:	2800      	cmp	r0, #0
 800a9ec:	d10d      	bne.n	800aa0a <HAL_UART_Transmit+0xa2>
}
 800a9ee:	b007      	add	sp, #28
 800a9f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a9f2:	9b05      	ldr	r3, [sp, #20]
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	9300      	str	r3, [sp, #0]
 800a9f8:	2180      	movs	r1, #128	@ 0x80
 800a9fa:	0020      	movs	r0, r4
 800a9fc:	9b04      	ldr	r3, [sp, #16]
 800a9fe:	f7ff ff6b 	bl	800a8d8 <UART_WaitOnFlagUntilTimeout>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	d003      	beq.n	800aa0e <HAL_UART_Transmit+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 800aa06:	2320      	movs	r3, #32
 800aa08:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 800aa0a:	2003      	movs	r0, #3
 800aa0c:	e7ef      	b.n	800a9ee <HAL_UART_Transmit+0x86>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa0e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800aa10:	2d00      	cmp	r5, #0
 800aa12:	d10b      	bne.n	800aa2c <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa14:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 800aa16:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa18:	05db      	lsls	r3, r3, #23
 800aa1a:	0ddb      	lsrs	r3, r3, #23
 800aa1c:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800aa1e:	9b03      	ldr	r3, [sp, #12]
 800aa20:	9a03      	ldr	r2, [sp, #12]
 800aa22:	881b      	ldrh	r3, [r3, #0]
 800aa24:	3b01      	subs	r3, #1
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	8013      	strh	r3, [r2, #0]
 800aa2a:	e7cf      	b.n	800a9cc <HAL_UART_Transmit+0x64>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa2c:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 800aa2e:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa30:	8513      	strh	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 800aa32:	e7f4      	b.n	800aa1e <HAL_UART_Transmit+0xb6>

0800aa34 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa34:	0003      	movs	r3, r0
{
 800aa36:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa38:	2500      	movs	r5, #0
{
 800aa3a:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa3c:	3308      	adds	r3, #8
 800aa3e:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 800aa40:	f7fd fe62 	bl	8008708 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa44:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800aa46:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	071b      	lsls	r3, r3, #28
 800aa4c:	d51d      	bpl.n	800aa8a <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa4e:	2180      	movs	r1, #128	@ 0x80
 800aa50:	4b26      	ldr	r3, [pc, #152]	@ (800aaec <UART_CheckIdleState+0xb8>)
 800aa52:	002a      	movs	r2, r5
 800aa54:	9300      	str	r3, [sp, #0]
 800aa56:	0389      	lsls	r1, r1, #14
 800aa58:	0003      	movs	r3, r0
 800aa5a:	0020      	movs	r0, r4
 800aa5c:	f7ff ff3c 	bl	800a8d8 <UART_WaitOnFlagUntilTimeout>
 800aa60:	42a8      	cmp	r0, r5
 800aa62:	d012      	beq.n	800aa8a <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa64:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa68:	2301      	movs	r3, #1
 800aa6a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800aa6e:	2080      	movs	r0, #128	@ 0x80
 800aa70:	6822      	ldr	r2, [r4, #0]
 800aa72:	6813      	ldr	r3, [r2, #0]
 800aa74:	4383      	bics	r3, r0
 800aa76:	6013      	str	r3, [r2, #0]
 800aa78:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 800aa7c:	2320      	movs	r3, #32
 800aa7e:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800aa80:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800aa82:	2300      	movs	r3, #0
 800aa84:	3478      	adds	r4, #120	@ 0x78
 800aa86:	7023      	strb	r3, [r4, #0]
}
 800aa88:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aa8a:	0025      	movs	r5, r4
 800aa8c:	cd08      	ldmia	r5!, {r3}
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	075b      	lsls	r3, r3, #29
 800aa92:	d523      	bpl.n	800aadc <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa94:	2180      	movs	r1, #128	@ 0x80
 800aa96:	4b15      	ldr	r3, [pc, #84]	@ (800aaec <UART_CheckIdleState+0xb8>)
 800aa98:	2200      	movs	r2, #0
 800aa9a:	9300      	str	r3, [sp, #0]
 800aa9c:	0020      	movs	r0, r4
 800aa9e:	0033      	movs	r3, r6
 800aaa0:	03c9      	lsls	r1, r1, #15
 800aaa2:	f7ff ff19 	bl	800a8d8 <UART_WaitOnFlagUntilTimeout>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	d018      	beq.n	800aadc <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aaaa:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aaae:	2201      	movs	r2, #1
 800aab0:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aab4:	6821      	ldr	r1, [r4, #0]
 800aab6:	4e0e      	ldr	r6, [pc, #56]	@ (800aaf0 <UART_CheckIdleState+0xbc>)
 800aab8:	680b      	ldr	r3, [r1, #0]
 800aaba:	4033      	ands	r3, r6
 800aabc:	600b      	str	r3, [r1, #0]
 800aabe:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aac2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aac6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaca:	6821      	ldr	r1, [r4, #0]
 800aacc:	688b      	ldr	r3, [r1, #8]
 800aace:	4393      	bics	r3, r2
 800aad0:	608b      	str	r3, [r1, #8]
 800aad2:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800aad6:	2320      	movs	r3, #32
 800aad8:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800aada:	e7d1      	b.n	800aa80 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 800aadc:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aade:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800aae0:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800aae2:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aae4:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aae6:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 800aae8:	e7cb      	b.n	800aa82 <UART_CheckIdleState+0x4e>
 800aaea:	46c0      	nop			@ (mov r8, r8)
 800aaec:	01ffffff 	.word	0x01ffffff
 800aaf0:	fffffedf 	.word	0xfffffedf

0800aaf4 <HAL_UART_Init>:
{
 800aaf4:	b510      	push	{r4, lr}
 800aaf6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800aaf8:	d101      	bne.n	800aafe <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800aafa:	2001      	movs	r0, #1
}
 800aafc:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800aafe:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d104      	bne.n	800ab0e <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 800ab04:	0002      	movs	r2, r0
 800ab06:	3278      	adds	r2, #120	@ 0x78
 800ab08:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800ab0a:	f7f9 fa7b 	bl	8004004 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800ab0e:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800ab10:	2101      	movs	r1, #1
 800ab12:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ab14:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800ab16:	6813      	ldr	r3, [r2, #0]
 800ab18:	438b      	bics	r3, r1
 800ab1a:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab1c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d002      	beq.n	800ab28 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 800ab22:	0020      	movs	r0, r4
 800ab24:	f7ff fe70 	bl	800a808 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab28:	0020      	movs	r0, r4
 800ab2a:	f7ff fdd5 	bl	800a6d8 <UART_SetConfig>
 800ab2e:	2801      	cmp	r0, #1
 800ab30:	d0e3      	beq.n	800aafa <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	4907      	ldr	r1, [pc, #28]	@ (800ab54 <HAL_UART_Init+0x60>)
 800ab36:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800ab38:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab3a:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab3c:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab40:	689a      	ldr	r2, [r3, #8]
 800ab42:	438a      	bics	r2, r1
 800ab44:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800ab46:	2201      	movs	r2, #1
 800ab48:	6819      	ldr	r1, [r3, #0]
 800ab4a:	430a      	orrs	r2, r1
 800ab4c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800ab4e:	f7ff ff71 	bl	800aa34 <UART_CheckIdleState>
 800ab52:	e7d3      	b.n	800aafc <HAL_UART_Init+0x8>
 800ab54:	ffffb7ff 	.word	0xffffb7ff

0800ab58 <UART_Start_Receive_DMA>:
{
 800ab58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5a:	0013      	movs	r3, r2
  huart->RxXferSize = Size;
 800ab5c:	0002      	movs	r2, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab5e:	0006      	movs	r6, r0
  huart->RxXferSize = Size;
 800ab60:	3258      	adds	r2, #88	@ 0x58
  huart->pRxBuffPtr = pData;
 800ab62:	6541      	str	r1, [r0, #84]	@ 0x54
{
 800ab64:	000f      	movs	r7, r1
  huart->RxXferSize = Size;
 800ab66:	8013      	strh	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab68:	2122      	movs	r1, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab6a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab6c:	1d05      	adds	r5, r0, #4
{
 800ab6e:	0004      	movs	r4, r0
  if (huart->hdmarx != NULL)
 800ab70:	6f40      	ldr	r0, [r0, #116]	@ 0x74
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab72:	3608      	adds	r6, #8
 800ab74:	67f2      	str	r2, [r6, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab76:	67e9      	str	r1, [r5, #124]	@ 0x7c
  if (huart->hdmarx != NULL)
 800ab78:	4290      	cmp	r0, r2
 800ab7a:	d013      	beq.n	800aba4 <UART_Start_Receive_DMA+0x4c>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ab7c:	491d      	ldr	r1, [pc, #116]	@ (800abf4 <UART_Start_Receive_DMA+0x9c>)
    huart->hdmarx->XferAbortCallback = NULL;
 800ab7e:	6342      	str	r2, [r0, #52]	@ 0x34
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ab80:	6281      	str	r1, [r0, #40]	@ 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ab82:	491d      	ldr	r1, [pc, #116]	@ (800abf8 <UART_Start_Receive_DMA+0xa0>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ab84:	003a      	movs	r2, r7
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ab86:	62c1      	str	r1, [r0, #44]	@ 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ab88:	491c      	ldr	r1, [pc, #112]	@ (800abfc <UART_Start_Receive_DMA+0xa4>)
 800ab8a:	6301      	str	r1, [r0, #48]	@ 0x30
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ab8c:	6821      	ldr	r1, [r4, #0]
 800ab8e:	3124      	adds	r1, #36	@ 0x24
 800ab90:	f7fe f92c 	bl	8008dec <HAL_DMA_Start_IT>
 800ab94:	2800      	cmp	r0, #0
 800ab96:	d005      	beq.n	800aba4 <UART_Start_Receive_DMA+0x4c>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ab98:	2310      	movs	r3, #16
      return HAL_ERROR;
 800ab9a:	2001      	movs	r0, #1
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ab9c:	67f3      	str	r3, [r6, #124]	@ 0x7c
      huart->RxState = HAL_UART_STATE_READY;
 800ab9e:	18db      	adds	r3, r3, r3
 800aba0:	67eb      	str	r3, [r5, #124]	@ 0x7c
}
 800aba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 800aba4:	6923      	ldr	r3, [r4, #16]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00b      	beq.n	800abc2 <UART_Start_Receive_DMA+0x6a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abaa:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abae:	2301      	movs	r3, #1
 800abb0:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abb4:	6822      	ldr	r2, [r4, #0]
 800abb6:	33ff      	adds	r3, #255	@ 0xff
 800abb8:	6810      	ldr	r0, [r2, #0]
 800abba:	4303      	orrs	r3, r0
 800abbc:	6013      	str	r3, [r2, #0]
 800abbe:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abc2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abc6:	2301      	movs	r3, #1
 800abc8:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abcc:	6821      	ldr	r1, [r4, #0]
 800abce:	688a      	ldr	r2, [r1, #8]
 800abd0:	431a      	orrs	r2, r3
 800abd2:	608a      	str	r2, [r1, #8]
 800abd4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abd8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abdc:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abe0:	6822      	ldr	r2, [r4, #0]
 800abe2:	333f      	adds	r3, #63	@ 0x3f
 800abe4:	6890      	ldr	r0, [r2, #8]
 800abe6:	4303      	orrs	r3, r0
 800abe8:	6093      	str	r3, [r2, #8]
 800abea:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 800abee:	2000      	movs	r0, #0
 800abf0:	e7d7      	b.n	800aba2 <UART_Start_Receive_DMA+0x4a>
 800abf2:	46c0      	nop			@ (mov r8, r8)
 800abf4:	0800a63d 	.word	0x0800a63d
 800abf8:	0800a619 	.word	0x0800a619
 800abfc:	0800a2dd 	.word	0x0800a2dd

0800ac00 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ac00:	4770      	bx	lr

0800ac02 <HAL_UARTEx_ReceiveToIdle_DMA>:
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac02:	1d03      	adds	r3, r0, #4
 800ac04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
{
 800ac06:	b570      	push	{r4, r5, r6, lr}
 800ac08:	0004      	movs	r4, r0

    return status;
  }
  else
  {
    return HAL_BUSY;
 800ac0a:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac0c:	2b20      	cmp	r3, #32
 800ac0e:	d102      	bne.n	800ac16 <HAL_UARTEx_ReceiveToIdle_DMA+0x14>
    if ((pData == NULL) || (Size == 0U))
 800ac10:	2900      	cmp	r1, #0
 800ac12:	d101      	bne.n	800ac18 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      return HAL_ERROR;
 800ac14:	2001      	movs	r0, #1
  }
}
 800ac16:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 800ac18:	2a00      	cmp	r2, #0
 800ac1a:	d0fb      	beq.n	800ac14 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac1c:	2080      	movs	r0, #128	@ 0x80
 800ac1e:	68a5      	ldr	r5, [r4, #8]
 800ac20:	2301      	movs	r3, #1
 800ac22:	0140      	lsls	r0, r0, #5
 800ac24:	4285      	cmp	r5, r0
 800ac26:	d104      	bne.n	800ac32 <HAL_UARTEx_ReceiveToIdle_DMA+0x30>
 800ac28:	6920      	ldr	r0, [r4, #16]
 800ac2a:	2800      	cmp	r0, #0
 800ac2c:	d101      	bne.n	800ac32 <HAL_UARTEx_ReceiveToIdle_DMA+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 800ac2e:	4219      	tst	r1, r3
 800ac30:	d1f0      	bne.n	800ac14 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ac32:	6623      	str	r3, [r4, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac34:	2300      	movs	r3, #0
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ac36:	0020      	movs	r0, r4
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac38:	6663      	str	r3, [r4, #100]	@ 0x64
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ac3a:	f7ff ff8d 	bl	800ab58 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	d1e9      	bne.n	800ac16 <HAL_UARTEx_ReceiveToIdle_DMA+0x14>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac42:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800ac44:	2a01      	cmp	r2, #1
 800ac46:	d1e5      	bne.n	800ac14 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ac48:	2310      	movs	r3, #16
 800ac4a:	6821      	ldr	r1, [r4, #0]
 800ac4c:	620b      	str	r3, [r1, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac4e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac52:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac56:	6822      	ldr	r2, [r4, #0]
 800ac58:	6814      	ldr	r4, [r2, #0]
 800ac5a:	4323      	orrs	r3, r4
 800ac5c:	6013      	str	r3, [r2, #0]
 800ac5e:	f381 8810 	msr	PRIMASK, r1
}
 800ac62:	e7d8      	b.n	800ac16 <HAL_UARTEx_ReceiveToIdle_DMA+0x14>

0800ac64 <calloc>:
 800ac64:	b510      	push	{r4, lr}
 800ac66:	4b03      	ldr	r3, [pc, #12]	@ (800ac74 <calloc+0x10>)
 800ac68:	000a      	movs	r2, r1
 800ac6a:	0001      	movs	r1, r0
 800ac6c:	6818      	ldr	r0, [r3, #0]
 800ac6e:	f000 f803 	bl	800ac78 <_calloc_r>
 800ac72:	bd10      	pop	{r4, pc}
 800ac74:	20000018 	.word	0x20000018

0800ac78 <_calloc_r>:
 800ac78:	b570      	push	{r4, r5, r6, lr}
 800ac7a:	0c0b      	lsrs	r3, r1, #16
 800ac7c:	0c15      	lsrs	r5, r2, #16
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d11e      	bne.n	800acc0 <_calloc_r+0x48>
 800ac82:	2d00      	cmp	r5, #0
 800ac84:	d10c      	bne.n	800aca0 <_calloc_r+0x28>
 800ac86:	b289      	uxth	r1, r1
 800ac88:	b294      	uxth	r4, r2
 800ac8a:	434c      	muls	r4, r1
 800ac8c:	0021      	movs	r1, r4
 800ac8e:	f000 f857 	bl	800ad40 <_malloc_r>
 800ac92:	1e05      	subs	r5, r0, #0
 800ac94:	d01b      	beq.n	800acce <_calloc_r+0x56>
 800ac96:	0022      	movs	r2, r4
 800ac98:	2100      	movs	r1, #0
 800ac9a:	f000 fe5f 	bl	800b95c <memset>
 800ac9e:	e016      	b.n	800acce <_calloc_r+0x56>
 800aca0:	1c2b      	adds	r3, r5, #0
 800aca2:	1c0c      	adds	r4, r1, #0
 800aca4:	b289      	uxth	r1, r1
 800aca6:	b292      	uxth	r2, r2
 800aca8:	434a      	muls	r2, r1
 800acaa:	b29b      	uxth	r3, r3
 800acac:	b2a1      	uxth	r1, r4
 800acae:	4359      	muls	r1, r3
 800acb0:	0c14      	lsrs	r4, r2, #16
 800acb2:	190c      	adds	r4, r1, r4
 800acb4:	0c23      	lsrs	r3, r4, #16
 800acb6:	d107      	bne.n	800acc8 <_calloc_r+0x50>
 800acb8:	0424      	lsls	r4, r4, #16
 800acba:	b292      	uxth	r2, r2
 800acbc:	4314      	orrs	r4, r2
 800acbe:	e7e5      	b.n	800ac8c <_calloc_r+0x14>
 800acc0:	2d00      	cmp	r5, #0
 800acc2:	d101      	bne.n	800acc8 <_calloc_r+0x50>
 800acc4:	1c14      	adds	r4, r2, #0
 800acc6:	e7ed      	b.n	800aca4 <_calloc_r+0x2c>
 800acc8:	230c      	movs	r3, #12
 800acca:	2500      	movs	r5, #0
 800accc:	6003      	str	r3, [r0, #0]
 800acce:	0028      	movs	r0, r5
 800acd0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800acd4 <malloc>:
 800acd4:	b510      	push	{r4, lr}
 800acd6:	4b03      	ldr	r3, [pc, #12]	@ (800ace4 <malloc+0x10>)
 800acd8:	0001      	movs	r1, r0
 800acda:	6818      	ldr	r0, [r3, #0]
 800acdc:	f000 f830 	bl	800ad40 <_malloc_r>
 800ace0:	bd10      	pop	{r4, pc}
 800ace2:	46c0      	nop			@ (mov r8, r8)
 800ace4:	20000018 	.word	0x20000018

0800ace8 <free>:
 800ace8:	b510      	push	{r4, lr}
 800acea:	4b03      	ldr	r3, [pc, #12]	@ (800acf8 <free+0x10>)
 800acec:	0001      	movs	r1, r0
 800acee:	6818      	ldr	r0, [r3, #0]
 800acf0:	f001 fd72 	bl	800c7d8 <_free_r>
 800acf4:	bd10      	pop	{r4, pc}
 800acf6:	46c0      	nop			@ (mov r8, r8)
 800acf8:	20000018 	.word	0x20000018

0800acfc <sbrk_aligned>:
 800acfc:	b570      	push	{r4, r5, r6, lr}
 800acfe:	4e0f      	ldr	r6, [pc, #60]	@ (800ad3c <sbrk_aligned+0x40>)
 800ad00:	000d      	movs	r5, r1
 800ad02:	6831      	ldr	r1, [r6, #0]
 800ad04:	0004      	movs	r4, r0
 800ad06:	2900      	cmp	r1, #0
 800ad08:	d102      	bne.n	800ad10 <sbrk_aligned+0x14>
 800ad0a:	f000 fe81 	bl	800ba10 <_sbrk_r>
 800ad0e:	6030      	str	r0, [r6, #0]
 800ad10:	0029      	movs	r1, r5
 800ad12:	0020      	movs	r0, r4
 800ad14:	f000 fe7c 	bl	800ba10 <_sbrk_r>
 800ad18:	1c43      	adds	r3, r0, #1
 800ad1a:	d103      	bne.n	800ad24 <sbrk_aligned+0x28>
 800ad1c:	2501      	movs	r5, #1
 800ad1e:	426d      	negs	r5, r5
 800ad20:	0028      	movs	r0, r5
 800ad22:	bd70      	pop	{r4, r5, r6, pc}
 800ad24:	2303      	movs	r3, #3
 800ad26:	1cc5      	adds	r5, r0, #3
 800ad28:	439d      	bics	r5, r3
 800ad2a:	42a8      	cmp	r0, r5
 800ad2c:	d0f8      	beq.n	800ad20 <sbrk_aligned+0x24>
 800ad2e:	1a29      	subs	r1, r5, r0
 800ad30:	0020      	movs	r0, r4
 800ad32:	f000 fe6d 	bl	800ba10 <_sbrk_r>
 800ad36:	3001      	adds	r0, #1
 800ad38:	d1f2      	bne.n	800ad20 <sbrk_aligned+0x24>
 800ad3a:	e7ef      	b.n	800ad1c <sbrk_aligned+0x20>
 800ad3c:	20000618 	.word	0x20000618

0800ad40 <_malloc_r>:
 800ad40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad42:	2203      	movs	r2, #3
 800ad44:	1ccb      	adds	r3, r1, #3
 800ad46:	4393      	bics	r3, r2
 800ad48:	3308      	adds	r3, #8
 800ad4a:	0005      	movs	r5, r0
 800ad4c:	001f      	movs	r7, r3
 800ad4e:	2b0c      	cmp	r3, #12
 800ad50:	d234      	bcs.n	800adbc <_malloc_r+0x7c>
 800ad52:	270c      	movs	r7, #12
 800ad54:	42b9      	cmp	r1, r7
 800ad56:	d833      	bhi.n	800adc0 <_malloc_r+0x80>
 800ad58:	0028      	movs	r0, r5
 800ad5a:	f000 f871 	bl	800ae40 <__malloc_lock>
 800ad5e:	4e37      	ldr	r6, [pc, #220]	@ (800ae3c <_malloc_r+0xfc>)
 800ad60:	6833      	ldr	r3, [r6, #0]
 800ad62:	001c      	movs	r4, r3
 800ad64:	2c00      	cmp	r4, #0
 800ad66:	d12f      	bne.n	800adc8 <_malloc_r+0x88>
 800ad68:	0039      	movs	r1, r7
 800ad6a:	0028      	movs	r0, r5
 800ad6c:	f7ff ffc6 	bl	800acfc <sbrk_aligned>
 800ad70:	0004      	movs	r4, r0
 800ad72:	1c43      	adds	r3, r0, #1
 800ad74:	d15f      	bne.n	800ae36 <_malloc_r+0xf6>
 800ad76:	6834      	ldr	r4, [r6, #0]
 800ad78:	9400      	str	r4, [sp, #0]
 800ad7a:	9b00      	ldr	r3, [sp, #0]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d14a      	bne.n	800ae16 <_malloc_r+0xd6>
 800ad80:	2c00      	cmp	r4, #0
 800ad82:	d052      	beq.n	800ae2a <_malloc_r+0xea>
 800ad84:	6823      	ldr	r3, [r4, #0]
 800ad86:	0028      	movs	r0, r5
 800ad88:	18e3      	adds	r3, r4, r3
 800ad8a:	9900      	ldr	r1, [sp, #0]
 800ad8c:	9301      	str	r3, [sp, #4]
 800ad8e:	f000 fe3f 	bl	800ba10 <_sbrk_r>
 800ad92:	9b01      	ldr	r3, [sp, #4]
 800ad94:	4283      	cmp	r3, r0
 800ad96:	d148      	bne.n	800ae2a <_malloc_r+0xea>
 800ad98:	6823      	ldr	r3, [r4, #0]
 800ad9a:	0028      	movs	r0, r5
 800ad9c:	1aff      	subs	r7, r7, r3
 800ad9e:	0039      	movs	r1, r7
 800ada0:	f7ff ffac 	bl	800acfc <sbrk_aligned>
 800ada4:	3001      	adds	r0, #1
 800ada6:	d040      	beq.n	800ae2a <_malloc_r+0xea>
 800ada8:	6823      	ldr	r3, [r4, #0]
 800adaa:	19db      	adds	r3, r3, r7
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	6833      	ldr	r3, [r6, #0]
 800adb0:	685a      	ldr	r2, [r3, #4]
 800adb2:	2a00      	cmp	r2, #0
 800adb4:	d133      	bne.n	800ae1e <_malloc_r+0xde>
 800adb6:	9b00      	ldr	r3, [sp, #0]
 800adb8:	6033      	str	r3, [r6, #0]
 800adba:	e019      	b.n	800adf0 <_malloc_r+0xb0>
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	dac9      	bge.n	800ad54 <_malloc_r+0x14>
 800adc0:	230c      	movs	r3, #12
 800adc2:	602b      	str	r3, [r5, #0]
 800adc4:	2000      	movs	r0, #0
 800adc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800adc8:	6821      	ldr	r1, [r4, #0]
 800adca:	1bc9      	subs	r1, r1, r7
 800adcc:	d420      	bmi.n	800ae10 <_malloc_r+0xd0>
 800adce:	290b      	cmp	r1, #11
 800add0:	d90a      	bls.n	800ade8 <_malloc_r+0xa8>
 800add2:	19e2      	adds	r2, r4, r7
 800add4:	6027      	str	r7, [r4, #0]
 800add6:	42a3      	cmp	r3, r4
 800add8:	d104      	bne.n	800ade4 <_malloc_r+0xa4>
 800adda:	6032      	str	r2, [r6, #0]
 800addc:	6863      	ldr	r3, [r4, #4]
 800adde:	6011      	str	r1, [r2, #0]
 800ade0:	6053      	str	r3, [r2, #4]
 800ade2:	e005      	b.n	800adf0 <_malloc_r+0xb0>
 800ade4:	605a      	str	r2, [r3, #4]
 800ade6:	e7f9      	b.n	800addc <_malloc_r+0x9c>
 800ade8:	6862      	ldr	r2, [r4, #4]
 800adea:	42a3      	cmp	r3, r4
 800adec:	d10e      	bne.n	800ae0c <_malloc_r+0xcc>
 800adee:	6032      	str	r2, [r6, #0]
 800adf0:	0028      	movs	r0, r5
 800adf2:	f000 f82d 	bl	800ae50 <__malloc_unlock>
 800adf6:	0020      	movs	r0, r4
 800adf8:	2207      	movs	r2, #7
 800adfa:	300b      	adds	r0, #11
 800adfc:	1d23      	adds	r3, r4, #4
 800adfe:	4390      	bics	r0, r2
 800ae00:	1ac2      	subs	r2, r0, r3
 800ae02:	4298      	cmp	r0, r3
 800ae04:	d0df      	beq.n	800adc6 <_malloc_r+0x86>
 800ae06:	1a1b      	subs	r3, r3, r0
 800ae08:	50a3      	str	r3, [r4, r2]
 800ae0a:	e7dc      	b.n	800adc6 <_malloc_r+0x86>
 800ae0c:	605a      	str	r2, [r3, #4]
 800ae0e:	e7ef      	b.n	800adf0 <_malloc_r+0xb0>
 800ae10:	0023      	movs	r3, r4
 800ae12:	6864      	ldr	r4, [r4, #4]
 800ae14:	e7a6      	b.n	800ad64 <_malloc_r+0x24>
 800ae16:	9c00      	ldr	r4, [sp, #0]
 800ae18:	6863      	ldr	r3, [r4, #4]
 800ae1a:	9300      	str	r3, [sp, #0]
 800ae1c:	e7ad      	b.n	800ad7a <_malloc_r+0x3a>
 800ae1e:	001a      	movs	r2, r3
 800ae20:	685b      	ldr	r3, [r3, #4]
 800ae22:	42a3      	cmp	r3, r4
 800ae24:	d1fb      	bne.n	800ae1e <_malloc_r+0xde>
 800ae26:	2300      	movs	r3, #0
 800ae28:	e7da      	b.n	800ade0 <_malloc_r+0xa0>
 800ae2a:	230c      	movs	r3, #12
 800ae2c:	0028      	movs	r0, r5
 800ae2e:	602b      	str	r3, [r5, #0]
 800ae30:	f000 f80e 	bl	800ae50 <__malloc_unlock>
 800ae34:	e7c6      	b.n	800adc4 <_malloc_r+0x84>
 800ae36:	6007      	str	r7, [r0, #0]
 800ae38:	e7da      	b.n	800adf0 <_malloc_r+0xb0>
 800ae3a:	46c0      	nop			@ (mov r8, r8)
 800ae3c:	2000061c 	.word	0x2000061c

0800ae40 <__malloc_lock>:
 800ae40:	b510      	push	{r4, lr}
 800ae42:	4802      	ldr	r0, [pc, #8]	@ (800ae4c <__malloc_lock+0xc>)
 800ae44:	f000 fe35 	bl	800bab2 <__retarget_lock_acquire_recursive>
 800ae48:	bd10      	pop	{r4, pc}
 800ae4a:	46c0      	nop			@ (mov r8, r8)
 800ae4c:	20000760 	.word	0x20000760

0800ae50 <__malloc_unlock>:
 800ae50:	b510      	push	{r4, lr}
 800ae52:	4802      	ldr	r0, [pc, #8]	@ (800ae5c <__malloc_unlock+0xc>)
 800ae54:	f000 fe2e 	bl	800bab4 <__retarget_lock_release_recursive>
 800ae58:	bd10      	pop	{r4, pc}
 800ae5a:	46c0      	nop			@ (mov r8, r8)
 800ae5c:	20000760 	.word	0x20000760

0800ae60 <__cvt>:
 800ae60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae62:	001f      	movs	r7, r3
 800ae64:	2300      	movs	r3, #0
 800ae66:	0016      	movs	r6, r2
 800ae68:	b08b      	sub	sp, #44	@ 0x2c
 800ae6a:	429f      	cmp	r7, r3
 800ae6c:	da04      	bge.n	800ae78 <__cvt+0x18>
 800ae6e:	2180      	movs	r1, #128	@ 0x80
 800ae70:	0609      	lsls	r1, r1, #24
 800ae72:	187b      	adds	r3, r7, r1
 800ae74:	001f      	movs	r7, r3
 800ae76:	232d      	movs	r3, #45	@ 0x2d
 800ae78:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ae7a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ae7c:	7013      	strb	r3, [r2, #0]
 800ae7e:	2320      	movs	r3, #32
 800ae80:	2203      	movs	r2, #3
 800ae82:	439d      	bics	r5, r3
 800ae84:	2d46      	cmp	r5, #70	@ 0x46
 800ae86:	d007      	beq.n	800ae98 <__cvt+0x38>
 800ae88:	002b      	movs	r3, r5
 800ae8a:	3b45      	subs	r3, #69	@ 0x45
 800ae8c:	4259      	negs	r1, r3
 800ae8e:	414b      	adcs	r3, r1
 800ae90:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800ae92:	3a01      	subs	r2, #1
 800ae94:	18cb      	adds	r3, r1, r3
 800ae96:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae98:	ab09      	add	r3, sp, #36	@ 0x24
 800ae9a:	9304      	str	r3, [sp, #16]
 800ae9c:	ab08      	add	r3, sp, #32
 800ae9e:	9303      	str	r3, [sp, #12]
 800aea0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aea2:	9200      	str	r2, [sp, #0]
 800aea4:	9302      	str	r3, [sp, #8]
 800aea6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aea8:	0032      	movs	r2, r6
 800aeaa:	9301      	str	r3, [sp, #4]
 800aeac:	003b      	movs	r3, r7
 800aeae:	f000 fea3 	bl	800bbf8 <_dtoa_r>
 800aeb2:	0004      	movs	r4, r0
 800aeb4:	2d47      	cmp	r5, #71	@ 0x47
 800aeb6:	d11b      	bne.n	800aef0 <__cvt+0x90>
 800aeb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aeba:	07db      	lsls	r3, r3, #31
 800aebc:	d511      	bpl.n	800aee2 <__cvt+0x82>
 800aebe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aec0:	18c3      	adds	r3, r0, r3
 800aec2:	9307      	str	r3, [sp, #28]
 800aec4:	2200      	movs	r2, #0
 800aec6:	2300      	movs	r3, #0
 800aec8:	0030      	movs	r0, r6
 800aeca:	0039      	movs	r1, r7
 800aecc:	f7f5 fad4 	bl	8000478 <__aeabi_dcmpeq>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d001      	beq.n	800aed8 <__cvt+0x78>
 800aed4:	9b07      	ldr	r3, [sp, #28]
 800aed6:	9309      	str	r3, [sp, #36]	@ 0x24
 800aed8:	2230      	movs	r2, #48	@ 0x30
 800aeda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aedc:	9907      	ldr	r1, [sp, #28]
 800aede:	428b      	cmp	r3, r1
 800aee0:	d320      	bcc.n	800af24 <__cvt+0xc4>
 800aee2:	0020      	movs	r0, r4
 800aee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aee6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800aee8:	1b1b      	subs	r3, r3, r4
 800aeea:	6013      	str	r3, [r2, #0]
 800aeec:	b00b      	add	sp, #44	@ 0x2c
 800aeee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aef0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aef2:	18c3      	adds	r3, r0, r3
 800aef4:	9307      	str	r3, [sp, #28]
 800aef6:	2d46      	cmp	r5, #70	@ 0x46
 800aef8:	d1e4      	bne.n	800aec4 <__cvt+0x64>
 800aefa:	7803      	ldrb	r3, [r0, #0]
 800aefc:	2b30      	cmp	r3, #48	@ 0x30
 800aefe:	d10c      	bne.n	800af1a <__cvt+0xba>
 800af00:	2200      	movs	r2, #0
 800af02:	2300      	movs	r3, #0
 800af04:	0030      	movs	r0, r6
 800af06:	0039      	movs	r1, r7
 800af08:	f7f5 fab6 	bl	8000478 <__aeabi_dcmpeq>
 800af0c:	2800      	cmp	r0, #0
 800af0e:	d104      	bne.n	800af1a <__cvt+0xba>
 800af10:	2301      	movs	r3, #1
 800af12:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800af14:	1a9b      	subs	r3, r3, r2
 800af16:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af18:	6013      	str	r3, [r2, #0]
 800af1a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800af1c:	9a07      	ldr	r2, [sp, #28]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	18d3      	adds	r3, r2, r3
 800af22:	e7ce      	b.n	800aec2 <__cvt+0x62>
 800af24:	1c59      	adds	r1, r3, #1
 800af26:	9109      	str	r1, [sp, #36]	@ 0x24
 800af28:	701a      	strb	r2, [r3, #0]
 800af2a:	e7d6      	b.n	800aeda <__cvt+0x7a>

0800af2c <__exponent>:
 800af2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af2e:	232b      	movs	r3, #43	@ 0x2b
 800af30:	b085      	sub	sp, #20
 800af32:	0005      	movs	r5, r0
 800af34:	1e0c      	subs	r4, r1, #0
 800af36:	7002      	strb	r2, [r0, #0]
 800af38:	da01      	bge.n	800af3e <__exponent+0x12>
 800af3a:	424c      	negs	r4, r1
 800af3c:	3302      	adds	r3, #2
 800af3e:	706b      	strb	r3, [r5, #1]
 800af40:	2c09      	cmp	r4, #9
 800af42:	dd2c      	ble.n	800af9e <__exponent+0x72>
 800af44:	ab02      	add	r3, sp, #8
 800af46:	1dde      	adds	r6, r3, #7
 800af48:	0020      	movs	r0, r4
 800af4a:	210a      	movs	r1, #10
 800af4c:	f7f5 fa72 	bl	8000434 <__aeabi_idivmod>
 800af50:	0037      	movs	r7, r6
 800af52:	3130      	adds	r1, #48	@ 0x30
 800af54:	3e01      	subs	r6, #1
 800af56:	0020      	movs	r0, r4
 800af58:	7031      	strb	r1, [r6, #0]
 800af5a:	210a      	movs	r1, #10
 800af5c:	9401      	str	r4, [sp, #4]
 800af5e:	f7f5 f983 	bl	8000268 <__divsi3>
 800af62:	9b01      	ldr	r3, [sp, #4]
 800af64:	0004      	movs	r4, r0
 800af66:	2b63      	cmp	r3, #99	@ 0x63
 800af68:	dcee      	bgt.n	800af48 <__exponent+0x1c>
 800af6a:	1eba      	subs	r2, r7, #2
 800af6c:	1ca8      	adds	r0, r5, #2
 800af6e:	0001      	movs	r1, r0
 800af70:	0013      	movs	r3, r2
 800af72:	3430      	adds	r4, #48	@ 0x30
 800af74:	7014      	strb	r4, [r2, #0]
 800af76:	ac02      	add	r4, sp, #8
 800af78:	3407      	adds	r4, #7
 800af7a:	429c      	cmp	r4, r3
 800af7c:	d80a      	bhi.n	800af94 <__exponent+0x68>
 800af7e:	2300      	movs	r3, #0
 800af80:	4294      	cmp	r4, r2
 800af82:	d303      	bcc.n	800af8c <__exponent+0x60>
 800af84:	3309      	adds	r3, #9
 800af86:	aa02      	add	r2, sp, #8
 800af88:	189b      	adds	r3, r3, r2
 800af8a:	1bdb      	subs	r3, r3, r7
 800af8c:	18c0      	adds	r0, r0, r3
 800af8e:	1b40      	subs	r0, r0, r5
 800af90:	b005      	add	sp, #20
 800af92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af94:	781c      	ldrb	r4, [r3, #0]
 800af96:	3301      	adds	r3, #1
 800af98:	700c      	strb	r4, [r1, #0]
 800af9a:	3101      	adds	r1, #1
 800af9c:	e7eb      	b.n	800af76 <__exponent+0x4a>
 800af9e:	2330      	movs	r3, #48	@ 0x30
 800afa0:	18e4      	adds	r4, r4, r3
 800afa2:	70ab      	strb	r3, [r5, #2]
 800afa4:	1d28      	adds	r0, r5, #4
 800afa6:	70ec      	strb	r4, [r5, #3]
 800afa8:	e7f1      	b.n	800af8e <__exponent+0x62>
	...

0800afac <_printf_float>:
 800afac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afae:	b097      	sub	sp, #92	@ 0x5c
 800afb0:	000d      	movs	r5, r1
 800afb2:	920a      	str	r2, [sp, #40]	@ 0x28
 800afb4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800afb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800afb8:	9009      	str	r0, [sp, #36]	@ 0x24
 800afba:	f000 fceb 	bl	800b994 <_localeconv_r>
 800afbe:	6803      	ldr	r3, [r0, #0]
 800afc0:	0018      	movs	r0, r3
 800afc2:	930d      	str	r3, [sp, #52]	@ 0x34
 800afc4:	f7f5 f8a0 	bl	8000108 <strlen>
 800afc8:	2300      	movs	r3, #0
 800afca:	900f      	str	r0, [sp, #60]	@ 0x3c
 800afcc:	9314      	str	r3, [sp, #80]	@ 0x50
 800afce:	7e2b      	ldrb	r3, [r5, #24]
 800afd0:	2207      	movs	r2, #7
 800afd2:	930c      	str	r3, [sp, #48]	@ 0x30
 800afd4:	682b      	ldr	r3, [r5, #0]
 800afd6:	930e      	str	r3, [sp, #56]	@ 0x38
 800afd8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800afda:	6823      	ldr	r3, [r4, #0]
 800afdc:	05c9      	lsls	r1, r1, #23
 800afde:	d545      	bpl.n	800b06c <_printf_float+0xc0>
 800afe0:	189b      	adds	r3, r3, r2
 800afe2:	4393      	bics	r3, r2
 800afe4:	001a      	movs	r2, r3
 800afe6:	3208      	adds	r2, #8
 800afe8:	6022      	str	r2, [r4, #0]
 800afea:	2201      	movs	r2, #1
 800afec:	681e      	ldr	r6, [r3, #0]
 800afee:	685f      	ldr	r7, [r3, #4]
 800aff0:	007b      	lsls	r3, r7, #1
 800aff2:	085b      	lsrs	r3, r3, #1
 800aff4:	9311      	str	r3, [sp, #68]	@ 0x44
 800aff6:	9610      	str	r6, [sp, #64]	@ 0x40
 800aff8:	64ae      	str	r6, [r5, #72]	@ 0x48
 800affa:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800affc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800affe:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b000:	4ba7      	ldr	r3, [pc, #668]	@ (800b2a0 <_printf_float+0x2f4>)
 800b002:	4252      	negs	r2, r2
 800b004:	f7f8 f9f2 	bl	80033ec <__aeabi_dcmpun>
 800b008:	2800      	cmp	r0, #0
 800b00a:	d131      	bne.n	800b070 <_printf_float+0xc4>
 800b00c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b00e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b010:	2201      	movs	r2, #1
 800b012:	4ba3      	ldr	r3, [pc, #652]	@ (800b2a0 <_printf_float+0x2f4>)
 800b014:	4252      	negs	r2, r2
 800b016:	f7f5 fa3f 	bl	8000498 <__aeabi_dcmple>
 800b01a:	2800      	cmp	r0, #0
 800b01c:	d128      	bne.n	800b070 <_printf_float+0xc4>
 800b01e:	2200      	movs	r2, #0
 800b020:	2300      	movs	r3, #0
 800b022:	0030      	movs	r0, r6
 800b024:	0039      	movs	r1, r7
 800b026:	f7f5 fa2d 	bl	8000484 <__aeabi_dcmplt>
 800b02a:	2800      	cmp	r0, #0
 800b02c:	d003      	beq.n	800b036 <_printf_float+0x8a>
 800b02e:	002b      	movs	r3, r5
 800b030:	222d      	movs	r2, #45	@ 0x2d
 800b032:	3343      	adds	r3, #67	@ 0x43
 800b034:	701a      	strb	r2, [r3, #0]
 800b036:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b038:	4f9a      	ldr	r7, [pc, #616]	@ (800b2a4 <_printf_float+0x2f8>)
 800b03a:	2b47      	cmp	r3, #71	@ 0x47
 800b03c:	d800      	bhi.n	800b040 <_printf_float+0x94>
 800b03e:	4f9a      	ldr	r7, [pc, #616]	@ (800b2a8 <_printf_float+0x2fc>)
 800b040:	2303      	movs	r3, #3
 800b042:	2400      	movs	r4, #0
 800b044:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b046:	612b      	str	r3, [r5, #16]
 800b048:	3301      	adds	r3, #1
 800b04a:	439a      	bics	r2, r3
 800b04c:	602a      	str	r2, [r5, #0]
 800b04e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b050:	0029      	movs	r1, r5
 800b052:	9300      	str	r3, [sp, #0]
 800b054:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b056:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b058:	aa15      	add	r2, sp, #84	@ 0x54
 800b05a:	f000 f9e5 	bl	800b428 <_printf_common>
 800b05e:	3001      	adds	r0, #1
 800b060:	d000      	beq.n	800b064 <_printf_float+0xb8>
 800b062:	e09e      	b.n	800b1a2 <_printf_float+0x1f6>
 800b064:	2001      	movs	r0, #1
 800b066:	4240      	negs	r0, r0
 800b068:	b017      	add	sp, #92	@ 0x5c
 800b06a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b06c:	3307      	adds	r3, #7
 800b06e:	e7b8      	b.n	800afe2 <_printf_float+0x36>
 800b070:	0032      	movs	r2, r6
 800b072:	003b      	movs	r3, r7
 800b074:	0030      	movs	r0, r6
 800b076:	0039      	movs	r1, r7
 800b078:	f7f8 f9b8 	bl	80033ec <__aeabi_dcmpun>
 800b07c:	2800      	cmp	r0, #0
 800b07e:	d00b      	beq.n	800b098 <_printf_float+0xec>
 800b080:	2f00      	cmp	r7, #0
 800b082:	da03      	bge.n	800b08c <_printf_float+0xe0>
 800b084:	002b      	movs	r3, r5
 800b086:	222d      	movs	r2, #45	@ 0x2d
 800b088:	3343      	adds	r3, #67	@ 0x43
 800b08a:	701a      	strb	r2, [r3, #0]
 800b08c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b08e:	4f87      	ldr	r7, [pc, #540]	@ (800b2ac <_printf_float+0x300>)
 800b090:	2b47      	cmp	r3, #71	@ 0x47
 800b092:	d8d5      	bhi.n	800b040 <_printf_float+0x94>
 800b094:	4f86      	ldr	r7, [pc, #536]	@ (800b2b0 <_printf_float+0x304>)
 800b096:	e7d3      	b.n	800b040 <_printf_float+0x94>
 800b098:	2220      	movs	r2, #32
 800b09a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800b09c:	686b      	ldr	r3, [r5, #4]
 800b09e:	4394      	bics	r4, r2
 800b0a0:	1c5a      	adds	r2, r3, #1
 800b0a2:	d146      	bne.n	800b132 <_printf_float+0x186>
 800b0a4:	3307      	adds	r3, #7
 800b0a6:	606b      	str	r3, [r5, #4]
 800b0a8:	2380      	movs	r3, #128	@ 0x80
 800b0aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0ac:	00db      	lsls	r3, r3, #3
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	602b      	str	r3, [r5, #0]
 800b0b4:	9206      	str	r2, [sp, #24]
 800b0b6:	aa14      	add	r2, sp, #80	@ 0x50
 800b0b8:	9205      	str	r2, [sp, #20]
 800b0ba:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b0bc:	a90a      	add	r1, sp, #40	@ 0x28
 800b0be:	9204      	str	r2, [sp, #16]
 800b0c0:	aa13      	add	r2, sp, #76	@ 0x4c
 800b0c2:	9203      	str	r2, [sp, #12]
 800b0c4:	2223      	movs	r2, #35	@ 0x23
 800b0c6:	1852      	adds	r2, r2, r1
 800b0c8:	9202      	str	r2, [sp, #8]
 800b0ca:	9301      	str	r3, [sp, #4]
 800b0cc:	686b      	ldr	r3, [r5, #4]
 800b0ce:	0032      	movs	r2, r6
 800b0d0:	9300      	str	r3, [sp, #0]
 800b0d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0d4:	003b      	movs	r3, r7
 800b0d6:	f7ff fec3 	bl	800ae60 <__cvt>
 800b0da:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b0dc:	0007      	movs	r7, r0
 800b0de:	2c47      	cmp	r4, #71	@ 0x47
 800b0e0:	d12d      	bne.n	800b13e <_printf_float+0x192>
 800b0e2:	1cd3      	adds	r3, r2, #3
 800b0e4:	db02      	blt.n	800b0ec <_printf_float+0x140>
 800b0e6:	686b      	ldr	r3, [r5, #4]
 800b0e8:	429a      	cmp	r2, r3
 800b0ea:	dd47      	ble.n	800b17c <_printf_float+0x1d0>
 800b0ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b0ee:	3b02      	subs	r3, #2
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800b0f4:	0028      	movs	r0, r5
 800b0f6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b0f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b0fa:	3901      	subs	r1, #1
 800b0fc:	3050      	adds	r0, #80	@ 0x50
 800b0fe:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b100:	f7ff ff14 	bl	800af2c <__exponent>
 800b104:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b106:	0004      	movs	r4, r0
 800b108:	1813      	adds	r3, r2, r0
 800b10a:	612b      	str	r3, [r5, #16]
 800b10c:	2a01      	cmp	r2, #1
 800b10e:	dc02      	bgt.n	800b116 <_printf_float+0x16a>
 800b110:	682a      	ldr	r2, [r5, #0]
 800b112:	07d2      	lsls	r2, r2, #31
 800b114:	d501      	bpl.n	800b11a <_printf_float+0x16e>
 800b116:	3301      	adds	r3, #1
 800b118:	612b      	str	r3, [r5, #16]
 800b11a:	2323      	movs	r3, #35	@ 0x23
 800b11c:	aa0a      	add	r2, sp, #40	@ 0x28
 800b11e:	189b      	adds	r3, r3, r2
 800b120:	781b      	ldrb	r3, [r3, #0]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d100      	bne.n	800b128 <_printf_float+0x17c>
 800b126:	e792      	b.n	800b04e <_printf_float+0xa2>
 800b128:	002b      	movs	r3, r5
 800b12a:	222d      	movs	r2, #45	@ 0x2d
 800b12c:	3343      	adds	r3, #67	@ 0x43
 800b12e:	701a      	strb	r2, [r3, #0]
 800b130:	e78d      	b.n	800b04e <_printf_float+0xa2>
 800b132:	2c47      	cmp	r4, #71	@ 0x47
 800b134:	d1b8      	bne.n	800b0a8 <_printf_float+0xfc>
 800b136:	2b00      	cmp	r3, #0
 800b138:	d1b6      	bne.n	800b0a8 <_printf_float+0xfc>
 800b13a:	3301      	adds	r3, #1
 800b13c:	e7b3      	b.n	800b0a6 <_printf_float+0xfa>
 800b13e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b140:	2b65      	cmp	r3, #101	@ 0x65
 800b142:	d9d7      	bls.n	800b0f4 <_printf_float+0x148>
 800b144:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b146:	2b66      	cmp	r3, #102	@ 0x66
 800b148:	d11a      	bne.n	800b180 <_printf_float+0x1d4>
 800b14a:	686b      	ldr	r3, [r5, #4]
 800b14c:	2a00      	cmp	r2, #0
 800b14e:	dd09      	ble.n	800b164 <_printf_float+0x1b8>
 800b150:	612a      	str	r2, [r5, #16]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d102      	bne.n	800b15c <_printf_float+0x1b0>
 800b156:	6829      	ldr	r1, [r5, #0]
 800b158:	07c9      	lsls	r1, r1, #31
 800b15a:	d50b      	bpl.n	800b174 <_printf_float+0x1c8>
 800b15c:	3301      	adds	r3, #1
 800b15e:	189b      	adds	r3, r3, r2
 800b160:	612b      	str	r3, [r5, #16]
 800b162:	e007      	b.n	800b174 <_printf_float+0x1c8>
 800b164:	2b00      	cmp	r3, #0
 800b166:	d103      	bne.n	800b170 <_printf_float+0x1c4>
 800b168:	2201      	movs	r2, #1
 800b16a:	6829      	ldr	r1, [r5, #0]
 800b16c:	4211      	tst	r1, r2
 800b16e:	d000      	beq.n	800b172 <_printf_float+0x1c6>
 800b170:	1c9a      	adds	r2, r3, #2
 800b172:	612a      	str	r2, [r5, #16]
 800b174:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b176:	2400      	movs	r4, #0
 800b178:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b17a:	e7ce      	b.n	800b11a <_printf_float+0x16e>
 800b17c:	2367      	movs	r3, #103	@ 0x67
 800b17e:	930c      	str	r3, [sp, #48]	@ 0x30
 800b180:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b182:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b184:	4299      	cmp	r1, r3
 800b186:	db06      	blt.n	800b196 <_printf_float+0x1ea>
 800b188:	682b      	ldr	r3, [r5, #0]
 800b18a:	6129      	str	r1, [r5, #16]
 800b18c:	07db      	lsls	r3, r3, #31
 800b18e:	d5f1      	bpl.n	800b174 <_printf_float+0x1c8>
 800b190:	3101      	adds	r1, #1
 800b192:	6129      	str	r1, [r5, #16]
 800b194:	e7ee      	b.n	800b174 <_printf_float+0x1c8>
 800b196:	2201      	movs	r2, #1
 800b198:	2900      	cmp	r1, #0
 800b19a:	dce0      	bgt.n	800b15e <_printf_float+0x1b2>
 800b19c:	1892      	adds	r2, r2, r2
 800b19e:	1a52      	subs	r2, r2, r1
 800b1a0:	e7dd      	b.n	800b15e <_printf_float+0x1b2>
 800b1a2:	682a      	ldr	r2, [r5, #0]
 800b1a4:	0553      	lsls	r3, r2, #21
 800b1a6:	d408      	bmi.n	800b1ba <_printf_float+0x20e>
 800b1a8:	692b      	ldr	r3, [r5, #16]
 800b1aa:	003a      	movs	r2, r7
 800b1ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b1ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1b0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b1b2:	47a0      	blx	r4
 800b1b4:	3001      	adds	r0, #1
 800b1b6:	d129      	bne.n	800b20c <_printf_float+0x260>
 800b1b8:	e754      	b.n	800b064 <_printf_float+0xb8>
 800b1ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1bc:	2b65      	cmp	r3, #101	@ 0x65
 800b1be:	d800      	bhi.n	800b1c2 <_printf_float+0x216>
 800b1c0:	e0db      	b.n	800b37a <_printf_float+0x3ce>
 800b1c2:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b1c4:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	f7f5 f955 	bl	8000478 <__aeabi_dcmpeq>
 800b1ce:	2800      	cmp	r0, #0
 800b1d0:	d033      	beq.n	800b23a <_printf_float+0x28e>
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	4a37      	ldr	r2, [pc, #220]	@ (800b2b4 <_printf_float+0x308>)
 800b1d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b1d8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1da:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b1dc:	47a0      	blx	r4
 800b1de:	3001      	adds	r0, #1
 800b1e0:	d100      	bne.n	800b1e4 <_printf_float+0x238>
 800b1e2:	e73f      	b.n	800b064 <_printf_float+0xb8>
 800b1e4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b1e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b1e8:	42b3      	cmp	r3, r6
 800b1ea:	db02      	blt.n	800b1f2 <_printf_float+0x246>
 800b1ec:	682b      	ldr	r3, [r5, #0]
 800b1ee:	07db      	lsls	r3, r3, #31
 800b1f0:	d50c      	bpl.n	800b20c <_printf_float+0x260>
 800b1f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b1f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1f6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b1f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b1fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1fc:	47a0      	blx	r4
 800b1fe:	2400      	movs	r4, #0
 800b200:	3001      	adds	r0, #1
 800b202:	d100      	bne.n	800b206 <_printf_float+0x25a>
 800b204:	e72e      	b.n	800b064 <_printf_float+0xb8>
 800b206:	1e73      	subs	r3, r6, #1
 800b208:	42a3      	cmp	r3, r4
 800b20a:	dc0a      	bgt.n	800b222 <_printf_float+0x276>
 800b20c:	682b      	ldr	r3, [r5, #0]
 800b20e:	079b      	lsls	r3, r3, #30
 800b210:	d500      	bpl.n	800b214 <_printf_float+0x268>
 800b212:	e106      	b.n	800b422 <_printf_float+0x476>
 800b214:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b216:	68e8      	ldr	r0, [r5, #12]
 800b218:	4298      	cmp	r0, r3
 800b21a:	db00      	blt.n	800b21e <_printf_float+0x272>
 800b21c:	e724      	b.n	800b068 <_printf_float+0xbc>
 800b21e:	0018      	movs	r0, r3
 800b220:	e722      	b.n	800b068 <_printf_float+0xbc>
 800b222:	002a      	movs	r2, r5
 800b224:	2301      	movs	r3, #1
 800b226:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b228:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b22a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b22c:	321a      	adds	r2, #26
 800b22e:	47b8      	blx	r7
 800b230:	3001      	adds	r0, #1
 800b232:	d100      	bne.n	800b236 <_printf_float+0x28a>
 800b234:	e716      	b.n	800b064 <_printf_float+0xb8>
 800b236:	3401      	adds	r4, #1
 800b238:	e7e5      	b.n	800b206 <_printf_float+0x25a>
 800b23a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	dc3b      	bgt.n	800b2b8 <_printf_float+0x30c>
 800b240:	2301      	movs	r3, #1
 800b242:	4a1c      	ldr	r2, [pc, #112]	@ (800b2b4 <_printf_float+0x308>)
 800b244:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b248:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b24a:	47a0      	blx	r4
 800b24c:	3001      	adds	r0, #1
 800b24e:	d100      	bne.n	800b252 <_printf_float+0x2a6>
 800b250:	e708      	b.n	800b064 <_printf_float+0xb8>
 800b252:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800b254:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b256:	4333      	orrs	r3, r6
 800b258:	d102      	bne.n	800b260 <_printf_float+0x2b4>
 800b25a:	682b      	ldr	r3, [r5, #0]
 800b25c:	07db      	lsls	r3, r3, #31
 800b25e:	d5d5      	bpl.n	800b20c <_printf_float+0x260>
 800b260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b262:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b264:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b266:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b268:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b26a:	47a0      	blx	r4
 800b26c:	2300      	movs	r3, #0
 800b26e:	3001      	adds	r0, #1
 800b270:	d100      	bne.n	800b274 <_printf_float+0x2c8>
 800b272:	e6f7      	b.n	800b064 <_printf_float+0xb8>
 800b274:	930c      	str	r3, [sp, #48]	@ 0x30
 800b276:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b278:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b27a:	425b      	negs	r3, r3
 800b27c:	4293      	cmp	r3, r2
 800b27e:	dc01      	bgt.n	800b284 <_printf_float+0x2d8>
 800b280:	0033      	movs	r3, r6
 800b282:	e792      	b.n	800b1aa <_printf_float+0x1fe>
 800b284:	002a      	movs	r2, r5
 800b286:	2301      	movs	r3, #1
 800b288:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b28a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b28c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b28e:	321a      	adds	r2, #26
 800b290:	47a0      	blx	r4
 800b292:	3001      	adds	r0, #1
 800b294:	d100      	bne.n	800b298 <_printf_float+0x2ec>
 800b296:	e6e5      	b.n	800b064 <_printf_float+0xb8>
 800b298:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b29a:	3301      	adds	r3, #1
 800b29c:	e7ea      	b.n	800b274 <_printf_float+0x2c8>
 800b29e:	46c0      	nop			@ (mov r8, r8)
 800b2a0:	7fefffff 	.word	0x7fefffff
 800b2a4:	0800d984 	.word	0x0800d984
 800b2a8:	0800d980 	.word	0x0800d980
 800b2ac:	0800d98c 	.word	0x0800d98c
 800b2b0:	0800d988 	.word	0x0800d988
 800b2b4:	0800d990 	.word	0x0800d990
 800b2b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b2ba:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b2bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b2be:	429e      	cmp	r6, r3
 800b2c0:	dd00      	ble.n	800b2c4 <_printf_float+0x318>
 800b2c2:	001e      	movs	r6, r3
 800b2c4:	2e00      	cmp	r6, #0
 800b2c6:	dc31      	bgt.n	800b32c <_printf_float+0x380>
 800b2c8:	43f3      	mvns	r3, r6
 800b2ca:	2400      	movs	r4, #0
 800b2cc:	17db      	asrs	r3, r3, #31
 800b2ce:	4033      	ands	r3, r6
 800b2d0:	930e      	str	r3, [sp, #56]	@ 0x38
 800b2d2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800b2d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2d6:	1af3      	subs	r3, r6, r3
 800b2d8:	42a3      	cmp	r3, r4
 800b2da:	dc30      	bgt.n	800b33e <_printf_float+0x392>
 800b2dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b2de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	dc38      	bgt.n	800b356 <_printf_float+0x3aa>
 800b2e4:	682b      	ldr	r3, [r5, #0]
 800b2e6:	07db      	lsls	r3, r3, #31
 800b2e8:	d435      	bmi.n	800b356 <_printf_float+0x3aa>
 800b2ea:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b2ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b2f0:	1b9b      	subs	r3, r3, r6
 800b2f2:	1b14      	subs	r4, r2, r4
 800b2f4:	429c      	cmp	r4, r3
 800b2f6:	dd00      	ble.n	800b2fa <_printf_float+0x34e>
 800b2f8:	001c      	movs	r4, r3
 800b2fa:	2c00      	cmp	r4, #0
 800b2fc:	dc34      	bgt.n	800b368 <_printf_float+0x3bc>
 800b2fe:	43e3      	mvns	r3, r4
 800b300:	2600      	movs	r6, #0
 800b302:	17db      	asrs	r3, r3, #31
 800b304:	401c      	ands	r4, r3
 800b306:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b308:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b30a:	1ad3      	subs	r3, r2, r3
 800b30c:	1b1b      	subs	r3, r3, r4
 800b30e:	42b3      	cmp	r3, r6
 800b310:	dc00      	bgt.n	800b314 <_printf_float+0x368>
 800b312:	e77b      	b.n	800b20c <_printf_float+0x260>
 800b314:	002a      	movs	r2, r5
 800b316:	2301      	movs	r3, #1
 800b318:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b31a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b31c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b31e:	321a      	adds	r2, #26
 800b320:	47b8      	blx	r7
 800b322:	3001      	adds	r0, #1
 800b324:	d100      	bne.n	800b328 <_printf_float+0x37c>
 800b326:	e69d      	b.n	800b064 <_printf_float+0xb8>
 800b328:	3601      	adds	r6, #1
 800b32a:	e7ec      	b.n	800b306 <_printf_float+0x35a>
 800b32c:	0033      	movs	r3, r6
 800b32e:	003a      	movs	r2, r7
 800b330:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b334:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b336:	47a0      	blx	r4
 800b338:	3001      	adds	r0, #1
 800b33a:	d1c5      	bne.n	800b2c8 <_printf_float+0x31c>
 800b33c:	e692      	b.n	800b064 <_printf_float+0xb8>
 800b33e:	002a      	movs	r2, r5
 800b340:	2301      	movs	r3, #1
 800b342:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b344:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b346:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b348:	321a      	adds	r2, #26
 800b34a:	47b0      	blx	r6
 800b34c:	3001      	adds	r0, #1
 800b34e:	d100      	bne.n	800b352 <_printf_float+0x3a6>
 800b350:	e688      	b.n	800b064 <_printf_float+0xb8>
 800b352:	3401      	adds	r4, #1
 800b354:	e7bd      	b.n	800b2d2 <_printf_float+0x326>
 800b356:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b358:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b35a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b35c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b35e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b360:	47a0      	blx	r4
 800b362:	3001      	adds	r0, #1
 800b364:	d1c1      	bne.n	800b2ea <_printf_float+0x33e>
 800b366:	e67d      	b.n	800b064 <_printf_float+0xb8>
 800b368:	19ba      	adds	r2, r7, r6
 800b36a:	0023      	movs	r3, r4
 800b36c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b36e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b370:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b372:	47b0      	blx	r6
 800b374:	3001      	adds	r0, #1
 800b376:	d1c2      	bne.n	800b2fe <_printf_float+0x352>
 800b378:	e674      	b.n	800b064 <_printf_float+0xb8>
 800b37a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b37c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b37e:	2b01      	cmp	r3, #1
 800b380:	dc02      	bgt.n	800b388 <_printf_float+0x3dc>
 800b382:	2301      	movs	r3, #1
 800b384:	421a      	tst	r2, r3
 800b386:	d039      	beq.n	800b3fc <_printf_float+0x450>
 800b388:	2301      	movs	r3, #1
 800b38a:	003a      	movs	r2, r7
 800b38c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b38e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b390:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b392:	47b0      	blx	r6
 800b394:	3001      	adds	r0, #1
 800b396:	d100      	bne.n	800b39a <_printf_float+0x3ee>
 800b398:	e664      	b.n	800b064 <_printf_float+0xb8>
 800b39a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b39c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b39e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3a0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3a2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b3a4:	47b0      	blx	r6
 800b3a6:	3001      	adds	r0, #1
 800b3a8:	d100      	bne.n	800b3ac <_printf_float+0x400>
 800b3aa:	e65b      	b.n	800b064 <_printf_float+0xb8>
 800b3ac:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800b3ae:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800b3b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	3b01      	subs	r3, #1
 800b3b6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	f7f5 f85d 	bl	8000478 <__aeabi_dcmpeq>
 800b3be:	2800      	cmp	r0, #0
 800b3c0:	d11a      	bne.n	800b3f8 <_printf_float+0x44c>
 800b3c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3c4:	1c7a      	adds	r2, r7, #1
 800b3c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3c8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3ca:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b3cc:	47b0      	blx	r6
 800b3ce:	3001      	adds	r0, #1
 800b3d0:	d10e      	bne.n	800b3f0 <_printf_float+0x444>
 800b3d2:	e647      	b.n	800b064 <_printf_float+0xb8>
 800b3d4:	002a      	movs	r2, r5
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3dc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b3de:	321a      	adds	r2, #26
 800b3e0:	47b8      	blx	r7
 800b3e2:	3001      	adds	r0, #1
 800b3e4:	d100      	bne.n	800b3e8 <_printf_float+0x43c>
 800b3e6:	e63d      	b.n	800b064 <_printf_float+0xb8>
 800b3e8:	3601      	adds	r6, #1
 800b3ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3ec:	429e      	cmp	r6, r3
 800b3ee:	dbf1      	blt.n	800b3d4 <_printf_float+0x428>
 800b3f0:	002a      	movs	r2, r5
 800b3f2:	0023      	movs	r3, r4
 800b3f4:	3250      	adds	r2, #80	@ 0x50
 800b3f6:	e6d9      	b.n	800b1ac <_printf_float+0x200>
 800b3f8:	2600      	movs	r6, #0
 800b3fa:	e7f6      	b.n	800b3ea <_printf_float+0x43e>
 800b3fc:	003a      	movs	r2, r7
 800b3fe:	e7e2      	b.n	800b3c6 <_printf_float+0x41a>
 800b400:	002a      	movs	r2, r5
 800b402:	2301      	movs	r3, #1
 800b404:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b406:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b408:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b40a:	3219      	adds	r2, #25
 800b40c:	47b0      	blx	r6
 800b40e:	3001      	adds	r0, #1
 800b410:	d100      	bne.n	800b414 <_printf_float+0x468>
 800b412:	e627      	b.n	800b064 <_printf_float+0xb8>
 800b414:	3401      	adds	r4, #1
 800b416:	68eb      	ldr	r3, [r5, #12]
 800b418:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b41a:	1a9b      	subs	r3, r3, r2
 800b41c:	42a3      	cmp	r3, r4
 800b41e:	dcef      	bgt.n	800b400 <_printf_float+0x454>
 800b420:	e6f8      	b.n	800b214 <_printf_float+0x268>
 800b422:	2400      	movs	r4, #0
 800b424:	e7f7      	b.n	800b416 <_printf_float+0x46a>
 800b426:	46c0      	nop			@ (mov r8, r8)

0800b428 <_printf_common>:
 800b428:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b42a:	0016      	movs	r6, r2
 800b42c:	9301      	str	r3, [sp, #4]
 800b42e:	688a      	ldr	r2, [r1, #8]
 800b430:	690b      	ldr	r3, [r1, #16]
 800b432:	000c      	movs	r4, r1
 800b434:	9000      	str	r0, [sp, #0]
 800b436:	4293      	cmp	r3, r2
 800b438:	da00      	bge.n	800b43c <_printf_common+0x14>
 800b43a:	0013      	movs	r3, r2
 800b43c:	0022      	movs	r2, r4
 800b43e:	6033      	str	r3, [r6, #0]
 800b440:	3243      	adds	r2, #67	@ 0x43
 800b442:	7812      	ldrb	r2, [r2, #0]
 800b444:	2a00      	cmp	r2, #0
 800b446:	d001      	beq.n	800b44c <_printf_common+0x24>
 800b448:	3301      	adds	r3, #1
 800b44a:	6033      	str	r3, [r6, #0]
 800b44c:	6823      	ldr	r3, [r4, #0]
 800b44e:	069b      	lsls	r3, r3, #26
 800b450:	d502      	bpl.n	800b458 <_printf_common+0x30>
 800b452:	6833      	ldr	r3, [r6, #0]
 800b454:	3302      	adds	r3, #2
 800b456:	6033      	str	r3, [r6, #0]
 800b458:	6822      	ldr	r2, [r4, #0]
 800b45a:	2306      	movs	r3, #6
 800b45c:	0015      	movs	r5, r2
 800b45e:	401d      	ands	r5, r3
 800b460:	421a      	tst	r2, r3
 800b462:	d027      	beq.n	800b4b4 <_printf_common+0x8c>
 800b464:	0023      	movs	r3, r4
 800b466:	3343      	adds	r3, #67	@ 0x43
 800b468:	781b      	ldrb	r3, [r3, #0]
 800b46a:	1e5a      	subs	r2, r3, #1
 800b46c:	4193      	sbcs	r3, r2
 800b46e:	6822      	ldr	r2, [r4, #0]
 800b470:	0692      	lsls	r2, r2, #26
 800b472:	d430      	bmi.n	800b4d6 <_printf_common+0xae>
 800b474:	0022      	movs	r2, r4
 800b476:	9901      	ldr	r1, [sp, #4]
 800b478:	9800      	ldr	r0, [sp, #0]
 800b47a:	9d08      	ldr	r5, [sp, #32]
 800b47c:	3243      	adds	r2, #67	@ 0x43
 800b47e:	47a8      	blx	r5
 800b480:	3001      	adds	r0, #1
 800b482:	d025      	beq.n	800b4d0 <_printf_common+0xa8>
 800b484:	2206      	movs	r2, #6
 800b486:	6823      	ldr	r3, [r4, #0]
 800b488:	2500      	movs	r5, #0
 800b48a:	4013      	ands	r3, r2
 800b48c:	2b04      	cmp	r3, #4
 800b48e:	d105      	bne.n	800b49c <_printf_common+0x74>
 800b490:	6833      	ldr	r3, [r6, #0]
 800b492:	68e5      	ldr	r5, [r4, #12]
 800b494:	1aed      	subs	r5, r5, r3
 800b496:	43eb      	mvns	r3, r5
 800b498:	17db      	asrs	r3, r3, #31
 800b49a:	401d      	ands	r5, r3
 800b49c:	68a3      	ldr	r3, [r4, #8]
 800b49e:	6922      	ldr	r2, [r4, #16]
 800b4a0:	4293      	cmp	r3, r2
 800b4a2:	dd01      	ble.n	800b4a8 <_printf_common+0x80>
 800b4a4:	1a9b      	subs	r3, r3, r2
 800b4a6:	18ed      	adds	r5, r5, r3
 800b4a8:	2600      	movs	r6, #0
 800b4aa:	42b5      	cmp	r5, r6
 800b4ac:	d120      	bne.n	800b4f0 <_printf_common+0xc8>
 800b4ae:	2000      	movs	r0, #0
 800b4b0:	e010      	b.n	800b4d4 <_printf_common+0xac>
 800b4b2:	3501      	adds	r5, #1
 800b4b4:	68e3      	ldr	r3, [r4, #12]
 800b4b6:	6832      	ldr	r2, [r6, #0]
 800b4b8:	1a9b      	subs	r3, r3, r2
 800b4ba:	42ab      	cmp	r3, r5
 800b4bc:	ddd2      	ble.n	800b464 <_printf_common+0x3c>
 800b4be:	0022      	movs	r2, r4
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	9901      	ldr	r1, [sp, #4]
 800b4c4:	9800      	ldr	r0, [sp, #0]
 800b4c6:	9f08      	ldr	r7, [sp, #32]
 800b4c8:	3219      	adds	r2, #25
 800b4ca:	47b8      	blx	r7
 800b4cc:	3001      	adds	r0, #1
 800b4ce:	d1f0      	bne.n	800b4b2 <_printf_common+0x8a>
 800b4d0:	2001      	movs	r0, #1
 800b4d2:	4240      	negs	r0, r0
 800b4d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b4d6:	2030      	movs	r0, #48	@ 0x30
 800b4d8:	18e1      	adds	r1, r4, r3
 800b4da:	3143      	adds	r1, #67	@ 0x43
 800b4dc:	7008      	strb	r0, [r1, #0]
 800b4de:	0021      	movs	r1, r4
 800b4e0:	1c5a      	adds	r2, r3, #1
 800b4e2:	3145      	adds	r1, #69	@ 0x45
 800b4e4:	7809      	ldrb	r1, [r1, #0]
 800b4e6:	18a2      	adds	r2, r4, r2
 800b4e8:	3243      	adds	r2, #67	@ 0x43
 800b4ea:	3302      	adds	r3, #2
 800b4ec:	7011      	strb	r1, [r2, #0]
 800b4ee:	e7c1      	b.n	800b474 <_printf_common+0x4c>
 800b4f0:	0022      	movs	r2, r4
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	9901      	ldr	r1, [sp, #4]
 800b4f6:	9800      	ldr	r0, [sp, #0]
 800b4f8:	9f08      	ldr	r7, [sp, #32]
 800b4fa:	321a      	adds	r2, #26
 800b4fc:	47b8      	blx	r7
 800b4fe:	3001      	adds	r0, #1
 800b500:	d0e6      	beq.n	800b4d0 <_printf_common+0xa8>
 800b502:	3601      	adds	r6, #1
 800b504:	e7d1      	b.n	800b4aa <_printf_common+0x82>
	...

0800b508 <_printf_i>:
 800b508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b50a:	b08b      	sub	sp, #44	@ 0x2c
 800b50c:	9206      	str	r2, [sp, #24]
 800b50e:	000a      	movs	r2, r1
 800b510:	3243      	adds	r2, #67	@ 0x43
 800b512:	9307      	str	r3, [sp, #28]
 800b514:	9005      	str	r0, [sp, #20]
 800b516:	9203      	str	r2, [sp, #12]
 800b518:	7e0a      	ldrb	r2, [r1, #24]
 800b51a:	000c      	movs	r4, r1
 800b51c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b51e:	2a78      	cmp	r2, #120	@ 0x78
 800b520:	d809      	bhi.n	800b536 <_printf_i+0x2e>
 800b522:	2a62      	cmp	r2, #98	@ 0x62
 800b524:	d80b      	bhi.n	800b53e <_printf_i+0x36>
 800b526:	2a00      	cmp	r2, #0
 800b528:	d100      	bne.n	800b52c <_printf_i+0x24>
 800b52a:	e0ba      	b.n	800b6a2 <_printf_i+0x19a>
 800b52c:	497a      	ldr	r1, [pc, #488]	@ (800b718 <_printf_i+0x210>)
 800b52e:	9104      	str	r1, [sp, #16]
 800b530:	2a58      	cmp	r2, #88	@ 0x58
 800b532:	d100      	bne.n	800b536 <_printf_i+0x2e>
 800b534:	e08e      	b.n	800b654 <_printf_i+0x14c>
 800b536:	0025      	movs	r5, r4
 800b538:	3542      	adds	r5, #66	@ 0x42
 800b53a:	702a      	strb	r2, [r5, #0]
 800b53c:	e022      	b.n	800b584 <_printf_i+0x7c>
 800b53e:	0010      	movs	r0, r2
 800b540:	3863      	subs	r0, #99	@ 0x63
 800b542:	2815      	cmp	r0, #21
 800b544:	d8f7      	bhi.n	800b536 <_printf_i+0x2e>
 800b546:	f7f4 fdf1 	bl	800012c <__gnu_thumb1_case_shi>
 800b54a:	0016      	.short	0x0016
 800b54c:	fff6001f 	.word	0xfff6001f
 800b550:	fff6fff6 	.word	0xfff6fff6
 800b554:	001ffff6 	.word	0x001ffff6
 800b558:	fff6fff6 	.word	0xfff6fff6
 800b55c:	fff6fff6 	.word	0xfff6fff6
 800b560:	0036009f 	.word	0x0036009f
 800b564:	fff6007e 	.word	0xfff6007e
 800b568:	00b0fff6 	.word	0x00b0fff6
 800b56c:	0036fff6 	.word	0x0036fff6
 800b570:	fff6fff6 	.word	0xfff6fff6
 800b574:	0082      	.short	0x0082
 800b576:	0025      	movs	r5, r4
 800b578:	681a      	ldr	r2, [r3, #0]
 800b57a:	3542      	adds	r5, #66	@ 0x42
 800b57c:	1d11      	adds	r1, r2, #4
 800b57e:	6019      	str	r1, [r3, #0]
 800b580:	6813      	ldr	r3, [r2, #0]
 800b582:	702b      	strb	r3, [r5, #0]
 800b584:	2301      	movs	r3, #1
 800b586:	e09e      	b.n	800b6c6 <_printf_i+0x1be>
 800b588:	6818      	ldr	r0, [r3, #0]
 800b58a:	6809      	ldr	r1, [r1, #0]
 800b58c:	1d02      	adds	r2, r0, #4
 800b58e:	060d      	lsls	r5, r1, #24
 800b590:	d50b      	bpl.n	800b5aa <_printf_i+0xa2>
 800b592:	6806      	ldr	r6, [r0, #0]
 800b594:	601a      	str	r2, [r3, #0]
 800b596:	2e00      	cmp	r6, #0
 800b598:	da03      	bge.n	800b5a2 <_printf_i+0x9a>
 800b59a:	232d      	movs	r3, #45	@ 0x2d
 800b59c:	9a03      	ldr	r2, [sp, #12]
 800b59e:	4276      	negs	r6, r6
 800b5a0:	7013      	strb	r3, [r2, #0]
 800b5a2:	4b5d      	ldr	r3, [pc, #372]	@ (800b718 <_printf_i+0x210>)
 800b5a4:	270a      	movs	r7, #10
 800b5a6:	9304      	str	r3, [sp, #16]
 800b5a8:	e018      	b.n	800b5dc <_printf_i+0xd4>
 800b5aa:	6806      	ldr	r6, [r0, #0]
 800b5ac:	601a      	str	r2, [r3, #0]
 800b5ae:	0649      	lsls	r1, r1, #25
 800b5b0:	d5f1      	bpl.n	800b596 <_printf_i+0x8e>
 800b5b2:	b236      	sxth	r6, r6
 800b5b4:	e7ef      	b.n	800b596 <_printf_i+0x8e>
 800b5b6:	6808      	ldr	r0, [r1, #0]
 800b5b8:	6819      	ldr	r1, [r3, #0]
 800b5ba:	c940      	ldmia	r1!, {r6}
 800b5bc:	0605      	lsls	r5, r0, #24
 800b5be:	d402      	bmi.n	800b5c6 <_printf_i+0xbe>
 800b5c0:	0640      	lsls	r0, r0, #25
 800b5c2:	d500      	bpl.n	800b5c6 <_printf_i+0xbe>
 800b5c4:	b2b6      	uxth	r6, r6
 800b5c6:	6019      	str	r1, [r3, #0]
 800b5c8:	4b53      	ldr	r3, [pc, #332]	@ (800b718 <_printf_i+0x210>)
 800b5ca:	270a      	movs	r7, #10
 800b5cc:	9304      	str	r3, [sp, #16]
 800b5ce:	2a6f      	cmp	r2, #111	@ 0x6f
 800b5d0:	d100      	bne.n	800b5d4 <_printf_i+0xcc>
 800b5d2:	3f02      	subs	r7, #2
 800b5d4:	0023      	movs	r3, r4
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	3343      	adds	r3, #67	@ 0x43
 800b5da:	701a      	strb	r2, [r3, #0]
 800b5dc:	6863      	ldr	r3, [r4, #4]
 800b5de:	60a3      	str	r3, [r4, #8]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	db06      	blt.n	800b5f2 <_printf_i+0xea>
 800b5e4:	2104      	movs	r1, #4
 800b5e6:	6822      	ldr	r2, [r4, #0]
 800b5e8:	9d03      	ldr	r5, [sp, #12]
 800b5ea:	438a      	bics	r2, r1
 800b5ec:	6022      	str	r2, [r4, #0]
 800b5ee:	4333      	orrs	r3, r6
 800b5f0:	d00c      	beq.n	800b60c <_printf_i+0x104>
 800b5f2:	9d03      	ldr	r5, [sp, #12]
 800b5f4:	0030      	movs	r0, r6
 800b5f6:	0039      	movs	r1, r7
 800b5f8:	f7f4 fe32 	bl	8000260 <__aeabi_uidivmod>
 800b5fc:	9b04      	ldr	r3, [sp, #16]
 800b5fe:	3d01      	subs	r5, #1
 800b600:	5c5b      	ldrb	r3, [r3, r1]
 800b602:	702b      	strb	r3, [r5, #0]
 800b604:	0033      	movs	r3, r6
 800b606:	0006      	movs	r6, r0
 800b608:	429f      	cmp	r7, r3
 800b60a:	d9f3      	bls.n	800b5f4 <_printf_i+0xec>
 800b60c:	2f08      	cmp	r7, #8
 800b60e:	d109      	bne.n	800b624 <_printf_i+0x11c>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	07db      	lsls	r3, r3, #31
 800b614:	d506      	bpl.n	800b624 <_printf_i+0x11c>
 800b616:	6862      	ldr	r2, [r4, #4]
 800b618:	6923      	ldr	r3, [r4, #16]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	dc02      	bgt.n	800b624 <_printf_i+0x11c>
 800b61e:	2330      	movs	r3, #48	@ 0x30
 800b620:	3d01      	subs	r5, #1
 800b622:	702b      	strb	r3, [r5, #0]
 800b624:	9b03      	ldr	r3, [sp, #12]
 800b626:	1b5b      	subs	r3, r3, r5
 800b628:	6123      	str	r3, [r4, #16]
 800b62a:	9b07      	ldr	r3, [sp, #28]
 800b62c:	0021      	movs	r1, r4
 800b62e:	9300      	str	r3, [sp, #0]
 800b630:	9805      	ldr	r0, [sp, #20]
 800b632:	9b06      	ldr	r3, [sp, #24]
 800b634:	aa09      	add	r2, sp, #36	@ 0x24
 800b636:	f7ff fef7 	bl	800b428 <_printf_common>
 800b63a:	3001      	adds	r0, #1
 800b63c:	d148      	bne.n	800b6d0 <_printf_i+0x1c8>
 800b63e:	2001      	movs	r0, #1
 800b640:	4240      	negs	r0, r0
 800b642:	b00b      	add	sp, #44	@ 0x2c
 800b644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b646:	2220      	movs	r2, #32
 800b648:	6809      	ldr	r1, [r1, #0]
 800b64a:	430a      	orrs	r2, r1
 800b64c:	6022      	str	r2, [r4, #0]
 800b64e:	2278      	movs	r2, #120	@ 0x78
 800b650:	4932      	ldr	r1, [pc, #200]	@ (800b71c <_printf_i+0x214>)
 800b652:	9104      	str	r1, [sp, #16]
 800b654:	0021      	movs	r1, r4
 800b656:	3145      	adds	r1, #69	@ 0x45
 800b658:	700a      	strb	r2, [r1, #0]
 800b65a:	6819      	ldr	r1, [r3, #0]
 800b65c:	6822      	ldr	r2, [r4, #0]
 800b65e:	c940      	ldmia	r1!, {r6}
 800b660:	0610      	lsls	r0, r2, #24
 800b662:	d402      	bmi.n	800b66a <_printf_i+0x162>
 800b664:	0650      	lsls	r0, r2, #25
 800b666:	d500      	bpl.n	800b66a <_printf_i+0x162>
 800b668:	b2b6      	uxth	r6, r6
 800b66a:	6019      	str	r1, [r3, #0]
 800b66c:	07d3      	lsls	r3, r2, #31
 800b66e:	d502      	bpl.n	800b676 <_printf_i+0x16e>
 800b670:	2320      	movs	r3, #32
 800b672:	4313      	orrs	r3, r2
 800b674:	6023      	str	r3, [r4, #0]
 800b676:	2e00      	cmp	r6, #0
 800b678:	d001      	beq.n	800b67e <_printf_i+0x176>
 800b67a:	2710      	movs	r7, #16
 800b67c:	e7aa      	b.n	800b5d4 <_printf_i+0xcc>
 800b67e:	2220      	movs	r2, #32
 800b680:	6823      	ldr	r3, [r4, #0]
 800b682:	4393      	bics	r3, r2
 800b684:	6023      	str	r3, [r4, #0]
 800b686:	e7f8      	b.n	800b67a <_printf_i+0x172>
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	680d      	ldr	r5, [r1, #0]
 800b68c:	1d10      	adds	r0, r2, #4
 800b68e:	6949      	ldr	r1, [r1, #20]
 800b690:	6018      	str	r0, [r3, #0]
 800b692:	6813      	ldr	r3, [r2, #0]
 800b694:	062e      	lsls	r6, r5, #24
 800b696:	d501      	bpl.n	800b69c <_printf_i+0x194>
 800b698:	6019      	str	r1, [r3, #0]
 800b69a:	e002      	b.n	800b6a2 <_printf_i+0x19a>
 800b69c:	066d      	lsls	r5, r5, #25
 800b69e:	d5fb      	bpl.n	800b698 <_printf_i+0x190>
 800b6a0:	8019      	strh	r1, [r3, #0]
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	9d03      	ldr	r5, [sp, #12]
 800b6a6:	6123      	str	r3, [r4, #16]
 800b6a8:	e7bf      	b.n	800b62a <_printf_i+0x122>
 800b6aa:	681a      	ldr	r2, [r3, #0]
 800b6ac:	1d11      	adds	r1, r2, #4
 800b6ae:	6019      	str	r1, [r3, #0]
 800b6b0:	6815      	ldr	r5, [r2, #0]
 800b6b2:	2100      	movs	r1, #0
 800b6b4:	0028      	movs	r0, r5
 800b6b6:	6862      	ldr	r2, [r4, #4]
 800b6b8:	f000 fa05 	bl	800bac6 <memchr>
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	d001      	beq.n	800b6c4 <_printf_i+0x1bc>
 800b6c0:	1b40      	subs	r0, r0, r5
 800b6c2:	6060      	str	r0, [r4, #4]
 800b6c4:	6863      	ldr	r3, [r4, #4]
 800b6c6:	6123      	str	r3, [r4, #16]
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	9a03      	ldr	r2, [sp, #12]
 800b6cc:	7013      	strb	r3, [r2, #0]
 800b6ce:	e7ac      	b.n	800b62a <_printf_i+0x122>
 800b6d0:	002a      	movs	r2, r5
 800b6d2:	6923      	ldr	r3, [r4, #16]
 800b6d4:	9906      	ldr	r1, [sp, #24]
 800b6d6:	9805      	ldr	r0, [sp, #20]
 800b6d8:	9d07      	ldr	r5, [sp, #28]
 800b6da:	47a8      	blx	r5
 800b6dc:	3001      	adds	r0, #1
 800b6de:	d0ae      	beq.n	800b63e <_printf_i+0x136>
 800b6e0:	6823      	ldr	r3, [r4, #0]
 800b6e2:	079b      	lsls	r3, r3, #30
 800b6e4:	d415      	bmi.n	800b712 <_printf_i+0x20a>
 800b6e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6e8:	68e0      	ldr	r0, [r4, #12]
 800b6ea:	4298      	cmp	r0, r3
 800b6ec:	daa9      	bge.n	800b642 <_printf_i+0x13a>
 800b6ee:	0018      	movs	r0, r3
 800b6f0:	e7a7      	b.n	800b642 <_printf_i+0x13a>
 800b6f2:	0022      	movs	r2, r4
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	9906      	ldr	r1, [sp, #24]
 800b6f8:	9805      	ldr	r0, [sp, #20]
 800b6fa:	9e07      	ldr	r6, [sp, #28]
 800b6fc:	3219      	adds	r2, #25
 800b6fe:	47b0      	blx	r6
 800b700:	3001      	adds	r0, #1
 800b702:	d09c      	beq.n	800b63e <_printf_i+0x136>
 800b704:	3501      	adds	r5, #1
 800b706:	68e3      	ldr	r3, [r4, #12]
 800b708:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b70a:	1a9b      	subs	r3, r3, r2
 800b70c:	42ab      	cmp	r3, r5
 800b70e:	dcf0      	bgt.n	800b6f2 <_printf_i+0x1ea>
 800b710:	e7e9      	b.n	800b6e6 <_printf_i+0x1de>
 800b712:	2500      	movs	r5, #0
 800b714:	e7f7      	b.n	800b706 <_printf_i+0x1fe>
 800b716:	46c0      	nop			@ (mov r8, r8)
 800b718:	0800d992 	.word	0x0800d992
 800b71c:	0800d9a3 	.word	0x0800d9a3

0800b720 <std>:
 800b720:	2300      	movs	r3, #0
 800b722:	b510      	push	{r4, lr}
 800b724:	0004      	movs	r4, r0
 800b726:	6003      	str	r3, [r0, #0]
 800b728:	6043      	str	r3, [r0, #4]
 800b72a:	6083      	str	r3, [r0, #8]
 800b72c:	8181      	strh	r1, [r0, #12]
 800b72e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b730:	81c2      	strh	r2, [r0, #14]
 800b732:	6103      	str	r3, [r0, #16]
 800b734:	6143      	str	r3, [r0, #20]
 800b736:	6183      	str	r3, [r0, #24]
 800b738:	0019      	movs	r1, r3
 800b73a:	2208      	movs	r2, #8
 800b73c:	305c      	adds	r0, #92	@ 0x5c
 800b73e:	f000 f90d 	bl	800b95c <memset>
 800b742:	4b0b      	ldr	r3, [pc, #44]	@ (800b770 <std+0x50>)
 800b744:	6224      	str	r4, [r4, #32]
 800b746:	6263      	str	r3, [r4, #36]	@ 0x24
 800b748:	4b0a      	ldr	r3, [pc, #40]	@ (800b774 <std+0x54>)
 800b74a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b74c:	4b0a      	ldr	r3, [pc, #40]	@ (800b778 <std+0x58>)
 800b74e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b750:	4b0a      	ldr	r3, [pc, #40]	@ (800b77c <std+0x5c>)
 800b752:	6323      	str	r3, [r4, #48]	@ 0x30
 800b754:	4b0a      	ldr	r3, [pc, #40]	@ (800b780 <std+0x60>)
 800b756:	429c      	cmp	r4, r3
 800b758:	d005      	beq.n	800b766 <std+0x46>
 800b75a:	4b0a      	ldr	r3, [pc, #40]	@ (800b784 <std+0x64>)
 800b75c:	429c      	cmp	r4, r3
 800b75e:	d002      	beq.n	800b766 <std+0x46>
 800b760:	4b09      	ldr	r3, [pc, #36]	@ (800b788 <std+0x68>)
 800b762:	429c      	cmp	r4, r3
 800b764:	d103      	bne.n	800b76e <std+0x4e>
 800b766:	0020      	movs	r0, r4
 800b768:	3058      	adds	r0, #88	@ 0x58
 800b76a:	f000 f9a1 	bl	800bab0 <__retarget_lock_init_recursive>
 800b76e:	bd10      	pop	{r4, pc}
 800b770:	0800b8a9 	.word	0x0800b8a9
 800b774:	0800b8d1 	.word	0x0800b8d1
 800b778:	0800b909 	.word	0x0800b909
 800b77c:	0800b935 	.word	0x0800b935
 800b780:	20000620 	.word	0x20000620
 800b784:	20000688 	.word	0x20000688
 800b788:	200006f0 	.word	0x200006f0

0800b78c <stdio_exit_handler>:
 800b78c:	b510      	push	{r4, lr}
 800b78e:	4a03      	ldr	r2, [pc, #12]	@ (800b79c <stdio_exit_handler+0x10>)
 800b790:	4903      	ldr	r1, [pc, #12]	@ (800b7a0 <stdio_exit_handler+0x14>)
 800b792:	4804      	ldr	r0, [pc, #16]	@ (800b7a4 <stdio_exit_handler+0x18>)
 800b794:	f000 f86c 	bl	800b870 <_fwalk_sglue>
 800b798:	bd10      	pop	{r4, pc}
 800b79a:	46c0      	nop			@ (mov r8, r8)
 800b79c:	2000000c 	.word	0x2000000c
 800b7a0:	0800d0b1 	.word	0x0800d0b1
 800b7a4:	2000001c 	.word	0x2000001c

0800b7a8 <cleanup_stdio>:
 800b7a8:	6841      	ldr	r1, [r0, #4]
 800b7aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b7d8 <cleanup_stdio+0x30>)
 800b7ac:	b510      	push	{r4, lr}
 800b7ae:	0004      	movs	r4, r0
 800b7b0:	4299      	cmp	r1, r3
 800b7b2:	d001      	beq.n	800b7b8 <cleanup_stdio+0x10>
 800b7b4:	f001 fc7c 	bl	800d0b0 <_fflush_r>
 800b7b8:	68a1      	ldr	r1, [r4, #8]
 800b7ba:	4b08      	ldr	r3, [pc, #32]	@ (800b7dc <cleanup_stdio+0x34>)
 800b7bc:	4299      	cmp	r1, r3
 800b7be:	d002      	beq.n	800b7c6 <cleanup_stdio+0x1e>
 800b7c0:	0020      	movs	r0, r4
 800b7c2:	f001 fc75 	bl	800d0b0 <_fflush_r>
 800b7c6:	68e1      	ldr	r1, [r4, #12]
 800b7c8:	4b05      	ldr	r3, [pc, #20]	@ (800b7e0 <cleanup_stdio+0x38>)
 800b7ca:	4299      	cmp	r1, r3
 800b7cc:	d002      	beq.n	800b7d4 <cleanup_stdio+0x2c>
 800b7ce:	0020      	movs	r0, r4
 800b7d0:	f001 fc6e 	bl	800d0b0 <_fflush_r>
 800b7d4:	bd10      	pop	{r4, pc}
 800b7d6:	46c0      	nop			@ (mov r8, r8)
 800b7d8:	20000620 	.word	0x20000620
 800b7dc:	20000688 	.word	0x20000688
 800b7e0:	200006f0 	.word	0x200006f0

0800b7e4 <global_stdio_init.part.0>:
 800b7e4:	b510      	push	{r4, lr}
 800b7e6:	4b09      	ldr	r3, [pc, #36]	@ (800b80c <global_stdio_init.part.0+0x28>)
 800b7e8:	4a09      	ldr	r2, [pc, #36]	@ (800b810 <global_stdio_init.part.0+0x2c>)
 800b7ea:	2104      	movs	r1, #4
 800b7ec:	601a      	str	r2, [r3, #0]
 800b7ee:	4809      	ldr	r0, [pc, #36]	@ (800b814 <global_stdio_init.part.0+0x30>)
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	f7ff ff95 	bl	800b720 <std>
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	2109      	movs	r1, #9
 800b7fa:	4807      	ldr	r0, [pc, #28]	@ (800b818 <global_stdio_init.part.0+0x34>)
 800b7fc:	f7ff ff90 	bl	800b720 <std>
 800b800:	2202      	movs	r2, #2
 800b802:	2112      	movs	r1, #18
 800b804:	4805      	ldr	r0, [pc, #20]	@ (800b81c <global_stdio_init.part.0+0x38>)
 800b806:	f7ff ff8b 	bl	800b720 <std>
 800b80a:	bd10      	pop	{r4, pc}
 800b80c:	20000758 	.word	0x20000758
 800b810:	0800b78d 	.word	0x0800b78d
 800b814:	20000620 	.word	0x20000620
 800b818:	20000688 	.word	0x20000688
 800b81c:	200006f0 	.word	0x200006f0

0800b820 <__sfp_lock_acquire>:
 800b820:	b510      	push	{r4, lr}
 800b822:	4802      	ldr	r0, [pc, #8]	@ (800b82c <__sfp_lock_acquire+0xc>)
 800b824:	f000 f945 	bl	800bab2 <__retarget_lock_acquire_recursive>
 800b828:	bd10      	pop	{r4, pc}
 800b82a:	46c0      	nop			@ (mov r8, r8)
 800b82c:	20000761 	.word	0x20000761

0800b830 <__sfp_lock_release>:
 800b830:	b510      	push	{r4, lr}
 800b832:	4802      	ldr	r0, [pc, #8]	@ (800b83c <__sfp_lock_release+0xc>)
 800b834:	f000 f93e 	bl	800bab4 <__retarget_lock_release_recursive>
 800b838:	bd10      	pop	{r4, pc}
 800b83a:	46c0      	nop			@ (mov r8, r8)
 800b83c:	20000761 	.word	0x20000761

0800b840 <__sinit>:
 800b840:	b510      	push	{r4, lr}
 800b842:	0004      	movs	r4, r0
 800b844:	f7ff ffec 	bl	800b820 <__sfp_lock_acquire>
 800b848:	6a23      	ldr	r3, [r4, #32]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d002      	beq.n	800b854 <__sinit+0x14>
 800b84e:	f7ff ffef 	bl	800b830 <__sfp_lock_release>
 800b852:	bd10      	pop	{r4, pc}
 800b854:	4b04      	ldr	r3, [pc, #16]	@ (800b868 <__sinit+0x28>)
 800b856:	6223      	str	r3, [r4, #32]
 800b858:	4b04      	ldr	r3, [pc, #16]	@ (800b86c <__sinit+0x2c>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d1f6      	bne.n	800b84e <__sinit+0xe>
 800b860:	f7ff ffc0 	bl	800b7e4 <global_stdio_init.part.0>
 800b864:	e7f3      	b.n	800b84e <__sinit+0xe>
 800b866:	46c0      	nop			@ (mov r8, r8)
 800b868:	0800b7a9 	.word	0x0800b7a9
 800b86c:	20000758 	.word	0x20000758

0800b870 <_fwalk_sglue>:
 800b870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b872:	0014      	movs	r4, r2
 800b874:	2600      	movs	r6, #0
 800b876:	9000      	str	r0, [sp, #0]
 800b878:	9101      	str	r1, [sp, #4]
 800b87a:	68a5      	ldr	r5, [r4, #8]
 800b87c:	6867      	ldr	r7, [r4, #4]
 800b87e:	3f01      	subs	r7, #1
 800b880:	d504      	bpl.n	800b88c <_fwalk_sglue+0x1c>
 800b882:	6824      	ldr	r4, [r4, #0]
 800b884:	2c00      	cmp	r4, #0
 800b886:	d1f8      	bne.n	800b87a <_fwalk_sglue+0xa>
 800b888:	0030      	movs	r0, r6
 800b88a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b88c:	89ab      	ldrh	r3, [r5, #12]
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d908      	bls.n	800b8a4 <_fwalk_sglue+0x34>
 800b892:	220e      	movs	r2, #14
 800b894:	5eab      	ldrsh	r3, [r5, r2]
 800b896:	3301      	adds	r3, #1
 800b898:	d004      	beq.n	800b8a4 <_fwalk_sglue+0x34>
 800b89a:	0029      	movs	r1, r5
 800b89c:	9800      	ldr	r0, [sp, #0]
 800b89e:	9b01      	ldr	r3, [sp, #4]
 800b8a0:	4798      	blx	r3
 800b8a2:	4306      	orrs	r6, r0
 800b8a4:	3568      	adds	r5, #104	@ 0x68
 800b8a6:	e7ea      	b.n	800b87e <_fwalk_sglue+0xe>

0800b8a8 <__sread>:
 800b8a8:	b570      	push	{r4, r5, r6, lr}
 800b8aa:	000c      	movs	r4, r1
 800b8ac:	250e      	movs	r5, #14
 800b8ae:	5f49      	ldrsh	r1, [r1, r5]
 800b8b0:	f000 f89a 	bl	800b9e8 <_read_r>
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	db03      	blt.n	800b8c0 <__sread+0x18>
 800b8b8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b8ba:	181b      	adds	r3, r3, r0
 800b8bc:	6563      	str	r3, [r4, #84]	@ 0x54
 800b8be:	bd70      	pop	{r4, r5, r6, pc}
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	4a02      	ldr	r2, [pc, #8]	@ (800b8cc <__sread+0x24>)
 800b8c4:	4013      	ands	r3, r2
 800b8c6:	81a3      	strh	r3, [r4, #12]
 800b8c8:	e7f9      	b.n	800b8be <__sread+0x16>
 800b8ca:	46c0      	nop			@ (mov r8, r8)
 800b8cc:	ffffefff 	.word	0xffffefff

0800b8d0 <__swrite>:
 800b8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8d2:	001f      	movs	r7, r3
 800b8d4:	898b      	ldrh	r3, [r1, #12]
 800b8d6:	0005      	movs	r5, r0
 800b8d8:	000c      	movs	r4, r1
 800b8da:	0016      	movs	r6, r2
 800b8dc:	05db      	lsls	r3, r3, #23
 800b8de:	d505      	bpl.n	800b8ec <__swrite+0x1c>
 800b8e0:	230e      	movs	r3, #14
 800b8e2:	5ec9      	ldrsh	r1, [r1, r3]
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	2302      	movs	r3, #2
 800b8e8:	f000 f86a 	bl	800b9c0 <_lseek_r>
 800b8ec:	89a3      	ldrh	r3, [r4, #12]
 800b8ee:	4a05      	ldr	r2, [pc, #20]	@ (800b904 <__swrite+0x34>)
 800b8f0:	0028      	movs	r0, r5
 800b8f2:	4013      	ands	r3, r2
 800b8f4:	81a3      	strh	r3, [r4, #12]
 800b8f6:	0032      	movs	r2, r6
 800b8f8:	230e      	movs	r3, #14
 800b8fa:	5ee1      	ldrsh	r1, [r4, r3]
 800b8fc:	003b      	movs	r3, r7
 800b8fe:	f000 f899 	bl	800ba34 <_write_r>
 800b902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b904:	ffffefff 	.word	0xffffefff

0800b908 <__sseek>:
 800b908:	b570      	push	{r4, r5, r6, lr}
 800b90a:	000c      	movs	r4, r1
 800b90c:	250e      	movs	r5, #14
 800b90e:	5f49      	ldrsh	r1, [r1, r5]
 800b910:	f000 f856 	bl	800b9c0 <_lseek_r>
 800b914:	89a3      	ldrh	r3, [r4, #12]
 800b916:	1c42      	adds	r2, r0, #1
 800b918:	d103      	bne.n	800b922 <__sseek+0x1a>
 800b91a:	4a05      	ldr	r2, [pc, #20]	@ (800b930 <__sseek+0x28>)
 800b91c:	4013      	ands	r3, r2
 800b91e:	81a3      	strh	r3, [r4, #12]
 800b920:	bd70      	pop	{r4, r5, r6, pc}
 800b922:	2280      	movs	r2, #128	@ 0x80
 800b924:	0152      	lsls	r2, r2, #5
 800b926:	4313      	orrs	r3, r2
 800b928:	81a3      	strh	r3, [r4, #12]
 800b92a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b92c:	e7f8      	b.n	800b920 <__sseek+0x18>
 800b92e:	46c0      	nop			@ (mov r8, r8)
 800b930:	ffffefff 	.word	0xffffefff

0800b934 <__sclose>:
 800b934:	b510      	push	{r4, lr}
 800b936:	230e      	movs	r3, #14
 800b938:	5ec9      	ldrsh	r1, [r1, r3]
 800b93a:	f000 f82f 	bl	800b99c <_close_r>
 800b93e:	bd10      	pop	{r4, pc}

0800b940 <memcmp>:
 800b940:	b530      	push	{r4, r5, lr}
 800b942:	2400      	movs	r4, #0
 800b944:	3901      	subs	r1, #1
 800b946:	42a2      	cmp	r2, r4
 800b948:	d101      	bne.n	800b94e <memcmp+0xe>
 800b94a:	2000      	movs	r0, #0
 800b94c:	e005      	b.n	800b95a <memcmp+0x1a>
 800b94e:	5d03      	ldrb	r3, [r0, r4]
 800b950:	3401      	adds	r4, #1
 800b952:	5d0d      	ldrb	r5, [r1, r4]
 800b954:	42ab      	cmp	r3, r5
 800b956:	d0f6      	beq.n	800b946 <memcmp+0x6>
 800b958:	1b58      	subs	r0, r3, r5
 800b95a:	bd30      	pop	{r4, r5, pc}

0800b95c <memset>:
 800b95c:	0003      	movs	r3, r0
 800b95e:	1882      	adds	r2, r0, r2
 800b960:	4293      	cmp	r3, r2
 800b962:	d100      	bne.n	800b966 <memset+0xa>
 800b964:	4770      	bx	lr
 800b966:	7019      	strb	r1, [r3, #0]
 800b968:	3301      	adds	r3, #1
 800b96a:	e7f9      	b.n	800b960 <memset+0x4>

0800b96c <strncpy>:
 800b96c:	0003      	movs	r3, r0
 800b96e:	b530      	push	{r4, r5, lr}
 800b970:	001d      	movs	r5, r3
 800b972:	2a00      	cmp	r2, #0
 800b974:	d006      	beq.n	800b984 <strncpy+0x18>
 800b976:	780c      	ldrb	r4, [r1, #0]
 800b978:	3a01      	subs	r2, #1
 800b97a:	3301      	adds	r3, #1
 800b97c:	702c      	strb	r4, [r5, #0]
 800b97e:	3101      	adds	r1, #1
 800b980:	2c00      	cmp	r4, #0
 800b982:	d1f5      	bne.n	800b970 <strncpy+0x4>
 800b984:	2100      	movs	r1, #0
 800b986:	189a      	adds	r2, r3, r2
 800b988:	4293      	cmp	r3, r2
 800b98a:	d100      	bne.n	800b98e <strncpy+0x22>
 800b98c:	bd30      	pop	{r4, r5, pc}
 800b98e:	7019      	strb	r1, [r3, #0]
 800b990:	3301      	adds	r3, #1
 800b992:	e7f9      	b.n	800b988 <strncpy+0x1c>

0800b994 <_localeconv_r>:
 800b994:	4800      	ldr	r0, [pc, #0]	@ (800b998 <_localeconv_r+0x4>)
 800b996:	4770      	bx	lr
 800b998:	20000158 	.word	0x20000158

0800b99c <_close_r>:
 800b99c:	2300      	movs	r3, #0
 800b99e:	b570      	push	{r4, r5, r6, lr}
 800b9a0:	4d06      	ldr	r5, [pc, #24]	@ (800b9bc <_close_r+0x20>)
 800b9a2:	0004      	movs	r4, r0
 800b9a4:	0008      	movs	r0, r1
 800b9a6:	602b      	str	r3, [r5, #0]
 800b9a8:	f7f8 fbd2 	bl	8004150 <_close>
 800b9ac:	1c43      	adds	r3, r0, #1
 800b9ae:	d103      	bne.n	800b9b8 <_close_r+0x1c>
 800b9b0:	682b      	ldr	r3, [r5, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d000      	beq.n	800b9b8 <_close_r+0x1c>
 800b9b6:	6023      	str	r3, [r4, #0]
 800b9b8:	bd70      	pop	{r4, r5, r6, pc}
 800b9ba:	46c0      	nop			@ (mov r8, r8)
 800b9bc:	2000075c 	.word	0x2000075c

0800b9c0 <_lseek_r>:
 800b9c0:	b570      	push	{r4, r5, r6, lr}
 800b9c2:	0004      	movs	r4, r0
 800b9c4:	0008      	movs	r0, r1
 800b9c6:	0011      	movs	r1, r2
 800b9c8:	001a      	movs	r2, r3
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	4d05      	ldr	r5, [pc, #20]	@ (800b9e4 <_lseek_r+0x24>)
 800b9ce:	602b      	str	r3, [r5, #0]
 800b9d0:	f7f8 fbc8 	bl	8004164 <_lseek>
 800b9d4:	1c43      	adds	r3, r0, #1
 800b9d6:	d103      	bne.n	800b9e0 <_lseek_r+0x20>
 800b9d8:	682b      	ldr	r3, [r5, #0]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d000      	beq.n	800b9e0 <_lseek_r+0x20>
 800b9de:	6023      	str	r3, [r4, #0]
 800b9e0:	bd70      	pop	{r4, r5, r6, pc}
 800b9e2:	46c0      	nop			@ (mov r8, r8)
 800b9e4:	2000075c 	.word	0x2000075c

0800b9e8 <_read_r>:
 800b9e8:	b570      	push	{r4, r5, r6, lr}
 800b9ea:	0004      	movs	r4, r0
 800b9ec:	0008      	movs	r0, r1
 800b9ee:	0011      	movs	r1, r2
 800b9f0:	001a      	movs	r2, r3
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	4d05      	ldr	r5, [pc, #20]	@ (800ba0c <_read_r+0x24>)
 800b9f6:	602b      	str	r3, [r5, #0]
 800b9f8:	f7f8 fb90 	bl	800411c <_read>
 800b9fc:	1c43      	adds	r3, r0, #1
 800b9fe:	d103      	bne.n	800ba08 <_read_r+0x20>
 800ba00:	682b      	ldr	r3, [r5, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d000      	beq.n	800ba08 <_read_r+0x20>
 800ba06:	6023      	str	r3, [r4, #0]
 800ba08:	bd70      	pop	{r4, r5, r6, pc}
 800ba0a:	46c0      	nop			@ (mov r8, r8)
 800ba0c:	2000075c 	.word	0x2000075c

0800ba10 <_sbrk_r>:
 800ba10:	2300      	movs	r3, #0
 800ba12:	b570      	push	{r4, r5, r6, lr}
 800ba14:	4d06      	ldr	r5, [pc, #24]	@ (800ba30 <_sbrk_r+0x20>)
 800ba16:	0004      	movs	r4, r0
 800ba18:	0008      	movs	r0, r1
 800ba1a:	602b      	str	r3, [r5, #0]
 800ba1c:	f7f8 fba4 	bl	8004168 <_sbrk>
 800ba20:	1c43      	adds	r3, r0, #1
 800ba22:	d103      	bne.n	800ba2c <_sbrk_r+0x1c>
 800ba24:	682b      	ldr	r3, [r5, #0]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d000      	beq.n	800ba2c <_sbrk_r+0x1c>
 800ba2a:	6023      	str	r3, [r4, #0]
 800ba2c:	bd70      	pop	{r4, r5, r6, pc}
 800ba2e:	46c0      	nop			@ (mov r8, r8)
 800ba30:	2000075c 	.word	0x2000075c

0800ba34 <_write_r>:
 800ba34:	b570      	push	{r4, r5, r6, lr}
 800ba36:	0004      	movs	r4, r0
 800ba38:	0008      	movs	r0, r1
 800ba3a:	0011      	movs	r1, r2
 800ba3c:	001a      	movs	r2, r3
 800ba3e:	2300      	movs	r3, #0
 800ba40:	4d05      	ldr	r5, [pc, #20]	@ (800ba58 <_write_r+0x24>)
 800ba42:	602b      	str	r3, [r5, #0]
 800ba44:	f7f8 fb77 	bl	8004136 <_write>
 800ba48:	1c43      	adds	r3, r0, #1
 800ba4a:	d103      	bne.n	800ba54 <_write_r+0x20>
 800ba4c:	682b      	ldr	r3, [r5, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d000      	beq.n	800ba54 <_write_r+0x20>
 800ba52:	6023      	str	r3, [r4, #0]
 800ba54:	bd70      	pop	{r4, r5, r6, pc}
 800ba56:	46c0      	nop			@ (mov r8, r8)
 800ba58:	2000075c 	.word	0x2000075c

0800ba5c <__errno>:
 800ba5c:	4b01      	ldr	r3, [pc, #4]	@ (800ba64 <__errno+0x8>)
 800ba5e:	6818      	ldr	r0, [r3, #0]
 800ba60:	4770      	bx	lr
 800ba62:	46c0      	nop			@ (mov r8, r8)
 800ba64:	20000018 	.word	0x20000018

0800ba68 <__libc_init_array>:
 800ba68:	b570      	push	{r4, r5, r6, lr}
 800ba6a:	2600      	movs	r6, #0
 800ba6c:	4c0c      	ldr	r4, [pc, #48]	@ (800baa0 <__libc_init_array+0x38>)
 800ba6e:	4d0d      	ldr	r5, [pc, #52]	@ (800baa4 <__libc_init_array+0x3c>)
 800ba70:	1b64      	subs	r4, r4, r5
 800ba72:	10a4      	asrs	r4, r4, #2
 800ba74:	42a6      	cmp	r6, r4
 800ba76:	d109      	bne.n	800ba8c <__libc_init_array+0x24>
 800ba78:	2600      	movs	r6, #0
 800ba7a:	f001 fee7 	bl	800d84c <_init>
 800ba7e:	4c0a      	ldr	r4, [pc, #40]	@ (800baa8 <__libc_init_array+0x40>)
 800ba80:	4d0a      	ldr	r5, [pc, #40]	@ (800baac <__libc_init_array+0x44>)
 800ba82:	1b64      	subs	r4, r4, r5
 800ba84:	10a4      	asrs	r4, r4, #2
 800ba86:	42a6      	cmp	r6, r4
 800ba88:	d105      	bne.n	800ba96 <__libc_init_array+0x2e>
 800ba8a:	bd70      	pop	{r4, r5, r6, pc}
 800ba8c:	00b3      	lsls	r3, r6, #2
 800ba8e:	58eb      	ldr	r3, [r5, r3]
 800ba90:	4798      	blx	r3
 800ba92:	3601      	adds	r6, #1
 800ba94:	e7ee      	b.n	800ba74 <__libc_init_array+0xc>
 800ba96:	00b3      	lsls	r3, r6, #2
 800ba98:	58eb      	ldr	r3, [r5, r3]
 800ba9a:	4798      	blx	r3
 800ba9c:	3601      	adds	r6, #1
 800ba9e:	e7f2      	b.n	800ba86 <__libc_init_array+0x1e>
 800baa0:	0800dd1c 	.word	0x0800dd1c
 800baa4:	0800dd1c 	.word	0x0800dd1c
 800baa8:	0800dd20 	.word	0x0800dd20
 800baac:	0800dd1c 	.word	0x0800dd1c

0800bab0 <__retarget_lock_init_recursive>:
 800bab0:	4770      	bx	lr

0800bab2 <__retarget_lock_acquire_recursive>:
 800bab2:	4770      	bx	lr

0800bab4 <__retarget_lock_release_recursive>:
 800bab4:	4770      	bx	lr

0800bab6 <strcpy>:
 800bab6:	0003      	movs	r3, r0
 800bab8:	780a      	ldrb	r2, [r1, #0]
 800baba:	3101      	adds	r1, #1
 800babc:	701a      	strb	r2, [r3, #0]
 800babe:	3301      	adds	r3, #1
 800bac0:	2a00      	cmp	r2, #0
 800bac2:	d1f9      	bne.n	800bab8 <strcpy+0x2>
 800bac4:	4770      	bx	lr

0800bac6 <memchr>:
 800bac6:	b2c9      	uxtb	r1, r1
 800bac8:	1882      	adds	r2, r0, r2
 800baca:	4290      	cmp	r0, r2
 800bacc:	d101      	bne.n	800bad2 <memchr+0xc>
 800bace:	2000      	movs	r0, #0
 800bad0:	4770      	bx	lr
 800bad2:	7803      	ldrb	r3, [r0, #0]
 800bad4:	428b      	cmp	r3, r1
 800bad6:	d0fb      	beq.n	800bad0 <memchr+0xa>
 800bad8:	3001      	adds	r0, #1
 800bada:	e7f6      	b.n	800baca <memchr+0x4>

0800badc <memcpy>:
 800badc:	2300      	movs	r3, #0
 800bade:	b510      	push	{r4, lr}
 800bae0:	429a      	cmp	r2, r3
 800bae2:	d100      	bne.n	800bae6 <memcpy+0xa>
 800bae4:	bd10      	pop	{r4, pc}
 800bae6:	5ccc      	ldrb	r4, [r1, r3]
 800bae8:	54c4      	strb	r4, [r0, r3]
 800baea:	3301      	adds	r3, #1
 800baec:	e7f8      	b.n	800bae0 <memcpy+0x4>

0800baee <quorem>:
 800baee:	b5f0      	push	{r4, r5, r6, r7, lr}
 800baf0:	6903      	ldr	r3, [r0, #16]
 800baf2:	690c      	ldr	r4, [r1, #16]
 800baf4:	b089      	sub	sp, #36	@ 0x24
 800baf6:	9003      	str	r0, [sp, #12]
 800baf8:	9106      	str	r1, [sp, #24]
 800bafa:	2000      	movs	r0, #0
 800bafc:	42a3      	cmp	r3, r4
 800bafe:	db63      	blt.n	800bbc8 <quorem+0xda>
 800bb00:	000b      	movs	r3, r1
 800bb02:	3c01      	subs	r4, #1
 800bb04:	3314      	adds	r3, #20
 800bb06:	00a5      	lsls	r5, r4, #2
 800bb08:	9304      	str	r3, [sp, #16]
 800bb0a:	195b      	adds	r3, r3, r5
 800bb0c:	9305      	str	r3, [sp, #20]
 800bb0e:	9b03      	ldr	r3, [sp, #12]
 800bb10:	3314      	adds	r3, #20
 800bb12:	9301      	str	r3, [sp, #4]
 800bb14:	195d      	adds	r5, r3, r5
 800bb16:	9b05      	ldr	r3, [sp, #20]
 800bb18:	682f      	ldr	r7, [r5, #0]
 800bb1a:	681e      	ldr	r6, [r3, #0]
 800bb1c:	0038      	movs	r0, r7
 800bb1e:	3601      	adds	r6, #1
 800bb20:	0031      	movs	r1, r6
 800bb22:	f7f4 fb17 	bl	8000154 <__udivsi3>
 800bb26:	9002      	str	r0, [sp, #8]
 800bb28:	42b7      	cmp	r7, r6
 800bb2a:	d327      	bcc.n	800bb7c <quorem+0x8e>
 800bb2c:	9b04      	ldr	r3, [sp, #16]
 800bb2e:	2700      	movs	r7, #0
 800bb30:	469c      	mov	ip, r3
 800bb32:	9e01      	ldr	r6, [sp, #4]
 800bb34:	9707      	str	r7, [sp, #28]
 800bb36:	4662      	mov	r2, ip
 800bb38:	ca08      	ldmia	r2!, {r3}
 800bb3a:	6830      	ldr	r0, [r6, #0]
 800bb3c:	4694      	mov	ip, r2
 800bb3e:	9a02      	ldr	r2, [sp, #8]
 800bb40:	b299      	uxth	r1, r3
 800bb42:	4351      	muls	r1, r2
 800bb44:	0c1b      	lsrs	r3, r3, #16
 800bb46:	4353      	muls	r3, r2
 800bb48:	19c9      	adds	r1, r1, r7
 800bb4a:	0c0a      	lsrs	r2, r1, #16
 800bb4c:	189b      	adds	r3, r3, r2
 800bb4e:	b289      	uxth	r1, r1
 800bb50:	b282      	uxth	r2, r0
 800bb52:	1a52      	subs	r2, r2, r1
 800bb54:	9907      	ldr	r1, [sp, #28]
 800bb56:	0c1f      	lsrs	r7, r3, #16
 800bb58:	1852      	adds	r2, r2, r1
 800bb5a:	0c00      	lsrs	r0, r0, #16
 800bb5c:	b29b      	uxth	r3, r3
 800bb5e:	1411      	asrs	r1, r2, #16
 800bb60:	1ac3      	subs	r3, r0, r3
 800bb62:	185b      	adds	r3, r3, r1
 800bb64:	1419      	asrs	r1, r3, #16
 800bb66:	b292      	uxth	r2, r2
 800bb68:	041b      	lsls	r3, r3, #16
 800bb6a:	431a      	orrs	r2, r3
 800bb6c:	9b05      	ldr	r3, [sp, #20]
 800bb6e:	9107      	str	r1, [sp, #28]
 800bb70:	c604      	stmia	r6!, {r2}
 800bb72:	4563      	cmp	r3, ip
 800bb74:	d2df      	bcs.n	800bb36 <quorem+0x48>
 800bb76:	682b      	ldr	r3, [r5, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d02b      	beq.n	800bbd4 <quorem+0xe6>
 800bb7c:	9906      	ldr	r1, [sp, #24]
 800bb7e:	9803      	ldr	r0, [sp, #12]
 800bb80:	f001 f8fa 	bl	800cd78 <__mcmp>
 800bb84:	2800      	cmp	r0, #0
 800bb86:	db1e      	blt.n	800bbc6 <quorem+0xd8>
 800bb88:	2600      	movs	r6, #0
 800bb8a:	9d01      	ldr	r5, [sp, #4]
 800bb8c:	9904      	ldr	r1, [sp, #16]
 800bb8e:	c901      	ldmia	r1!, {r0}
 800bb90:	682b      	ldr	r3, [r5, #0]
 800bb92:	b287      	uxth	r7, r0
 800bb94:	b29a      	uxth	r2, r3
 800bb96:	1bd2      	subs	r2, r2, r7
 800bb98:	1992      	adds	r2, r2, r6
 800bb9a:	0c00      	lsrs	r0, r0, #16
 800bb9c:	0c1b      	lsrs	r3, r3, #16
 800bb9e:	1a1b      	subs	r3, r3, r0
 800bba0:	1410      	asrs	r0, r2, #16
 800bba2:	181b      	adds	r3, r3, r0
 800bba4:	141e      	asrs	r6, r3, #16
 800bba6:	b292      	uxth	r2, r2
 800bba8:	041b      	lsls	r3, r3, #16
 800bbaa:	431a      	orrs	r2, r3
 800bbac:	9b05      	ldr	r3, [sp, #20]
 800bbae:	c504      	stmia	r5!, {r2}
 800bbb0:	428b      	cmp	r3, r1
 800bbb2:	d2ec      	bcs.n	800bb8e <quorem+0xa0>
 800bbb4:	9a01      	ldr	r2, [sp, #4]
 800bbb6:	00a3      	lsls	r3, r4, #2
 800bbb8:	18d3      	adds	r3, r2, r3
 800bbba:	681a      	ldr	r2, [r3, #0]
 800bbbc:	2a00      	cmp	r2, #0
 800bbbe:	d014      	beq.n	800bbea <quorem+0xfc>
 800bbc0:	9b02      	ldr	r3, [sp, #8]
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	9302      	str	r3, [sp, #8]
 800bbc6:	9802      	ldr	r0, [sp, #8]
 800bbc8:	b009      	add	sp, #36	@ 0x24
 800bbca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbcc:	682b      	ldr	r3, [r5, #0]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d104      	bne.n	800bbdc <quorem+0xee>
 800bbd2:	3c01      	subs	r4, #1
 800bbd4:	9b01      	ldr	r3, [sp, #4]
 800bbd6:	3d04      	subs	r5, #4
 800bbd8:	42ab      	cmp	r3, r5
 800bbda:	d3f7      	bcc.n	800bbcc <quorem+0xde>
 800bbdc:	9b03      	ldr	r3, [sp, #12]
 800bbde:	611c      	str	r4, [r3, #16]
 800bbe0:	e7cc      	b.n	800bb7c <quorem+0x8e>
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	2a00      	cmp	r2, #0
 800bbe6:	d104      	bne.n	800bbf2 <quorem+0x104>
 800bbe8:	3c01      	subs	r4, #1
 800bbea:	9a01      	ldr	r2, [sp, #4]
 800bbec:	3b04      	subs	r3, #4
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d3f7      	bcc.n	800bbe2 <quorem+0xf4>
 800bbf2:	9b03      	ldr	r3, [sp, #12]
 800bbf4:	611c      	str	r4, [r3, #16]
 800bbf6:	e7e3      	b.n	800bbc0 <quorem+0xd2>

0800bbf8 <_dtoa_r>:
 800bbf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbfa:	0014      	movs	r4, r2
 800bbfc:	001d      	movs	r5, r3
 800bbfe:	69c6      	ldr	r6, [r0, #28]
 800bc00:	b09d      	sub	sp, #116	@ 0x74
 800bc02:	940a      	str	r4, [sp, #40]	@ 0x28
 800bc04:	950b      	str	r5, [sp, #44]	@ 0x2c
 800bc06:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800bc08:	9003      	str	r0, [sp, #12]
 800bc0a:	2e00      	cmp	r6, #0
 800bc0c:	d10f      	bne.n	800bc2e <_dtoa_r+0x36>
 800bc0e:	2010      	movs	r0, #16
 800bc10:	f7ff f860 	bl	800acd4 <malloc>
 800bc14:	9b03      	ldr	r3, [sp, #12]
 800bc16:	1e02      	subs	r2, r0, #0
 800bc18:	61d8      	str	r0, [r3, #28]
 800bc1a:	d104      	bne.n	800bc26 <_dtoa_r+0x2e>
 800bc1c:	21ef      	movs	r1, #239	@ 0xef
 800bc1e:	4bc7      	ldr	r3, [pc, #796]	@ (800bf3c <_dtoa_r+0x344>)
 800bc20:	48c7      	ldr	r0, [pc, #796]	@ (800bf40 <_dtoa_r+0x348>)
 800bc22:	f001 fa71 	bl	800d108 <__assert_func>
 800bc26:	6046      	str	r6, [r0, #4]
 800bc28:	6086      	str	r6, [r0, #8]
 800bc2a:	6006      	str	r6, [r0, #0]
 800bc2c:	60c6      	str	r6, [r0, #12]
 800bc2e:	9b03      	ldr	r3, [sp, #12]
 800bc30:	69db      	ldr	r3, [r3, #28]
 800bc32:	6819      	ldr	r1, [r3, #0]
 800bc34:	2900      	cmp	r1, #0
 800bc36:	d00b      	beq.n	800bc50 <_dtoa_r+0x58>
 800bc38:	685a      	ldr	r2, [r3, #4]
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	4093      	lsls	r3, r2
 800bc3e:	604a      	str	r2, [r1, #4]
 800bc40:	608b      	str	r3, [r1, #8]
 800bc42:	9803      	ldr	r0, [sp, #12]
 800bc44:	f000 fe56 	bl	800c8f4 <_Bfree>
 800bc48:	2200      	movs	r2, #0
 800bc4a:	9b03      	ldr	r3, [sp, #12]
 800bc4c:	69db      	ldr	r3, [r3, #28]
 800bc4e:	601a      	str	r2, [r3, #0]
 800bc50:	2d00      	cmp	r5, #0
 800bc52:	da1e      	bge.n	800bc92 <_dtoa_r+0x9a>
 800bc54:	2301      	movs	r3, #1
 800bc56:	603b      	str	r3, [r7, #0]
 800bc58:	006b      	lsls	r3, r5, #1
 800bc5a:	085b      	lsrs	r3, r3, #1
 800bc5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc5e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bc60:	4bb8      	ldr	r3, [pc, #736]	@ (800bf44 <_dtoa_r+0x34c>)
 800bc62:	4ab8      	ldr	r2, [pc, #736]	@ (800bf44 <_dtoa_r+0x34c>)
 800bc64:	403b      	ands	r3, r7
 800bc66:	4293      	cmp	r3, r2
 800bc68:	d116      	bne.n	800bc98 <_dtoa_r+0xa0>
 800bc6a:	4bb7      	ldr	r3, [pc, #732]	@ (800bf48 <_dtoa_r+0x350>)
 800bc6c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bc6e:	6013      	str	r3, [r2, #0]
 800bc70:	033b      	lsls	r3, r7, #12
 800bc72:	0b1b      	lsrs	r3, r3, #12
 800bc74:	4323      	orrs	r3, r4
 800bc76:	d101      	bne.n	800bc7c <_dtoa_r+0x84>
 800bc78:	f000 fd80 	bl	800c77c <_dtoa_r+0xb84>
 800bc7c:	4bb3      	ldr	r3, [pc, #716]	@ (800bf4c <_dtoa_r+0x354>)
 800bc7e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bc80:	9308      	str	r3, [sp, #32]
 800bc82:	2a00      	cmp	r2, #0
 800bc84:	d002      	beq.n	800bc8c <_dtoa_r+0x94>
 800bc86:	4bb2      	ldr	r3, [pc, #712]	@ (800bf50 <_dtoa_r+0x358>)
 800bc88:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bc8a:	6013      	str	r3, [r2, #0]
 800bc8c:	9808      	ldr	r0, [sp, #32]
 800bc8e:	b01d      	add	sp, #116	@ 0x74
 800bc90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc92:	2300      	movs	r3, #0
 800bc94:	603b      	str	r3, [r7, #0]
 800bc96:	e7e2      	b.n	800bc5e <_dtoa_r+0x66>
 800bc98:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc9c:	9212      	str	r2, [sp, #72]	@ 0x48
 800bc9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bca0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bca2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bca4:	2200      	movs	r2, #0
 800bca6:	2300      	movs	r3, #0
 800bca8:	f7f4 fbe6 	bl	8000478 <__aeabi_dcmpeq>
 800bcac:	1e06      	subs	r6, r0, #0
 800bcae:	d00b      	beq.n	800bcc8 <_dtoa_r+0xd0>
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bcb4:	6013      	str	r3, [r2, #0]
 800bcb6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d002      	beq.n	800bcc2 <_dtoa_r+0xca>
 800bcbc:	4ba5      	ldr	r3, [pc, #660]	@ (800bf54 <_dtoa_r+0x35c>)
 800bcbe:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bcc0:	6013      	str	r3, [r2, #0]
 800bcc2:	4ba5      	ldr	r3, [pc, #660]	@ (800bf58 <_dtoa_r+0x360>)
 800bcc4:	9308      	str	r3, [sp, #32]
 800bcc6:	e7e1      	b.n	800bc8c <_dtoa_r+0x94>
 800bcc8:	ab1a      	add	r3, sp, #104	@ 0x68
 800bcca:	9301      	str	r3, [sp, #4]
 800bccc:	ab1b      	add	r3, sp, #108	@ 0x6c
 800bcce:	9300      	str	r3, [sp, #0]
 800bcd0:	9803      	ldr	r0, [sp, #12]
 800bcd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bcd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bcd6:	f001 f905 	bl	800cee4 <__d2b>
 800bcda:	007a      	lsls	r2, r7, #1
 800bcdc:	9005      	str	r0, [sp, #20]
 800bcde:	0d52      	lsrs	r2, r2, #21
 800bce0:	d100      	bne.n	800bce4 <_dtoa_r+0xec>
 800bce2:	e07b      	b.n	800bddc <_dtoa_r+0x1e4>
 800bce4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bce6:	9618      	str	r6, [sp, #96]	@ 0x60
 800bce8:	0319      	lsls	r1, r3, #12
 800bcea:	4b9c      	ldr	r3, [pc, #624]	@ (800bf5c <_dtoa_r+0x364>)
 800bcec:	0b09      	lsrs	r1, r1, #12
 800bcee:	430b      	orrs	r3, r1
 800bcf0:	499b      	ldr	r1, [pc, #620]	@ (800bf60 <_dtoa_r+0x368>)
 800bcf2:	1857      	adds	r7, r2, r1
 800bcf4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bcf6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bcf8:	0019      	movs	r1, r3
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	4b99      	ldr	r3, [pc, #612]	@ (800bf64 <_dtoa_r+0x36c>)
 800bcfe:	f7f6 ff6b 	bl	8002bd8 <__aeabi_dsub>
 800bd02:	4a99      	ldr	r2, [pc, #612]	@ (800bf68 <_dtoa_r+0x370>)
 800bd04:	4b99      	ldr	r3, [pc, #612]	@ (800bf6c <_dtoa_r+0x374>)
 800bd06:	f7f6 fc81 	bl	800260c <__aeabi_dmul>
 800bd0a:	4a99      	ldr	r2, [pc, #612]	@ (800bf70 <_dtoa_r+0x378>)
 800bd0c:	4b99      	ldr	r3, [pc, #612]	@ (800bf74 <_dtoa_r+0x37c>)
 800bd0e:	f7f5 fc7d 	bl	800160c <__aeabi_dadd>
 800bd12:	0004      	movs	r4, r0
 800bd14:	0038      	movs	r0, r7
 800bd16:	000d      	movs	r5, r1
 800bd18:	f7f7 fbc6 	bl	80034a8 <__aeabi_i2d>
 800bd1c:	4a96      	ldr	r2, [pc, #600]	@ (800bf78 <_dtoa_r+0x380>)
 800bd1e:	4b97      	ldr	r3, [pc, #604]	@ (800bf7c <_dtoa_r+0x384>)
 800bd20:	f7f6 fc74 	bl	800260c <__aeabi_dmul>
 800bd24:	0002      	movs	r2, r0
 800bd26:	000b      	movs	r3, r1
 800bd28:	0020      	movs	r0, r4
 800bd2a:	0029      	movs	r1, r5
 800bd2c:	f7f5 fc6e 	bl	800160c <__aeabi_dadd>
 800bd30:	0004      	movs	r4, r0
 800bd32:	000d      	movs	r5, r1
 800bd34:	f7f7 fb7c 	bl	8003430 <__aeabi_d2iz>
 800bd38:	2200      	movs	r2, #0
 800bd3a:	9004      	str	r0, [sp, #16]
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	0020      	movs	r0, r4
 800bd40:	0029      	movs	r1, r5
 800bd42:	f7f4 fb9f 	bl	8000484 <__aeabi_dcmplt>
 800bd46:	2800      	cmp	r0, #0
 800bd48:	d00b      	beq.n	800bd62 <_dtoa_r+0x16a>
 800bd4a:	9804      	ldr	r0, [sp, #16]
 800bd4c:	f7f7 fbac 	bl	80034a8 <__aeabi_i2d>
 800bd50:	002b      	movs	r3, r5
 800bd52:	0022      	movs	r2, r4
 800bd54:	f7f4 fb90 	bl	8000478 <__aeabi_dcmpeq>
 800bd58:	4243      	negs	r3, r0
 800bd5a:	4158      	adcs	r0, r3
 800bd5c:	9b04      	ldr	r3, [sp, #16]
 800bd5e:	1a1b      	subs	r3, r3, r0
 800bd60:	9304      	str	r3, [sp, #16]
 800bd62:	2301      	movs	r3, #1
 800bd64:	9315      	str	r3, [sp, #84]	@ 0x54
 800bd66:	9b04      	ldr	r3, [sp, #16]
 800bd68:	2b16      	cmp	r3, #22
 800bd6a:	d810      	bhi.n	800bd8e <_dtoa_r+0x196>
 800bd6c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bd6e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bd70:	9a04      	ldr	r2, [sp, #16]
 800bd72:	4b83      	ldr	r3, [pc, #524]	@ (800bf80 <_dtoa_r+0x388>)
 800bd74:	00d2      	lsls	r2, r2, #3
 800bd76:	189b      	adds	r3, r3, r2
 800bd78:	681a      	ldr	r2, [r3, #0]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	f7f4 fb82 	bl	8000484 <__aeabi_dcmplt>
 800bd80:	2800      	cmp	r0, #0
 800bd82:	d047      	beq.n	800be14 <_dtoa_r+0x21c>
 800bd84:	9b04      	ldr	r3, [sp, #16]
 800bd86:	3b01      	subs	r3, #1
 800bd88:	9304      	str	r3, [sp, #16]
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	9315      	str	r3, [sp, #84]	@ 0x54
 800bd8e:	2200      	movs	r2, #0
 800bd90:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800bd92:	9206      	str	r2, [sp, #24]
 800bd94:	1bdb      	subs	r3, r3, r7
 800bd96:	1e5a      	subs	r2, r3, #1
 800bd98:	d53e      	bpl.n	800be18 <_dtoa_r+0x220>
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	1ad3      	subs	r3, r2, r3
 800bd9e:	9306      	str	r3, [sp, #24]
 800bda0:	2300      	movs	r3, #0
 800bda2:	930d      	str	r3, [sp, #52]	@ 0x34
 800bda4:	9b04      	ldr	r3, [sp, #16]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	db38      	blt.n	800be1c <_dtoa_r+0x224>
 800bdaa:	9a04      	ldr	r2, [sp, #16]
 800bdac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdae:	4694      	mov	ip, r2
 800bdb0:	4463      	add	r3, ip
 800bdb2:	930d      	str	r3, [sp, #52]	@ 0x34
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	9214      	str	r2, [sp, #80]	@ 0x50
 800bdb8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bdba:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bdbc:	2401      	movs	r4, #1
 800bdbe:	2b09      	cmp	r3, #9
 800bdc0:	d862      	bhi.n	800be88 <_dtoa_r+0x290>
 800bdc2:	2b05      	cmp	r3, #5
 800bdc4:	dd02      	ble.n	800bdcc <_dtoa_r+0x1d4>
 800bdc6:	2400      	movs	r4, #0
 800bdc8:	3b04      	subs	r3, #4
 800bdca:	9322      	str	r3, [sp, #136]	@ 0x88
 800bdcc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bdce:	1e98      	subs	r0, r3, #2
 800bdd0:	2803      	cmp	r0, #3
 800bdd2:	d863      	bhi.n	800be9c <_dtoa_r+0x2a4>
 800bdd4:	f7f4 f9a0 	bl	8000118 <__gnu_thumb1_case_uqi>
 800bdd8:	2b385654 	.word	0x2b385654
 800bddc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800bdde:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800bde0:	18f6      	adds	r6, r6, r3
 800bde2:	4b68      	ldr	r3, [pc, #416]	@ (800bf84 <_dtoa_r+0x38c>)
 800bde4:	18f2      	adds	r2, r6, r3
 800bde6:	2a20      	cmp	r2, #32
 800bde8:	dd0f      	ble.n	800be0a <_dtoa_r+0x212>
 800bdea:	2340      	movs	r3, #64	@ 0x40
 800bdec:	1a9b      	subs	r3, r3, r2
 800bdee:	409f      	lsls	r7, r3
 800bdf0:	4b65      	ldr	r3, [pc, #404]	@ (800bf88 <_dtoa_r+0x390>)
 800bdf2:	0038      	movs	r0, r7
 800bdf4:	18f3      	adds	r3, r6, r3
 800bdf6:	40dc      	lsrs	r4, r3
 800bdf8:	4320      	orrs	r0, r4
 800bdfa:	f7f7 fb83 	bl	8003504 <__aeabi_ui2d>
 800bdfe:	2201      	movs	r2, #1
 800be00:	4b62      	ldr	r3, [pc, #392]	@ (800bf8c <_dtoa_r+0x394>)
 800be02:	1e77      	subs	r7, r6, #1
 800be04:	18cb      	adds	r3, r1, r3
 800be06:	9218      	str	r2, [sp, #96]	@ 0x60
 800be08:	e776      	b.n	800bcf8 <_dtoa_r+0x100>
 800be0a:	2320      	movs	r3, #32
 800be0c:	0020      	movs	r0, r4
 800be0e:	1a9b      	subs	r3, r3, r2
 800be10:	4098      	lsls	r0, r3
 800be12:	e7f2      	b.n	800bdfa <_dtoa_r+0x202>
 800be14:	9015      	str	r0, [sp, #84]	@ 0x54
 800be16:	e7ba      	b.n	800bd8e <_dtoa_r+0x196>
 800be18:	920d      	str	r2, [sp, #52]	@ 0x34
 800be1a:	e7c3      	b.n	800bda4 <_dtoa_r+0x1ac>
 800be1c:	9b06      	ldr	r3, [sp, #24]
 800be1e:	9a04      	ldr	r2, [sp, #16]
 800be20:	1a9b      	subs	r3, r3, r2
 800be22:	9306      	str	r3, [sp, #24]
 800be24:	4253      	negs	r3, r2
 800be26:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be28:	2300      	movs	r3, #0
 800be2a:	9314      	str	r3, [sp, #80]	@ 0x50
 800be2c:	e7c5      	b.n	800bdba <_dtoa_r+0x1c2>
 800be2e:	2301      	movs	r3, #1
 800be30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800be32:	9310      	str	r3, [sp, #64]	@ 0x40
 800be34:	4694      	mov	ip, r2
 800be36:	9b04      	ldr	r3, [sp, #16]
 800be38:	4463      	add	r3, ip
 800be3a:	930e      	str	r3, [sp, #56]	@ 0x38
 800be3c:	3301      	adds	r3, #1
 800be3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800be40:	2b00      	cmp	r3, #0
 800be42:	dc08      	bgt.n	800be56 <_dtoa_r+0x25e>
 800be44:	2301      	movs	r3, #1
 800be46:	e006      	b.n	800be56 <_dtoa_r+0x25e>
 800be48:	2301      	movs	r3, #1
 800be4a:	9310      	str	r3, [sp, #64]	@ 0x40
 800be4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be4e:	2b00      	cmp	r3, #0
 800be50:	dd28      	ble.n	800bea4 <_dtoa_r+0x2ac>
 800be52:	930e      	str	r3, [sp, #56]	@ 0x38
 800be54:	9309      	str	r3, [sp, #36]	@ 0x24
 800be56:	9a03      	ldr	r2, [sp, #12]
 800be58:	2100      	movs	r1, #0
 800be5a:	69d0      	ldr	r0, [r2, #28]
 800be5c:	2204      	movs	r2, #4
 800be5e:	0015      	movs	r5, r2
 800be60:	3514      	adds	r5, #20
 800be62:	429d      	cmp	r5, r3
 800be64:	d923      	bls.n	800beae <_dtoa_r+0x2b6>
 800be66:	6041      	str	r1, [r0, #4]
 800be68:	9803      	ldr	r0, [sp, #12]
 800be6a:	f000 fcff 	bl	800c86c <_Balloc>
 800be6e:	9008      	str	r0, [sp, #32]
 800be70:	2800      	cmp	r0, #0
 800be72:	d11f      	bne.n	800beb4 <_dtoa_r+0x2bc>
 800be74:	21b0      	movs	r1, #176	@ 0xb0
 800be76:	4b46      	ldr	r3, [pc, #280]	@ (800bf90 <_dtoa_r+0x398>)
 800be78:	4831      	ldr	r0, [pc, #196]	@ (800bf40 <_dtoa_r+0x348>)
 800be7a:	9a08      	ldr	r2, [sp, #32]
 800be7c:	31ff      	adds	r1, #255	@ 0xff
 800be7e:	e6d0      	b.n	800bc22 <_dtoa_r+0x2a>
 800be80:	2300      	movs	r3, #0
 800be82:	e7e2      	b.n	800be4a <_dtoa_r+0x252>
 800be84:	2300      	movs	r3, #0
 800be86:	e7d3      	b.n	800be30 <_dtoa_r+0x238>
 800be88:	2300      	movs	r3, #0
 800be8a:	9410      	str	r4, [sp, #64]	@ 0x40
 800be8c:	9322      	str	r3, [sp, #136]	@ 0x88
 800be8e:	3b01      	subs	r3, #1
 800be90:	2200      	movs	r2, #0
 800be92:	930e      	str	r3, [sp, #56]	@ 0x38
 800be94:	9309      	str	r3, [sp, #36]	@ 0x24
 800be96:	3313      	adds	r3, #19
 800be98:	9223      	str	r2, [sp, #140]	@ 0x8c
 800be9a:	e7dc      	b.n	800be56 <_dtoa_r+0x25e>
 800be9c:	2301      	movs	r3, #1
 800be9e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bea0:	3b02      	subs	r3, #2
 800bea2:	e7f5      	b.n	800be90 <_dtoa_r+0x298>
 800bea4:	2301      	movs	r3, #1
 800bea6:	001a      	movs	r2, r3
 800bea8:	930e      	str	r3, [sp, #56]	@ 0x38
 800beaa:	9309      	str	r3, [sp, #36]	@ 0x24
 800beac:	e7f4      	b.n	800be98 <_dtoa_r+0x2a0>
 800beae:	3101      	adds	r1, #1
 800beb0:	0052      	lsls	r2, r2, #1
 800beb2:	e7d4      	b.n	800be5e <_dtoa_r+0x266>
 800beb4:	9b03      	ldr	r3, [sp, #12]
 800beb6:	9a08      	ldr	r2, [sp, #32]
 800beb8:	69db      	ldr	r3, [r3, #28]
 800beba:	601a      	str	r2, [r3, #0]
 800bebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bebe:	2b0e      	cmp	r3, #14
 800bec0:	d900      	bls.n	800bec4 <_dtoa_r+0x2cc>
 800bec2:	e0d6      	b.n	800c072 <_dtoa_r+0x47a>
 800bec4:	2c00      	cmp	r4, #0
 800bec6:	d100      	bne.n	800beca <_dtoa_r+0x2d2>
 800bec8:	e0d3      	b.n	800c072 <_dtoa_r+0x47a>
 800beca:	9b04      	ldr	r3, [sp, #16]
 800becc:	2b00      	cmp	r3, #0
 800bece:	dd63      	ble.n	800bf98 <_dtoa_r+0x3a0>
 800bed0:	210f      	movs	r1, #15
 800bed2:	9a04      	ldr	r2, [sp, #16]
 800bed4:	4b2a      	ldr	r3, [pc, #168]	@ (800bf80 <_dtoa_r+0x388>)
 800bed6:	400a      	ands	r2, r1
 800bed8:	00d2      	lsls	r2, r2, #3
 800beda:	189b      	adds	r3, r3, r2
 800bedc:	681e      	ldr	r6, [r3, #0]
 800bede:	685f      	ldr	r7, [r3, #4]
 800bee0:	9b04      	ldr	r3, [sp, #16]
 800bee2:	2402      	movs	r4, #2
 800bee4:	111d      	asrs	r5, r3, #4
 800bee6:	05db      	lsls	r3, r3, #23
 800bee8:	d50a      	bpl.n	800bf00 <_dtoa_r+0x308>
 800beea:	4b2a      	ldr	r3, [pc, #168]	@ (800bf94 <_dtoa_r+0x39c>)
 800beec:	400d      	ands	r5, r1
 800beee:	6a1a      	ldr	r2, [r3, #32]
 800bef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bef2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bef4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bef6:	f7f5 ff4f 	bl	8001d98 <__aeabi_ddiv>
 800befa:	900a      	str	r0, [sp, #40]	@ 0x28
 800befc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800befe:	3401      	adds	r4, #1
 800bf00:	4b24      	ldr	r3, [pc, #144]	@ (800bf94 <_dtoa_r+0x39c>)
 800bf02:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf04:	2d00      	cmp	r5, #0
 800bf06:	d108      	bne.n	800bf1a <_dtoa_r+0x322>
 800bf08:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bf0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf0c:	0032      	movs	r2, r6
 800bf0e:	003b      	movs	r3, r7
 800bf10:	f7f5 ff42 	bl	8001d98 <__aeabi_ddiv>
 800bf14:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf16:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bf18:	e059      	b.n	800bfce <_dtoa_r+0x3d6>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	421d      	tst	r5, r3
 800bf1e:	d009      	beq.n	800bf34 <_dtoa_r+0x33c>
 800bf20:	18e4      	adds	r4, r4, r3
 800bf22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf24:	0030      	movs	r0, r6
 800bf26:	681a      	ldr	r2, [r3, #0]
 800bf28:	685b      	ldr	r3, [r3, #4]
 800bf2a:	0039      	movs	r1, r7
 800bf2c:	f7f6 fb6e 	bl	800260c <__aeabi_dmul>
 800bf30:	0006      	movs	r6, r0
 800bf32:	000f      	movs	r7, r1
 800bf34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf36:	106d      	asrs	r5, r5, #1
 800bf38:	3308      	adds	r3, #8
 800bf3a:	e7e2      	b.n	800bf02 <_dtoa_r+0x30a>
 800bf3c:	0800d9c1 	.word	0x0800d9c1
 800bf40:	0800d9d8 	.word	0x0800d9d8
 800bf44:	7ff00000 	.word	0x7ff00000
 800bf48:	0000270f 	.word	0x0000270f
 800bf4c:	0800d9bd 	.word	0x0800d9bd
 800bf50:	0800d9c0 	.word	0x0800d9c0
 800bf54:	0800d991 	.word	0x0800d991
 800bf58:	0800d990 	.word	0x0800d990
 800bf5c:	3ff00000 	.word	0x3ff00000
 800bf60:	fffffc01 	.word	0xfffffc01
 800bf64:	3ff80000 	.word	0x3ff80000
 800bf68:	636f4361 	.word	0x636f4361
 800bf6c:	3fd287a7 	.word	0x3fd287a7
 800bf70:	8b60c8b3 	.word	0x8b60c8b3
 800bf74:	3fc68a28 	.word	0x3fc68a28
 800bf78:	509f79fb 	.word	0x509f79fb
 800bf7c:	3fd34413 	.word	0x3fd34413
 800bf80:	0800db48 	.word	0x0800db48
 800bf84:	00000432 	.word	0x00000432
 800bf88:	00000412 	.word	0x00000412
 800bf8c:	fe100000 	.word	0xfe100000
 800bf90:	0800da30 	.word	0x0800da30
 800bf94:	0800db20 	.word	0x0800db20
 800bf98:	9b04      	ldr	r3, [sp, #16]
 800bf9a:	2402      	movs	r4, #2
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d016      	beq.n	800bfce <_dtoa_r+0x3d6>
 800bfa0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800bfa2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bfa4:	220f      	movs	r2, #15
 800bfa6:	425d      	negs	r5, r3
 800bfa8:	402a      	ands	r2, r5
 800bfaa:	4bd5      	ldr	r3, [pc, #852]	@ (800c300 <_dtoa_r+0x708>)
 800bfac:	00d2      	lsls	r2, r2, #3
 800bfae:	189b      	adds	r3, r3, r2
 800bfb0:	681a      	ldr	r2, [r3, #0]
 800bfb2:	685b      	ldr	r3, [r3, #4]
 800bfb4:	f7f6 fb2a 	bl	800260c <__aeabi_dmul>
 800bfb8:	2701      	movs	r7, #1
 800bfba:	2300      	movs	r3, #0
 800bfbc:	900a      	str	r0, [sp, #40]	@ 0x28
 800bfbe:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bfc0:	4ed0      	ldr	r6, [pc, #832]	@ (800c304 <_dtoa_r+0x70c>)
 800bfc2:	112d      	asrs	r5, r5, #4
 800bfc4:	2d00      	cmp	r5, #0
 800bfc6:	d000      	beq.n	800bfca <_dtoa_r+0x3d2>
 800bfc8:	e095      	b.n	800c0f6 <_dtoa_r+0x4fe>
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d1a2      	bne.n	800bf14 <_dtoa_r+0x31c>
 800bfce:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bfd0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bfd2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d100      	bne.n	800bfda <_dtoa_r+0x3e2>
 800bfd8:	e098      	b.n	800c10c <_dtoa_r+0x514>
 800bfda:	2200      	movs	r2, #0
 800bfdc:	0030      	movs	r0, r6
 800bfde:	0039      	movs	r1, r7
 800bfe0:	4bc9      	ldr	r3, [pc, #804]	@ (800c308 <_dtoa_r+0x710>)
 800bfe2:	f7f4 fa4f 	bl	8000484 <__aeabi_dcmplt>
 800bfe6:	2800      	cmp	r0, #0
 800bfe8:	d100      	bne.n	800bfec <_dtoa_r+0x3f4>
 800bfea:	e08f      	b.n	800c10c <_dtoa_r+0x514>
 800bfec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d100      	bne.n	800bff4 <_dtoa_r+0x3fc>
 800bff2:	e08b      	b.n	800c10c <_dtoa_r+0x514>
 800bff4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	dd37      	ble.n	800c06a <_dtoa_r+0x472>
 800bffa:	9b04      	ldr	r3, [sp, #16]
 800bffc:	2200      	movs	r2, #0
 800bffe:	3b01      	subs	r3, #1
 800c000:	930c      	str	r3, [sp, #48]	@ 0x30
 800c002:	0030      	movs	r0, r6
 800c004:	4bc1      	ldr	r3, [pc, #772]	@ (800c30c <_dtoa_r+0x714>)
 800c006:	0039      	movs	r1, r7
 800c008:	f7f6 fb00 	bl	800260c <__aeabi_dmul>
 800c00c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c00e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c012:	3401      	adds	r4, #1
 800c014:	0020      	movs	r0, r4
 800c016:	9311      	str	r3, [sp, #68]	@ 0x44
 800c018:	f7f7 fa46 	bl	80034a8 <__aeabi_i2d>
 800c01c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c01e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c020:	f7f6 faf4 	bl	800260c <__aeabi_dmul>
 800c024:	4bba      	ldr	r3, [pc, #744]	@ (800c310 <_dtoa_r+0x718>)
 800c026:	2200      	movs	r2, #0
 800c028:	f7f5 faf0 	bl	800160c <__aeabi_dadd>
 800c02c:	4bb9      	ldr	r3, [pc, #740]	@ (800c314 <_dtoa_r+0x71c>)
 800c02e:	0006      	movs	r6, r0
 800c030:	18cf      	adds	r7, r1, r3
 800c032:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c034:	2b00      	cmp	r3, #0
 800c036:	d16d      	bne.n	800c114 <_dtoa_r+0x51c>
 800c038:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c03a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c03c:	2200      	movs	r2, #0
 800c03e:	4bb6      	ldr	r3, [pc, #728]	@ (800c318 <_dtoa_r+0x720>)
 800c040:	f7f6 fdca 	bl	8002bd8 <__aeabi_dsub>
 800c044:	0032      	movs	r2, r6
 800c046:	003b      	movs	r3, r7
 800c048:	0004      	movs	r4, r0
 800c04a:	000d      	movs	r5, r1
 800c04c:	f7f4 fa2e 	bl	80004ac <__aeabi_dcmpgt>
 800c050:	2800      	cmp	r0, #0
 800c052:	d000      	beq.n	800c056 <_dtoa_r+0x45e>
 800c054:	e2b6      	b.n	800c5c4 <_dtoa_r+0x9cc>
 800c056:	2180      	movs	r1, #128	@ 0x80
 800c058:	0609      	lsls	r1, r1, #24
 800c05a:	187b      	adds	r3, r7, r1
 800c05c:	0032      	movs	r2, r6
 800c05e:	0020      	movs	r0, r4
 800c060:	0029      	movs	r1, r5
 800c062:	f7f4 fa0f 	bl	8000484 <__aeabi_dcmplt>
 800c066:	2800      	cmp	r0, #0
 800c068:	d128      	bne.n	800c0bc <_dtoa_r+0x4c4>
 800c06a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c06c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800c06e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c070:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c072:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c074:	2b00      	cmp	r3, #0
 800c076:	da00      	bge.n	800c07a <_dtoa_r+0x482>
 800c078:	e174      	b.n	800c364 <_dtoa_r+0x76c>
 800c07a:	9a04      	ldr	r2, [sp, #16]
 800c07c:	2a0e      	cmp	r2, #14
 800c07e:	dd00      	ble.n	800c082 <_dtoa_r+0x48a>
 800c080:	e170      	b.n	800c364 <_dtoa_r+0x76c>
 800c082:	4b9f      	ldr	r3, [pc, #636]	@ (800c300 <_dtoa_r+0x708>)
 800c084:	00d2      	lsls	r2, r2, #3
 800c086:	189b      	adds	r3, r3, r2
 800c088:	685c      	ldr	r4, [r3, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	9306      	str	r3, [sp, #24]
 800c08e:	9407      	str	r4, [sp, #28]
 800c090:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c092:	2b00      	cmp	r3, #0
 800c094:	db00      	blt.n	800c098 <_dtoa_r+0x4a0>
 800c096:	e0e7      	b.n	800c268 <_dtoa_r+0x670>
 800c098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	dd00      	ble.n	800c0a0 <_dtoa_r+0x4a8>
 800c09e:	e0e3      	b.n	800c268 <_dtoa_r+0x670>
 800c0a0:	d10c      	bne.n	800c0bc <_dtoa_r+0x4c4>
 800c0a2:	9806      	ldr	r0, [sp, #24]
 800c0a4:	9907      	ldr	r1, [sp, #28]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	4b9b      	ldr	r3, [pc, #620]	@ (800c318 <_dtoa_r+0x720>)
 800c0aa:	f7f6 faaf 	bl	800260c <__aeabi_dmul>
 800c0ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c0b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0b2:	f7f4 fa05 	bl	80004c0 <__aeabi_dcmpge>
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	d100      	bne.n	800c0bc <_dtoa_r+0x4c4>
 800c0ba:	e286      	b.n	800c5ca <_dtoa_r+0x9d2>
 800c0bc:	2600      	movs	r6, #0
 800c0be:	0037      	movs	r7, r6
 800c0c0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c0c2:	9c08      	ldr	r4, [sp, #32]
 800c0c4:	43db      	mvns	r3, r3
 800c0c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800c0c8:	9704      	str	r7, [sp, #16]
 800c0ca:	2700      	movs	r7, #0
 800c0cc:	0031      	movs	r1, r6
 800c0ce:	9803      	ldr	r0, [sp, #12]
 800c0d0:	f000 fc10 	bl	800c8f4 <_Bfree>
 800c0d4:	9b04      	ldr	r3, [sp, #16]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d100      	bne.n	800c0dc <_dtoa_r+0x4e4>
 800c0da:	e0bb      	b.n	800c254 <_dtoa_r+0x65c>
 800c0dc:	2f00      	cmp	r7, #0
 800c0de:	d005      	beq.n	800c0ec <_dtoa_r+0x4f4>
 800c0e0:	429f      	cmp	r7, r3
 800c0e2:	d003      	beq.n	800c0ec <_dtoa_r+0x4f4>
 800c0e4:	0039      	movs	r1, r7
 800c0e6:	9803      	ldr	r0, [sp, #12]
 800c0e8:	f000 fc04 	bl	800c8f4 <_Bfree>
 800c0ec:	9904      	ldr	r1, [sp, #16]
 800c0ee:	9803      	ldr	r0, [sp, #12]
 800c0f0:	f000 fc00 	bl	800c8f4 <_Bfree>
 800c0f4:	e0ae      	b.n	800c254 <_dtoa_r+0x65c>
 800c0f6:	423d      	tst	r5, r7
 800c0f8:	d005      	beq.n	800c106 <_dtoa_r+0x50e>
 800c0fa:	6832      	ldr	r2, [r6, #0]
 800c0fc:	6873      	ldr	r3, [r6, #4]
 800c0fe:	f7f6 fa85 	bl	800260c <__aeabi_dmul>
 800c102:	003b      	movs	r3, r7
 800c104:	3401      	adds	r4, #1
 800c106:	106d      	asrs	r5, r5, #1
 800c108:	3608      	adds	r6, #8
 800c10a:	e75b      	b.n	800bfc4 <_dtoa_r+0x3cc>
 800c10c:	9b04      	ldr	r3, [sp, #16]
 800c10e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c112:	e77f      	b.n	800c014 <_dtoa_r+0x41c>
 800c114:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c116:	4b7a      	ldr	r3, [pc, #488]	@ (800c300 <_dtoa_r+0x708>)
 800c118:	3a01      	subs	r2, #1
 800c11a:	00d2      	lsls	r2, r2, #3
 800c11c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c11e:	189b      	adds	r3, r3, r2
 800c120:	681a      	ldr	r2, [r3, #0]
 800c122:	685b      	ldr	r3, [r3, #4]
 800c124:	2900      	cmp	r1, #0
 800c126:	d04c      	beq.n	800c1c2 <_dtoa_r+0x5ca>
 800c128:	2000      	movs	r0, #0
 800c12a:	497c      	ldr	r1, [pc, #496]	@ (800c31c <_dtoa_r+0x724>)
 800c12c:	f7f5 fe34 	bl	8001d98 <__aeabi_ddiv>
 800c130:	0032      	movs	r2, r6
 800c132:	003b      	movs	r3, r7
 800c134:	f7f6 fd50 	bl	8002bd8 <__aeabi_dsub>
 800c138:	9a08      	ldr	r2, [sp, #32]
 800c13a:	0006      	movs	r6, r0
 800c13c:	4694      	mov	ip, r2
 800c13e:	000f      	movs	r7, r1
 800c140:	9b08      	ldr	r3, [sp, #32]
 800c142:	9316      	str	r3, [sp, #88]	@ 0x58
 800c144:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c146:	4463      	add	r3, ip
 800c148:	9311      	str	r3, [sp, #68]	@ 0x44
 800c14a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c14c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c14e:	f7f7 f96f 	bl	8003430 <__aeabi_d2iz>
 800c152:	0005      	movs	r5, r0
 800c154:	f7f7 f9a8 	bl	80034a8 <__aeabi_i2d>
 800c158:	0002      	movs	r2, r0
 800c15a:	000b      	movs	r3, r1
 800c15c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c15e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c160:	f7f6 fd3a 	bl	8002bd8 <__aeabi_dsub>
 800c164:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c166:	3530      	adds	r5, #48	@ 0x30
 800c168:	1c5c      	adds	r4, r3, #1
 800c16a:	701d      	strb	r5, [r3, #0]
 800c16c:	0032      	movs	r2, r6
 800c16e:	003b      	movs	r3, r7
 800c170:	900a      	str	r0, [sp, #40]	@ 0x28
 800c172:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c174:	f7f4 f986 	bl	8000484 <__aeabi_dcmplt>
 800c178:	2800      	cmp	r0, #0
 800c17a:	d16b      	bne.n	800c254 <_dtoa_r+0x65c>
 800c17c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c17e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c180:	2000      	movs	r0, #0
 800c182:	4961      	ldr	r1, [pc, #388]	@ (800c308 <_dtoa_r+0x710>)
 800c184:	f7f6 fd28 	bl	8002bd8 <__aeabi_dsub>
 800c188:	0032      	movs	r2, r6
 800c18a:	003b      	movs	r3, r7
 800c18c:	f7f4 f97a 	bl	8000484 <__aeabi_dcmplt>
 800c190:	2800      	cmp	r0, #0
 800c192:	d000      	beq.n	800c196 <_dtoa_r+0x59e>
 800c194:	e0c6      	b.n	800c324 <_dtoa_r+0x72c>
 800c196:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c198:	42a3      	cmp	r3, r4
 800c19a:	d100      	bne.n	800c19e <_dtoa_r+0x5a6>
 800c19c:	e765      	b.n	800c06a <_dtoa_r+0x472>
 800c19e:	2200      	movs	r2, #0
 800c1a0:	0030      	movs	r0, r6
 800c1a2:	0039      	movs	r1, r7
 800c1a4:	4b59      	ldr	r3, [pc, #356]	@ (800c30c <_dtoa_r+0x714>)
 800c1a6:	f7f6 fa31 	bl	800260c <__aeabi_dmul>
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	0006      	movs	r6, r0
 800c1ae:	000f      	movs	r7, r1
 800c1b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c1b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c1b4:	4b55      	ldr	r3, [pc, #340]	@ (800c30c <_dtoa_r+0x714>)
 800c1b6:	f7f6 fa29 	bl	800260c <__aeabi_dmul>
 800c1ba:	9416      	str	r4, [sp, #88]	@ 0x58
 800c1bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c1be:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c1c0:	e7c3      	b.n	800c14a <_dtoa_r+0x552>
 800c1c2:	0030      	movs	r0, r6
 800c1c4:	0039      	movs	r1, r7
 800c1c6:	f7f6 fa21 	bl	800260c <__aeabi_dmul>
 800c1ca:	9d08      	ldr	r5, [sp, #32]
 800c1cc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c1ce:	002b      	movs	r3, r5
 800c1d0:	4694      	mov	ip, r2
 800c1d2:	9016      	str	r0, [sp, #88]	@ 0x58
 800c1d4:	9117      	str	r1, [sp, #92]	@ 0x5c
 800c1d6:	4463      	add	r3, ip
 800c1d8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c1da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c1dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c1de:	f7f7 f927 	bl	8003430 <__aeabi_d2iz>
 800c1e2:	0004      	movs	r4, r0
 800c1e4:	f7f7 f960 	bl	80034a8 <__aeabi_i2d>
 800c1e8:	000b      	movs	r3, r1
 800c1ea:	0002      	movs	r2, r0
 800c1ec:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c1ee:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c1f0:	f7f6 fcf2 	bl	8002bd8 <__aeabi_dsub>
 800c1f4:	3430      	adds	r4, #48	@ 0x30
 800c1f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1f8:	702c      	strb	r4, [r5, #0]
 800c1fa:	3501      	adds	r5, #1
 800c1fc:	0006      	movs	r6, r0
 800c1fe:	000f      	movs	r7, r1
 800c200:	42ab      	cmp	r3, r5
 800c202:	d12a      	bne.n	800c25a <_dtoa_r+0x662>
 800c204:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c206:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800c208:	9b08      	ldr	r3, [sp, #32]
 800c20a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800c20c:	469c      	mov	ip, r3
 800c20e:	2200      	movs	r2, #0
 800c210:	4b42      	ldr	r3, [pc, #264]	@ (800c31c <_dtoa_r+0x724>)
 800c212:	4464      	add	r4, ip
 800c214:	f7f5 f9fa 	bl	800160c <__aeabi_dadd>
 800c218:	0002      	movs	r2, r0
 800c21a:	000b      	movs	r3, r1
 800c21c:	0030      	movs	r0, r6
 800c21e:	0039      	movs	r1, r7
 800c220:	f7f4 f944 	bl	80004ac <__aeabi_dcmpgt>
 800c224:	2800      	cmp	r0, #0
 800c226:	d000      	beq.n	800c22a <_dtoa_r+0x632>
 800c228:	e07c      	b.n	800c324 <_dtoa_r+0x72c>
 800c22a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c22c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c22e:	2000      	movs	r0, #0
 800c230:	493a      	ldr	r1, [pc, #232]	@ (800c31c <_dtoa_r+0x724>)
 800c232:	f7f6 fcd1 	bl	8002bd8 <__aeabi_dsub>
 800c236:	0002      	movs	r2, r0
 800c238:	000b      	movs	r3, r1
 800c23a:	0030      	movs	r0, r6
 800c23c:	0039      	movs	r1, r7
 800c23e:	f7f4 f921 	bl	8000484 <__aeabi_dcmplt>
 800c242:	2800      	cmp	r0, #0
 800c244:	d100      	bne.n	800c248 <_dtoa_r+0x650>
 800c246:	e710      	b.n	800c06a <_dtoa_r+0x472>
 800c248:	0023      	movs	r3, r4
 800c24a:	3c01      	subs	r4, #1
 800c24c:	7822      	ldrb	r2, [r4, #0]
 800c24e:	2a30      	cmp	r2, #48	@ 0x30
 800c250:	d0fa      	beq.n	800c248 <_dtoa_r+0x650>
 800c252:	001c      	movs	r4, r3
 800c254:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c256:	9304      	str	r3, [sp, #16]
 800c258:	e042      	b.n	800c2e0 <_dtoa_r+0x6e8>
 800c25a:	2200      	movs	r2, #0
 800c25c:	4b2b      	ldr	r3, [pc, #172]	@ (800c30c <_dtoa_r+0x714>)
 800c25e:	f7f6 f9d5 	bl	800260c <__aeabi_dmul>
 800c262:	900a      	str	r0, [sp, #40]	@ 0x28
 800c264:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c266:	e7b8      	b.n	800c1da <_dtoa_r+0x5e2>
 800c268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c26a:	9d08      	ldr	r5, [sp, #32]
 800c26c:	3b01      	subs	r3, #1
 800c26e:	195b      	adds	r3, r3, r5
 800c270:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c272:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c274:	930a      	str	r3, [sp, #40]	@ 0x28
 800c276:	9a06      	ldr	r2, [sp, #24]
 800c278:	9b07      	ldr	r3, [sp, #28]
 800c27a:	0030      	movs	r0, r6
 800c27c:	0039      	movs	r1, r7
 800c27e:	f7f5 fd8b 	bl	8001d98 <__aeabi_ddiv>
 800c282:	f7f7 f8d5 	bl	8003430 <__aeabi_d2iz>
 800c286:	9009      	str	r0, [sp, #36]	@ 0x24
 800c288:	f7f7 f90e 	bl	80034a8 <__aeabi_i2d>
 800c28c:	9a06      	ldr	r2, [sp, #24]
 800c28e:	9b07      	ldr	r3, [sp, #28]
 800c290:	f7f6 f9bc 	bl	800260c <__aeabi_dmul>
 800c294:	0002      	movs	r2, r0
 800c296:	000b      	movs	r3, r1
 800c298:	0030      	movs	r0, r6
 800c29a:	0039      	movs	r1, r7
 800c29c:	f7f6 fc9c 	bl	8002bd8 <__aeabi_dsub>
 800c2a0:	002b      	movs	r3, r5
 800c2a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2a4:	3501      	adds	r5, #1
 800c2a6:	3230      	adds	r2, #48	@ 0x30
 800c2a8:	701a      	strb	r2, [r3, #0]
 800c2aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c2ac:	002c      	movs	r4, r5
 800c2ae:	429a      	cmp	r2, r3
 800c2b0:	d14b      	bne.n	800c34a <_dtoa_r+0x752>
 800c2b2:	0002      	movs	r2, r0
 800c2b4:	000b      	movs	r3, r1
 800c2b6:	f7f5 f9a9 	bl	800160c <__aeabi_dadd>
 800c2ba:	9a06      	ldr	r2, [sp, #24]
 800c2bc:	9b07      	ldr	r3, [sp, #28]
 800c2be:	0006      	movs	r6, r0
 800c2c0:	000f      	movs	r7, r1
 800c2c2:	f7f4 f8f3 	bl	80004ac <__aeabi_dcmpgt>
 800c2c6:	2800      	cmp	r0, #0
 800c2c8:	d12a      	bne.n	800c320 <_dtoa_r+0x728>
 800c2ca:	9a06      	ldr	r2, [sp, #24]
 800c2cc:	9b07      	ldr	r3, [sp, #28]
 800c2ce:	0030      	movs	r0, r6
 800c2d0:	0039      	movs	r1, r7
 800c2d2:	f7f4 f8d1 	bl	8000478 <__aeabi_dcmpeq>
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	d002      	beq.n	800c2e0 <_dtoa_r+0x6e8>
 800c2da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2dc:	07dd      	lsls	r5, r3, #31
 800c2de:	d41f      	bmi.n	800c320 <_dtoa_r+0x728>
 800c2e0:	9905      	ldr	r1, [sp, #20]
 800c2e2:	9803      	ldr	r0, [sp, #12]
 800c2e4:	f000 fb06 	bl	800c8f4 <_Bfree>
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	7023      	strb	r3, [r4, #0]
 800c2ec:	9b04      	ldr	r3, [sp, #16]
 800c2ee:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	6013      	str	r3, [r2, #0]
 800c2f4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d100      	bne.n	800c2fc <_dtoa_r+0x704>
 800c2fa:	e4c7      	b.n	800bc8c <_dtoa_r+0x94>
 800c2fc:	601c      	str	r4, [r3, #0]
 800c2fe:	e4c5      	b.n	800bc8c <_dtoa_r+0x94>
 800c300:	0800db48 	.word	0x0800db48
 800c304:	0800db20 	.word	0x0800db20
 800c308:	3ff00000 	.word	0x3ff00000
 800c30c:	40240000 	.word	0x40240000
 800c310:	401c0000 	.word	0x401c0000
 800c314:	fcc00000 	.word	0xfcc00000
 800c318:	40140000 	.word	0x40140000
 800c31c:	3fe00000 	.word	0x3fe00000
 800c320:	9b04      	ldr	r3, [sp, #16]
 800c322:	930c      	str	r3, [sp, #48]	@ 0x30
 800c324:	0023      	movs	r3, r4
 800c326:	001c      	movs	r4, r3
 800c328:	3b01      	subs	r3, #1
 800c32a:	781a      	ldrb	r2, [r3, #0]
 800c32c:	2a39      	cmp	r2, #57	@ 0x39
 800c32e:	d108      	bne.n	800c342 <_dtoa_r+0x74a>
 800c330:	9a08      	ldr	r2, [sp, #32]
 800c332:	429a      	cmp	r2, r3
 800c334:	d1f7      	bne.n	800c326 <_dtoa_r+0x72e>
 800c336:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c338:	9908      	ldr	r1, [sp, #32]
 800c33a:	3201      	adds	r2, #1
 800c33c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c33e:	2230      	movs	r2, #48	@ 0x30
 800c340:	700a      	strb	r2, [r1, #0]
 800c342:	781a      	ldrb	r2, [r3, #0]
 800c344:	3201      	adds	r2, #1
 800c346:	701a      	strb	r2, [r3, #0]
 800c348:	e784      	b.n	800c254 <_dtoa_r+0x65c>
 800c34a:	2200      	movs	r2, #0
 800c34c:	4bc6      	ldr	r3, [pc, #792]	@ (800c668 <_dtoa_r+0xa70>)
 800c34e:	f7f6 f95d 	bl	800260c <__aeabi_dmul>
 800c352:	2200      	movs	r2, #0
 800c354:	2300      	movs	r3, #0
 800c356:	0006      	movs	r6, r0
 800c358:	000f      	movs	r7, r1
 800c35a:	f7f4 f88d 	bl	8000478 <__aeabi_dcmpeq>
 800c35e:	2800      	cmp	r0, #0
 800c360:	d089      	beq.n	800c276 <_dtoa_r+0x67e>
 800c362:	e7bd      	b.n	800c2e0 <_dtoa_r+0x6e8>
 800c364:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800c366:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c368:	9c06      	ldr	r4, [sp, #24]
 800c36a:	2f00      	cmp	r7, #0
 800c36c:	d014      	beq.n	800c398 <_dtoa_r+0x7a0>
 800c36e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c370:	2a01      	cmp	r2, #1
 800c372:	dd00      	ble.n	800c376 <_dtoa_r+0x77e>
 800c374:	e0e4      	b.n	800c540 <_dtoa_r+0x948>
 800c376:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c378:	2a00      	cmp	r2, #0
 800c37a:	d100      	bne.n	800c37e <_dtoa_r+0x786>
 800c37c:	e0da      	b.n	800c534 <_dtoa_r+0x93c>
 800c37e:	4abb      	ldr	r2, [pc, #748]	@ (800c66c <_dtoa_r+0xa74>)
 800c380:	189b      	adds	r3, r3, r2
 800c382:	9a06      	ldr	r2, [sp, #24]
 800c384:	2101      	movs	r1, #1
 800c386:	18d2      	adds	r2, r2, r3
 800c388:	9206      	str	r2, [sp, #24]
 800c38a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c38c:	9803      	ldr	r0, [sp, #12]
 800c38e:	18d3      	adds	r3, r2, r3
 800c390:	930d      	str	r3, [sp, #52]	@ 0x34
 800c392:	f000 fb67 	bl	800ca64 <__i2b>
 800c396:	0007      	movs	r7, r0
 800c398:	2c00      	cmp	r4, #0
 800c39a:	d00e      	beq.n	800c3ba <_dtoa_r+0x7c2>
 800c39c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	dd0b      	ble.n	800c3ba <_dtoa_r+0x7c2>
 800c3a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c3a4:	0023      	movs	r3, r4
 800c3a6:	4294      	cmp	r4, r2
 800c3a8:	dd00      	ble.n	800c3ac <_dtoa_r+0x7b4>
 800c3aa:	0013      	movs	r3, r2
 800c3ac:	9a06      	ldr	r2, [sp, #24]
 800c3ae:	1ae4      	subs	r4, r4, r3
 800c3b0:	1ad2      	subs	r2, r2, r3
 800c3b2:	9206      	str	r2, [sp, #24]
 800c3b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c3b6:	1ad3      	subs	r3, r2, r3
 800c3b8:	930d      	str	r3, [sp, #52]	@ 0x34
 800c3ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d021      	beq.n	800c404 <_dtoa_r+0x80c>
 800c3c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d100      	bne.n	800c3c8 <_dtoa_r+0x7d0>
 800c3c6:	e0d3      	b.n	800c570 <_dtoa_r+0x978>
 800c3c8:	9e05      	ldr	r6, [sp, #20]
 800c3ca:	2d00      	cmp	r5, #0
 800c3cc:	d014      	beq.n	800c3f8 <_dtoa_r+0x800>
 800c3ce:	0039      	movs	r1, r7
 800c3d0:	002a      	movs	r2, r5
 800c3d2:	9803      	ldr	r0, [sp, #12]
 800c3d4:	f000 fc08 	bl	800cbe8 <__pow5mult>
 800c3d8:	9a05      	ldr	r2, [sp, #20]
 800c3da:	0001      	movs	r1, r0
 800c3dc:	0007      	movs	r7, r0
 800c3de:	9803      	ldr	r0, [sp, #12]
 800c3e0:	f000 fb58 	bl	800ca94 <__multiply>
 800c3e4:	0006      	movs	r6, r0
 800c3e6:	9905      	ldr	r1, [sp, #20]
 800c3e8:	9803      	ldr	r0, [sp, #12]
 800c3ea:	f000 fa83 	bl	800c8f4 <_Bfree>
 800c3ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3f0:	9605      	str	r6, [sp, #20]
 800c3f2:	1b5b      	subs	r3, r3, r5
 800c3f4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c3f6:	d005      	beq.n	800c404 <_dtoa_r+0x80c>
 800c3f8:	0031      	movs	r1, r6
 800c3fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c3fc:	9803      	ldr	r0, [sp, #12]
 800c3fe:	f000 fbf3 	bl	800cbe8 <__pow5mult>
 800c402:	9005      	str	r0, [sp, #20]
 800c404:	2101      	movs	r1, #1
 800c406:	9803      	ldr	r0, [sp, #12]
 800c408:	f000 fb2c 	bl	800ca64 <__i2b>
 800c40c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c40e:	0006      	movs	r6, r0
 800c410:	2b00      	cmp	r3, #0
 800c412:	d100      	bne.n	800c416 <_dtoa_r+0x81e>
 800c414:	e1bc      	b.n	800c790 <_dtoa_r+0xb98>
 800c416:	001a      	movs	r2, r3
 800c418:	0001      	movs	r1, r0
 800c41a:	9803      	ldr	r0, [sp, #12]
 800c41c:	f000 fbe4 	bl	800cbe8 <__pow5mult>
 800c420:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c422:	0006      	movs	r6, r0
 800c424:	2500      	movs	r5, #0
 800c426:	2b01      	cmp	r3, #1
 800c428:	dc16      	bgt.n	800c458 <_dtoa_r+0x860>
 800c42a:	2500      	movs	r5, #0
 800c42c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c42e:	42ab      	cmp	r3, r5
 800c430:	d10e      	bne.n	800c450 <_dtoa_r+0x858>
 800c432:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c434:	031b      	lsls	r3, r3, #12
 800c436:	42ab      	cmp	r3, r5
 800c438:	d10a      	bne.n	800c450 <_dtoa_r+0x858>
 800c43a:	4b8d      	ldr	r3, [pc, #564]	@ (800c670 <_dtoa_r+0xa78>)
 800c43c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c43e:	4213      	tst	r3, r2
 800c440:	d006      	beq.n	800c450 <_dtoa_r+0x858>
 800c442:	9b06      	ldr	r3, [sp, #24]
 800c444:	3501      	adds	r5, #1
 800c446:	3301      	adds	r3, #1
 800c448:	9306      	str	r3, [sp, #24]
 800c44a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c44c:	3301      	adds	r3, #1
 800c44e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c450:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c452:	2001      	movs	r0, #1
 800c454:	2b00      	cmp	r3, #0
 800c456:	d008      	beq.n	800c46a <_dtoa_r+0x872>
 800c458:	6933      	ldr	r3, [r6, #16]
 800c45a:	3303      	adds	r3, #3
 800c45c:	009b      	lsls	r3, r3, #2
 800c45e:	18f3      	adds	r3, r6, r3
 800c460:	6858      	ldr	r0, [r3, #4]
 800c462:	f000 faaf 	bl	800c9c4 <__hi0bits>
 800c466:	2320      	movs	r3, #32
 800c468:	1a18      	subs	r0, r3, r0
 800c46a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c46c:	1818      	adds	r0, r3, r0
 800c46e:	0002      	movs	r2, r0
 800c470:	231f      	movs	r3, #31
 800c472:	401a      	ands	r2, r3
 800c474:	4218      	tst	r0, r3
 800c476:	d100      	bne.n	800c47a <_dtoa_r+0x882>
 800c478:	e081      	b.n	800c57e <_dtoa_r+0x986>
 800c47a:	3301      	adds	r3, #1
 800c47c:	1a9b      	subs	r3, r3, r2
 800c47e:	2b04      	cmp	r3, #4
 800c480:	dd79      	ble.n	800c576 <_dtoa_r+0x97e>
 800c482:	231c      	movs	r3, #28
 800c484:	1a9b      	subs	r3, r3, r2
 800c486:	9a06      	ldr	r2, [sp, #24]
 800c488:	18e4      	adds	r4, r4, r3
 800c48a:	18d2      	adds	r2, r2, r3
 800c48c:	9206      	str	r2, [sp, #24]
 800c48e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c490:	18d3      	adds	r3, r2, r3
 800c492:	930d      	str	r3, [sp, #52]	@ 0x34
 800c494:	9b06      	ldr	r3, [sp, #24]
 800c496:	2b00      	cmp	r3, #0
 800c498:	dd05      	ble.n	800c4a6 <_dtoa_r+0x8ae>
 800c49a:	001a      	movs	r2, r3
 800c49c:	9905      	ldr	r1, [sp, #20]
 800c49e:	9803      	ldr	r0, [sp, #12]
 800c4a0:	f000 fbfe 	bl	800cca0 <__lshift>
 800c4a4:	9005      	str	r0, [sp, #20]
 800c4a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	dd05      	ble.n	800c4b8 <_dtoa_r+0x8c0>
 800c4ac:	0031      	movs	r1, r6
 800c4ae:	001a      	movs	r2, r3
 800c4b0:	9803      	ldr	r0, [sp, #12]
 800c4b2:	f000 fbf5 	bl	800cca0 <__lshift>
 800c4b6:	0006      	movs	r6, r0
 800c4b8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d061      	beq.n	800c582 <_dtoa_r+0x98a>
 800c4be:	0031      	movs	r1, r6
 800c4c0:	9805      	ldr	r0, [sp, #20]
 800c4c2:	f000 fc59 	bl	800cd78 <__mcmp>
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	da5b      	bge.n	800c582 <_dtoa_r+0x98a>
 800c4ca:	9b04      	ldr	r3, [sp, #16]
 800c4cc:	220a      	movs	r2, #10
 800c4ce:	3b01      	subs	r3, #1
 800c4d0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4d2:	9905      	ldr	r1, [sp, #20]
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	9803      	ldr	r0, [sp, #12]
 800c4d8:	f000 fa30 	bl	800c93c <__multadd>
 800c4dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c4de:	9005      	str	r0, [sp, #20]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d100      	bne.n	800c4e6 <_dtoa_r+0x8ee>
 800c4e4:	e15b      	b.n	800c79e <_dtoa_r+0xba6>
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	0039      	movs	r1, r7
 800c4ea:	220a      	movs	r2, #10
 800c4ec:	9803      	ldr	r0, [sp, #12]
 800c4ee:	f000 fa25 	bl	800c93c <__multadd>
 800c4f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4f4:	0007      	movs	r7, r0
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	dc4d      	bgt.n	800c596 <_dtoa_r+0x99e>
 800c4fa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c4fc:	2b02      	cmp	r3, #2
 800c4fe:	dd46      	ble.n	800c58e <_dtoa_r+0x996>
 800c500:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c502:	2b00      	cmp	r3, #0
 800c504:	d000      	beq.n	800c508 <_dtoa_r+0x910>
 800c506:	e5db      	b.n	800c0c0 <_dtoa_r+0x4c8>
 800c508:	0031      	movs	r1, r6
 800c50a:	2205      	movs	r2, #5
 800c50c:	9803      	ldr	r0, [sp, #12]
 800c50e:	f000 fa15 	bl	800c93c <__multadd>
 800c512:	0006      	movs	r6, r0
 800c514:	0001      	movs	r1, r0
 800c516:	9805      	ldr	r0, [sp, #20]
 800c518:	f000 fc2e 	bl	800cd78 <__mcmp>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	dc00      	bgt.n	800c522 <_dtoa_r+0x92a>
 800c520:	e5ce      	b.n	800c0c0 <_dtoa_r+0x4c8>
 800c522:	9b08      	ldr	r3, [sp, #32]
 800c524:	9a08      	ldr	r2, [sp, #32]
 800c526:	1c5c      	adds	r4, r3, #1
 800c528:	2331      	movs	r3, #49	@ 0x31
 800c52a:	7013      	strb	r3, [r2, #0]
 800c52c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c52e:	3301      	adds	r3, #1
 800c530:	930c      	str	r3, [sp, #48]	@ 0x30
 800c532:	e5c9      	b.n	800c0c8 <_dtoa_r+0x4d0>
 800c534:	2336      	movs	r3, #54	@ 0x36
 800c536:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c538:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800c53a:	1a9b      	subs	r3, r3, r2
 800c53c:	9c06      	ldr	r4, [sp, #24]
 800c53e:	e720      	b.n	800c382 <_dtoa_r+0x78a>
 800c540:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c542:	1e5d      	subs	r5, r3, #1
 800c544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c546:	42ab      	cmp	r3, r5
 800c548:	db08      	blt.n	800c55c <_dtoa_r+0x964>
 800c54a:	1b5d      	subs	r5, r3, r5
 800c54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c54e:	2b00      	cmp	r3, #0
 800c550:	daf4      	bge.n	800c53c <_dtoa_r+0x944>
 800c552:	9b06      	ldr	r3, [sp, #24]
 800c554:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c556:	1a9c      	subs	r4, r3, r2
 800c558:	2300      	movs	r3, #0
 800c55a:	e712      	b.n	800c382 <_dtoa_r+0x78a>
 800c55c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c55e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c560:	1aeb      	subs	r3, r5, r3
 800c562:	18d3      	adds	r3, r2, r3
 800c564:	9314      	str	r3, [sp, #80]	@ 0x50
 800c566:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c568:	9c06      	ldr	r4, [sp, #24]
 800c56a:	2500      	movs	r5, #0
 800c56c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c56e:	e708      	b.n	800c382 <_dtoa_r+0x78a>
 800c570:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c572:	9905      	ldr	r1, [sp, #20]
 800c574:	e742      	b.n	800c3fc <_dtoa_r+0x804>
 800c576:	2b04      	cmp	r3, #4
 800c578:	d08c      	beq.n	800c494 <_dtoa_r+0x89c>
 800c57a:	331c      	adds	r3, #28
 800c57c:	e783      	b.n	800c486 <_dtoa_r+0x88e>
 800c57e:	0013      	movs	r3, r2
 800c580:	e7fb      	b.n	800c57a <_dtoa_r+0x982>
 800c582:	9b04      	ldr	r3, [sp, #16]
 800c584:	930c      	str	r3, [sp, #48]	@ 0x30
 800c586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c588:	930e      	str	r3, [sp, #56]	@ 0x38
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	ddb5      	ble.n	800c4fa <_dtoa_r+0x902>
 800c58e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c590:	2b00      	cmp	r3, #0
 800c592:	d100      	bne.n	800c596 <_dtoa_r+0x99e>
 800c594:	e107      	b.n	800c7a6 <_dtoa_r+0xbae>
 800c596:	2c00      	cmp	r4, #0
 800c598:	dd05      	ble.n	800c5a6 <_dtoa_r+0x9ae>
 800c59a:	0039      	movs	r1, r7
 800c59c:	0022      	movs	r2, r4
 800c59e:	9803      	ldr	r0, [sp, #12]
 800c5a0:	f000 fb7e 	bl	800cca0 <__lshift>
 800c5a4:	0007      	movs	r7, r0
 800c5a6:	9704      	str	r7, [sp, #16]
 800c5a8:	2d00      	cmp	r5, #0
 800c5aa:	d020      	beq.n	800c5ee <_dtoa_r+0x9f6>
 800c5ac:	6879      	ldr	r1, [r7, #4]
 800c5ae:	9803      	ldr	r0, [sp, #12]
 800c5b0:	f000 f95c 	bl	800c86c <_Balloc>
 800c5b4:	1e04      	subs	r4, r0, #0
 800c5b6:	d10c      	bne.n	800c5d2 <_dtoa_r+0x9da>
 800c5b8:	0022      	movs	r2, r4
 800c5ba:	4b2e      	ldr	r3, [pc, #184]	@ (800c674 <_dtoa_r+0xa7c>)
 800c5bc:	482e      	ldr	r0, [pc, #184]	@ (800c678 <_dtoa_r+0xa80>)
 800c5be:	492f      	ldr	r1, [pc, #188]	@ (800c67c <_dtoa_r+0xa84>)
 800c5c0:	f7ff fb2f 	bl	800bc22 <_dtoa_r+0x2a>
 800c5c4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800c5c6:	0037      	movs	r7, r6
 800c5c8:	e7ab      	b.n	800c522 <_dtoa_r+0x92a>
 800c5ca:	9b04      	ldr	r3, [sp, #16]
 800c5cc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c5ce:	930c      	str	r3, [sp, #48]	@ 0x30
 800c5d0:	e7f9      	b.n	800c5c6 <_dtoa_r+0x9ce>
 800c5d2:	0039      	movs	r1, r7
 800c5d4:	693a      	ldr	r2, [r7, #16]
 800c5d6:	310c      	adds	r1, #12
 800c5d8:	3202      	adds	r2, #2
 800c5da:	0092      	lsls	r2, r2, #2
 800c5dc:	300c      	adds	r0, #12
 800c5de:	f7ff fa7d 	bl	800badc <memcpy>
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	0021      	movs	r1, r4
 800c5e6:	9803      	ldr	r0, [sp, #12]
 800c5e8:	f000 fb5a 	bl	800cca0 <__lshift>
 800c5ec:	9004      	str	r0, [sp, #16]
 800c5ee:	9b08      	ldr	r3, [sp, #32]
 800c5f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5f2:	9306      	str	r3, [sp, #24]
 800c5f4:	3b01      	subs	r3, #1
 800c5f6:	189b      	adds	r3, r3, r2
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5fe:	4013      	ands	r3, r2
 800c600:	930e      	str	r3, [sp, #56]	@ 0x38
 800c602:	0031      	movs	r1, r6
 800c604:	9805      	ldr	r0, [sp, #20]
 800c606:	f7ff fa72 	bl	800baee <quorem>
 800c60a:	0039      	movs	r1, r7
 800c60c:	0005      	movs	r5, r0
 800c60e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c610:	9805      	ldr	r0, [sp, #20]
 800c612:	f000 fbb1 	bl	800cd78 <__mcmp>
 800c616:	9a04      	ldr	r2, [sp, #16]
 800c618:	900d      	str	r0, [sp, #52]	@ 0x34
 800c61a:	0031      	movs	r1, r6
 800c61c:	9803      	ldr	r0, [sp, #12]
 800c61e:	f000 fbc7 	bl	800cdb0 <__mdiff>
 800c622:	2201      	movs	r2, #1
 800c624:	68c3      	ldr	r3, [r0, #12]
 800c626:	0004      	movs	r4, r0
 800c628:	3530      	adds	r5, #48	@ 0x30
 800c62a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d104      	bne.n	800c63a <_dtoa_r+0xa42>
 800c630:	0001      	movs	r1, r0
 800c632:	9805      	ldr	r0, [sp, #20]
 800c634:	f000 fba0 	bl	800cd78 <__mcmp>
 800c638:	9009      	str	r0, [sp, #36]	@ 0x24
 800c63a:	0021      	movs	r1, r4
 800c63c:	9803      	ldr	r0, [sp, #12]
 800c63e:	f000 f959 	bl	800c8f4 <_Bfree>
 800c642:	9b06      	ldr	r3, [sp, #24]
 800c644:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c646:	1c5c      	adds	r4, r3, #1
 800c648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c64a:	4313      	orrs	r3, r2
 800c64c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c64e:	4313      	orrs	r3, r2
 800c650:	d116      	bne.n	800c680 <_dtoa_r+0xa88>
 800c652:	2d39      	cmp	r5, #57	@ 0x39
 800c654:	d02f      	beq.n	800c6b6 <_dtoa_r+0xabe>
 800c656:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c658:	2b00      	cmp	r3, #0
 800c65a:	dd01      	ble.n	800c660 <_dtoa_r+0xa68>
 800c65c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c65e:	3531      	adds	r5, #49	@ 0x31
 800c660:	9b06      	ldr	r3, [sp, #24]
 800c662:	701d      	strb	r5, [r3, #0]
 800c664:	e532      	b.n	800c0cc <_dtoa_r+0x4d4>
 800c666:	46c0      	nop			@ (mov r8, r8)
 800c668:	40240000 	.word	0x40240000
 800c66c:	00000433 	.word	0x00000433
 800c670:	7ff00000 	.word	0x7ff00000
 800c674:	0800da30 	.word	0x0800da30
 800c678:	0800d9d8 	.word	0x0800d9d8
 800c67c:	000002ef 	.word	0x000002ef
 800c680:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c682:	2b00      	cmp	r3, #0
 800c684:	db04      	blt.n	800c690 <_dtoa_r+0xa98>
 800c686:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c688:	4313      	orrs	r3, r2
 800c68a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c68c:	4313      	orrs	r3, r2
 800c68e:	d11e      	bne.n	800c6ce <_dtoa_r+0xad6>
 800c690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c692:	2b00      	cmp	r3, #0
 800c694:	dde4      	ble.n	800c660 <_dtoa_r+0xa68>
 800c696:	9905      	ldr	r1, [sp, #20]
 800c698:	2201      	movs	r2, #1
 800c69a:	9803      	ldr	r0, [sp, #12]
 800c69c:	f000 fb00 	bl	800cca0 <__lshift>
 800c6a0:	0031      	movs	r1, r6
 800c6a2:	9005      	str	r0, [sp, #20]
 800c6a4:	f000 fb68 	bl	800cd78 <__mcmp>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	dc02      	bgt.n	800c6b2 <_dtoa_r+0xaba>
 800c6ac:	d1d8      	bne.n	800c660 <_dtoa_r+0xa68>
 800c6ae:	07eb      	lsls	r3, r5, #31
 800c6b0:	d5d6      	bpl.n	800c660 <_dtoa_r+0xa68>
 800c6b2:	2d39      	cmp	r5, #57	@ 0x39
 800c6b4:	d1d2      	bne.n	800c65c <_dtoa_r+0xa64>
 800c6b6:	2339      	movs	r3, #57	@ 0x39
 800c6b8:	9a06      	ldr	r2, [sp, #24]
 800c6ba:	7013      	strb	r3, [r2, #0]
 800c6bc:	0023      	movs	r3, r4
 800c6be:	001c      	movs	r4, r3
 800c6c0:	3b01      	subs	r3, #1
 800c6c2:	781a      	ldrb	r2, [r3, #0]
 800c6c4:	2a39      	cmp	r2, #57	@ 0x39
 800c6c6:	d050      	beq.n	800c76a <_dtoa_r+0xb72>
 800c6c8:	3201      	adds	r2, #1
 800c6ca:	701a      	strb	r2, [r3, #0]
 800c6cc:	e4fe      	b.n	800c0cc <_dtoa_r+0x4d4>
 800c6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	dd03      	ble.n	800c6dc <_dtoa_r+0xae4>
 800c6d4:	2d39      	cmp	r5, #57	@ 0x39
 800c6d6:	d0ee      	beq.n	800c6b6 <_dtoa_r+0xabe>
 800c6d8:	3501      	adds	r5, #1
 800c6da:	e7c1      	b.n	800c660 <_dtoa_r+0xa68>
 800c6dc:	9b06      	ldr	r3, [sp, #24]
 800c6de:	9a06      	ldr	r2, [sp, #24]
 800c6e0:	701d      	strb	r5, [r3, #0]
 800c6e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d02b      	beq.n	800c740 <_dtoa_r+0xb48>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	220a      	movs	r2, #10
 800c6ec:	9905      	ldr	r1, [sp, #20]
 800c6ee:	9803      	ldr	r0, [sp, #12]
 800c6f0:	f000 f924 	bl	800c93c <__multadd>
 800c6f4:	9b04      	ldr	r3, [sp, #16]
 800c6f6:	9005      	str	r0, [sp, #20]
 800c6f8:	429f      	cmp	r7, r3
 800c6fa:	d109      	bne.n	800c710 <_dtoa_r+0xb18>
 800c6fc:	0039      	movs	r1, r7
 800c6fe:	2300      	movs	r3, #0
 800c700:	220a      	movs	r2, #10
 800c702:	9803      	ldr	r0, [sp, #12]
 800c704:	f000 f91a 	bl	800c93c <__multadd>
 800c708:	0007      	movs	r7, r0
 800c70a:	9004      	str	r0, [sp, #16]
 800c70c:	9406      	str	r4, [sp, #24]
 800c70e:	e778      	b.n	800c602 <_dtoa_r+0xa0a>
 800c710:	0039      	movs	r1, r7
 800c712:	2300      	movs	r3, #0
 800c714:	220a      	movs	r2, #10
 800c716:	9803      	ldr	r0, [sp, #12]
 800c718:	f000 f910 	bl	800c93c <__multadd>
 800c71c:	2300      	movs	r3, #0
 800c71e:	0007      	movs	r7, r0
 800c720:	220a      	movs	r2, #10
 800c722:	9904      	ldr	r1, [sp, #16]
 800c724:	9803      	ldr	r0, [sp, #12]
 800c726:	f000 f909 	bl	800c93c <__multadd>
 800c72a:	9004      	str	r0, [sp, #16]
 800c72c:	e7ee      	b.n	800c70c <_dtoa_r+0xb14>
 800c72e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c730:	2401      	movs	r4, #1
 800c732:	2b00      	cmp	r3, #0
 800c734:	dd00      	ble.n	800c738 <_dtoa_r+0xb40>
 800c736:	001c      	movs	r4, r3
 800c738:	9704      	str	r7, [sp, #16]
 800c73a:	2700      	movs	r7, #0
 800c73c:	9b08      	ldr	r3, [sp, #32]
 800c73e:	191c      	adds	r4, r3, r4
 800c740:	9905      	ldr	r1, [sp, #20]
 800c742:	2201      	movs	r2, #1
 800c744:	9803      	ldr	r0, [sp, #12]
 800c746:	f000 faab 	bl	800cca0 <__lshift>
 800c74a:	0031      	movs	r1, r6
 800c74c:	9005      	str	r0, [sp, #20]
 800c74e:	f000 fb13 	bl	800cd78 <__mcmp>
 800c752:	2800      	cmp	r0, #0
 800c754:	dcb2      	bgt.n	800c6bc <_dtoa_r+0xac4>
 800c756:	d101      	bne.n	800c75c <_dtoa_r+0xb64>
 800c758:	07ed      	lsls	r5, r5, #31
 800c75a:	d4af      	bmi.n	800c6bc <_dtoa_r+0xac4>
 800c75c:	0023      	movs	r3, r4
 800c75e:	001c      	movs	r4, r3
 800c760:	3b01      	subs	r3, #1
 800c762:	781a      	ldrb	r2, [r3, #0]
 800c764:	2a30      	cmp	r2, #48	@ 0x30
 800c766:	d0fa      	beq.n	800c75e <_dtoa_r+0xb66>
 800c768:	e4b0      	b.n	800c0cc <_dtoa_r+0x4d4>
 800c76a:	9a08      	ldr	r2, [sp, #32]
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d1a6      	bne.n	800c6be <_dtoa_r+0xac6>
 800c770:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c772:	3301      	adds	r3, #1
 800c774:	930c      	str	r3, [sp, #48]	@ 0x30
 800c776:	2331      	movs	r3, #49	@ 0x31
 800c778:	7013      	strb	r3, [r2, #0]
 800c77a:	e4a7      	b.n	800c0cc <_dtoa_r+0x4d4>
 800c77c:	4b14      	ldr	r3, [pc, #80]	@ (800c7d0 <_dtoa_r+0xbd8>)
 800c77e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c780:	9308      	str	r3, [sp, #32]
 800c782:	4b14      	ldr	r3, [pc, #80]	@ (800c7d4 <_dtoa_r+0xbdc>)
 800c784:	2a00      	cmp	r2, #0
 800c786:	d001      	beq.n	800c78c <_dtoa_r+0xb94>
 800c788:	f7ff fa7e 	bl	800bc88 <_dtoa_r+0x90>
 800c78c:	f7ff fa7e 	bl	800bc8c <_dtoa_r+0x94>
 800c790:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c792:	2b01      	cmp	r3, #1
 800c794:	dc00      	bgt.n	800c798 <_dtoa_r+0xba0>
 800c796:	e648      	b.n	800c42a <_dtoa_r+0x832>
 800c798:	2001      	movs	r0, #1
 800c79a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800c79c:	e665      	b.n	800c46a <_dtoa_r+0x872>
 800c79e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	dc00      	bgt.n	800c7a6 <_dtoa_r+0xbae>
 800c7a4:	e6a9      	b.n	800c4fa <_dtoa_r+0x902>
 800c7a6:	2400      	movs	r4, #0
 800c7a8:	0031      	movs	r1, r6
 800c7aa:	9805      	ldr	r0, [sp, #20]
 800c7ac:	f7ff f99f 	bl	800baee <quorem>
 800c7b0:	9b08      	ldr	r3, [sp, #32]
 800c7b2:	3030      	adds	r0, #48	@ 0x30
 800c7b4:	5518      	strb	r0, [r3, r4]
 800c7b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7b8:	3401      	adds	r4, #1
 800c7ba:	0005      	movs	r5, r0
 800c7bc:	42a3      	cmp	r3, r4
 800c7be:	ddb6      	ble.n	800c72e <_dtoa_r+0xb36>
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	220a      	movs	r2, #10
 800c7c4:	9905      	ldr	r1, [sp, #20]
 800c7c6:	9803      	ldr	r0, [sp, #12]
 800c7c8:	f000 f8b8 	bl	800c93c <__multadd>
 800c7cc:	9005      	str	r0, [sp, #20]
 800c7ce:	e7eb      	b.n	800c7a8 <_dtoa_r+0xbb0>
 800c7d0:	0800d9b4 	.word	0x0800d9b4
 800c7d4:	0800d9bc 	.word	0x0800d9bc

0800c7d8 <_free_r>:
 800c7d8:	b570      	push	{r4, r5, r6, lr}
 800c7da:	0005      	movs	r5, r0
 800c7dc:	1e0c      	subs	r4, r1, #0
 800c7de:	d010      	beq.n	800c802 <_free_r+0x2a>
 800c7e0:	3c04      	subs	r4, #4
 800c7e2:	6823      	ldr	r3, [r4, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	da00      	bge.n	800c7ea <_free_r+0x12>
 800c7e8:	18e4      	adds	r4, r4, r3
 800c7ea:	0028      	movs	r0, r5
 800c7ec:	f7fe fb28 	bl	800ae40 <__malloc_lock>
 800c7f0:	4a1d      	ldr	r2, [pc, #116]	@ (800c868 <_free_r+0x90>)
 800c7f2:	6813      	ldr	r3, [r2, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d105      	bne.n	800c804 <_free_r+0x2c>
 800c7f8:	6063      	str	r3, [r4, #4]
 800c7fa:	6014      	str	r4, [r2, #0]
 800c7fc:	0028      	movs	r0, r5
 800c7fe:	f7fe fb27 	bl	800ae50 <__malloc_unlock>
 800c802:	bd70      	pop	{r4, r5, r6, pc}
 800c804:	42a3      	cmp	r3, r4
 800c806:	d908      	bls.n	800c81a <_free_r+0x42>
 800c808:	6820      	ldr	r0, [r4, #0]
 800c80a:	1821      	adds	r1, r4, r0
 800c80c:	428b      	cmp	r3, r1
 800c80e:	d1f3      	bne.n	800c7f8 <_free_r+0x20>
 800c810:	6819      	ldr	r1, [r3, #0]
 800c812:	685b      	ldr	r3, [r3, #4]
 800c814:	1809      	adds	r1, r1, r0
 800c816:	6021      	str	r1, [r4, #0]
 800c818:	e7ee      	b.n	800c7f8 <_free_r+0x20>
 800c81a:	001a      	movs	r2, r3
 800c81c:	685b      	ldr	r3, [r3, #4]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d001      	beq.n	800c826 <_free_r+0x4e>
 800c822:	42a3      	cmp	r3, r4
 800c824:	d9f9      	bls.n	800c81a <_free_r+0x42>
 800c826:	6811      	ldr	r1, [r2, #0]
 800c828:	1850      	adds	r0, r2, r1
 800c82a:	42a0      	cmp	r0, r4
 800c82c:	d10b      	bne.n	800c846 <_free_r+0x6e>
 800c82e:	6820      	ldr	r0, [r4, #0]
 800c830:	1809      	adds	r1, r1, r0
 800c832:	1850      	adds	r0, r2, r1
 800c834:	6011      	str	r1, [r2, #0]
 800c836:	4283      	cmp	r3, r0
 800c838:	d1e0      	bne.n	800c7fc <_free_r+0x24>
 800c83a:	6818      	ldr	r0, [r3, #0]
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	1841      	adds	r1, r0, r1
 800c840:	6011      	str	r1, [r2, #0]
 800c842:	6053      	str	r3, [r2, #4]
 800c844:	e7da      	b.n	800c7fc <_free_r+0x24>
 800c846:	42a0      	cmp	r0, r4
 800c848:	d902      	bls.n	800c850 <_free_r+0x78>
 800c84a:	230c      	movs	r3, #12
 800c84c:	602b      	str	r3, [r5, #0]
 800c84e:	e7d5      	b.n	800c7fc <_free_r+0x24>
 800c850:	6820      	ldr	r0, [r4, #0]
 800c852:	1821      	adds	r1, r4, r0
 800c854:	428b      	cmp	r3, r1
 800c856:	d103      	bne.n	800c860 <_free_r+0x88>
 800c858:	6819      	ldr	r1, [r3, #0]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	1809      	adds	r1, r1, r0
 800c85e:	6021      	str	r1, [r4, #0]
 800c860:	6063      	str	r3, [r4, #4]
 800c862:	6054      	str	r4, [r2, #4]
 800c864:	e7ca      	b.n	800c7fc <_free_r+0x24>
 800c866:	46c0      	nop			@ (mov r8, r8)
 800c868:	2000061c 	.word	0x2000061c

0800c86c <_Balloc>:
 800c86c:	b570      	push	{r4, r5, r6, lr}
 800c86e:	69c5      	ldr	r5, [r0, #28]
 800c870:	0006      	movs	r6, r0
 800c872:	000c      	movs	r4, r1
 800c874:	2d00      	cmp	r5, #0
 800c876:	d10e      	bne.n	800c896 <_Balloc+0x2a>
 800c878:	2010      	movs	r0, #16
 800c87a:	f7fe fa2b 	bl	800acd4 <malloc>
 800c87e:	1e02      	subs	r2, r0, #0
 800c880:	61f0      	str	r0, [r6, #28]
 800c882:	d104      	bne.n	800c88e <_Balloc+0x22>
 800c884:	216b      	movs	r1, #107	@ 0x6b
 800c886:	4b19      	ldr	r3, [pc, #100]	@ (800c8ec <_Balloc+0x80>)
 800c888:	4819      	ldr	r0, [pc, #100]	@ (800c8f0 <_Balloc+0x84>)
 800c88a:	f000 fc3d 	bl	800d108 <__assert_func>
 800c88e:	6045      	str	r5, [r0, #4]
 800c890:	6085      	str	r5, [r0, #8]
 800c892:	6005      	str	r5, [r0, #0]
 800c894:	60c5      	str	r5, [r0, #12]
 800c896:	69f5      	ldr	r5, [r6, #28]
 800c898:	68eb      	ldr	r3, [r5, #12]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d013      	beq.n	800c8c6 <_Balloc+0x5a>
 800c89e:	69f3      	ldr	r3, [r6, #28]
 800c8a0:	00a2      	lsls	r2, r4, #2
 800c8a2:	68db      	ldr	r3, [r3, #12]
 800c8a4:	189b      	adds	r3, r3, r2
 800c8a6:	6818      	ldr	r0, [r3, #0]
 800c8a8:	2800      	cmp	r0, #0
 800c8aa:	d118      	bne.n	800c8de <_Balloc+0x72>
 800c8ac:	2101      	movs	r1, #1
 800c8ae:	000d      	movs	r5, r1
 800c8b0:	40a5      	lsls	r5, r4
 800c8b2:	1d6a      	adds	r2, r5, #5
 800c8b4:	0030      	movs	r0, r6
 800c8b6:	0092      	lsls	r2, r2, #2
 800c8b8:	f7fe f9de 	bl	800ac78 <_calloc_r>
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	d00c      	beq.n	800c8da <_Balloc+0x6e>
 800c8c0:	6044      	str	r4, [r0, #4]
 800c8c2:	6085      	str	r5, [r0, #8]
 800c8c4:	e00d      	b.n	800c8e2 <_Balloc+0x76>
 800c8c6:	2221      	movs	r2, #33	@ 0x21
 800c8c8:	2104      	movs	r1, #4
 800c8ca:	0030      	movs	r0, r6
 800c8cc:	f7fe f9d4 	bl	800ac78 <_calloc_r>
 800c8d0:	69f3      	ldr	r3, [r6, #28]
 800c8d2:	60e8      	str	r0, [r5, #12]
 800c8d4:	68db      	ldr	r3, [r3, #12]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d1e1      	bne.n	800c89e <_Balloc+0x32>
 800c8da:	2000      	movs	r0, #0
 800c8dc:	bd70      	pop	{r4, r5, r6, pc}
 800c8de:	6802      	ldr	r2, [r0, #0]
 800c8e0:	601a      	str	r2, [r3, #0]
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	6103      	str	r3, [r0, #16]
 800c8e6:	60c3      	str	r3, [r0, #12]
 800c8e8:	e7f8      	b.n	800c8dc <_Balloc+0x70>
 800c8ea:	46c0      	nop			@ (mov r8, r8)
 800c8ec:	0800d9c1 	.word	0x0800d9c1
 800c8f0:	0800da41 	.word	0x0800da41

0800c8f4 <_Bfree>:
 800c8f4:	b570      	push	{r4, r5, r6, lr}
 800c8f6:	69c6      	ldr	r6, [r0, #28]
 800c8f8:	0005      	movs	r5, r0
 800c8fa:	000c      	movs	r4, r1
 800c8fc:	2e00      	cmp	r6, #0
 800c8fe:	d10e      	bne.n	800c91e <_Bfree+0x2a>
 800c900:	2010      	movs	r0, #16
 800c902:	f7fe f9e7 	bl	800acd4 <malloc>
 800c906:	1e02      	subs	r2, r0, #0
 800c908:	61e8      	str	r0, [r5, #28]
 800c90a:	d104      	bne.n	800c916 <_Bfree+0x22>
 800c90c:	218f      	movs	r1, #143	@ 0x8f
 800c90e:	4b09      	ldr	r3, [pc, #36]	@ (800c934 <_Bfree+0x40>)
 800c910:	4809      	ldr	r0, [pc, #36]	@ (800c938 <_Bfree+0x44>)
 800c912:	f000 fbf9 	bl	800d108 <__assert_func>
 800c916:	6046      	str	r6, [r0, #4]
 800c918:	6086      	str	r6, [r0, #8]
 800c91a:	6006      	str	r6, [r0, #0]
 800c91c:	60c6      	str	r6, [r0, #12]
 800c91e:	2c00      	cmp	r4, #0
 800c920:	d007      	beq.n	800c932 <_Bfree+0x3e>
 800c922:	69eb      	ldr	r3, [r5, #28]
 800c924:	6862      	ldr	r2, [r4, #4]
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	0092      	lsls	r2, r2, #2
 800c92a:	189b      	adds	r3, r3, r2
 800c92c:	681a      	ldr	r2, [r3, #0]
 800c92e:	6022      	str	r2, [r4, #0]
 800c930:	601c      	str	r4, [r3, #0]
 800c932:	bd70      	pop	{r4, r5, r6, pc}
 800c934:	0800d9c1 	.word	0x0800d9c1
 800c938:	0800da41 	.word	0x0800da41

0800c93c <__multadd>:
 800c93c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c93e:	000f      	movs	r7, r1
 800c940:	9001      	str	r0, [sp, #4]
 800c942:	000c      	movs	r4, r1
 800c944:	001e      	movs	r6, r3
 800c946:	2000      	movs	r0, #0
 800c948:	690d      	ldr	r5, [r1, #16]
 800c94a:	3714      	adds	r7, #20
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	3001      	adds	r0, #1
 800c950:	b299      	uxth	r1, r3
 800c952:	4351      	muls	r1, r2
 800c954:	0c1b      	lsrs	r3, r3, #16
 800c956:	4353      	muls	r3, r2
 800c958:	1989      	adds	r1, r1, r6
 800c95a:	0c0e      	lsrs	r6, r1, #16
 800c95c:	199b      	adds	r3, r3, r6
 800c95e:	0c1e      	lsrs	r6, r3, #16
 800c960:	b289      	uxth	r1, r1
 800c962:	041b      	lsls	r3, r3, #16
 800c964:	185b      	adds	r3, r3, r1
 800c966:	c708      	stmia	r7!, {r3}
 800c968:	4285      	cmp	r5, r0
 800c96a:	dcef      	bgt.n	800c94c <__multadd+0x10>
 800c96c:	2e00      	cmp	r6, #0
 800c96e:	d022      	beq.n	800c9b6 <__multadd+0x7a>
 800c970:	68a3      	ldr	r3, [r4, #8]
 800c972:	42ab      	cmp	r3, r5
 800c974:	dc19      	bgt.n	800c9aa <__multadd+0x6e>
 800c976:	6861      	ldr	r1, [r4, #4]
 800c978:	9801      	ldr	r0, [sp, #4]
 800c97a:	3101      	adds	r1, #1
 800c97c:	f7ff ff76 	bl	800c86c <_Balloc>
 800c980:	1e07      	subs	r7, r0, #0
 800c982:	d105      	bne.n	800c990 <__multadd+0x54>
 800c984:	003a      	movs	r2, r7
 800c986:	21ba      	movs	r1, #186	@ 0xba
 800c988:	4b0c      	ldr	r3, [pc, #48]	@ (800c9bc <__multadd+0x80>)
 800c98a:	480d      	ldr	r0, [pc, #52]	@ (800c9c0 <__multadd+0x84>)
 800c98c:	f000 fbbc 	bl	800d108 <__assert_func>
 800c990:	0021      	movs	r1, r4
 800c992:	6922      	ldr	r2, [r4, #16]
 800c994:	310c      	adds	r1, #12
 800c996:	3202      	adds	r2, #2
 800c998:	0092      	lsls	r2, r2, #2
 800c99a:	300c      	adds	r0, #12
 800c99c:	f7ff f89e 	bl	800badc <memcpy>
 800c9a0:	0021      	movs	r1, r4
 800c9a2:	9801      	ldr	r0, [sp, #4]
 800c9a4:	f7ff ffa6 	bl	800c8f4 <_Bfree>
 800c9a8:	003c      	movs	r4, r7
 800c9aa:	1d2b      	adds	r3, r5, #4
 800c9ac:	009b      	lsls	r3, r3, #2
 800c9ae:	18e3      	adds	r3, r4, r3
 800c9b0:	3501      	adds	r5, #1
 800c9b2:	605e      	str	r6, [r3, #4]
 800c9b4:	6125      	str	r5, [r4, #16]
 800c9b6:	0020      	movs	r0, r4
 800c9b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c9ba:	46c0      	nop			@ (mov r8, r8)
 800c9bc:	0800da30 	.word	0x0800da30
 800c9c0:	0800da41 	.word	0x0800da41

0800c9c4 <__hi0bits>:
 800c9c4:	2280      	movs	r2, #128	@ 0x80
 800c9c6:	0003      	movs	r3, r0
 800c9c8:	0252      	lsls	r2, r2, #9
 800c9ca:	2000      	movs	r0, #0
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	d201      	bcs.n	800c9d4 <__hi0bits+0x10>
 800c9d0:	041b      	lsls	r3, r3, #16
 800c9d2:	3010      	adds	r0, #16
 800c9d4:	2280      	movs	r2, #128	@ 0x80
 800c9d6:	0452      	lsls	r2, r2, #17
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d201      	bcs.n	800c9e0 <__hi0bits+0x1c>
 800c9dc:	3008      	adds	r0, #8
 800c9de:	021b      	lsls	r3, r3, #8
 800c9e0:	2280      	movs	r2, #128	@ 0x80
 800c9e2:	0552      	lsls	r2, r2, #21
 800c9e4:	4293      	cmp	r3, r2
 800c9e6:	d201      	bcs.n	800c9ec <__hi0bits+0x28>
 800c9e8:	3004      	adds	r0, #4
 800c9ea:	011b      	lsls	r3, r3, #4
 800c9ec:	2280      	movs	r2, #128	@ 0x80
 800c9ee:	05d2      	lsls	r2, r2, #23
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d201      	bcs.n	800c9f8 <__hi0bits+0x34>
 800c9f4:	3002      	adds	r0, #2
 800c9f6:	009b      	lsls	r3, r3, #2
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	db03      	blt.n	800ca04 <__hi0bits+0x40>
 800c9fc:	3001      	adds	r0, #1
 800c9fe:	4213      	tst	r3, r2
 800ca00:	d100      	bne.n	800ca04 <__hi0bits+0x40>
 800ca02:	2020      	movs	r0, #32
 800ca04:	4770      	bx	lr

0800ca06 <__lo0bits>:
 800ca06:	6803      	ldr	r3, [r0, #0]
 800ca08:	0001      	movs	r1, r0
 800ca0a:	2207      	movs	r2, #7
 800ca0c:	0018      	movs	r0, r3
 800ca0e:	4010      	ands	r0, r2
 800ca10:	4213      	tst	r3, r2
 800ca12:	d00d      	beq.n	800ca30 <__lo0bits+0x2a>
 800ca14:	3a06      	subs	r2, #6
 800ca16:	2000      	movs	r0, #0
 800ca18:	4213      	tst	r3, r2
 800ca1a:	d105      	bne.n	800ca28 <__lo0bits+0x22>
 800ca1c:	3002      	adds	r0, #2
 800ca1e:	4203      	tst	r3, r0
 800ca20:	d003      	beq.n	800ca2a <__lo0bits+0x24>
 800ca22:	40d3      	lsrs	r3, r2
 800ca24:	0010      	movs	r0, r2
 800ca26:	600b      	str	r3, [r1, #0]
 800ca28:	4770      	bx	lr
 800ca2a:	089b      	lsrs	r3, r3, #2
 800ca2c:	600b      	str	r3, [r1, #0]
 800ca2e:	e7fb      	b.n	800ca28 <__lo0bits+0x22>
 800ca30:	b29a      	uxth	r2, r3
 800ca32:	2a00      	cmp	r2, #0
 800ca34:	d101      	bne.n	800ca3a <__lo0bits+0x34>
 800ca36:	2010      	movs	r0, #16
 800ca38:	0c1b      	lsrs	r3, r3, #16
 800ca3a:	b2da      	uxtb	r2, r3
 800ca3c:	2a00      	cmp	r2, #0
 800ca3e:	d101      	bne.n	800ca44 <__lo0bits+0x3e>
 800ca40:	3008      	adds	r0, #8
 800ca42:	0a1b      	lsrs	r3, r3, #8
 800ca44:	071a      	lsls	r2, r3, #28
 800ca46:	d101      	bne.n	800ca4c <__lo0bits+0x46>
 800ca48:	3004      	adds	r0, #4
 800ca4a:	091b      	lsrs	r3, r3, #4
 800ca4c:	079a      	lsls	r2, r3, #30
 800ca4e:	d101      	bne.n	800ca54 <__lo0bits+0x4e>
 800ca50:	3002      	adds	r0, #2
 800ca52:	089b      	lsrs	r3, r3, #2
 800ca54:	07da      	lsls	r2, r3, #31
 800ca56:	d4e9      	bmi.n	800ca2c <__lo0bits+0x26>
 800ca58:	3001      	adds	r0, #1
 800ca5a:	085b      	lsrs	r3, r3, #1
 800ca5c:	d1e6      	bne.n	800ca2c <__lo0bits+0x26>
 800ca5e:	2020      	movs	r0, #32
 800ca60:	e7e2      	b.n	800ca28 <__lo0bits+0x22>
	...

0800ca64 <__i2b>:
 800ca64:	b510      	push	{r4, lr}
 800ca66:	000c      	movs	r4, r1
 800ca68:	2101      	movs	r1, #1
 800ca6a:	f7ff feff 	bl	800c86c <_Balloc>
 800ca6e:	2800      	cmp	r0, #0
 800ca70:	d107      	bne.n	800ca82 <__i2b+0x1e>
 800ca72:	2146      	movs	r1, #70	@ 0x46
 800ca74:	4c05      	ldr	r4, [pc, #20]	@ (800ca8c <__i2b+0x28>)
 800ca76:	0002      	movs	r2, r0
 800ca78:	4b05      	ldr	r3, [pc, #20]	@ (800ca90 <__i2b+0x2c>)
 800ca7a:	0020      	movs	r0, r4
 800ca7c:	31ff      	adds	r1, #255	@ 0xff
 800ca7e:	f000 fb43 	bl	800d108 <__assert_func>
 800ca82:	2301      	movs	r3, #1
 800ca84:	6144      	str	r4, [r0, #20]
 800ca86:	6103      	str	r3, [r0, #16]
 800ca88:	bd10      	pop	{r4, pc}
 800ca8a:	46c0      	nop			@ (mov r8, r8)
 800ca8c:	0800da41 	.word	0x0800da41
 800ca90:	0800da30 	.word	0x0800da30

0800ca94 <__multiply>:
 800ca94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca96:	0014      	movs	r4, r2
 800ca98:	690a      	ldr	r2, [r1, #16]
 800ca9a:	6923      	ldr	r3, [r4, #16]
 800ca9c:	000d      	movs	r5, r1
 800ca9e:	b089      	sub	sp, #36	@ 0x24
 800caa0:	429a      	cmp	r2, r3
 800caa2:	db02      	blt.n	800caaa <__multiply+0x16>
 800caa4:	0023      	movs	r3, r4
 800caa6:	000c      	movs	r4, r1
 800caa8:	001d      	movs	r5, r3
 800caaa:	6927      	ldr	r7, [r4, #16]
 800caac:	692e      	ldr	r6, [r5, #16]
 800caae:	6861      	ldr	r1, [r4, #4]
 800cab0:	19bb      	adds	r3, r7, r6
 800cab2:	9300      	str	r3, [sp, #0]
 800cab4:	68a3      	ldr	r3, [r4, #8]
 800cab6:	19ba      	adds	r2, r7, r6
 800cab8:	4293      	cmp	r3, r2
 800caba:	da00      	bge.n	800cabe <__multiply+0x2a>
 800cabc:	3101      	adds	r1, #1
 800cabe:	f7ff fed5 	bl	800c86c <_Balloc>
 800cac2:	4684      	mov	ip, r0
 800cac4:	2800      	cmp	r0, #0
 800cac6:	d106      	bne.n	800cad6 <__multiply+0x42>
 800cac8:	21b1      	movs	r1, #177	@ 0xb1
 800caca:	4662      	mov	r2, ip
 800cacc:	4b44      	ldr	r3, [pc, #272]	@ (800cbe0 <__multiply+0x14c>)
 800cace:	4845      	ldr	r0, [pc, #276]	@ (800cbe4 <__multiply+0x150>)
 800cad0:	0049      	lsls	r1, r1, #1
 800cad2:	f000 fb19 	bl	800d108 <__assert_func>
 800cad6:	0002      	movs	r2, r0
 800cad8:	19bb      	adds	r3, r7, r6
 800cada:	3214      	adds	r2, #20
 800cadc:	009b      	lsls	r3, r3, #2
 800cade:	18d3      	adds	r3, r2, r3
 800cae0:	9301      	str	r3, [sp, #4]
 800cae2:	2100      	movs	r1, #0
 800cae4:	0013      	movs	r3, r2
 800cae6:	9801      	ldr	r0, [sp, #4]
 800cae8:	4283      	cmp	r3, r0
 800caea:	d328      	bcc.n	800cb3e <__multiply+0xaa>
 800caec:	0023      	movs	r3, r4
 800caee:	00bf      	lsls	r7, r7, #2
 800caf0:	3314      	adds	r3, #20
 800caf2:	9304      	str	r3, [sp, #16]
 800caf4:	3514      	adds	r5, #20
 800caf6:	19db      	adds	r3, r3, r7
 800caf8:	00b6      	lsls	r6, r6, #2
 800cafa:	9302      	str	r3, [sp, #8]
 800cafc:	19ab      	adds	r3, r5, r6
 800cafe:	9307      	str	r3, [sp, #28]
 800cb00:	2304      	movs	r3, #4
 800cb02:	9305      	str	r3, [sp, #20]
 800cb04:	0023      	movs	r3, r4
 800cb06:	9902      	ldr	r1, [sp, #8]
 800cb08:	3315      	adds	r3, #21
 800cb0a:	4299      	cmp	r1, r3
 800cb0c:	d305      	bcc.n	800cb1a <__multiply+0x86>
 800cb0e:	1b0c      	subs	r4, r1, r4
 800cb10:	3c15      	subs	r4, #21
 800cb12:	08a4      	lsrs	r4, r4, #2
 800cb14:	3401      	adds	r4, #1
 800cb16:	00a3      	lsls	r3, r4, #2
 800cb18:	9305      	str	r3, [sp, #20]
 800cb1a:	9b07      	ldr	r3, [sp, #28]
 800cb1c:	429d      	cmp	r5, r3
 800cb1e:	d310      	bcc.n	800cb42 <__multiply+0xae>
 800cb20:	9b00      	ldr	r3, [sp, #0]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	dd05      	ble.n	800cb32 <__multiply+0x9e>
 800cb26:	9b01      	ldr	r3, [sp, #4]
 800cb28:	3b04      	subs	r3, #4
 800cb2a:	9301      	str	r3, [sp, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d052      	beq.n	800cbd8 <__multiply+0x144>
 800cb32:	4663      	mov	r3, ip
 800cb34:	4660      	mov	r0, ip
 800cb36:	9a00      	ldr	r2, [sp, #0]
 800cb38:	611a      	str	r2, [r3, #16]
 800cb3a:	b009      	add	sp, #36	@ 0x24
 800cb3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb3e:	c302      	stmia	r3!, {r1}
 800cb40:	e7d1      	b.n	800cae6 <__multiply+0x52>
 800cb42:	682c      	ldr	r4, [r5, #0]
 800cb44:	b2a4      	uxth	r4, r4
 800cb46:	2c00      	cmp	r4, #0
 800cb48:	d01f      	beq.n	800cb8a <__multiply+0xf6>
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	0017      	movs	r7, r2
 800cb4e:	9e04      	ldr	r6, [sp, #16]
 800cb50:	9303      	str	r3, [sp, #12]
 800cb52:	ce08      	ldmia	r6!, {r3}
 800cb54:	6839      	ldr	r1, [r7, #0]
 800cb56:	9306      	str	r3, [sp, #24]
 800cb58:	466b      	mov	r3, sp
 800cb5a:	8b1b      	ldrh	r3, [r3, #24]
 800cb5c:	b288      	uxth	r0, r1
 800cb5e:	4363      	muls	r3, r4
 800cb60:	181b      	adds	r3, r3, r0
 800cb62:	9803      	ldr	r0, [sp, #12]
 800cb64:	0c09      	lsrs	r1, r1, #16
 800cb66:	181b      	adds	r3, r3, r0
 800cb68:	9806      	ldr	r0, [sp, #24]
 800cb6a:	0c00      	lsrs	r0, r0, #16
 800cb6c:	4360      	muls	r0, r4
 800cb6e:	1840      	adds	r0, r0, r1
 800cb70:	0c19      	lsrs	r1, r3, #16
 800cb72:	1841      	adds	r1, r0, r1
 800cb74:	0c08      	lsrs	r0, r1, #16
 800cb76:	b29b      	uxth	r3, r3
 800cb78:	0409      	lsls	r1, r1, #16
 800cb7a:	4319      	orrs	r1, r3
 800cb7c:	9b02      	ldr	r3, [sp, #8]
 800cb7e:	9003      	str	r0, [sp, #12]
 800cb80:	c702      	stmia	r7!, {r1}
 800cb82:	42b3      	cmp	r3, r6
 800cb84:	d8e5      	bhi.n	800cb52 <__multiply+0xbe>
 800cb86:	9b05      	ldr	r3, [sp, #20]
 800cb88:	50d0      	str	r0, [r2, r3]
 800cb8a:	682c      	ldr	r4, [r5, #0]
 800cb8c:	0c24      	lsrs	r4, r4, #16
 800cb8e:	d020      	beq.n	800cbd2 <__multiply+0x13e>
 800cb90:	2100      	movs	r1, #0
 800cb92:	0010      	movs	r0, r2
 800cb94:	6813      	ldr	r3, [r2, #0]
 800cb96:	9e04      	ldr	r6, [sp, #16]
 800cb98:	9103      	str	r1, [sp, #12]
 800cb9a:	6831      	ldr	r1, [r6, #0]
 800cb9c:	6807      	ldr	r7, [r0, #0]
 800cb9e:	b289      	uxth	r1, r1
 800cba0:	4361      	muls	r1, r4
 800cba2:	0c3f      	lsrs	r7, r7, #16
 800cba4:	19c9      	adds	r1, r1, r7
 800cba6:	9f03      	ldr	r7, [sp, #12]
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	19c9      	adds	r1, r1, r7
 800cbac:	040f      	lsls	r7, r1, #16
 800cbae:	431f      	orrs	r7, r3
 800cbb0:	6007      	str	r7, [r0, #0]
 800cbb2:	ce80      	ldmia	r6!, {r7}
 800cbb4:	6843      	ldr	r3, [r0, #4]
 800cbb6:	0c3f      	lsrs	r7, r7, #16
 800cbb8:	4367      	muls	r7, r4
 800cbba:	b29b      	uxth	r3, r3
 800cbbc:	0c09      	lsrs	r1, r1, #16
 800cbbe:	18fb      	adds	r3, r7, r3
 800cbc0:	185b      	adds	r3, r3, r1
 800cbc2:	0c19      	lsrs	r1, r3, #16
 800cbc4:	9103      	str	r1, [sp, #12]
 800cbc6:	9902      	ldr	r1, [sp, #8]
 800cbc8:	3004      	adds	r0, #4
 800cbca:	42b1      	cmp	r1, r6
 800cbcc:	d8e5      	bhi.n	800cb9a <__multiply+0x106>
 800cbce:	9905      	ldr	r1, [sp, #20]
 800cbd0:	5053      	str	r3, [r2, r1]
 800cbd2:	3504      	adds	r5, #4
 800cbd4:	3204      	adds	r2, #4
 800cbd6:	e7a0      	b.n	800cb1a <__multiply+0x86>
 800cbd8:	9b00      	ldr	r3, [sp, #0]
 800cbda:	3b01      	subs	r3, #1
 800cbdc:	9300      	str	r3, [sp, #0]
 800cbde:	e79f      	b.n	800cb20 <__multiply+0x8c>
 800cbe0:	0800da30 	.word	0x0800da30
 800cbe4:	0800da41 	.word	0x0800da41

0800cbe8 <__pow5mult>:
 800cbe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbea:	2303      	movs	r3, #3
 800cbec:	0015      	movs	r5, r2
 800cbee:	0007      	movs	r7, r0
 800cbf0:	000e      	movs	r6, r1
 800cbf2:	401a      	ands	r2, r3
 800cbf4:	421d      	tst	r5, r3
 800cbf6:	d008      	beq.n	800cc0a <__pow5mult+0x22>
 800cbf8:	4925      	ldr	r1, [pc, #148]	@ (800cc90 <__pow5mult+0xa8>)
 800cbfa:	3a01      	subs	r2, #1
 800cbfc:	0092      	lsls	r2, r2, #2
 800cbfe:	5852      	ldr	r2, [r2, r1]
 800cc00:	2300      	movs	r3, #0
 800cc02:	0031      	movs	r1, r6
 800cc04:	f7ff fe9a 	bl	800c93c <__multadd>
 800cc08:	0006      	movs	r6, r0
 800cc0a:	10ad      	asrs	r5, r5, #2
 800cc0c:	d03d      	beq.n	800cc8a <__pow5mult+0xa2>
 800cc0e:	69fc      	ldr	r4, [r7, #28]
 800cc10:	2c00      	cmp	r4, #0
 800cc12:	d10f      	bne.n	800cc34 <__pow5mult+0x4c>
 800cc14:	2010      	movs	r0, #16
 800cc16:	f7fe f85d 	bl	800acd4 <malloc>
 800cc1a:	1e02      	subs	r2, r0, #0
 800cc1c:	61f8      	str	r0, [r7, #28]
 800cc1e:	d105      	bne.n	800cc2c <__pow5mult+0x44>
 800cc20:	21b4      	movs	r1, #180	@ 0xb4
 800cc22:	4b1c      	ldr	r3, [pc, #112]	@ (800cc94 <__pow5mult+0xac>)
 800cc24:	481c      	ldr	r0, [pc, #112]	@ (800cc98 <__pow5mult+0xb0>)
 800cc26:	31ff      	adds	r1, #255	@ 0xff
 800cc28:	f000 fa6e 	bl	800d108 <__assert_func>
 800cc2c:	6044      	str	r4, [r0, #4]
 800cc2e:	6084      	str	r4, [r0, #8]
 800cc30:	6004      	str	r4, [r0, #0]
 800cc32:	60c4      	str	r4, [r0, #12]
 800cc34:	69fb      	ldr	r3, [r7, #28]
 800cc36:	689c      	ldr	r4, [r3, #8]
 800cc38:	9301      	str	r3, [sp, #4]
 800cc3a:	2c00      	cmp	r4, #0
 800cc3c:	d108      	bne.n	800cc50 <__pow5mult+0x68>
 800cc3e:	0038      	movs	r0, r7
 800cc40:	4916      	ldr	r1, [pc, #88]	@ (800cc9c <__pow5mult+0xb4>)
 800cc42:	f7ff ff0f 	bl	800ca64 <__i2b>
 800cc46:	9b01      	ldr	r3, [sp, #4]
 800cc48:	0004      	movs	r4, r0
 800cc4a:	6098      	str	r0, [r3, #8]
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	6003      	str	r3, [r0, #0]
 800cc50:	2301      	movs	r3, #1
 800cc52:	421d      	tst	r5, r3
 800cc54:	d00a      	beq.n	800cc6c <__pow5mult+0x84>
 800cc56:	0031      	movs	r1, r6
 800cc58:	0022      	movs	r2, r4
 800cc5a:	0038      	movs	r0, r7
 800cc5c:	f7ff ff1a 	bl	800ca94 <__multiply>
 800cc60:	0031      	movs	r1, r6
 800cc62:	9001      	str	r0, [sp, #4]
 800cc64:	0038      	movs	r0, r7
 800cc66:	f7ff fe45 	bl	800c8f4 <_Bfree>
 800cc6a:	9e01      	ldr	r6, [sp, #4]
 800cc6c:	106d      	asrs	r5, r5, #1
 800cc6e:	d00c      	beq.n	800cc8a <__pow5mult+0xa2>
 800cc70:	6820      	ldr	r0, [r4, #0]
 800cc72:	2800      	cmp	r0, #0
 800cc74:	d107      	bne.n	800cc86 <__pow5mult+0x9e>
 800cc76:	0022      	movs	r2, r4
 800cc78:	0021      	movs	r1, r4
 800cc7a:	0038      	movs	r0, r7
 800cc7c:	f7ff ff0a 	bl	800ca94 <__multiply>
 800cc80:	2300      	movs	r3, #0
 800cc82:	6020      	str	r0, [r4, #0]
 800cc84:	6003      	str	r3, [r0, #0]
 800cc86:	0004      	movs	r4, r0
 800cc88:	e7e2      	b.n	800cc50 <__pow5mult+0x68>
 800cc8a:	0030      	movs	r0, r6
 800cc8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cc8e:	46c0      	nop			@ (mov r8, r8)
 800cc90:	0800db14 	.word	0x0800db14
 800cc94:	0800d9c1 	.word	0x0800d9c1
 800cc98:	0800da41 	.word	0x0800da41
 800cc9c:	00000271 	.word	0x00000271

0800cca0 <__lshift>:
 800cca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cca2:	000c      	movs	r4, r1
 800cca4:	0016      	movs	r6, r2
 800cca6:	6923      	ldr	r3, [r4, #16]
 800cca8:	1157      	asrs	r7, r2, #5
 800ccaa:	b085      	sub	sp, #20
 800ccac:	18fb      	adds	r3, r7, r3
 800ccae:	9301      	str	r3, [sp, #4]
 800ccb0:	3301      	adds	r3, #1
 800ccb2:	9300      	str	r3, [sp, #0]
 800ccb4:	6849      	ldr	r1, [r1, #4]
 800ccb6:	68a3      	ldr	r3, [r4, #8]
 800ccb8:	9002      	str	r0, [sp, #8]
 800ccba:	9a00      	ldr	r2, [sp, #0]
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	db10      	blt.n	800cce2 <__lshift+0x42>
 800ccc0:	9802      	ldr	r0, [sp, #8]
 800ccc2:	f7ff fdd3 	bl	800c86c <_Balloc>
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	0001      	movs	r1, r0
 800ccca:	0005      	movs	r5, r0
 800cccc:	001a      	movs	r2, r3
 800ccce:	3114      	adds	r1, #20
 800ccd0:	4298      	cmp	r0, r3
 800ccd2:	d10c      	bne.n	800ccee <__lshift+0x4e>
 800ccd4:	21ef      	movs	r1, #239	@ 0xef
 800ccd6:	002a      	movs	r2, r5
 800ccd8:	4b25      	ldr	r3, [pc, #148]	@ (800cd70 <__lshift+0xd0>)
 800ccda:	4826      	ldr	r0, [pc, #152]	@ (800cd74 <__lshift+0xd4>)
 800ccdc:	0049      	lsls	r1, r1, #1
 800ccde:	f000 fa13 	bl	800d108 <__assert_func>
 800cce2:	3101      	adds	r1, #1
 800cce4:	005b      	lsls	r3, r3, #1
 800cce6:	e7e8      	b.n	800ccba <__lshift+0x1a>
 800cce8:	0098      	lsls	r0, r3, #2
 800ccea:	500a      	str	r2, [r1, r0]
 800ccec:	3301      	adds	r3, #1
 800ccee:	42bb      	cmp	r3, r7
 800ccf0:	dbfa      	blt.n	800cce8 <__lshift+0x48>
 800ccf2:	43fb      	mvns	r3, r7
 800ccf4:	17db      	asrs	r3, r3, #31
 800ccf6:	401f      	ands	r7, r3
 800ccf8:	00bf      	lsls	r7, r7, #2
 800ccfa:	0023      	movs	r3, r4
 800ccfc:	201f      	movs	r0, #31
 800ccfe:	19c9      	adds	r1, r1, r7
 800cd00:	0037      	movs	r7, r6
 800cd02:	6922      	ldr	r2, [r4, #16]
 800cd04:	3314      	adds	r3, #20
 800cd06:	0092      	lsls	r2, r2, #2
 800cd08:	189a      	adds	r2, r3, r2
 800cd0a:	4007      	ands	r7, r0
 800cd0c:	4206      	tst	r6, r0
 800cd0e:	d029      	beq.n	800cd64 <__lshift+0xc4>
 800cd10:	3001      	adds	r0, #1
 800cd12:	1bc0      	subs	r0, r0, r7
 800cd14:	9003      	str	r0, [sp, #12]
 800cd16:	468c      	mov	ip, r1
 800cd18:	2000      	movs	r0, #0
 800cd1a:	681e      	ldr	r6, [r3, #0]
 800cd1c:	40be      	lsls	r6, r7
 800cd1e:	4306      	orrs	r6, r0
 800cd20:	4660      	mov	r0, ip
 800cd22:	c040      	stmia	r0!, {r6}
 800cd24:	4684      	mov	ip, r0
 800cd26:	9e03      	ldr	r6, [sp, #12]
 800cd28:	cb01      	ldmia	r3!, {r0}
 800cd2a:	40f0      	lsrs	r0, r6
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d8f4      	bhi.n	800cd1a <__lshift+0x7a>
 800cd30:	0026      	movs	r6, r4
 800cd32:	3615      	adds	r6, #21
 800cd34:	2304      	movs	r3, #4
 800cd36:	42b2      	cmp	r2, r6
 800cd38:	d304      	bcc.n	800cd44 <__lshift+0xa4>
 800cd3a:	1b13      	subs	r3, r2, r4
 800cd3c:	3b15      	subs	r3, #21
 800cd3e:	089b      	lsrs	r3, r3, #2
 800cd40:	3301      	adds	r3, #1
 800cd42:	009b      	lsls	r3, r3, #2
 800cd44:	50c8      	str	r0, [r1, r3]
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d002      	beq.n	800cd50 <__lshift+0xb0>
 800cd4a:	9b01      	ldr	r3, [sp, #4]
 800cd4c:	3302      	adds	r3, #2
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	9b00      	ldr	r3, [sp, #0]
 800cd52:	9802      	ldr	r0, [sp, #8]
 800cd54:	3b01      	subs	r3, #1
 800cd56:	0021      	movs	r1, r4
 800cd58:	612b      	str	r3, [r5, #16]
 800cd5a:	f7ff fdcb 	bl	800c8f4 <_Bfree>
 800cd5e:	0028      	movs	r0, r5
 800cd60:	b005      	add	sp, #20
 800cd62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd64:	cb01      	ldmia	r3!, {r0}
 800cd66:	c101      	stmia	r1!, {r0}
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d8fb      	bhi.n	800cd64 <__lshift+0xc4>
 800cd6c:	e7f0      	b.n	800cd50 <__lshift+0xb0>
 800cd6e:	46c0      	nop			@ (mov r8, r8)
 800cd70:	0800da30 	.word	0x0800da30
 800cd74:	0800da41 	.word	0x0800da41

0800cd78 <__mcmp>:
 800cd78:	b530      	push	{r4, r5, lr}
 800cd7a:	690b      	ldr	r3, [r1, #16]
 800cd7c:	6904      	ldr	r4, [r0, #16]
 800cd7e:	0002      	movs	r2, r0
 800cd80:	1ae0      	subs	r0, r4, r3
 800cd82:	429c      	cmp	r4, r3
 800cd84:	d10f      	bne.n	800cda6 <__mcmp+0x2e>
 800cd86:	3214      	adds	r2, #20
 800cd88:	009b      	lsls	r3, r3, #2
 800cd8a:	3114      	adds	r1, #20
 800cd8c:	0014      	movs	r4, r2
 800cd8e:	18c9      	adds	r1, r1, r3
 800cd90:	18d2      	adds	r2, r2, r3
 800cd92:	3a04      	subs	r2, #4
 800cd94:	3904      	subs	r1, #4
 800cd96:	6815      	ldr	r5, [r2, #0]
 800cd98:	680b      	ldr	r3, [r1, #0]
 800cd9a:	429d      	cmp	r5, r3
 800cd9c:	d004      	beq.n	800cda8 <__mcmp+0x30>
 800cd9e:	2001      	movs	r0, #1
 800cda0:	429d      	cmp	r5, r3
 800cda2:	d200      	bcs.n	800cda6 <__mcmp+0x2e>
 800cda4:	3802      	subs	r0, #2
 800cda6:	bd30      	pop	{r4, r5, pc}
 800cda8:	4294      	cmp	r4, r2
 800cdaa:	d3f2      	bcc.n	800cd92 <__mcmp+0x1a>
 800cdac:	e7fb      	b.n	800cda6 <__mcmp+0x2e>
	...

0800cdb0 <__mdiff>:
 800cdb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdb2:	000c      	movs	r4, r1
 800cdb4:	b087      	sub	sp, #28
 800cdb6:	9000      	str	r0, [sp, #0]
 800cdb8:	0011      	movs	r1, r2
 800cdba:	0020      	movs	r0, r4
 800cdbc:	0017      	movs	r7, r2
 800cdbe:	f7ff ffdb 	bl	800cd78 <__mcmp>
 800cdc2:	1e05      	subs	r5, r0, #0
 800cdc4:	d110      	bne.n	800cde8 <__mdiff+0x38>
 800cdc6:	0001      	movs	r1, r0
 800cdc8:	9800      	ldr	r0, [sp, #0]
 800cdca:	f7ff fd4f 	bl	800c86c <_Balloc>
 800cdce:	1e02      	subs	r2, r0, #0
 800cdd0:	d104      	bne.n	800cddc <__mdiff+0x2c>
 800cdd2:	4b40      	ldr	r3, [pc, #256]	@ (800ced4 <__mdiff+0x124>)
 800cdd4:	4840      	ldr	r0, [pc, #256]	@ (800ced8 <__mdiff+0x128>)
 800cdd6:	4941      	ldr	r1, [pc, #260]	@ (800cedc <__mdiff+0x12c>)
 800cdd8:	f000 f996 	bl	800d108 <__assert_func>
 800cddc:	2301      	movs	r3, #1
 800cdde:	6145      	str	r5, [r0, #20]
 800cde0:	6103      	str	r3, [r0, #16]
 800cde2:	0010      	movs	r0, r2
 800cde4:	b007      	add	sp, #28
 800cde6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cde8:	2600      	movs	r6, #0
 800cdea:	42b0      	cmp	r0, r6
 800cdec:	da03      	bge.n	800cdf6 <__mdiff+0x46>
 800cdee:	0023      	movs	r3, r4
 800cdf0:	003c      	movs	r4, r7
 800cdf2:	001f      	movs	r7, r3
 800cdf4:	3601      	adds	r6, #1
 800cdf6:	6861      	ldr	r1, [r4, #4]
 800cdf8:	9800      	ldr	r0, [sp, #0]
 800cdfa:	f7ff fd37 	bl	800c86c <_Balloc>
 800cdfe:	1e02      	subs	r2, r0, #0
 800ce00:	d103      	bne.n	800ce0a <__mdiff+0x5a>
 800ce02:	4b34      	ldr	r3, [pc, #208]	@ (800ced4 <__mdiff+0x124>)
 800ce04:	4834      	ldr	r0, [pc, #208]	@ (800ced8 <__mdiff+0x128>)
 800ce06:	4936      	ldr	r1, [pc, #216]	@ (800cee0 <__mdiff+0x130>)
 800ce08:	e7e6      	b.n	800cdd8 <__mdiff+0x28>
 800ce0a:	6923      	ldr	r3, [r4, #16]
 800ce0c:	3414      	adds	r4, #20
 800ce0e:	9300      	str	r3, [sp, #0]
 800ce10:	009b      	lsls	r3, r3, #2
 800ce12:	18e3      	adds	r3, r4, r3
 800ce14:	0021      	movs	r1, r4
 800ce16:	9401      	str	r4, [sp, #4]
 800ce18:	003c      	movs	r4, r7
 800ce1a:	9302      	str	r3, [sp, #8]
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	3414      	adds	r4, #20
 800ce20:	009b      	lsls	r3, r3, #2
 800ce22:	18e3      	adds	r3, r4, r3
 800ce24:	9303      	str	r3, [sp, #12]
 800ce26:	0003      	movs	r3, r0
 800ce28:	60c6      	str	r6, [r0, #12]
 800ce2a:	468c      	mov	ip, r1
 800ce2c:	2000      	movs	r0, #0
 800ce2e:	3314      	adds	r3, #20
 800ce30:	9304      	str	r3, [sp, #16]
 800ce32:	9305      	str	r3, [sp, #20]
 800ce34:	4663      	mov	r3, ip
 800ce36:	cb20      	ldmia	r3!, {r5}
 800ce38:	b2a9      	uxth	r1, r5
 800ce3a:	000e      	movs	r6, r1
 800ce3c:	469c      	mov	ip, r3
 800ce3e:	cc08      	ldmia	r4!, {r3}
 800ce40:	0c2d      	lsrs	r5, r5, #16
 800ce42:	b299      	uxth	r1, r3
 800ce44:	1a71      	subs	r1, r6, r1
 800ce46:	1809      	adds	r1, r1, r0
 800ce48:	0c1b      	lsrs	r3, r3, #16
 800ce4a:	1408      	asrs	r0, r1, #16
 800ce4c:	1aeb      	subs	r3, r5, r3
 800ce4e:	181b      	adds	r3, r3, r0
 800ce50:	1418      	asrs	r0, r3, #16
 800ce52:	b289      	uxth	r1, r1
 800ce54:	041b      	lsls	r3, r3, #16
 800ce56:	4319      	orrs	r1, r3
 800ce58:	9b05      	ldr	r3, [sp, #20]
 800ce5a:	c302      	stmia	r3!, {r1}
 800ce5c:	9305      	str	r3, [sp, #20]
 800ce5e:	9b03      	ldr	r3, [sp, #12]
 800ce60:	42a3      	cmp	r3, r4
 800ce62:	d8e7      	bhi.n	800ce34 <__mdiff+0x84>
 800ce64:	0039      	movs	r1, r7
 800ce66:	9c03      	ldr	r4, [sp, #12]
 800ce68:	3115      	adds	r1, #21
 800ce6a:	2304      	movs	r3, #4
 800ce6c:	428c      	cmp	r4, r1
 800ce6e:	d304      	bcc.n	800ce7a <__mdiff+0xca>
 800ce70:	1be3      	subs	r3, r4, r7
 800ce72:	3b15      	subs	r3, #21
 800ce74:	089b      	lsrs	r3, r3, #2
 800ce76:	3301      	adds	r3, #1
 800ce78:	009b      	lsls	r3, r3, #2
 800ce7a:	9901      	ldr	r1, [sp, #4]
 800ce7c:	18cd      	adds	r5, r1, r3
 800ce7e:	9904      	ldr	r1, [sp, #16]
 800ce80:	002e      	movs	r6, r5
 800ce82:	18cb      	adds	r3, r1, r3
 800ce84:	001f      	movs	r7, r3
 800ce86:	9902      	ldr	r1, [sp, #8]
 800ce88:	428e      	cmp	r6, r1
 800ce8a:	d311      	bcc.n	800ceb0 <__mdiff+0x100>
 800ce8c:	9c02      	ldr	r4, [sp, #8]
 800ce8e:	1ee9      	subs	r1, r5, #3
 800ce90:	2000      	movs	r0, #0
 800ce92:	428c      	cmp	r4, r1
 800ce94:	d304      	bcc.n	800cea0 <__mdiff+0xf0>
 800ce96:	0021      	movs	r1, r4
 800ce98:	3103      	adds	r1, #3
 800ce9a:	1b49      	subs	r1, r1, r5
 800ce9c:	0889      	lsrs	r1, r1, #2
 800ce9e:	0088      	lsls	r0, r1, #2
 800cea0:	181b      	adds	r3, r3, r0
 800cea2:	3b04      	subs	r3, #4
 800cea4:	6819      	ldr	r1, [r3, #0]
 800cea6:	2900      	cmp	r1, #0
 800cea8:	d010      	beq.n	800cecc <__mdiff+0x11c>
 800ceaa:	9b00      	ldr	r3, [sp, #0]
 800ceac:	6113      	str	r3, [r2, #16]
 800ceae:	e798      	b.n	800cde2 <__mdiff+0x32>
 800ceb0:	4684      	mov	ip, r0
 800ceb2:	ce02      	ldmia	r6!, {r1}
 800ceb4:	b288      	uxth	r0, r1
 800ceb6:	4460      	add	r0, ip
 800ceb8:	1400      	asrs	r0, r0, #16
 800ceba:	0c0c      	lsrs	r4, r1, #16
 800cebc:	1904      	adds	r4, r0, r4
 800cebe:	4461      	add	r1, ip
 800cec0:	1420      	asrs	r0, r4, #16
 800cec2:	b289      	uxth	r1, r1
 800cec4:	0424      	lsls	r4, r4, #16
 800cec6:	4321      	orrs	r1, r4
 800cec8:	c702      	stmia	r7!, {r1}
 800ceca:	e7dc      	b.n	800ce86 <__mdiff+0xd6>
 800cecc:	9900      	ldr	r1, [sp, #0]
 800cece:	3901      	subs	r1, #1
 800ced0:	9100      	str	r1, [sp, #0]
 800ced2:	e7e6      	b.n	800cea2 <__mdiff+0xf2>
 800ced4:	0800da30 	.word	0x0800da30
 800ced8:	0800da41 	.word	0x0800da41
 800cedc:	00000237 	.word	0x00000237
 800cee0:	00000245 	.word	0x00000245

0800cee4 <__d2b>:
 800cee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cee6:	2101      	movs	r1, #1
 800cee8:	0016      	movs	r6, r2
 800ceea:	001f      	movs	r7, r3
 800ceec:	f7ff fcbe 	bl	800c86c <_Balloc>
 800cef0:	1e04      	subs	r4, r0, #0
 800cef2:	d105      	bne.n	800cf00 <__d2b+0x1c>
 800cef4:	0022      	movs	r2, r4
 800cef6:	4b25      	ldr	r3, [pc, #148]	@ (800cf8c <__d2b+0xa8>)
 800cef8:	4825      	ldr	r0, [pc, #148]	@ (800cf90 <__d2b+0xac>)
 800cefa:	4926      	ldr	r1, [pc, #152]	@ (800cf94 <__d2b+0xb0>)
 800cefc:	f000 f904 	bl	800d108 <__assert_func>
 800cf00:	033b      	lsls	r3, r7, #12
 800cf02:	007d      	lsls	r5, r7, #1
 800cf04:	0b1b      	lsrs	r3, r3, #12
 800cf06:	0d6d      	lsrs	r5, r5, #21
 800cf08:	d002      	beq.n	800cf10 <__d2b+0x2c>
 800cf0a:	2280      	movs	r2, #128	@ 0x80
 800cf0c:	0352      	lsls	r2, r2, #13
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	9301      	str	r3, [sp, #4]
 800cf12:	2e00      	cmp	r6, #0
 800cf14:	d025      	beq.n	800cf62 <__d2b+0x7e>
 800cf16:	4668      	mov	r0, sp
 800cf18:	9600      	str	r6, [sp, #0]
 800cf1a:	f7ff fd74 	bl	800ca06 <__lo0bits>
 800cf1e:	9b01      	ldr	r3, [sp, #4]
 800cf20:	9900      	ldr	r1, [sp, #0]
 800cf22:	2800      	cmp	r0, #0
 800cf24:	d01b      	beq.n	800cf5e <__d2b+0x7a>
 800cf26:	2220      	movs	r2, #32
 800cf28:	001e      	movs	r6, r3
 800cf2a:	1a12      	subs	r2, r2, r0
 800cf2c:	4096      	lsls	r6, r2
 800cf2e:	0032      	movs	r2, r6
 800cf30:	40c3      	lsrs	r3, r0
 800cf32:	430a      	orrs	r2, r1
 800cf34:	6162      	str	r2, [r4, #20]
 800cf36:	9301      	str	r3, [sp, #4]
 800cf38:	9e01      	ldr	r6, [sp, #4]
 800cf3a:	61a6      	str	r6, [r4, #24]
 800cf3c:	1e73      	subs	r3, r6, #1
 800cf3e:	419e      	sbcs	r6, r3
 800cf40:	3601      	adds	r6, #1
 800cf42:	6126      	str	r6, [r4, #16]
 800cf44:	2d00      	cmp	r5, #0
 800cf46:	d014      	beq.n	800cf72 <__d2b+0x8e>
 800cf48:	2635      	movs	r6, #53	@ 0x35
 800cf4a:	4b13      	ldr	r3, [pc, #76]	@ (800cf98 <__d2b+0xb4>)
 800cf4c:	18ed      	adds	r5, r5, r3
 800cf4e:	9b08      	ldr	r3, [sp, #32]
 800cf50:	182d      	adds	r5, r5, r0
 800cf52:	601d      	str	r5, [r3, #0]
 800cf54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf56:	1a36      	subs	r6, r6, r0
 800cf58:	601e      	str	r6, [r3, #0]
 800cf5a:	0020      	movs	r0, r4
 800cf5c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cf5e:	6161      	str	r1, [r4, #20]
 800cf60:	e7ea      	b.n	800cf38 <__d2b+0x54>
 800cf62:	a801      	add	r0, sp, #4
 800cf64:	f7ff fd4f 	bl	800ca06 <__lo0bits>
 800cf68:	9b01      	ldr	r3, [sp, #4]
 800cf6a:	2601      	movs	r6, #1
 800cf6c:	6163      	str	r3, [r4, #20]
 800cf6e:	3020      	adds	r0, #32
 800cf70:	e7e7      	b.n	800cf42 <__d2b+0x5e>
 800cf72:	4b0a      	ldr	r3, [pc, #40]	@ (800cf9c <__d2b+0xb8>)
 800cf74:	18c0      	adds	r0, r0, r3
 800cf76:	9b08      	ldr	r3, [sp, #32]
 800cf78:	6018      	str	r0, [r3, #0]
 800cf7a:	4b09      	ldr	r3, [pc, #36]	@ (800cfa0 <__d2b+0xbc>)
 800cf7c:	18f3      	adds	r3, r6, r3
 800cf7e:	009b      	lsls	r3, r3, #2
 800cf80:	18e3      	adds	r3, r4, r3
 800cf82:	6958      	ldr	r0, [r3, #20]
 800cf84:	f7ff fd1e 	bl	800c9c4 <__hi0bits>
 800cf88:	0176      	lsls	r6, r6, #5
 800cf8a:	e7e3      	b.n	800cf54 <__d2b+0x70>
 800cf8c:	0800da30 	.word	0x0800da30
 800cf90:	0800da41 	.word	0x0800da41
 800cf94:	0000030f 	.word	0x0000030f
 800cf98:	fffffbcd 	.word	0xfffffbcd
 800cf9c:	fffffbce 	.word	0xfffffbce
 800cfa0:	3fffffff 	.word	0x3fffffff

0800cfa4 <__sflush_r>:
 800cfa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfa6:	220c      	movs	r2, #12
 800cfa8:	5e8b      	ldrsh	r3, [r1, r2]
 800cfaa:	0005      	movs	r5, r0
 800cfac:	000c      	movs	r4, r1
 800cfae:	071a      	lsls	r2, r3, #28
 800cfb0:	d456      	bmi.n	800d060 <__sflush_r+0xbc>
 800cfb2:	684a      	ldr	r2, [r1, #4]
 800cfb4:	2a00      	cmp	r2, #0
 800cfb6:	dc02      	bgt.n	800cfbe <__sflush_r+0x1a>
 800cfb8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800cfba:	2a00      	cmp	r2, #0
 800cfbc:	dd4e      	ble.n	800d05c <__sflush_r+0xb8>
 800cfbe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800cfc0:	2f00      	cmp	r7, #0
 800cfc2:	d04b      	beq.n	800d05c <__sflush_r+0xb8>
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	2080      	movs	r0, #128	@ 0x80
 800cfc8:	682e      	ldr	r6, [r5, #0]
 800cfca:	602a      	str	r2, [r5, #0]
 800cfcc:	001a      	movs	r2, r3
 800cfce:	0140      	lsls	r0, r0, #5
 800cfd0:	6a21      	ldr	r1, [r4, #32]
 800cfd2:	4002      	ands	r2, r0
 800cfd4:	4203      	tst	r3, r0
 800cfd6:	d033      	beq.n	800d040 <__sflush_r+0x9c>
 800cfd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cfda:	89a3      	ldrh	r3, [r4, #12]
 800cfdc:	075b      	lsls	r3, r3, #29
 800cfde:	d506      	bpl.n	800cfee <__sflush_r+0x4a>
 800cfe0:	6863      	ldr	r3, [r4, #4]
 800cfe2:	1ad2      	subs	r2, r2, r3
 800cfe4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d001      	beq.n	800cfee <__sflush_r+0x4a>
 800cfea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cfec:	1ad2      	subs	r2, r2, r3
 800cfee:	2300      	movs	r3, #0
 800cff0:	0028      	movs	r0, r5
 800cff2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800cff4:	6a21      	ldr	r1, [r4, #32]
 800cff6:	47b8      	blx	r7
 800cff8:	89a2      	ldrh	r2, [r4, #12]
 800cffa:	1c43      	adds	r3, r0, #1
 800cffc:	d106      	bne.n	800d00c <__sflush_r+0x68>
 800cffe:	6829      	ldr	r1, [r5, #0]
 800d000:	291d      	cmp	r1, #29
 800d002:	d846      	bhi.n	800d092 <__sflush_r+0xee>
 800d004:	4b29      	ldr	r3, [pc, #164]	@ (800d0ac <__sflush_r+0x108>)
 800d006:	40cb      	lsrs	r3, r1
 800d008:	07db      	lsls	r3, r3, #31
 800d00a:	d542      	bpl.n	800d092 <__sflush_r+0xee>
 800d00c:	2300      	movs	r3, #0
 800d00e:	6063      	str	r3, [r4, #4]
 800d010:	6923      	ldr	r3, [r4, #16]
 800d012:	6023      	str	r3, [r4, #0]
 800d014:	04d2      	lsls	r2, r2, #19
 800d016:	d505      	bpl.n	800d024 <__sflush_r+0x80>
 800d018:	1c43      	adds	r3, r0, #1
 800d01a:	d102      	bne.n	800d022 <__sflush_r+0x7e>
 800d01c:	682b      	ldr	r3, [r5, #0]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d100      	bne.n	800d024 <__sflush_r+0x80>
 800d022:	6560      	str	r0, [r4, #84]	@ 0x54
 800d024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d026:	602e      	str	r6, [r5, #0]
 800d028:	2900      	cmp	r1, #0
 800d02a:	d017      	beq.n	800d05c <__sflush_r+0xb8>
 800d02c:	0023      	movs	r3, r4
 800d02e:	3344      	adds	r3, #68	@ 0x44
 800d030:	4299      	cmp	r1, r3
 800d032:	d002      	beq.n	800d03a <__sflush_r+0x96>
 800d034:	0028      	movs	r0, r5
 800d036:	f7ff fbcf 	bl	800c7d8 <_free_r>
 800d03a:	2300      	movs	r3, #0
 800d03c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d03e:	e00d      	b.n	800d05c <__sflush_r+0xb8>
 800d040:	2301      	movs	r3, #1
 800d042:	0028      	movs	r0, r5
 800d044:	47b8      	blx	r7
 800d046:	0002      	movs	r2, r0
 800d048:	1c43      	adds	r3, r0, #1
 800d04a:	d1c6      	bne.n	800cfda <__sflush_r+0x36>
 800d04c:	682b      	ldr	r3, [r5, #0]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d0c3      	beq.n	800cfda <__sflush_r+0x36>
 800d052:	2b1d      	cmp	r3, #29
 800d054:	d001      	beq.n	800d05a <__sflush_r+0xb6>
 800d056:	2b16      	cmp	r3, #22
 800d058:	d11a      	bne.n	800d090 <__sflush_r+0xec>
 800d05a:	602e      	str	r6, [r5, #0]
 800d05c:	2000      	movs	r0, #0
 800d05e:	e01e      	b.n	800d09e <__sflush_r+0xfa>
 800d060:	690e      	ldr	r6, [r1, #16]
 800d062:	2e00      	cmp	r6, #0
 800d064:	d0fa      	beq.n	800d05c <__sflush_r+0xb8>
 800d066:	680f      	ldr	r7, [r1, #0]
 800d068:	600e      	str	r6, [r1, #0]
 800d06a:	1bba      	subs	r2, r7, r6
 800d06c:	9201      	str	r2, [sp, #4]
 800d06e:	2200      	movs	r2, #0
 800d070:	079b      	lsls	r3, r3, #30
 800d072:	d100      	bne.n	800d076 <__sflush_r+0xd2>
 800d074:	694a      	ldr	r2, [r1, #20]
 800d076:	60a2      	str	r2, [r4, #8]
 800d078:	9b01      	ldr	r3, [sp, #4]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	ddee      	ble.n	800d05c <__sflush_r+0xb8>
 800d07e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d080:	0032      	movs	r2, r6
 800d082:	001f      	movs	r7, r3
 800d084:	0028      	movs	r0, r5
 800d086:	9b01      	ldr	r3, [sp, #4]
 800d088:	6a21      	ldr	r1, [r4, #32]
 800d08a:	47b8      	blx	r7
 800d08c:	2800      	cmp	r0, #0
 800d08e:	dc07      	bgt.n	800d0a0 <__sflush_r+0xfc>
 800d090:	89a2      	ldrh	r2, [r4, #12]
 800d092:	2340      	movs	r3, #64	@ 0x40
 800d094:	2001      	movs	r0, #1
 800d096:	4313      	orrs	r3, r2
 800d098:	b21b      	sxth	r3, r3
 800d09a:	81a3      	strh	r3, [r4, #12]
 800d09c:	4240      	negs	r0, r0
 800d09e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d0a0:	9b01      	ldr	r3, [sp, #4]
 800d0a2:	1836      	adds	r6, r6, r0
 800d0a4:	1a1b      	subs	r3, r3, r0
 800d0a6:	9301      	str	r3, [sp, #4]
 800d0a8:	e7e6      	b.n	800d078 <__sflush_r+0xd4>
 800d0aa:	46c0      	nop			@ (mov r8, r8)
 800d0ac:	20400001 	.word	0x20400001

0800d0b0 <_fflush_r>:
 800d0b0:	690b      	ldr	r3, [r1, #16]
 800d0b2:	b570      	push	{r4, r5, r6, lr}
 800d0b4:	0005      	movs	r5, r0
 800d0b6:	000c      	movs	r4, r1
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d102      	bne.n	800d0c2 <_fflush_r+0x12>
 800d0bc:	2500      	movs	r5, #0
 800d0be:	0028      	movs	r0, r5
 800d0c0:	bd70      	pop	{r4, r5, r6, pc}
 800d0c2:	2800      	cmp	r0, #0
 800d0c4:	d004      	beq.n	800d0d0 <_fflush_r+0x20>
 800d0c6:	6a03      	ldr	r3, [r0, #32]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d101      	bne.n	800d0d0 <_fflush_r+0x20>
 800d0cc:	f7fe fbb8 	bl	800b840 <__sinit>
 800d0d0:	220c      	movs	r2, #12
 800d0d2:	5ea3      	ldrsh	r3, [r4, r2]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d0f1      	beq.n	800d0bc <_fflush_r+0xc>
 800d0d8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d0da:	07d2      	lsls	r2, r2, #31
 800d0dc:	d404      	bmi.n	800d0e8 <_fflush_r+0x38>
 800d0de:	059b      	lsls	r3, r3, #22
 800d0e0:	d402      	bmi.n	800d0e8 <_fflush_r+0x38>
 800d0e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d0e4:	f7fe fce5 	bl	800bab2 <__retarget_lock_acquire_recursive>
 800d0e8:	0028      	movs	r0, r5
 800d0ea:	0021      	movs	r1, r4
 800d0ec:	f7ff ff5a 	bl	800cfa4 <__sflush_r>
 800d0f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d0f2:	0005      	movs	r5, r0
 800d0f4:	07db      	lsls	r3, r3, #31
 800d0f6:	d4e2      	bmi.n	800d0be <_fflush_r+0xe>
 800d0f8:	89a3      	ldrh	r3, [r4, #12]
 800d0fa:	059b      	lsls	r3, r3, #22
 800d0fc:	d4df      	bmi.n	800d0be <_fflush_r+0xe>
 800d0fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d100:	f7fe fcd8 	bl	800bab4 <__retarget_lock_release_recursive>
 800d104:	e7db      	b.n	800d0be <_fflush_r+0xe>
	...

0800d108 <__assert_func>:
 800d108:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d10a:	0014      	movs	r4, r2
 800d10c:	001a      	movs	r2, r3
 800d10e:	4b09      	ldr	r3, [pc, #36]	@ (800d134 <__assert_func+0x2c>)
 800d110:	0005      	movs	r5, r0
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	000e      	movs	r6, r1
 800d116:	68d8      	ldr	r0, [r3, #12]
 800d118:	4b07      	ldr	r3, [pc, #28]	@ (800d138 <__assert_func+0x30>)
 800d11a:	2c00      	cmp	r4, #0
 800d11c:	d101      	bne.n	800d122 <__assert_func+0x1a>
 800d11e:	4b07      	ldr	r3, [pc, #28]	@ (800d13c <__assert_func+0x34>)
 800d120:	001c      	movs	r4, r3
 800d122:	4907      	ldr	r1, [pc, #28]	@ (800d140 <__assert_func+0x38>)
 800d124:	9301      	str	r3, [sp, #4]
 800d126:	9402      	str	r4, [sp, #8]
 800d128:	002b      	movs	r3, r5
 800d12a:	9600      	str	r6, [sp, #0]
 800d12c:	f000 f82a 	bl	800d184 <fiprintf>
 800d130:	f000 f838 	bl	800d1a4 <abort>
 800d134:	20000018 	.word	0x20000018
 800d138:	0800daa4 	.word	0x0800daa4
 800d13c:	0800dadf 	.word	0x0800dadf
 800d140:	0800dab1 	.word	0x0800dab1

0800d144 <__ascii_mbtowc>:
 800d144:	b082      	sub	sp, #8
 800d146:	2900      	cmp	r1, #0
 800d148:	d100      	bne.n	800d14c <__ascii_mbtowc+0x8>
 800d14a:	a901      	add	r1, sp, #4
 800d14c:	1e10      	subs	r0, r2, #0
 800d14e:	d006      	beq.n	800d15e <__ascii_mbtowc+0x1a>
 800d150:	2b00      	cmp	r3, #0
 800d152:	d006      	beq.n	800d162 <__ascii_mbtowc+0x1e>
 800d154:	7813      	ldrb	r3, [r2, #0]
 800d156:	600b      	str	r3, [r1, #0]
 800d158:	7810      	ldrb	r0, [r2, #0]
 800d15a:	1e43      	subs	r3, r0, #1
 800d15c:	4198      	sbcs	r0, r3
 800d15e:	b002      	add	sp, #8
 800d160:	4770      	bx	lr
 800d162:	2002      	movs	r0, #2
 800d164:	4240      	negs	r0, r0
 800d166:	e7fa      	b.n	800d15e <__ascii_mbtowc+0x1a>

0800d168 <__ascii_wctomb>:
 800d168:	0003      	movs	r3, r0
 800d16a:	1e08      	subs	r0, r1, #0
 800d16c:	d005      	beq.n	800d17a <__ascii_wctomb+0x12>
 800d16e:	2aff      	cmp	r2, #255	@ 0xff
 800d170:	d904      	bls.n	800d17c <__ascii_wctomb+0x14>
 800d172:	228a      	movs	r2, #138	@ 0x8a
 800d174:	2001      	movs	r0, #1
 800d176:	601a      	str	r2, [r3, #0]
 800d178:	4240      	negs	r0, r0
 800d17a:	4770      	bx	lr
 800d17c:	2001      	movs	r0, #1
 800d17e:	700a      	strb	r2, [r1, #0]
 800d180:	e7fb      	b.n	800d17a <__ascii_wctomb+0x12>
	...

0800d184 <fiprintf>:
 800d184:	b40e      	push	{r1, r2, r3}
 800d186:	b517      	push	{r0, r1, r2, r4, lr}
 800d188:	4c05      	ldr	r4, [pc, #20]	@ (800d1a0 <fiprintf+0x1c>)
 800d18a:	ab05      	add	r3, sp, #20
 800d18c:	cb04      	ldmia	r3!, {r2}
 800d18e:	0001      	movs	r1, r0
 800d190:	6820      	ldr	r0, [r4, #0]
 800d192:	9301      	str	r3, [sp, #4]
 800d194:	f000 f834 	bl	800d200 <_vfiprintf_r>
 800d198:	bc1e      	pop	{r1, r2, r3, r4}
 800d19a:	bc08      	pop	{r3}
 800d19c:	b003      	add	sp, #12
 800d19e:	4718      	bx	r3
 800d1a0:	20000018 	.word	0x20000018

0800d1a4 <abort>:
 800d1a4:	2006      	movs	r0, #6
 800d1a6:	b510      	push	{r4, lr}
 800d1a8:	f000 fa10 	bl	800d5cc <raise>
 800d1ac:	2001      	movs	r0, #1
 800d1ae:	f7f6 ffaf 	bl	8004110 <_exit>

0800d1b2 <__sfputc_r>:
 800d1b2:	6893      	ldr	r3, [r2, #8]
 800d1b4:	b510      	push	{r4, lr}
 800d1b6:	3b01      	subs	r3, #1
 800d1b8:	6093      	str	r3, [r2, #8]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	da04      	bge.n	800d1c8 <__sfputc_r+0x16>
 800d1be:	6994      	ldr	r4, [r2, #24]
 800d1c0:	42a3      	cmp	r3, r4
 800d1c2:	db07      	blt.n	800d1d4 <__sfputc_r+0x22>
 800d1c4:	290a      	cmp	r1, #10
 800d1c6:	d005      	beq.n	800d1d4 <__sfputc_r+0x22>
 800d1c8:	6813      	ldr	r3, [r2, #0]
 800d1ca:	1c58      	adds	r0, r3, #1
 800d1cc:	6010      	str	r0, [r2, #0]
 800d1ce:	7019      	strb	r1, [r3, #0]
 800d1d0:	0008      	movs	r0, r1
 800d1d2:	bd10      	pop	{r4, pc}
 800d1d4:	f000 f930 	bl	800d438 <__swbuf_r>
 800d1d8:	0001      	movs	r1, r0
 800d1da:	e7f9      	b.n	800d1d0 <__sfputc_r+0x1e>

0800d1dc <__sfputs_r>:
 800d1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1de:	0006      	movs	r6, r0
 800d1e0:	000f      	movs	r7, r1
 800d1e2:	0014      	movs	r4, r2
 800d1e4:	18d5      	adds	r5, r2, r3
 800d1e6:	42ac      	cmp	r4, r5
 800d1e8:	d101      	bne.n	800d1ee <__sfputs_r+0x12>
 800d1ea:	2000      	movs	r0, #0
 800d1ec:	e007      	b.n	800d1fe <__sfputs_r+0x22>
 800d1ee:	7821      	ldrb	r1, [r4, #0]
 800d1f0:	003a      	movs	r2, r7
 800d1f2:	0030      	movs	r0, r6
 800d1f4:	f7ff ffdd 	bl	800d1b2 <__sfputc_r>
 800d1f8:	3401      	adds	r4, #1
 800d1fa:	1c43      	adds	r3, r0, #1
 800d1fc:	d1f3      	bne.n	800d1e6 <__sfputs_r+0xa>
 800d1fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d200 <_vfiprintf_r>:
 800d200:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d202:	b0a1      	sub	sp, #132	@ 0x84
 800d204:	000f      	movs	r7, r1
 800d206:	0015      	movs	r5, r2
 800d208:	001e      	movs	r6, r3
 800d20a:	9003      	str	r0, [sp, #12]
 800d20c:	2800      	cmp	r0, #0
 800d20e:	d004      	beq.n	800d21a <_vfiprintf_r+0x1a>
 800d210:	6a03      	ldr	r3, [r0, #32]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d101      	bne.n	800d21a <_vfiprintf_r+0x1a>
 800d216:	f7fe fb13 	bl	800b840 <__sinit>
 800d21a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d21c:	07db      	lsls	r3, r3, #31
 800d21e:	d405      	bmi.n	800d22c <_vfiprintf_r+0x2c>
 800d220:	89bb      	ldrh	r3, [r7, #12]
 800d222:	059b      	lsls	r3, r3, #22
 800d224:	d402      	bmi.n	800d22c <_vfiprintf_r+0x2c>
 800d226:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d228:	f7fe fc43 	bl	800bab2 <__retarget_lock_acquire_recursive>
 800d22c:	89bb      	ldrh	r3, [r7, #12]
 800d22e:	071b      	lsls	r3, r3, #28
 800d230:	d502      	bpl.n	800d238 <_vfiprintf_r+0x38>
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d113      	bne.n	800d260 <_vfiprintf_r+0x60>
 800d238:	0039      	movs	r1, r7
 800d23a:	9803      	ldr	r0, [sp, #12]
 800d23c:	f000 f93e 	bl	800d4bc <__swsetup_r>
 800d240:	2800      	cmp	r0, #0
 800d242:	d00d      	beq.n	800d260 <_vfiprintf_r+0x60>
 800d244:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d246:	07db      	lsls	r3, r3, #31
 800d248:	d503      	bpl.n	800d252 <_vfiprintf_r+0x52>
 800d24a:	2001      	movs	r0, #1
 800d24c:	4240      	negs	r0, r0
 800d24e:	b021      	add	sp, #132	@ 0x84
 800d250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d252:	89bb      	ldrh	r3, [r7, #12]
 800d254:	059b      	lsls	r3, r3, #22
 800d256:	d4f8      	bmi.n	800d24a <_vfiprintf_r+0x4a>
 800d258:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d25a:	f7fe fc2b 	bl	800bab4 <__retarget_lock_release_recursive>
 800d25e:	e7f4      	b.n	800d24a <_vfiprintf_r+0x4a>
 800d260:	2300      	movs	r3, #0
 800d262:	ac08      	add	r4, sp, #32
 800d264:	6163      	str	r3, [r4, #20]
 800d266:	3320      	adds	r3, #32
 800d268:	7663      	strb	r3, [r4, #25]
 800d26a:	3310      	adds	r3, #16
 800d26c:	76a3      	strb	r3, [r4, #26]
 800d26e:	9607      	str	r6, [sp, #28]
 800d270:	002e      	movs	r6, r5
 800d272:	7833      	ldrb	r3, [r6, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d001      	beq.n	800d27c <_vfiprintf_r+0x7c>
 800d278:	2b25      	cmp	r3, #37	@ 0x25
 800d27a:	d148      	bne.n	800d30e <_vfiprintf_r+0x10e>
 800d27c:	1b73      	subs	r3, r6, r5
 800d27e:	9305      	str	r3, [sp, #20]
 800d280:	42ae      	cmp	r6, r5
 800d282:	d00b      	beq.n	800d29c <_vfiprintf_r+0x9c>
 800d284:	002a      	movs	r2, r5
 800d286:	0039      	movs	r1, r7
 800d288:	9803      	ldr	r0, [sp, #12]
 800d28a:	f7ff ffa7 	bl	800d1dc <__sfputs_r>
 800d28e:	3001      	adds	r0, #1
 800d290:	d100      	bne.n	800d294 <_vfiprintf_r+0x94>
 800d292:	e0ae      	b.n	800d3f2 <_vfiprintf_r+0x1f2>
 800d294:	6963      	ldr	r3, [r4, #20]
 800d296:	9a05      	ldr	r2, [sp, #20]
 800d298:	189b      	adds	r3, r3, r2
 800d29a:	6163      	str	r3, [r4, #20]
 800d29c:	7833      	ldrb	r3, [r6, #0]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d100      	bne.n	800d2a4 <_vfiprintf_r+0xa4>
 800d2a2:	e0a6      	b.n	800d3f2 <_vfiprintf_r+0x1f2>
 800d2a4:	2201      	movs	r2, #1
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	4252      	negs	r2, r2
 800d2aa:	6062      	str	r2, [r4, #4]
 800d2ac:	a904      	add	r1, sp, #16
 800d2ae:	3254      	adds	r2, #84	@ 0x54
 800d2b0:	1852      	adds	r2, r2, r1
 800d2b2:	1c75      	adds	r5, r6, #1
 800d2b4:	6023      	str	r3, [r4, #0]
 800d2b6:	60e3      	str	r3, [r4, #12]
 800d2b8:	60a3      	str	r3, [r4, #8]
 800d2ba:	7013      	strb	r3, [r2, #0]
 800d2bc:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d2be:	4b59      	ldr	r3, [pc, #356]	@ (800d424 <_vfiprintf_r+0x224>)
 800d2c0:	2205      	movs	r2, #5
 800d2c2:	0018      	movs	r0, r3
 800d2c4:	7829      	ldrb	r1, [r5, #0]
 800d2c6:	9305      	str	r3, [sp, #20]
 800d2c8:	f7fe fbfd 	bl	800bac6 <memchr>
 800d2cc:	1c6e      	adds	r6, r5, #1
 800d2ce:	2800      	cmp	r0, #0
 800d2d0:	d11f      	bne.n	800d312 <_vfiprintf_r+0x112>
 800d2d2:	6822      	ldr	r2, [r4, #0]
 800d2d4:	06d3      	lsls	r3, r2, #27
 800d2d6:	d504      	bpl.n	800d2e2 <_vfiprintf_r+0xe2>
 800d2d8:	2353      	movs	r3, #83	@ 0x53
 800d2da:	a904      	add	r1, sp, #16
 800d2dc:	185b      	adds	r3, r3, r1
 800d2de:	2120      	movs	r1, #32
 800d2e0:	7019      	strb	r1, [r3, #0]
 800d2e2:	0713      	lsls	r3, r2, #28
 800d2e4:	d504      	bpl.n	800d2f0 <_vfiprintf_r+0xf0>
 800d2e6:	2353      	movs	r3, #83	@ 0x53
 800d2e8:	a904      	add	r1, sp, #16
 800d2ea:	185b      	adds	r3, r3, r1
 800d2ec:	212b      	movs	r1, #43	@ 0x2b
 800d2ee:	7019      	strb	r1, [r3, #0]
 800d2f0:	782b      	ldrb	r3, [r5, #0]
 800d2f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2f4:	d016      	beq.n	800d324 <_vfiprintf_r+0x124>
 800d2f6:	002e      	movs	r6, r5
 800d2f8:	2100      	movs	r1, #0
 800d2fa:	200a      	movs	r0, #10
 800d2fc:	68e3      	ldr	r3, [r4, #12]
 800d2fe:	7832      	ldrb	r2, [r6, #0]
 800d300:	1c75      	adds	r5, r6, #1
 800d302:	3a30      	subs	r2, #48	@ 0x30
 800d304:	2a09      	cmp	r2, #9
 800d306:	d950      	bls.n	800d3aa <_vfiprintf_r+0x1aa>
 800d308:	2900      	cmp	r1, #0
 800d30a:	d111      	bne.n	800d330 <_vfiprintf_r+0x130>
 800d30c:	e017      	b.n	800d33e <_vfiprintf_r+0x13e>
 800d30e:	3601      	adds	r6, #1
 800d310:	e7af      	b.n	800d272 <_vfiprintf_r+0x72>
 800d312:	9b05      	ldr	r3, [sp, #20]
 800d314:	6822      	ldr	r2, [r4, #0]
 800d316:	1ac0      	subs	r0, r0, r3
 800d318:	2301      	movs	r3, #1
 800d31a:	4083      	lsls	r3, r0
 800d31c:	4313      	orrs	r3, r2
 800d31e:	0035      	movs	r5, r6
 800d320:	6023      	str	r3, [r4, #0]
 800d322:	e7cc      	b.n	800d2be <_vfiprintf_r+0xbe>
 800d324:	9b07      	ldr	r3, [sp, #28]
 800d326:	1d19      	adds	r1, r3, #4
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	9107      	str	r1, [sp, #28]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	db01      	blt.n	800d334 <_vfiprintf_r+0x134>
 800d330:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d332:	e004      	b.n	800d33e <_vfiprintf_r+0x13e>
 800d334:	425b      	negs	r3, r3
 800d336:	60e3      	str	r3, [r4, #12]
 800d338:	2302      	movs	r3, #2
 800d33a:	4313      	orrs	r3, r2
 800d33c:	6023      	str	r3, [r4, #0]
 800d33e:	7833      	ldrb	r3, [r6, #0]
 800d340:	2b2e      	cmp	r3, #46	@ 0x2e
 800d342:	d10c      	bne.n	800d35e <_vfiprintf_r+0x15e>
 800d344:	7873      	ldrb	r3, [r6, #1]
 800d346:	2b2a      	cmp	r3, #42	@ 0x2a
 800d348:	d134      	bne.n	800d3b4 <_vfiprintf_r+0x1b4>
 800d34a:	9b07      	ldr	r3, [sp, #28]
 800d34c:	3602      	adds	r6, #2
 800d34e:	1d1a      	adds	r2, r3, #4
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	9207      	str	r2, [sp, #28]
 800d354:	2b00      	cmp	r3, #0
 800d356:	da01      	bge.n	800d35c <_vfiprintf_r+0x15c>
 800d358:	2301      	movs	r3, #1
 800d35a:	425b      	negs	r3, r3
 800d35c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d35e:	4d32      	ldr	r5, [pc, #200]	@ (800d428 <_vfiprintf_r+0x228>)
 800d360:	2203      	movs	r2, #3
 800d362:	0028      	movs	r0, r5
 800d364:	7831      	ldrb	r1, [r6, #0]
 800d366:	f7fe fbae 	bl	800bac6 <memchr>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d006      	beq.n	800d37c <_vfiprintf_r+0x17c>
 800d36e:	2340      	movs	r3, #64	@ 0x40
 800d370:	1b40      	subs	r0, r0, r5
 800d372:	4083      	lsls	r3, r0
 800d374:	6822      	ldr	r2, [r4, #0]
 800d376:	3601      	adds	r6, #1
 800d378:	4313      	orrs	r3, r2
 800d37a:	6023      	str	r3, [r4, #0]
 800d37c:	7831      	ldrb	r1, [r6, #0]
 800d37e:	2206      	movs	r2, #6
 800d380:	482a      	ldr	r0, [pc, #168]	@ (800d42c <_vfiprintf_r+0x22c>)
 800d382:	1c75      	adds	r5, r6, #1
 800d384:	7621      	strb	r1, [r4, #24]
 800d386:	f7fe fb9e 	bl	800bac6 <memchr>
 800d38a:	2800      	cmp	r0, #0
 800d38c:	d040      	beq.n	800d410 <_vfiprintf_r+0x210>
 800d38e:	4b28      	ldr	r3, [pc, #160]	@ (800d430 <_vfiprintf_r+0x230>)
 800d390:	2b00      	cmp	r3, #0
 800d392:	d122      	bne.n	800d3da <_vfiprintf_r+0x1da>
 800d394:	2207      	movs	r2, #7
 800d396:	9b07      	ldr	r3, [sp, #28]
 800d398:	3307      	adds	r3, #7
 800d39a:	4393      	bics	r3, r2
 800d39c:	3308      	adds	r3, #8
 800d39e:	9307      	str	r3, [sp, #28]
 800d3a0:	6963      	ldr	r3, [r4, #20]
 800d3a2:	9a04      	ldr	r2, [sp, #16]
 800d3a4:	189b      	adds	r3, r3, r2
 800d3a6:	6163      	str	r3, [r4, #20]
 800d3a8:	e762      	b.n	800d270 <_vfiprintf_r+0x70>
 800d3aa:	4343      	muls	r3, r0
 800d3ac:	002e      	movs	r6, r5
 800d3ae:	2101      	movs	r1, #1
 800d3b0:	189b      	adds	r3, r3, r2
 800d3b2:	e7a4      	b.n	800d2fe <_vfiprintf_r+0xfe>
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	200a      	movs	r0, #10
 800d3b8:	0019      	movs	r1, r3
 800d3ba:	3601      	adds	r6, #1
 800d3bc:	6063      	str	r3, [r4, #4]
 800d3be:	7832      	ldrb	r2, [r6, #0]
 800d3c0:	1c75      	adds	r5, r6, #1
 800d3c2:	3a30      	subs	r2, #48	@ 0x30
 800d3c4:	2a09      	cmp	r2, #9
 800d3c6:	d903      	bls.n	800d3d0 <_vfiprintf_r+0x1d0>
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d0c8      	beq.n	800d35e <_vfiprintf_r+0x15e>
 800d3cc:	9109      	str	r1, [sp, #36]	@ 0x24
 800d3ce:	e7c6      	b.n	800d35e <_vfiprintf_r+0x15e>
 800d3d0:	4341      	muls	r1, r0
 800d3d2:	002e      	movs	r6, r5
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	1889      	adds	r1, r1, r2
 800d3d8:	e7f1      	b.n	800d3be <_vfiprintf_r+0x1be>
 800d3da:	aa07      	add	r2, sp, #28
 800d3dc:	9200      	str	r2, [sp, #0]
 800d3de:	0021      	movs	r1, r4
 800d3e0:	003a      	movs	r2, r7
 800d3e2:	4b14      	ldr	r3, [pc, #80]	@ (800d434 <_vfiprintf_r+0x234>)
 800d3e4:	9803      	ldr	r0, [sp, #12]
 800d3e6:	f7fd fde1 	bl	800afac <_printf_float>
 800d3ea:	9004      	str	r0, [sp, #16]
 800d3ec:	9b04      	ldr	r3, [sp, #16]
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	d1d6      	bne.n	800d3a0 <_vfiprintf_r+0x1a0>
 800d3f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3f4:	07db      	lsls	r3, r3, #31
 800d3f6:	d405      	bmi.n	800d404 <_vfiprintf_r+0x204>
 800d3f8:	89bb      	ldrh	r3, [r7, #12]
 800d3fa:	059b      	lsls	r3, r3, #22
 800d3fc:	d402      	bmi.n	800d404 <_vfiprintf_r+0x204>
 800d3fe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d400:	f7fe fb58 	bl	800bab4 <__retarget_lock_release_recursive>
 800d404:	89bb      	ldrh	r3, [r7, #12]
 800d406:	065b      	lsls	r3, r3, #25
 800d408:	d500      	bpl.n	800d40c <_vfiprintf_r+0x20c>
 800d40a:	e71e      	b.n	800d24a <_vfiprintf_r+0x4a>
 800d40c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d40e:	e71e      	b.n	800d24e <_vfiprintf_r+0x4e>
 800d410:	aa07      	add	r2, sp, #28
 800d412:	9200      	str	r2, [sp, #0]
 800d414:	0021      	movs	r1, r4
 800d416:	003a      	movs	r2, r7
 800d418:	4b06      	ldr	r3, [pc, #24]	@ (800d434 <_vfiprintf_r+0x234>)
 800d41a:	9803      	ldr	r0, [sp, #12]
 800d41c:	f7fe f874 	bl	800b508 <_printf_i>
 800d420:	e7e3      	b.n	800d3ea <_vfiprintf_r+0x1ea>
 800d422:	46c0      	nop			@ (mov r8, r8)
 800d424:	0800dae0 	.word	0x0800dae0
 800d428:	0800dae6 	.word	0x0800dae6
 800d42c:	0800daea 	.word	0x0800daea
 800d430:	0800afad 	.word	0x0800afad
 800d434:	0800d1dd 	.word	0x0800d1dd

0800d438 <__swbuf_r>:
 800d438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d43a:	0006      	movs	r6, r0
 800d43c:	000d      	movs	r5, r1
 800d43e:	0014      	movs	r4, r2
 800d440:	2800      	cmp	r0, #0
 800d442:	d004      	beq.n	800d44e <__swbuf_r+0x16>
 800d444:	6a03      	ldr	r3, [r0, #32]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d101      	bne.n	800d44e <__swbuf_r+0x16>
 800d44a:	f7fe f9f9 	bl	800b840 <__sinit>
 800d44e:	69a3      	ldr	r3, [r4, #24]
 800d450:	60a3      	str	r3, [r4, #8]
 800d452:	89a3      	ldrh	r3, [r4, #12]
 800d454:	071b      	lsls	r3, r3, #28
 800d456:	d502      	bpl.n	800d45e <__swbuf_r+0x26>
 800d458:	6923      	ldr	r3, [r4, #16]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d109      	bne.n	800d472 <__swbuf_r+0x3a>
 800d45e:	0021      	movs	r1, r4
 800d460:	0030      	movs	r0, r6
 800d462:	f000 f82b 	bl	800d4bc <__swsetup_r>
 800d466:	2800      	cmp	r0, #0
 800d468:	d003      	beq.n	800d472 <__swbuf_r+0x3a>
 800d46a:	2501      	movs	r5, #1
 800d46c:	426d      	negs	r5, r5
 800d46e:	0028      	movs	r0, r5
 800d470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d472:	6923      	ldr	r3, [r4, #16]
 800d474:	6820      	ldr	r0, [r4, #0]
 800d476:	b2ef      	uxtb	r7, r5
 800d478:	1ac0      	subs	r0, r0, r3
 800d47a:	6963      	ldr	r3, [r4, #20]
 800d47c:	b2ed      	uxtb	r5, r5
 800d47e:	4283      	cmp	r3, r0
 800d480:	dc05      	bgt.n	800d48e <__swbuf_r+0x56>
 800d482:	0021      	movs	r1, r4
 800d484:	0030      	movs	r0, r6
 800d486:	f7ff fe13 	bl	800d0b0 <_fflush_r>
 800d48a:	2800      	cmp	r0, #0
 800d48c:	d1ed      	bne.n	800d46a <__swbuf_r+0x32>
 800d48e:	68a3      	ldr	r3, [r4, #8]
 800d490:	3001      	adds	r0, #1
 800d492:	3b01      	subs	r3, #1
 800d494:	60a3      	str	r3, [r4, #8]
 800d496:	6823      	ldr	r3, [r4, #0]
 800d498:	1c5a      	adds	r2, r3, #1
 800d49a:	6022      	str	r2, [r4, #0]
 800d49c:	701f      	strb	r7, [r3, #0]
 800d49e:	6963      	ldr	r3, [r4, #20]
 800d4a0:	4283      	cmp	r3, r0
 800d4a2:	d004      	beq.n	800d4ae <__swbuf_r+0x76>
 800d4a4:	89a3      	ldrh	r3, [r4, #12]
 800d4a6:	07db      	lsls	r3, r3, #31
 800d4a8:	d5e1      	bpl.n	800d46e <__swbuf_r+0x36>
 800d4aa:	2d0a      	cmp	r5, #10
 800d4ac:	d1df      	bne.n	800d46e <__swbuf_r+0x36>
 800d4ae:	0021      	movs	r1, r4
 800d4b0:	0030      	movs	r0, r6
 800d4b2:	f7ff fdfd 	bl	800d0b0 <_fflush_r>
 800d4b6:	2800      	cmp	r0, #0
 800d4b8:	d0d9      	beq.n	800d46e <__swbuf_r+0x36>
 800d4ba:	e7d6      	b.n	800d46a <__swbuf_r+0x32>

0800d4bc <__swsetup_r>:
 800d4bc:	4b2d      	ldr	r3, [pc, #180]	@ (800d574 <__swsetup_r+0xb8>)
 800d4be:	b570      	push	{r4, r5, r6, lr}
 800d4c0:	0005      	movs	r5, r0
 800d4c2:	6818      	ldr	r0, [r3, #0]
 800d4c4:	000c      	movs	r4, r1
 800d4c6:	2800      	cmp	r0, #0
 800d4c8:	d004      	beq.n	800d4d4 <__swsetup_r+0x18>
 800d4ca:	6a03      	ldr	r3, [r0, #32]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d101      	bne.n	800d4d4 <__swsetup_r+0x18>
 800d4d0:	f7fe f9b6 	bl	800b840 <__sinit>
 800d4d4:	220c      	movs	r2, #12
 800d4d6:	5ea3      	ldrsh	r3, [r4, r2]
 800d4d8:	071a      	lsls	r2, r3, #28
 800d4da:	d423      	bmi.n	800d524 <__swsetup_r+0x68>
 800d4dc:	06da      	lsls	r2, r3, #27
 800d4de:	d407      	bmi.n	800d4f0 <__swsetup_r+0x34>
 800d4e0:	2209      	movs	r2, #9
 800d4e2:	602a      	str	r2, [r5, #0]
 800d4e4:	2240      	movs	r2, #64	@ 0x40
 800d4e6:	2001      	movs	r0, #1
 800d4e8:	4313      	orrs	r3, r2
 800d4ea:	81a3      	strh	r3, [r4, #12]
 800d4ec:	4240      	negs	r0, r0
 800d4ee:	e03a      	b.n	800d566 <__swsetup_r+0xaa>
 800d4f0:	075b      	lsls	r3, r3, #29
 800d4f2:	d513      	bpl.n	800d51c <__swsetup_r+0x60>
 800d4f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d4f6:	2900      	cmp	r1, #0
 800d4f8:	d008      	beq.n	800d50c <__swsetup_r+0x50>
 800d4fa:	0023      	movs	r3, r4
 800d4fc:	3344      	adds	r3, #68	@ 0x44
 800d4fe:	4299      	cmp	r1, r3
 800d500:	d002      	beq.n	800d508 <__swsetup_r+0x4c>
 800d502:	0028      	movs	r0, r5
 800d504:	f7ff f968 	bl	800c7d8 <_free_r>
 800d508:	2300      	movs	r3, #0
 800d50a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d50c:	2224      	movs	r2, #36	@ 0x24
 800d50e:	89a3      	ldrh	r3, [r4, #12]
 800d510:	4393      	bics	r3, r2
 800d512:	81a3      	strh	r3, [r4, #12]
 800d514:	2300      	movs	r3, #0
 800d516:	6063      	str	r3, [r4, #4]
 800d518:	6923      	ldr	r3, [r4, #16]
 800d51a:	6023      	str	r3, [r4, #0]
 800d51c:	2308      	movs	r3, #8
 800d51e:	89a2      	ldrh	r2, [r4, #12]
 800d520:	4313      	orrs	r3, r2
 800d522:	81a3      	strh	r3, [r4, #12]
 800d524:	6923      	ldr	r3, [r4, #16]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d10b      	bne.n	800d542 <__swsetup_r+0x86>
 800d52a:	21a0      	movs	r1, #160	@ 0xa0
 800d52c:	2280      	movs	r2, #128	@ 0x80
 800d52e:	89a3      	ldrh	r3, [r4, #12]
 800d530:	0089      	lsls	r1, r1, #2
 800d532:	0092      	lsls	r2, r2, #2
 800d534:	400b      	ands	r3, r1
 800d536:	4293      	cmp	r3, r2
 800d538:	d003      	beq.n	800d542 <__swsetup_r+0x86>
 800d53a:	0021      	movs	r1, r4
 800d53c:	0028      	movs	r0, r5
 800d53e:	f000 f88f 	bl	800d660 <__smakebuf_r>
 800d542:	220c      	movs	r2, #12
 800d544:	5ea3      	ldrsh	r3, [r4, r2]
 800d546:	2101      	movs	r1, #1
 800d548:	001a      	movs	r2, r3
 800d54a:	400a      	ands	r2, r1
 800d54c:	420b      	tst	r3, r1
 800d54e:	d00b      	beq.n	800d568 <__swsetup_r+0xac>
 800d550:	2200      	movs	r2, #0
 800d552:	60a2      	str	r2, [r4, #8]
 800d554:	6962      	ldr	r2, [r4, #20]
 800d556:	4252      	negs	r2, r2
 800d558:	61a2      	str	r2, [r4, #24]
 800d55a:	2000      	movs	r0, #0
 800d55c:	6922      	ldr	r2, [r4, #16]
 800d55e:	4282      	cmp	r2, r0
 800d560:	d101      	bne.n	800d566 <__swsetup_r+0xaa>
 800d562:	061a      	lsls	r2, r3, #24
 800d564:	d4be      	bmi.n	800d4e4 <__swsetup_r+0x28>
 800d566:	bd70      	pop	{r4, r5, r6, pc}
 800d568:	0799      	lsls	r1, r3, #30
 800d56a:	d400      	bmi.n	800d56e <__swsetup_r+0xb2>
 800d56c:	6962      	ldr	r2, [r4, #20]
 800d56e:	60a2      	str	r2, [r4, #8]
 800d570:	e7f3      	b.n	800d55a <__swsetup_r+0x9e>
 800d572:	46c0      	nop			@ (mov r8, r8)
 800d574:	20000018 	.word	0x20000018

0800d578 <_raise_r>:
 800d578:	b570      	push	{r4, r5, r6, lr}
 800d57a:	0004      	movs	r4, r0
 800d57c:	000d      	movs	r5, r1
 800d57e:	291f      	cmp	r1, #31
 800d580:	d904      	bls.n	800d58c <_raise_r+0x14>
 800d582:	2316      	movs	r3, #22
 800d584:	6003      	str	r3, [r0, #0]
 800d586:	2001      	movs	r0, #1
 800d588:	4240      	negs	r0, r0
 800d58a:	bd70      	pop	{r4, r5, r6, pc}
 800d58c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d004      	beq.n	800d59c <_raise_r+0x24>
 800d592:	008a      	lsls	r2, r1, #2
 800d594:	189b      	adds	r3, r3, r2
 800d596:	681a      	ldr	r2, [r3, #0]
 800d598:	2a00      	cmp	r2, #0
 800d59a:	d108      	bne.n	800d5ae <_raise_r+0x36>
 800d59c:	0020      	movs	r0, r4
 800d59e:	f000 f831 	bl	800d604 <_getpid_r>
 800d5a2:	002a      	movs	r2, r5
 800d5a4:	0001      	movs	r1, r0
 800d5a6:	0020      	movs	r0, r4
 800d5a8:	f000 f81a 	bl	800d5e0 <_kill_r>
 800d5ac:	e7ed      	b.n	800d58a <_raise_r+0x12>
 800d5ae:	2a01      	cmp	r2, #1
 800d5b0:	d009      	beq.n	800d5c6 <_raise_r+0x4e>
 800d5b2:	1c51      	adds	r1, r2, #1
 800d5b4:	d103      	bne.n	800d5be <_raise_r+0x46>
 800d5b6:	2316      	movs	r3, #22
 800d5b8:	6003      	str	r3, [r0, #0]
 800d5ba:	2001      	movs	r0, #1
 800d5bc:	e7e5      	b.n	800d58a <_raise_r+0x12>
 800d5be:	2100      	movs	r1, #0
 800d5c0:	0028      	movs	r0, r5
 800d5c2:	6019      	str	r1, [r3, #0]
 800d5c4:	4790      	blx	r2
 800d5c6:	2000      	movs	r0, #0
 800d5c8:	e7df      	b.n	800d58a <_raise_r+0x12>
	...

0800d5cc <raise>:
 800d5cc:	b510      	push	{r4, lr}
 800d5ce:	4b03      	ldr	r3, [pc, #12]	@ (800d5dc <raise+0x10>)
 800d5d0:	0001      	movs	r1, r0
 800d5d2:	6818      	ldr	r0, [r3, #0]
 800d5d4:	f7ff ffd0 	bl	800d578 <_raise_r>
 800d5d8:	bd10      	pop	{r4, pc}
 800d5da:	46c0      	nop			@ (mov r8, r8)
 800d5dc:	20000018 	.word	0x20000018

0800d5e0 <_kill_r>:
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	b570      	push	{r4, r5, r6, lr}
 800d5e4:	4d06      	ldr	r5, [pc, #24]	@ (800d600 <_kill_r+0x20>)
 800d5e6:	0004      	movs	r4, r0
 800d5e8:	0008      	movs	r0, r1
 800d5ea:	0011      	movs	r1, r2
 800d5ec:	602b      	str	r3, [r5, #0]
 800d5ee:	f7f6 fd87 	bl	8004100 <_kill>
 800d5f2:	1c43      	adds	r3, r0, #1
 800d5f4:	d103      	bne.n	800d5fe <_kill_r+0x1e>
 800d5f6:	682b      	ldr	r3, [r5, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d000      	beq.n	800d5fe <_kill_r+0x1e>
 800d5fc:	6023      	str	r3, [r4, #0]
 800d5fe:	bd70      	pop	{r4, r5, r6, pc}
 800d600:	2000075c 	.word	0x2000075c

0800d604 <_getpid_r>:
 800d604:	b510      	push	{r4, lr}
 800d606:	f7f6 fd79 	bl	80040fc <_getpid>
 800d60a:	bd10      	pop	{r4, pc}

0800d60c <__swhatbuf_r>:
 800d60c:	b570      	push	{r4, r5, r6, lr}
 800d60e:	000e      	movs	r6, r1
 800d610:	001d      	movs	r5, r3
 800d612:	230e      	movs	r3, #14
 800d614:	5ec9      	ldrsh	r1, [r1, r3]
 800d616:	0014      	movs	r4, r2
 800d618:	b096      	sub	sp, #88	@ 0x58
 800d61a:	2900      	cmp	r1, #0
 800d61c:	da0c      	bge.n	800d638 <__swhatbuf_r+0x2c>
 800d61e:	89b2      	ldrh	r2, [r6, #12]
 800d620:	2380      	movs	r3, #128	@ 0x80
 800d622:	0011      	movs	r1, r2
 800d624:	4019      	ands	r1, r3
 800d626:	421a      	tst	r2, r3
 800d628:	d114      	bne.n	800d654 <__swhatbuf_r+0x48>
 800d62a:	2380      	movs	r3, #128	@ 0x80
 800d62c:	00db      	lsls	r3, r3, #3
 800d62e:	2000      	movs	r0, #0
 800d630:	6029      	str	r1, [r5, #0]
 800d632:	6023      	str	r3, [r4, #0]
 800d634:	b016      	add	sp, #88	@ 0x58
 800d636:	bd70      	pop	{r4, r5, r6, pc}
 800d638:	466a      	mov	r2, sp
 800d63a:	f000 f853 	bl	800d6e4 <_fstat_r>
 800d63e:	2800      	cmp	r0, #0
 800d640:	dbed      	blt.n	800d61e <__swhatbuf_r+0x12>
 800d642:	23f0      	movs	r3, #240	@ 0xf0
 800d644:	9901      	ldr	r1, [sp, #4]
 800d646:	021b      	lsls	r3, r3, #8
 800d648:	4019      	ands	r1, r3
 800d64a:	4b04      	ldr	r3, [pc, #16]	@ (800d65c <__swhatbuf_r+0x50>)
 800d64c:	18c9      	adds	r1, r1, r3
 800d64e:	424b      	negs	r3, r1
 800d650:	4159      	adcs	r1, r3
 800d652:	e7ea      	b.n	800d62a <__swhatbuf_r+0x1e>
 800d654:	2100      	movs	r1, #0
 800d656:	2340      	movs	r3, #64	@ 0x40
 800d658:	e7e9      	b.n	800d62e <__swhatbuf_r+0x22>
 800d65a:	46c0      	nop			@ (mov r8, r8)
 800d65c:	ffffe000 	.word	0xffffe000

0800d660 <__smakebuf_r>:
 800d660:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d662:	2602      	movs	r6, #2
 800d664:	898b      	ldrh	r3, [r1, #12]
 800d666:	0005      	movs	r5, r0
 800d668:	000c      	movs	r4, r1
 800d66a:	b085      	sub	sp, #20
 800d66c:	4233      	tst	r3, r6
 800d66e:	d007      	beq.n	800d680 <__smakebuf_r+0x20>
 800d670:	0023      	movs	r3, r4
 800d672:	3347      	adds	r3, #71	@ 0x47
 800d674:	6023      	str	r3, [r4, #0]
 800d676:	6123      	str	r3, [r4, #16]
 800d678:	2301      	movs	r3, #1
 800d67a:	6163      	str	r3, [r4, #20]
 800d67c:	b005      	add	sp, #20
 800d67e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d680:	ab03      	add	r3, sp, #12
 800d682:	aa02      	add	r2, sp, #8
 800d684:	f7ff ffc2 	bl	800d60c <__swhatbuf_r>
 800d688:	9f02      	ldr	r7, [sp, #8]
 800d68a:	9001      	str	r0, [sp, #4]
 800d68c:	0039      	movs	r1, r7
 800d68e:	0028      	movs	r0, r5
 800d690:	f7fd fb56 	bl	800ad40 <_malloc_r>
 800d694:	2800      	cmp	r0, #0
 800d696:	d108      	bne.n	800d6aa <__smakebuf_r+0x4a>
 800d698:	220c      	movs	r2, #12
 800d69a:	5ea3      	ldrsh	r3, [r4, r2]
 800d69c:	059a      	lsls	r2, r3, #22
 800d69e:	d4ed      	bmi.n	800d67c <__smakebuf_r+0x1c>
 800d6a0:	2203      	movs	r2, #3
 800d6a2:	4393      	bics	r3, r2
 800d6a4:	431e      	orrs	r6, r3
 800d6a6:	81a6      	strh	r6, [r4, #12]
 800d6a8:	e7e2      	b.n	800d670 <__smakebuf_r+0x10>
 800d6aa:	2380      	movs	r3, #128	@ 0x80
 800d6ac:	89a2      	ldrh	r2, [r4, #12]
 800d6ae:	6020      	str	r0, [r4, #0]
 800d6b0:	4313      	orrs	r3, r2
 800d6b2:	81a3      	strh	r3, [r4, #12]
 800d6b4:	9b03      	ldr	r3, [sp, #12]
 800d6b6:	6120      	str	r0, [r4, #16]
 800d6b8:	6167      	str	r7, [r4, #20]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d00c      	beq.n	800d6d8 <__smakebuf_r+0x78>
 800d6be:	0028      	movs	r0, r5
 800d6c0:	230e      	movs	r3, #14
 800d6c2:	5ee1      	ldrsh	r1, [r4, r3]
 800d6c4:	f000 f820 	bl	800d708 <_isatty_r>
 800d6c8:	2800      	cmp	r0, #0
 800d6ca:	d005      	beq.n	800d6d8 <__smakebuf_r+0x78>
 800d6cc:	2303      	movs	r3, #3
 800d6ce:	89a2      	ldrh	r2, [r4, #12]
 800d6d0:	439a      	bics	r2, r3
 800d6d2:	3b02      	subs	r3, #2
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	81a3      	strh	r3, [r4, #12]
 800d6d8:	89a3      	ldrh	r3, [r4, #12]
 800d6da:	9a01      	ldr	r2, [sp, #4]
 800d6dc:	4313      	orrs	r3, r2
 800d6de:	81a3      	strh	r3, [r4, #12]
 800d6e0:	e7cc      	b.n	800d67c <__smakebuf_r+0x1c>
	...

0800d6e4 <_fstat_r>:
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	b570      	push	{r4, r5, r6, lr}
 800d6e8:	4d06      	ldr	r5, [pc, #24]	@ (800d704 <_fstat_r+0x20>)
 800d6ea:	0004      	movs	r4, r0
 800d6ec:	0008      	movs	r0, r1
 800d6ee:	0011      	movs	r1, r2
 800d6f0:	602b      	str	r3, [r5, #0]
 800d6f2:	f7f6 fd30 	bl	8004156 <_fstat>
 800d6f6:	1c43      	adds	r3, r0, #1
 800d6f8:	d103      	bne.n	800d702 <_fstat_r+0x1e>
 800d6fa:	682b      	ldr	r3, [r5, #0]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d000      	beq.n	800d702 <_fstat_r+0x1e>
 800d700:	6023      	str	r3, [r4, #0]
 800d702:	bd70      	pop	{r4, r5, r6, pc}
 800d704:	2000075c 	.word	0x2000075c

0800d708 <_isatty_r>:
 800d708:	2300      	movs	r3, #0
 800d70a:	b570      	push	{r4, r5, r6, lr}
 800d70c:	4d06      	ldr	r5, [pc, #24]	@ (800d728 <_isatty_r+0x20>)
 800d70e:	0004      	movs	r4, r0
 800d710:	0008      	movs	r0, r1
 800d712:	602b      	str	r3, [r5, #0]
 800d714:	f7f6 fd24 	bl	8004160 <_isatty>
 800d718:	1c43      	adds	r3, r0, #1
 800d71a:	d103      	bne.n	800d724 <_isatty_r+0x1c>
 800d71c:	682b      	ldr	r3, [r5, #0]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d000      	beq.n	800d724 <_isatty_r+0x1c>
 800d722:	6023      	str	r3, [r4, #0]
 800d724:	bd70      	pop	{r4, r5, r6, pc}
 800d726:	46c0      	nop			@ (mov r8, r8)
 800d728:	2000075c 	.word	0x2000075c

0800d72c <sqrtf>:
 800d72c:	b570      	push	{r4, r5, r6, lr}
 800d72e:	1c05      	adds	r5, r0, #0
 800d730:	f000 f818 	bl	800d764 <__ieee754_sqrtf>
 800d734:	1c29      	adds	r1, r5, #0
 800d736:	1c04      	adds	r4, r0, #0
 800d738:	1c28      	adds	r0, r5, #0
 800d73a:	f7f3 fe9b 	bl	8001474 <__aeabi_fcmpun>
 800d73e:	2800      	cmp	r0, #0
 800d740:	d10e      	bne.n	800d760 <sqrtf+0x34>
 800d742:	2100      	movs	r1, #0
 800d744:	1c28      	adds	r0, r5, #0
 800d746:	f7f2 fed7 	bl	80004f8 <__aeabi_fcmplt>
 800d74a:	2800      	cmp	r0, #0
 800d74c:	d008      	beq.n	800d760 <sqrtf+0x34>
 800d74e:	f7fe f985 	bl	800ba5c <__errno>
 800d752:	2321      	movs	r3, #33	@ 0x21
 800d754:	2100      	movs	r1, #0
 800d756:	6003      	str	r3, [r0, #0]
 800d758:	1c08      	adds	r0, r1, #0
 800d75a:	f7f3 f8ff 	bl	800095c <__aeabi_fdiv>
 800d75e:	1c04      	adds	r4, r0, #0
 800d760:	1c20      	adds	r0, r4, #0
 800d762:	bd70      	pop	{r4, r5, r6, pc}

0800d764 <__ieee754_sqrtf>:
 800d764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d766:	21ff      	movs	r1, #255	@ 0xff
 800d768:	0042      	lsls	r2, r0, #1
 800d76a:	0003      	movs	r3, r0
 800d76c:	1c04      	adds	r4, r0, #0
 800d76e:	0852      	lsrs	r2, r2, #1
 800d770:	05c9      	lsls	r1, r1, #23
 800d772:	428a      	cmp	r2, r1
 800d774:	d309      	bcc.n	800d78a <__ieee754_sqrtf+0x26>
 800d776:	1c01      	adds	r1, r0, #0
 800d778:	f7f3 fabe 	bl	8000cf8 <__aeabi_fmul>
 800d77c:	1c01      	adds	r1, r0, #0
 800d77e:	1c20      	adds	r0, r4, #0
 800d780:	f7f2 fefa 	bl	8000578 <__aeabi_fadd>
 800d784:	1c04      	adds	r4, r0, #0
 800d786:	1c20      	adds	r0, r4, #0
 800d788:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d78a:	2a00      	cmp	r2, #0
 800d78c:	d0fb      	beq.n	800d786 <__ieee754_sqrtf+0x22>
 800d78e:	2800      	cmp	r0, #0
 800d790:	da06      	bge.n	800d7a0 <__ieee754_sqrtf+0x3c>
 800d792:	1c01      	adds	r1, r0, #0
 800d794:	f7f3 fc0a 	bl	8000fac <__aeabi_fsub>
 800d798:	1c01      	adds	r1, r0, #0
 800d79a:	f7f3 f8df 	bl	800095c <__aeabi_fdiv>
 800d79e:	e7f1      	b.n	800d784 <__ieee754_sqrtf+0x20>
 800d7a0:	0002      	movs	r2, r0
 800d7a2:	400a      	ands	r2, r1
 800d7a4:	4208      	tst	r0, r1
 800d7a6:	d040      	beq.n	800d82a <__ieee754_sqrtf+0xc6>
 800d7a8:	15c1      	asrs	r1, r0, #23
 800d7aa:	2280      	movs	r2, #128	@ 0x80
 800d7ac:	000f      	movs	r7, r1
 800d7ae:	025b      	lsls	r3, r3, #9
 800d7b0:	0a5b      	lsrs	r3, r3, #9
 800d7b2:	0412      	lsls	r2, r2, #16
 800d7b4:	3f7f      	subs	r7, #127	@ 0x7f
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	07c9      	lsls	r1, r1, #31
 800d7ba:	d400      	bmi.n	800d7be <__ieee754_sqrtf+0x5a>
 800d7bc:	005b      	lsls	r3, r3, #1
 800d7be:	2400      	movs	r4, #0
 800d7c0:	2180      	movs	r1, #128	@ 0x80
 800d7c2:	2019      	movs	r0, #25
 800d7c4:	0026      	movs	r6, r4
 800d7c6:	107f      	asrs	r7, r7, #1
 800d7c8:	005b      	lsls	r3, r3, #1
 800d7ca:	0449      	lsls	r1, r1, #17
 800d7cc:	1875      	adds	r5, r6, r1
 800d7ce:	001a      	movs	r2, r3
 800d7d0:	429d      	cmp	r5, r3
 800d7d2:	dc02      	bgt.n	800d7da <__ieee754_sqrtf+0x76>
 800d7d4:	186e      	adds	r6, r5, r1
 800d7d6:	1b5a      	subs	r2, r3, r5
 800d7d8:	1864      	adds	r4, r4, r1
 800d7da:	3801      	subs	r0, #1
 800d7dc:	0053      	lsls	r3, r2, #1
 800d7de:	0849      	lsrs	r1, r1, #1
 800d7e0:	2800      	cmp	r0, #0
 800d7e2:	d1f3      	bne.n	800d7cc <__ieee754_sqrtf+0x68>
 800d7e4:	2a00      	cmp	r2, #0
 800d7e6:	d019      	beq.n	800d81c <__ieee754_sqrtf+0xb8>
 800d7e8:	4d16      	ldr	r5, [pc, #88]	@ (800d844 <__ieee754_sqrtf+0xe0>)
 800d7ea:	4e17      	ldr	r6, [pc, #92]	@ (800d848 <__ieee754_sqrtf+0xe4>)
 800d7ec:	6828      	ldr	r0, [r5, #0]
 800d7ee:	6831      	ldr	r1, [r6, #0]
 800d7f0:	682b      	ldr	r3, [r5, #0]
 800d7f2:	9301      	str	r3, [sp, #4]
 800d7f4:	f7f3 fbda 	bl	8000fac <__aeabi_fsub>
 800d7f8:	1c01      	adds	r1, r0, #0
 800d7fa:	9801      	ldr	r0, [sp, #4]
 800d7fc:	f7f2 fe86 	bl	800050c <__aeabi_fcmple>
 800d800:	2800      	cmp	r0, #0
 800d802:	d00b      	beq.n	800d81c <__ieee754_sqrtf+0xb8>
 800d804:	6828      	ldr	r0, [r5, #0]
 800d806:	6831      	ldr	r1, [r6, #0]
 800d808:	f7f2 feb6 	bl	8000578 <__aeabi_fadd>
 800d80c:	682d      	ldr	r5, [r5, #0]
 800d80e:	1c01      	adds	r1, r0, #0
 800d810:	1c28      	adds	r0, r5, #0
 800d812:	f7f2 fe71 	bl	80004f8 <__aeabi_fcmplt>
 800d816:	2800      	cmp	r0, #0
 800d818:	d010      	beq.n	800d83c <__ieee754_sqrtf+0xd8>
 800d81a:	3402      	adds	r4, #2
 800d81c:	23fc      	movs	r3, #252	@ 0xfc
 800d81e:	1064      	asrs	r4, r4, #1
 800d820:	059b      	lsls	r3, r3, #22
 800d822:	18e3      	adds	r3, r4, r3
 800d824:	05fc      	lsls	r4, r7, #23
 800d826:	18e4      	adds	r4, r4, r3
 800d828:	e7ad      	b.n	800d786 <__ieee754_sqrtf+0x22>
 800d82a:	2080      	movs	r0, #128	@ 0x80
 800d82c:	0400      	lsls	r0, r0, #16
 800d82e:	005b      	lsls	r3, r3, #1
 800d830:	0011      	movs	r1, r2
 800d832:	3201      	adds	r2, #1
 800d834:	4203      	tst	r3, r0
 800d836:	d0fa      	beq.n	800d82e <__ieee754_sqrtf+0xca>
 800d838:	4249      	negs	r1, r1
 800d83a:	e7b6      	b.n	800d7aa <__ieee754_sqrtf+0x46>
 800d83c:	2301      	movs	r3, #1
 800d83e:	3401      	adds	r4, #1
 800d840:	439c      	bics	r4, r3
 800d842:	e7eb      	b.n	800d81c <__ieee754_sqrtf+0xb8>
 800d844:	0800dd18 	.word	0x0800dd18
 800d848:	0800dd14 	.word	0x0800dd14

0800d84c <_init>:
 800d84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d84e:	46c0      	nop			@ (mov r8, r8)
 800d850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d852:	bc08      	pop	{r3}
 800d854:	469e      	mov	lr, r3
 800d856:	4770      	bx	lr

0800d858 <_fini>:
 800d858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d85a:	46c0      	nop			@ (mov r8, r8)
 800d85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d85e:	bc08      	pop	{r3}
 800d860:	469e      	mov	lr, r3
 800d862:	4770      	bx	lr
