/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_PDP_V14_0_H
#define IS_HW_PDP_V14_0_H

#include "pablo-hw-api-common.h"
#include "is-common-config.h"

#define SENSOR_TYPE_MSPD 0
#define SENSOR_TYPE_MOD1 1
#define SENSOR_TYPE_MOD2 2
#define SENSOR_TYPE_MOD3 3
#define SENSOR_TYPE_MSPD_TAIL 4

#define START_ASAP 0
#define START_VVALID_RISE 1

#define INT_PULSE 0
#define INT_LEVEL 1

#define LSB_4BITS_MASK 0x0000000FUL
#define MSB_32BITS_MASK 0xFFFFFFFF0UL
#define LSB_BIT 4
#define DVA_GET_MSB(dva) (((dva) & MSB_32BITS_MASK) >> LSB_BIT)
#define DVA_GET_LSB(dva) ((dva) & LSB_4BITS_MASK)

struct is_pdp_reg {
	u32 init_value;
	u32 index;
};

enum pdp_int1 {
	FRAME_START = 0, /* Chain frame start */
	FRAME_END_INTERRUPT = 1, /* Accumulated End interrupt upon core business */
	FRAME_INT_ON_ROW_COL_INFO = 2, /* Frame Info: Interrupt on programmable row col. */
	IRQ_CORRUPTED 	= 3, /* Accumulated courrupted frame indication upon int2[14-31] */
	COREX_ERROR_INT = 4, /* corex error Interrupt */
	/* reserved = 5, */
	/* Accumulated End interrupt upon core business and int1[14-31] */
	PRE_FRAME_END_INTERRUPT		= 6,
	INPUT_FRAME_END = 7, /* LIC input frame end */
	/* reserved = 8, */
	REORDER_H_OUTPUT_LAST = 9,
	BPC_H_OUTPUT_LAST	= 10,
	BPC_V_OUTPUT_LAST	= 11,
	ALC_H_OUTPUT_LAST = 12,
	GAMMA_H_OUTPUT_LAST		= 13,
	GAMMA_V_OUTPUT_LAST		= 14,
	/* reserved = 15, */
	/* reserved = 16, */
	/* reserved = 17, */
	/* reserved = 18, */
	/* reserved = 19, */
	COREX_END_INT_0 = 20, /* corex end interrupt */
	COREX_END_INT_1 = 21, /* corex end interrupt */
	/* reserved = 22 ~ 31 */
	PDP_INT1_CNT,
};

#define INT1_EN_MASK	((0)\
			|(1 << FRAME_START)\
			|(1 << FRAME_END_INTERRUPT)\
			|(1 << FRAME_INT_ON_ROW_COL_INFO)\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << INPUT_FRAME_END) */\
			/* |(1 << REORDER_H_OUTPUT_LAST) */\
			/* |(1 << BPC_H_OUTPUT_LAST) */\
			/* |(1 << BPC_V_OUTPUT_LAST) */\
			/* |(1 << ALC_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_V_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			)

#define INT1_ERR_MASK	((0)\
			/* |(1 << FRAME_START) */\
			/* |(1 << FRAME_END_INTERRUPT) */\
			/* |(1 << FRAME_INT_ON_ROW_COL_INFO) */\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << INPUT_FRAME_END) */\
			/* |(1 << REORDER_H_OUTPUT_LAST) */\
			/* |(1 << BPC_H_OUTPUT_LAST) */\
			/* |(1 << BPC_V_OUTPUT_LAST) */\
			/* |(1 << ALC_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_V_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			)

const char *pdp_int1_str[PDP_INT1_CNT] = {
	[FRAME_START ... PDP_INT1_CNT-1] = "UNKNOWN",
	[FRAME_START] = "FRAME_START",
	[FRAME_END_INTERRUPT] = "FRAME_END_INTERRUPT",
	[FRAME_INT_ON_ROW_COL_INFO] = "FRAME_INT_ON_ROW_COL_INFO",
	[IRQ_CORRUPTED] = "IRQ_CORRUPTED",
	[COREX_ERROR_INT] = "COREX_ERROR_INT",
	[PRE_FRAME_END_INTERRUPT] = "PRE_FRAME_END_INTERRUPT",
	[INPUT_FRAME_END] = "LIC_INPUT_FRAME_END",
	[REORDER_H_OUTPUT_LAST] = "REORDER_H_OUTPUT_LAST",
	[BPC_H_OUTPUT_LAST]	= "BPC_H_OUTPUT_LAST",
	[BPC_V_OUTPUT_LAST] = "BPC_V_OUTPUT_LAST",
	[ALC_H_OUTPUT_LAST]	= "ALC_H_OUTPUT_LAST",
	[GAMMA_H_OUTPUT_LAST] = "GAMMA_H_OUTPUT_LAST",
	[GAMMA_V_OUTPUT_LAST] = "GAMMA_V_OUTPUT_LAST",
	[COREX_END_INT_0] = "COREX_END_INT_0",
	[COREX_END_INT_1] = "COREX_END_INT_1",
};

enum pdp_int2 {
	INPUT_FRAME_END_SRC1 = 0, /* frame end time */
	/* reserved = 1 ~ 5 */
	VOTF_LOST_FLUSH_AF = 6,
	C2SER_SLOW_RING = 7,
	PDAF_STAT_INT = 8,
	SBWC_ERR = 9,
	/* reserved = 10 */
	VOTF_LOST_CON_AF = 11,
	/* reserved = 12 ~ 18 */
	CINFIFO_LINES_ERROR = 19, /* LIC line count error */
	CINFIFO_COLUMNS_ERROR = 20, /* LIC column count error */
	CINFIFO_STREAM_OVERFLOW 	= 21, /* LIC overflow */
	COUTFIFO_OVERFLOW_ERROR 	 = 21, /* Deprecated in v5.0 */
	FRAME_START_BEFORE_FRAME_END_CORRUPTED	= 22,
	DMACLIENTS_ERROR_IRQ 	= 23, /* AXI encapsulated errors */
	/* reserved = 24 ~ 31 */
	PDP_INT2_CNT,
};

#define INT2_EN_MASK	((0)\
			/* |(1 << INPUT_FRAME_END_SRC1) */\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			|(1 << PDAF_STAT_INT)\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_AF)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))


#define INT2_ERR_MASK	((0)\
			/* |(1 << LIC_INPUT_FRAME_END_SRC1) */\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			/* |(1 << PDAF_STAT_INT) */\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_AF)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))


const char *pdp_int2_str[PDP_INT2_CNT] = {
	[INPUT_FRAME_END_SRC1 ... PDP_INT2_CNT-1] = "UNKNOWN",
	[INPUT_FRAME_END_SRC1] = "LIC_INPUT_FRAME_END_SRC1",
	[VOTF_LOST_FLUSH_AF] = "VOTF_LOST_FLUSH_AF",
	[C2SER_SLOW_RING] = "C2SER_SLOW_RING",
	[PDAF_STAT_INT] = "PDAF_STAT_INT",
	[SBWC_ERR] = "SBWC_ERR",
	[VOTF_LOST_CON_AF] = "VOTF_LOST_CON_AF",
	[CINFIFO_LINES_ERROR] = "CINFIFO_LINES_ERROR",
	[CINFIFO_COLUMNS_ERROR]	 = "CINFIFO_COLUMNS_ERROR",
	[CINFIFO_STREAM_OVERFLOW] = "CINFIFO_STREAM_OVERFLOW",
	[FRAME_START_BEFORE_FRAME_END_CORRUPTED] = "FRAME_START_BEFORE_FRAME_END_CORRUPTED",
	[DMACLIENTS_ERROR_IRQ] = "DMACLIENTS_ERROR_IRQ",
};

#define PDP_TRY_COUNT 10000

/* DMA format */
#define PDP_DMA_FMT_U8BIT_PACK 0
#define PDP_DMA_FMT_U8BIT_UNPACK_LSB_ZERO 1
#define PDP_DMA_FMT_U8BIT_UNPACK_MSB_ZERO 2
#define PDP_DMA_FMT_U10BIT_PACK 4
#define PDP_DMA_FMT_U10BIT_UNPACK_LSB_ZERO 5
#define PDP_DMA_FMT_U10BIT_UNPACK_MSB_ZERO 6
#define PDP_DMA_FMT_ANDROID10 7
#define PDP_DMA_FMT_U12BIT_PACK 8
#define PDP_DMA_FMT_U12BIT_UNPACK_LSB_ZERO 9
#define PDP_DMA_FMT_U12BIT_UNPACK_MSB_ZERO 10
#define PDP_DMA_FMT_ANDROID12 11
#define PDP_DMA_FMT_U14BIT_PACK 12
#define PDP_DMA_FMT_U14BIT_UNPACK_LSB_ZERO 13
#define PDP_DMA_FMT_U14BIT_UNPACK_MSB_ZERO 14
#define PDP_DMA_FMT_U16BIT_PACK 15

#define PDP_STAT_FORMAT PDP_DMA_FMT_U16BIT_PACK

#define PDP_STAT_TOTAL_SIZE 95680 /* 95364(Valid size) + 316 (Pad) = 95680 (Bytes) */
#define PDP_STAT0_ROI_NUM 13
#define PDP_STAT_DMA_WIDTH 320
#define PDP_STAT_STRIDE(w) 320

#define PDP_STAT_DUMP_STRIDE(w)	(	\
{					\
	u32 stride;			\
					\
	if (w <= 320)			\
		stride = 1280;		\
	else if (w <= 640)		\
		stride = 2560;		\
	else if (w <= 1280)		\
		stride = 5120;		\
	else				\
		stride = 10240;		\
					\
	stride;				\
}					\
)

enum pdp_hw_reorder_bit {
	PDP_REORDER_BYPASS,
	PDP_REORDER_10BIT,
	PDP_REORDER_12BIT,
	PDP_REORDER_14BIT,
	PDP_REORDER_BIT_NUM
};

enum is_pdp_reg_name {
	PDP_R_GLOBAL_ENABLE,
	PDP_R_ONE_SHOT_ENABLE,
	PDP_R_GLOBAL_ENABLE_STOP_CRPT,
	PDP_R_SW_RESET,
	PDP_R_SW_CORE_RESET,
	PDP_R_HW_RESET,
	PDP_R_FORCE_INTERNAL_CLOCK,
	PDP_R_TRANS_STOP_REQ,
	PDP_R_TRANS_STOP_REQ_RDY,
	PDP_R_IDLENESS_STATUS,
	PDP_R_SELREGISTER,
	PDP_R_SELREGISTERMODE,
	PDP_R_SHADOW_CONTROL,
	PDP_R_SHADOW_SW_TRIGGER,
	PDP_R_AUTO_MASK_PREADY,
	PDP_R_INTERRUPT_AUTO_MASK,
	PDP_R_IP_POST_FRAME_GAP,
	PDP_R_IP_USE_END_INTERRUPT_ENABLE,
	PDP_R_IP_END_INTERRUPT_ENABLE,
	PDP_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_R_IP_STALL_OUT,
	PDP_R_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_R_IP_INT_ON_COL_ROW,
	PDP_R_IP_INT_ON_COL_ROW_CORD,
	PDP_R_IP_CHAIN_INPUT_SELECT,
	PDP_R_PDP_VC_CON,
	PDP_R_IP_USE_INPUT_FRAME_START_IN,
	PDP_R_IP_RDMA_VVALID_START_ENABLE,
	PDP_R_IP_ROL_SELECT,
	PDP_R_IP_ROL_MODE,
	PDP_R_IP_ROL_RESET,
	PDP_R_IP_PROCESSING,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_POS,
	PDP_R_APB_SFR_RESET,
	PDP_R_VVALID_READY_BUFFER,
	PDP_R_IP_COREX_HW_TRIGGER_GAP,
	PDP_R_IP_VERSION,
	PDP_R_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_R_CONTINT_INT1,
	PDP_R_CONTINT_INT1_ENABLE,
	PDP_R_CONTINT_INT1_STATUS,
	PDP_R_CONTINT_INT1_CLEAR,
	PDP_R_CONTINT_INT2,
	PDP_R_CONTINT_INT2_ENABLE,
	PDP_R_CONTINT_INT2_STATUS,
	PDP_R_CONTINT_INT2_CLEAR,
	PDP_R_SECU_CTRL_SEQID,
	PDP_R_SECU_CTRL_TZINFO_SEQID_0,
	PDP_R_SECU_CTRL_TZINFO_SEQID_1,
	PDP_R_SECU_CTRL_TZINFO_SEQID_2,
	PDP_R_SECU_CTRL_TZINFO_SEQID_3,
	PDP_R_SECU_CTRL_TZINFO_SEQID_4,
	PDP_R_SECU_CTRL_TZINFO_SEQID_5,
	PDP_R_SECU_CTRL_TZINFO_SEQID_6,
	PDP_R_SECU_CTRL_TZINFO_SEQID_7,
	PDP_R_FRO_MODE_EN,
	PDP_R_FRO_GLOBAL_ENABLE,
	PDP_R_FRO_ONE_SHOT_ENABLE,
	PDP_R_FRO_FRAME_COUNT,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_R_FRO_DONE,
	PDP_R_FRO_BUSY,
	PDP_R_FRO_HISTORY_INT0_0,
	PDP_R_FRO_HISTORY_INT0_1,
	PDP_R_FRO_HISTORY_INT0_2,
	PDP_R_FRO_HISTORY_INT0_3,
	PDP_R_FRO_HISTORY_INT0_4,
	PDP_R_FRO_HISTORY_INT0_5,
	PDP_R_FRO_HISTORY_INT0_6,
	PDP_R_FRO_HISTORY_INT0_7,
	PDP_R_FRO_HISTORY_INT0_0_PREV,
	PDP_R_FRO_HISTORY_INT0_1_PREV,
	PDP_R_FRO_HISTORY_INT0_2_PREV,
	PDP_R_FRO_HISTORY_INT0_3_PREV,
	PDP_R_FRO_HISTORY_INT0_4_PREV,
	PDP_R_FRO_HISTORY_INT0_5_PREV,
	PDP_R_FRO_HISTORY_INT0_6_PREV,
	PDP_R_FRO_HISTORY_INT0_7_PREV,
	PDP_R_FRO_HISTORY_INT1_0,
	PDP_R_FRO_HISTORY_INT1_1,
	PDP_R_FRO_HISTORY_INT1_2,
	PDP_R_FRO_HISTORY_INT1_3,
	PDP_R_FRO_HISTORY_INT1_4,
	PDP_R_FRO_HISTORY_INT1_5,
	PDP_R_FRO_HISTORY_INT1_6,
	PDP_R_FRO_HISTORY_INT1_7,
	PDP_R_FRO_HISTORY_INT1_0_PREV,
	PDP_R_FRO_HISTORY_INT1_1_PREV,
	PDP_R_FRO_HISTORY_INT1_2_PREV,
	PDP_R_FRO_HISTORY_INT1_3_PREV,
	PDP_R_FRO_HISTORY_INT1_4_PREV,
	PDP_R_FRO_HISTORY_INT1_5_PREV,
	PDP_R_FRO_HISTORY_INT1_6_PREV,
	PDP_R_FRO_HISTORY_INT1_7_PREV,
	PDP_R_FRO_SW_RESET,
	PDP_R_FRO_INT0_CLEAR,
	PDP_R_FRO_INT1_CLEAR,
	PDP_R_FRO_INT0,
	PDP_R_FRO_INT1,
	PDP_R_STRGEN_ENABLE,
	PDP_R_STRGEN_CONFIG,
	PDP_R_STRGEN_PRE_FRAME_GAP,
	PDP_R_STRGEN_PIXEL_GAP,
	PDP_R_STRGEN_LINE_GAP,
	PDP_R_STRGEN_IMAGE_WIDTH,
	PDP_R_STRGEN_IMAGE_HEIGHT,
	PDP_R_STRGEN_DATA_VALUE,
	PDP_R_STRGEN_STREAM_CRC,
	PDP_R_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_R_STOPEN_CRC_SEED,
	PDP_R_STOPEN_CRC_RESULT_POINT_0,
	PDP_R_STOPEN_CRC_RESULT_POINT_1,
	PDP_R_STOPEN_CRC_RESULT_POINT_2,
	PDP_R_STOPEN_CRC_RESULT_POINT_3,
	PDP_R_FRAME_SEQ_COUNTER,
	PDP_R_FRAME_SEQ_COUNTER_RESET,
	PDP_R_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_R_VOTF_APB_TOKEN_CTRL,
	PDP_R_VOTF_TOKEN_INDEX,
	PDP_R_VOTF_IN_TOKEN_0_TO_3,
	PDP_R_VOTF_IN_TOKEN_4_TO_7,
	PDP_R_VOTF_IN_TOKEN_8_TO_11,
	PDP_R_VOTF_OUT_TOKEN_0_TO_3,
	PDP_R_VOTF_OUT_TOKEN_4_TO_7,
	PDP_R_VOTF_OUT_TOKEN_8_TO_11,
	PDP_R_BYR_AFIDENT_BYPASS,
	PDP_R_BYR_AFIDENT_START_ACTIVE,
	PDP_R_BYR_AFIDENT_ACTIVE_SIZE,
	PDP_R_BYR_AFIDENT_UNITS,
	PDP_R_BYR_AFIDENT_PTRN_MODE_AF,
	PDP_R_BYR_AFIDENT_PTRN_XY_0_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_0_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_1_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_1_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_2_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_2_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_3_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_3_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_4_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_4_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_5_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_5_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_6_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_6_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_7_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_7_1,
	PDP_R_BYR_AFIDENT_PTRN_0,
	PDP_R_BYR_AFIDENT_PTRN_1,
	PDP_R_BYR_AFIDENT_SWITCHED_PTRN,
	PDP_R_BYR_AFIDENT_STREAM_CRC,
	PDP_R_Y_CROP0_BYPASS,
	PDP_R_Y_CROP0_SX,
	PDP_R_Y_CROP0_SY,
	PDP_R_Y_CROP0_EX,
	PDP_R_Y_CROP0_EY,
	PDP_R_Y_CROP0_CRC,
	PDP_R_Y_CROP1_BYPASS,
	PDP_R_Y_CROP1_SX,
	PDP_R_Y_CROP1_SY,
	PDP_R_Y_CROP1_EX,
	PDP_R_Y_CROP1_EY,
	PDP_R_Y_CROP1_CRC,
	PDP_R_Y_REORDER_ON,
	PDP_R_Y_REORDER_MODE,
	PDP_R_Y_REORDER_UNPACK,
	PDP_R_Y_REORDER_IN_SIZE_XY,
	PDP_R_Y_REORDER_BLC_ON,
	PDP_R_Y_REORDER_BLC_PRE_SHIFT,
	PDP_R_Y_REORDER_BLC_OFFSET_BEFORE_GAIN,
	PDP_R_Y_REORDER_BLC_OFFSET_AFTER_GAIN,
	PDP_R_Y_REORDER_BLC_GAIN,
	PDP_R_Y_REORDER_BLC_GAIN_SHIFT,
	PDP_R_Y_REORDER_BLC_LOW_LIMIT,
	PDP_R_Y_REORDER_BLC_HIGH_LIMIT,
	PDP_R_Y_REORDER_CROP_ON,
	PDP_R_Y_REORDER_CROP_START_XY,
	PDP_R_Y_REORDER_CROP_SIZE_XY,
	PDP_R_Y_REORDER_BAYER_ACTIVE_START_XY,
	PDP_R_Y_REORDER_BAYER_ACTIVE_SIZE_XY,
	PDP_R_Y_REORDER_BAYER_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_PD_H_REPOS_UNIT_SIZE_X,
	PDP_R_Y_REORDER_PD_H_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_H_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_H_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_H_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_R_Y_REORDER_PD_LINE_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LINE_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LINE_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LINE_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LR_OUT_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_12_TO_15,
	PDP_R_Y_REORDER_BIN_RATIO,
	PDP_R_Y_REORDER_BIN_RSHIFT,
	PDP_R_Y_REORDER_LINEBUF_SIZE,
	PDP_R_Y_REORDER_CRC_0,
	PDP_R_Y_REORDER_SUB_ON,
	PDP_R_Y_REORDER_SUB_MODE,
	PDP_R_Y_REORDER_SUB_UNPACK,
	PDP_R_Y_REORDER_SUB_IN_SIZE_XY,
	PDP_R_Y_REORDER_SUB_BLC_ON,
	PDP_R_Y_REORDER_SUB_BLC_PRE_SHIFT,
	PDP_R_Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_GAIN_SHIFT,
	PDP_R_Y_REORDER_SUB_BLC_LOW_LIMIT,
	PDP_R_Y_REORDER_SUB_BLC_HIGH_LIMIT,
	PDP_R_Y_REORDER_SUB_CROP_ON,
	PDP_R_Y_REORDER_SUB_CROP_START_XY,
	PDP_R_Y_REORDER_SUB_CROP_SIZE_XY,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_BIN_RATIO,
	PDP_R_Y_REORDER_SUB_BIN_RSHIFT,
	PDP_R_Y_REORDER_SUB_LINEBUF_SIZE,
	PDP_R_Y_REORDER_SUB_CRC_0,
	PDP_R_Y_PDBPC0_BYPASS,
	PDP_R_Y_PDBPC0_STATIC_POS_NUM,
	PDP_R_Y_PDBPC0_STATIC_POS_ADDR,
	PDP_R_Y_PDBPC0_STATIC_POS_DATA,
	PDP_R_Y_PDBPC0_CROP,
	PDP_R_Y_PDBPC0_CRC,
	PDP_R_Y_PDBPC1_BYPASS,
	PDP_R_Y_PDBPC1_STATIC_POS_NUM,
	PDP_R_Y_PDBPC1_STATIC_POS_ADDR,
	PDP_R_Y_PDBPC1_STATIC_POS_DATA,
	PDP_R_Y_PDBPC1_CROP,
	PDP_R_Y_PDBPC1_CRC,
	PDP_R_Y_ALC_ON,
	PDP_R_Y_ALC_ROI_SX,
	PDP_R_Y_ALC_ROI_SY,
	PDP_R_Y_ALC_LUT_TYPE,
	PDP_R_Y_ALC_GAP_H,
	PDP_R_Y_ALC_GAP_V,
	PDP_R_Y_ALC_GAP_H_INV,
	PDP_R_Y_ALC_GAP_V_INV,
	PDP_R_Y_ALC_GAP_H_MARGIN,
	PDP_R_Y_ALC_GAP_V_MARGIN,
	PDP_R_Y_ALC_GAP_H_MARGIN_INV,
	PDP_R_Y_ALC_GAP_V_MARGIN_INV,
	PDP_R_Y_ALC_POS_INTERP_ON,
	PDP_R_Y_ALC_POS_WEIGHT_INF,
	PDP_R_Y_ALC_POS_WEIGHT_MAC,
	PDP_R_Y_ALC_GAIN_SHIFT,
	PDP_R_Y_ALC_MAX_VAL,
	PDP_R_Y_ALC_LUT_INIT_TYPE,
	PDP_R_Y_ALC_LUT_INIT_ADDR,
	PDP_R_Y_ALC_LUT_INIT_DATA,
	PDP_R_Y_ALC_OFFSET_I,
	PDP_R_Y_ALC_OFFSET_O,
	PDP_R_Y_ALC_REF_SIZE_X,
	PDP_R_Y_ALC_REF_SIZE_Y,
	PDP_R_Y_ALC_GAP_AUTO_SET,
	PDP_R_Y_ALC_CRC,
	PDP_R_Y_ALC_SUB_ON,
	PDP_R_Y_ALC_SUB_ROI_SX,
	PDP_R_Y_ALC_SUB_ROI_SY,
	PDP_R_Y_ALC_SUB_LUT_TYPE,
	PDP_R_Y_ALC_SUB_GAP_H,
	PDP_R_Y_ALC_SUB_GAP_V,
	PDP_R_Y_ALC_SUB_GAP_H_INV,
	PDP_R_Y_ALC_SUB_GAP_V_INV,
	PDP_R_Y_ALC_SUB_GAP_H_MARGIN,
	PDP_R_Y_ALC_SUB_GAP_V_MARGIN,
	PDP_R_Y_ALC_SUB_GAP_H_MARGIN_INV,
	PDP_R_Y_ALC_SUB_GAP_V_MARGIN_INV,
	PDP_R_Y_ALC_SUB_POS_INTERP_ON,
	PDP_R_Y_ALC_SUB_POS_WEIGHT_INF,
	PDP_R_Y_ALC_SUB_POS_WEIGHT_MAC,
	PDP_R_Y_ALC_SUB_GAIN_SHIFT,
	PDP_R_Y_ALC_SUB_MAX_VAL,
	PDP_R_Y_ALC_SUB_LUT_INIT_TYPE,
	PDP_R_Y_ALC_SUB_LUT_ADDR,
	PDP_R_Y_ALC_SUB_LUT_DATA,
	PDP_R_Y_ALC_SUB_OFFSET_I,
	PDP_R_Y_ALC_SUB_OFFSET_O,
	PDP_R_Y_ALC_SUB_REF_SIZE_X,
	PDP_R_Y_ALC_SUB_REF_SIZE_Y,
	PDP_R_Y_ALC_SUB_GAP_AUTO_SET,
	PDP_R_Y_ALC_SUB_CRC,
	PDP_R_Y_GAMMA_ON,
	PDP_R_Y_GAMMA_LUT_00,
	PDP_R_Y_GAMMA_LUT_01,
	PDP_R_Y_GAMMA_LUT_02,
	PDP_R_Y_GAMMA_LUT_03,
	PDP_R_Y_GAMMA_LUT_04,
	PDP_R_Y_GAMMA_LUT_05,
	PDP_R_Y_GAMMA_LUT_06,
	PDP_R_Y_GAMMA_LUT_07,
	PDP_R_Y_GAMMA_LUT_08,
	PDP_R_Y_GAMMA_LUT_09,
	PDP_R_Y_GAMMA_LUT_10,
	PDP_R_Y_GAMMA_LUT_11,
	PDP_R_Y_GAMMA_LUT_12,
	PDP_R_Y_GAMMA_LUT_13,
	PDP_R_Y_GAMMA_LUT_14,
	PDP_R_Y_GAMMA_LUT_15,
	PDP_R_Y_GAMMA_LUT_16,
	PDP_R_Y_GAMMA_LUT_17,
	PDP_R_Y_GAMMA_LUT_18,
	PDP_R_Y_GAMMA_LUT_19,
	PDP_R_Y_GAMMA_LUT_20,
	PDP_R_Y_GAMMA_LUT_21,
	PDP_R_Y_GAMMA_LUT_22,
	PDP_R_Y_GAMMA_LUT_23,
	PDP_R_Y_GAMMA_LUT_24,
	PDP_R_Y_GAMMA_LUT_25,
	PDP_R_Y_GAMMA_LUT_26,
	PDP_R_Y_GAMMA_LUT_27,
	PDP_R_Y_GAMMA_LUT_28,
	PDP_R_Y_GAMMA_LUT_29,
	PDP_R_Y_GAMMA_LUT_30,
	PDP_R_Y_GAMMA_LUT_31,
	PDP_R_Y_GAMMA_CRC,
	PDP_R_Y_GAMMA_SUB_ON,
	PDP_R_Y_GAMMA_SUB_LUT_00,
	PDP_R_Y_GAMMA_SUB_LUT_01,
	PDP_R_Y_GAMMA_SUB_LUT_02,
	PDP_R_Y_GAMMA_SUB_LUT_03,
	PDP_R_Y_GAMMA_SUB_LUT_04,
	PDP_R_Y_GAMMA_SUB_LUT_05,
	PDP_R_Y_GAMMA_SUB_LUT_06,
	PDP_R_Y_GAMMA_SUB_LUT_07,
	PDP_R_Y_GAMMA_SUB_LUT_08,
	PDP_R_Y_GAMMA_SUB_LUT_09,
	PDP_R_Y_GAMMA_SUB_LUT_10,
	PDP_R_Y_GAMMA_SUB_LUT_11,
	PDP_R_Y_GAMMA_SUB_LUT_12,
	PDP_R_Y_GAMMA_SUB_LUT_13,
	PDP_R_Y_GAMMA_SUB_LUT_14,
	PDP_R_Y_GAMMA_SUB_LUT_15,
	PDP_R_Y_GAMMA_SUB_LUT_16,
	PDP_R_Y_GAMMA_SUB_LUT_17,
	PDP_R_Y_GAMMA_SUB_LUT_18,
	PDP_R_Y_GAMMA_SUB_LUT_19,
	PDP_R_Y_GAMMA_SUB_LUT_20,
	PDP_R_Y_GAMMA_SUB_LUT_21,
	PDP_R_Y_GAMMA_SUB_LUT_22,
	PDP_R_Y_GAMMA_SUB_LUT_23,
	PDP_R_Y_GAMMA_SUB_LUT_24,
	PDP_R_Y_GAMMA_SUB_LUT_25,
	PDP_R_Y_GAMMA_SUB_LUT_26,
	PDP_R_Y_GAMMA_SUB_LUT_27,
	PDP_R_Y_GAMMA_SUB_LUT_28,
	PDP_R_Y_GAMMA_SUB_LUT_29,
	PDP_R_Y_GAMMA_SUB_LUT_30,
	PDP_R_Y_GAMMA_SUB_LUT_31,
	PDP_R_Y_GAMMA_SUB_CRC,
	PDP_R_Y_PDSTAT_SAT_ON,
	PDP_R_Y_PDSTAT_SAT_LV0,
	PDP_R_Y_PDSTAT_SAT_LV1,
	PDP_R_Y_PDSTAT_SAT_LV2,
	PDP_R_Y_PDSTAT_SAT_SRC,
	PDP_R_Y_PDSTAT_SAT_CNT_SHIFT,
	PDP_R_Y_PDSTAT_SAT_SUB_ON,
	PDP_R_Y_PDSTAT_SAT_SUB_LV0,
	PDP_R_Y_PDSTAT_SAT_SUB_LV1,
	PDP_R_Y_PDSTAT_SAT_SUB_LV2,
	PDP_R_Y_PDSTAT_SAT_SUB_SRC,
	PDP_R_Y_PDSTAT_SAT_SUB_CNT_SHIFT,
	PDP_R_Y_PDSTAT_PRE_H_B2_EN,
	PDP_R_Y_PDSTAT_PRE_H_I0_G0,
	PDP_R_Y_PDSTAT_PRE_H_I0_K01,
	PDP_R_Y_PDSTAT_PRE_H_I0_K02,
	PDP_R_Y_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I0_G1,
	PDP_R_Y_PDSTAT_PRE_H_I0_K11,
	PDP_R_Y_PDSTAT_PRE_H_I0_K12,
	PDP_R_Y_PDSTAT_PRE_H_I0_C11,
	PDP_R_Y_PDSTAT_PRE_H_I0_C12,
	PDP_R_Y_PDSTAT_PRE_H_I0_G2,
	PDP_R_Y_PDSTAT_PRE_H_I0_K21,
	PDP_R_Y_PDSTAT_PRE_H_I0_K22,
	PDP_R_Y_PDSTAT_PRE_H_I0_C21,
	PDP_R_Y_PDSTAT_PRE_H_I0_C22,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY2,
	PDP_R_Y_PDSTAT_PRE_H_I1_G0,
	PDP_R_Y_PDSTAT_PRE_H_I1_K01,
	PDP_R_Y_PDSTAT_PRE_H_I1_K02,
	PDP_R_Y_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I1_G1,
	PDP_R_Y_PDSTAT_PRE_H_I1_K11,
	PDP_R_Y_PDSTAT_PRE_H_I1_K12,
	PDP_R_Y_PDSTAT_PRE_H_I1_C11,
	PDP_R_Y_PDSTAT_PRE_H_I1_C12,
	PDP_R_Y_PDSTAT_PRE_H_I1_G2,
	PDP_R_Y_PDSTAT_PRE_H_I1_K21,
	PDP_R_Y_PDSTAT_PRE_H_I1_K22,
	PDP_R_Y_PDSTAT_PRE_H_I1_C21,
	PDP_R_Y_PDSTAT_PRE_H_I1_C22,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY2,
	PDP_R_Y_PDSTAT_PRE_H_I2_G0,
	PDP_R_Y_PDSTAT_PRE_H_I2_K01,
	PDP_R_Y_PDSTAT_PRE_H_I2_K02,
	PDP_R_Y_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I2_G1,
	PDP_R_Y_PDSTAT_PRE_H_I2_K11,
	PDP_R_Y_PDSTAT_PRE_H_I2_K12,
	PDP_R_Y_PDSTAT_PRE_H_I2_C11,
	PDP_R_Y_PDSTAT_PRE_H_I2_C12,
	PDP_R_Y_PDSTAT_PRE_H_I2_G2,
	PDP_R_Y_PDSTAT_PRE_H_I2_K21,
	PDP_R_Y_PDSTAT_PRE_H_I2_K22,
	PDP_R_Y_PDSTAT_PRE_H_I2_C21,
	PDP_R_Y_PDSTAT_PRE_H_I2_C22,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY2,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_FIRST,
	PDP_R_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_0,
	PDP_R_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_2,
	PDP_R_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_4,
	PDP_R_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_0,
	PDP_R_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_2,
	PDP_R_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_4,
	PDP_R_Y_PDSTAT_PRE_V_I0_FILTER_HIGH_THRESH,
	PDP_R_Y_PDSTAT_PRE_V_I0_FILTER_LOW_THRESH,
	PDP_R_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_0,
	PDP_R_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_2,
	PDP_R_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_4,
	PDP_R_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_0,
	PDP_R_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_2,
	PDP_R_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_4,
	PDP_R_Y_PDSTAT_PRE_V_I1_FILTER_HIGH_THRESH,
	PDP_R_Y_PDSTAT_PRE_V_I1_FILTER_LOW_THRESH,
	PDP_R_Y_PDSTAT_PRE_V_LINEBUF_OFFSET,
	PDP_R_Y_PDSTAT_XCOR_H_ON,
	PDP_R_Y_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_R_Y_PDSTAT_XCOR_H_I0_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_I1_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_I2_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TY,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_R_Y_PDSTAT_IN_SIZE_X,
	PDP_R_Y_PDSTAT_IN_SIZE_Y,
	PDP_R_Y_PDSTAT_SUB_IN_SIZE_X,
	PDP_R_Y_PDSTAT_SUB_IN_SIZE_Y,
	PDP_R_Y_PDSTAT_XCOR_V_ON,
	PDP_R_Y_PDSTAT_XCOR_V_PHASE_RANGE,
	PDP_R_Y_PDSTAT_XCOR_V_I0_CORING,
	PDP_R_Y_PDSTAT_XCOR_V_I1_CORING,
	PDP_R_Y_PDSTAT_XCOR_V_COR_TYPE_B0,
	PDP_R_Y_PDSTAT_XCOR_V_COR_TYPE_B1,
	PDP_R_Y_PDSTAT_XCOR_V_CORING_TH_B0,
	PDP_R_Y_PDSTAT_XCOR_V_CORING_TH_B1,
	PDP_R_Y_PDSTAT_XCOR_V_CORING_TY,
	PDP_R_Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0,
	PDP_R_Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1,
	PDP_R_Y_PDSTAT_ROI_MAIN_SROI,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_R_Y_PDSTAT_FRAME_NO,
	PDP_R_Y_PDSTAT_DUMP_MODE,
	PDP_R_Y_PDSTAT_ROI_SUB_SROI,
	PDP_R_Y_PDSTAT_ROI_SUB_S0SX,
	PDP_R_Y_PDSTAT_ROI_SUB_S0SY,
	PDP_R_Y_PDSTAT_ROI_SUB_S0EX,
	PDP_R_Y_PDSTAT_ROI_SUB_S0EY,
	PDP_R_Y_PDSTAT_ROI_SUB_S1SX,
	PDP_R_Y_PDSTAT_ROI_SUB_S1SY,
	PDP_R_Y_PDSTAT_ROI_SUB_S1EX,
	PDP_R_Y_PDSTAT_ROI_SUB_S1EY,
	PDP_R_Y_PDSTAT_ROI_SUB_S2SX,
	PDP_R_Y_PDSTAT_ROI_SUB_S2SY,
	PDP_R_Y_PDSTAT_ROI_SUB_S2EX,
	PDP_R_Y_PDSTAT_ROI_SUB_S2EY,
	PDP_R_Y_PDSTAT_ROI_SUB_S3SX,
	PDP_R_Y_PDSTAT_ROI_SUB_S3SY,
	PDP_R_Y_PDSTAT_ROI_SUB_S3EX,
	PDP_R_Y_PDSTAT_ROI_SUB_S3EY,
	PDP_R_Y_PDSTAT_ROI_SUB_MWM_CX,
	PDP_R_Y_PDSTAT_ROI_SUB_MWM_CY,
	PDP_R_Y_PDSTAT_ROI_SUB_MWM_SX,
	PDP_R_Y_PDSTAT_ROI_SUB_MWM_SY,
	PDP_R_Y_PDSTAT_ROI_SUB_MWM_EX,
	PDP_R_Y_PDSTAT_ROI_SUB_MWM_EY,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_ON,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_SX,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_SY,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_SIZE_X,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_SIZE_Y,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_GAP_X,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_GAP_Y,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_NO_X,
	PDP_R_Y_PDSTAT_ROI_SUB_MWS_NO_Y,
	PDP_R_Y_PDSTAT_CRC_STAT_H,
	PDP_R_Y_PDSTAT_CRC_STAT_V,
	PDP_R_Y_PDSTAT_CRC_DUMP_H,
	PDP_R_Y_PDSTAT_CRC_DUMP_V,
	PDP_R_WDMA_STAT_EN,
	PDP_R_WDMA_STAT_COMP_CONTROL,
	PDP_R_WDMA_STAT_DATA_FORMAT,
	PDP_R_WDMA_STAT_MONO_MODE,
	PDP_R_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_R_WDMA_STAT_WIDTH,
	PDP_R_WDMA_STAT_HEIGHT,
	PDP_R_WDMA_STAT_IMG_STRIDE_1P,
	PDP_R_WDMA_STAT_MAX_MO,
	PDP_R_WDMA_STAT_LINEGAP,
	PDP_R_WDMA_STAT_MAX_BL,
	PDP_R_WDMA_STAT_BUSINFO,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_R_WDMA_STAT_IMG_CRC_1P,
	PDP_R_WDMA_STAT_MON_STATUS0,
	PDP_R_WDMA_STAT_MON_STATUS1,
	PDP_R_WDMA_STAT_MON_STATUS2,
	PDP_R_WDMA_STAT_MON_STATUS3,
	PDP_R_RDMA_AF_EN,
	PDP_R_RDMA_AF_COMP_CONTROL,
	PDP_R_RDMA_AF_DATA_FORMAT,
	PDP_R_RDMA_AF_MONO_MODE,
	PDP_R_RDMA_AF_WIDTH,
	PDP_R_RDMA_AF_HEIGHT,
	PDP_R_RDMA_AF_IMG_STRIDE_1P,
	PDP_R_RDMA_AF_HEADER_STRIDE_1P,
	PDP_R_RDMA_AF_VOTF_EN,
	PDP_R_RDMA_AF_MAX_MO,
	PDP_R_RDMA_AF_LINEGAP,
	PDP_R_RDMA_AF_MAX_BL,
	PDP_R_RDMA_AF_BUSINFO,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_R_RDMA_AF_IMG_CRC_1P,
	PDP_R_RDMA_AF_MON_STATUS0,
	PDP_R_RDMA_AF_MON_STATUS1,
	PDP_R_RDMA_AF_MON_STATUS2,
	PDP_R_RDMA_AF_MON_STATUS3,
	PDP_R_RDMA_AF_BW_LIMIT_0,
	PDP_R_RDMA_AF_BW_LIMIT_1,
	PDP_R_RDMA_AF_BW_LIMIT_2,
	PDP_R_WDMA_PD_DUMP0_EN,
	PDP_R_WDMA_PD_DUMP0_COMP_CONTROL,
	PDP_R_WDMA_PD_DUMP0_DATA_FORMAT,
	PDP_R_WDMA_PD_DUMP0_MONO_MODE,
	PDP_R_WDMA_PD_DUMP0_AUTO_FLUSH_EN,
	PDP_R_WDMA_PD_DUMP0_WIDTH,
	PDP_R_WDMA_PD_DUMP0_HEIGHT,
	PDP_R_WDMA_PD_DUMP0_IMG_STRIDE_1P,
	PDP_R_WDMA_PD_DUMP0_MAX_MO,
	PDP_R_WDMA_PD_DUMP0_LINEGAP,
	PDP_R_WDMA_PD_DUMP0_MAX_BL,
	PDP_R_WDMA_PD_DUMP0_BUSINFO,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_R_WDMA_PD_DUMP0_IMG_CRC_1P,
	PDP_R_WDMA_PD_DUMP0_MON_STATUS0,
	PDP_R_WDMA_PD_DUMP0_MON_STATUS1,
	PDP_R_WDMA_PD_DUMP0_MON_STATUS2,
	PDP_R_WDMA_PD_DUMP0_MON_STATUS3,
	PDP_R_WDMA_PD_DUMP1_EN,
	PDP_R_WDMA_PD_DUMP1_COMP_CONTROL,
	PDP_R_WDMA_PD_DUMP1_DATA_FORMAT,
	PDP_R_WDMA_PD_DUMP1_MONO_MODE,
	PDP_R_WDMA_PD_DUMP1_AUTO_FLUSH_EN,
	PDP_R_WDMA_PD_DUMP1_WIDTH,
	PDP_R_WDMA_PD_DUMP1_HEIGHT,
	PDP_R_WDMA_PD_DUMP1_IMG_STRIDE_1P,
	PDP_R_WDMA_PD_DUMP1_MAX_MO,
	PDP_R_WDMA_PD_DUMP1_LINEGAP,
	PDP_R_WDMA_PD_DUMP1_MAX_BL,
	PDP_R_WDMA_PD_DUMP1_BUSINFO,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_R_WDMA_PD_DUMP1_IMG_CRC_1P,
	PDP_R_WDMA_PD_DUMP1_MON_STATUS0,
	PDP_R_WDMA_PD_DUMP1_MON_STATUS1,
	PDP_R_WDMA_PD_DUMP1_MON_STATUS2,
	PDP_R_WDMA_PD_DUMP1_MON_STATUS3,
	PDP_R_COREX_ENABLE,
	PDP_R_COREX_RESET,
	PDP_R_COREX_FAST_MODE,
	PDP_R_COREX_UPDATE_TYPE_0,
	PDP_R_COREX_UPDATE_TYPE_1,
	PDP_R_COREX_UPDATE_MODE_0,
	PDP_R_COREX_UPDATE_MODE_1,
	PDP_R_COREX_START_0,
	PDP_R_COREX_START_1,
	PDP_R_COREX_COPY_FROM_IP_0,
	PDP_R_COREX_COPY_FROM_IP_1,
	PDP_R_COREX_STATUS_0,
	PDP_R_COREX_STATUS_1,
	PDP_R_COREX_PRE_ADDR_CONFIG,
	PDP_R_COREX_PRE_DATA_CONFIG,
	PDP_R_COREX_POST_ADDR_CONFIG,
	PDP_R_COREX_POST_DATA_CONFIG,
	PDP_R_COREX_PRE_POST_CONFIG_EN,
	PDP_R_COREX_TYPE_WRITE,
	PDP_R_COREX_TYPE_WRITE_TRIGGER,
	PDP_R_COREX_TYPE_READ,
	PDP_R_COREX_TYPE_READ_OFFSET,
	PDP_R_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_R_COREX_INTERRUPT_VECTOR,
	PDP_R_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_R_COREX_INTERRUPT_MASK,
	PDP_R_COREX_REG_INTERFACE_VER,
	PDP_REG_CNT
};

enum is_pdp_field_name {
	PDP_F_GLOBAL_ENABLE,
	PDP_F_GLOBAL_ENABLE_CLEAR,
	PDP_F_ONE_SHOT_ENABLE,
	PDP_F_GLOBAL_ENABLE_STOP_CRPT,
	PDP_F_SW_RESET,
	PDP_F_SW_CORE_RESET,
	PDP_F_HW_RESET,
	PDP_F_FORCE_INTERNAL_CLOCK,
	PDP_F_TRANS_STOP_REQ,
	PDP_F_TRANS_STOP_REQ_RDY,
	PDP_F_IDLENESS_STATUS,
	PDP_F_CHAIN_IDLENESS_STATUS,
	PDP_F_SELREGISTER,
	PDP_F_SELREGISTERMODE,
	PDP_F_SHADOW_DISABLE,
	PDP_F_SHADOW_SW_TRIGGER,
	PDP_F_AUTO_MASK_PREADY,
	PDP_F_INTERRUPT_AUTO_MASK,
	PDP_F_IP_POST_FRAME_GAP,
	PDP_F_IP_USE_END_INTERRUPT_ENABLE,
	PDP_F_IP_END_INTERRUPT_ENABLE,
	PDP_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_F_IP_STALL_OUT,
	PDP_F_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_F_IP_INT_SRC_SEL,
	PDP_F_IP_INT_COL_EN,
	PDP_F_IP_INT_ROW_EN,
	PDP_F_IP_INT_COL_CORD,
	PDP_F_IP_INT_ROW_CORD,
	PDP_F_IP_CHAIN_INPUT_SELECT,
	PDP_F_MUX_AF0_VC,
	PDP_F_MUX_AF1_VC,
	PDP_F_MUX_IMG_VC,
	PDP_F_IP_USE_INPUT_FRAME_START_IN,
	PDP_F_IP_RDMA_VVALID_START_ENABLE,
	PDP_F_IP_ROL_SELECT,
	PDP_F_IP_ROL_MODE,
	PDP_F_IP_ROL_RESET,
	PDP_F_IP_PROCESSING,
	PDP_F_IP_DBG_CORE_FREEZE_ENABLE,
	PDP_F_IP_DBG_CORE_FREEZE_SRC_SEL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_COL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_ROW,
	PDP_F_IP_DBG_CORE_FREEZE_POS_COL,
	PDP_F_IP_DBG_CORE_FREEZE_POS_ROW,
	PDP_F_APB_SFR_RESET,
	PDP_F_VVALID_READY_BUFFER,
	PDP_F_IP_COREX_HW_TRIGGER_GAP,
	PDP_F_IP_MICRO,
	PDP_F_IP_MINOR,
	PDP_F_IP_MAJOR,
	PDP_F_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_F_CONTINT_INT1,
	PDP_F_CONTINT_INT1_ENABLE,
	PDP_F_CONTINT_INT1_STATUS,
	PDP_F_CONTINT_INT1_CLEAR,
	PDP_F_CONTINT_INT2,
	PDP_F_CONTINT_INT2_ENABLE,
	PDP_F_CONTINT_INT2_STATUS,
	PDP_F_CONTINT_INT2_CLEAR,
	PDP_F_SECU_CTRL_SEQID,
	PDP_F_SECU_CTRL_TZINFO_SEQID_0,
	PDP_F_SECU_CTRL_TZINFO_SEQID_1,
	PDP_F_SECU_CTRL_TZINFO_SEQID_2,
	PDP_F_SECU_CTRL_TZINFO_SEQID_3,
	PDP_F_SECU_CTRL_TZINFO_SEQID_4,
	PDP_F_SECU_CTRL_TZINFO_SEQID_5,
	PDP_F_SECU_CTRL_TZINFO_SEQID_6,
	PDP_F_SECU_CTRL_TZINFO_SEQID_7,
	PDP_F_FRO_MODE_EN,
	PDP_F_FRO_GLOBAL_ENABLE,
	PDP_F_FRO_ONE_SHOT_ENABLE,
	PDP_F_FRO_FRAME_COUNT,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_F_FRO_DONE,
	PDP_F_FRO_BUSY,
	PDP_F_FRO_HISTORY_INT0_0,
	PDP_F_FRO_HISTORY_INT0_1,
	PDP_F_FRO_HISTORY_INT0_2,
	PDP_F_FRO_HISTORY_INT0_3,
	PDP_F_FRO_HISTORY_INT0_4,
	PDP_F_FRO_HISTORY_INT0_5,
	PDP_F_FRO_HISTORY_INT0_6,
	PDP_F_FRO_HISTORY_INT0_7,
	PDP_F_FRO_HISTORY_INT0_0_PREV,
	PDP_F_FRO_HISTORY_INT0_1_PREV,
	PDP_F_FRO_HISTORY_INT0_2_PREV,
	PDP_F_FRO_HISTORY_INT0_3_PREV,
	PDP_F_FRO_HISTORY_INT0_4_PREV,
	PDP_F_FRO_HISTORY_INT0_5_PREV,
	PDP_F_FRO_HISTORY_INT0_6_PREV,
	PDP_F_FRO_HISTORY_INT0_7_PREV,
	PDP_F_FRO_HISTORY_INT1_0,
	PDP_F_FRO_HISTORY_INT1_1,
	PDP_F_FRO_HISTORY_INT1_2,
	PDP_F_FRO_HISTORY_INT1_3,
	PDP_F_FRO_HISTORY_INT1_4,
	PDP_F_FRO_HISTORY_INT1_5,
	PDP_F_FRO_HISTORY_INT1_6,
	PDP_F_FRO_HISTORY_INT1_7,
	PDP_F_FRO_HISTORY_INT1_0_PREV,
	PDP_F_FRO_HISTORY_INT1_1_PREV,
	PDP_F_FRO_HISTORY_INT1_2_PREV,
	PDP_F_FRO_HISTORY_INT1_3_PREV,
	PDP_F_FRO_HISTORY_INT1_4_PREV,
	PDP_F_FRO_HISTORY_INT1_5_PREV,
	PDP_F_FRO_HISTORY_INT1_6_PREV,
	PDP_F_FRO_HISTORY_INT1_7_PREV,
	PDP_F_FRO_SW_RESET,
	PDP_F_FRO_INT0_CLEAR,
	PDP_F_FRO_INT1_CLEAR,
	PDP_F_FRO_INT0,
	PDP_F_FRO_INT1,
	PDP_F_STRGEN_STRGEN_ENABLE,
	PDP_F_STRGEN_STRGEN_INC_DATA,
	PDP_F_STRGEN_STRGEN_WIDE_LINE_GAP,
	PDP_F_STRGEN_STRGEN_PRE_FRAME_GAP,
	PDP_F_STRGEN_STRGEN_PIXEL_GAP,
	PDP_F_STRGEN_STRGEN_LINE_GAP,
	PDP_F_STRGEN_STRGEN_IMAGE_WIDTH,
	PDP_F_STRGEN_STRGEN_IMAGE_HEIGHT,
	PDP_F_STRGEN_STRGEN_DATA_VALUE,
	PDP_F_STRGEN_CRC_SEED,
	PDP_F_STRGEN_CRC_RESULT,
	PDP_F_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_F_STOPEN_CRC_SEED,
	PDP_F_STOPEN_CRC_RESULT_POINT_0,
	PDP_F_STOPEN_CRC_RESULT_POINT_1,
	PDP_F_STOPEN_CRC_RESULT_POINT_2,
	PDP_F_STOPEN_CRC_RESULT_POINT_3,
	PDP_F_FRAME_SEQ_COUNTER,
	PDP_F_FRAME_SEQ_COUNTER_RESET,
	PDP_F_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_F_VOTF_AXI_EN,
	PDP_F_VOTF_APB_EN,
	PDP_F_TOKEN_INDEX,
	PDP_F_IN_TOKEN_0_3,
	PDP_F_IN_TOKEN_4_7,
	PDP_F_IN_TOKEN_8_11,
	PDP_F_OUT_TOKEN_0_3,
	PDP_F_OUT_TOKEN_4_7,
	PDP_F_OUT_TOKEN_8_11,
	PDP_F_BYR_AFIDENT_BYPASS,
	PDP_F_BYR_AFIDENT_START_ACTIVE_X,
	PDP_F_BYR_AFIDENT_START_ACTIVE_Y,
	PDP_F_BYR_AFIDENT_ACTIVE_WIDTH,
	PDP_F_BYR_AFIDENT_ACTIVE_HEIGHT,
	PDP_F_BYR_AFIDENT_UNITS_PER_BLOCK_X,
	PDP_F_BYR_AFIDENT_UNITS_PER_BLOCK_Y,
	PDP_F_BYR_AFIDENT_UNIT_SIZE_X,
	PDP_F_BYR_AFIDENT_UNIT_SIZE_Y,
	PDP_F_BYR_AFIDENT_PTRN_MODE_AF0,
	PDP_F_BYR_AFIDENT_PTRN_MODE_AF1,
	PDP_F_BYR_AFIDENT_PTRN_SX_0_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_0_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_0_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_0_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_0_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_0_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_0_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_0_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_1_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_1_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_1_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_1_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_1_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_1_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_1_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_1_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_2_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_2_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_2_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_2_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_2_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_2_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_2_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_2_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_3_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_3_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_3_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_3_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_3_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_3_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_3_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_3_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_4_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_4_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_4_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_4_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_4_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_4_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_4_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_4_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_5_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_5_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_5_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_5_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_5_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_5_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_5_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_5_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_6_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_6_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_6_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_6_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_6_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_6_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_6_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_6_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_7_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_7_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_7_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_7_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_7_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_7_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_7_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_7_1,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_0,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_1,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_2,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_3,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_4,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_5,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_6,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_7,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_8,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_9,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_10,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_11,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_12,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_13,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_14,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_15,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_0,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_1,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_2,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_3,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_4,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_5,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_6,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_7,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_8,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_9,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_10,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_11,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_12,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_13,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_14,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_15,
	PDP_F_BYR_AFIDENT_CRC_SEED,
	PDP_F_BYR_AFIDENT_CRC_RESULT,
	PDP_F_Y_CROP0_BYPASS,
	PDP_F_Y_CROP0_SX,
	PDP_F_Y_CROP0_SY,
	PDP_F_Y_CROP0_EX,
	PDP_F_Y_CROP0_EY,
	PDP_F_Y_CROP0_CRC_SEED,
	PDP_F_Y_CROP0_CRC_RESULT,
	PDP_F_Y_CROP1_BYPASS,
	PDP_F_Y_CROP1_SX,
	PDP_F_Y_CROP1_SY,
	PDP_F_Y_CROP1_EX,
	PDP_F_Y_CROP1_EY,
	PDP_F_Y_CROP1_CRC_SEED,
	PDP_F_Y_CROP1_CRC_RESULT,
	PDP_F_Y_REORDER0_ON,
	PDP_F_Y_REORDER0_MODE,
	PDP_F_Y_REORDER0_INPUT_MODE,
	PDP_F_Y_REORDER0_INPUT_4PPC,
	PDP_F_Y_REORDER0_UNPACK_FORMAT,
	PDP_F_Y_REORDER0_IN_SIZE_X,
	PDP_F_Y_REORDER0_IN_SIZE_Y,
	PDP_F_Y_REORDER0_BLC_ON,
	PDP_F_Y_REORDER0_BLC_BITMASK_ON,
	PDP_F_Y_REORDER0_BLC_PRE_SHIFT,
	PDP_F_Y_REORDER0_BLC_BITMASK,
	PDP_F_Y_REORDER0_BLC_OFFSET_BEFORE_GAIN,
	PDP_F_Y_REORDER0_BLC_OFFSET_AFTER_GAIN,
	PDP_F_Y_REORDER0_BLC_GAIN,
	PDP_F_Y_REORDER0_BLC_GAIN_SHIFT,
	PDP_F_Y_REORDER0_BLC_LOW_LIMIT,
	PDP_F_Y_REORDER0_BLC_HIGH_LIMIT,
	PDP_F_Y_REORDER0_CROP_ON,
	PDP_F_Y_REORDER0_CROP_START_X,
	PDP_F_Y_REORDER0_CROP_START_Y,
	PDP_F_Y_REORDER0_CROP_SIZE_X,
	PDP_F_Y_REORDER0_CROP_SIZE_Y,
	PDP_F_Y_REORDER0_BAYER_ACTIVE_START_X,
	PDP_F_Y_REORDER0_BAYER_ACTIVE_START_Y,
	PDP_F_Y_REORDER0_BAYER_ACTIVE_SIZE_X,
	PDP_F_Y_REORDER0_BAYER_ACTIVE_SIZE_Y,
	PDP_F_Y_REORDER0_BAYER_UNIT_SIZE_X,
	PDP_F_Y_REORDER0_BAYER_UNIT_SIZE_Y,
	PDP_F_Y_REORDER0_PD_H_REPOS_UNIT_SIZE_X,
	PDP_F_Y_REORDER0_PD_H_REPOS_0,
	PDP_F_Y_REORDER0_PD_H_REPOS_1,
	PDP_F_Y_REORDER0_PD_H_REPOS_2,
	PDP_F_Y_REORDER0_PD_H_REPOS_3,
	PDP_F_Y_REORDER0_PD_H_REPOS_4,
	PDP_F_Y_REORDER0_PD_H_REPOS_5,
	PDP_F_Y_REORDER0_PD_H_REPOS_6,
	PDP_F_Y_REORDER0_PD_H_REPOS_7,
	PDP_F_Y_REORDER0_PD_H_REPOS_8,
	PDP_F_Y_REORDER0_PD_H_REPOS_9,
	PDP_F_Y_REORDER0_PD_H_REPOS_10,
	PDP_F_Y_REORDER0_PD_H_REPOS_11,
	PDP_F_Y_REORDER0_PD_H_REPOS_12,
	PDP_F_Y_REORDER0_PD_H_REPOS_13,
	PDP_F_Y_REORDER0_PD_H_REPOS_14,
	PDP_F_Y_REORDER0_PD_H_REPOS_15,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_0,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_1,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_2,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_3,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_4,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_5,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_6,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_7,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_8,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_9,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_10,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_11,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_12,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_13,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_14,
	PDP_F_Y_REORDER0_PD_LINE_REPOS_15,
	PDP_F_Y_REORDER0_PD_LR_OUT_UNIT_SIZE_X,
	PDP_F_Y_REORDER0_PD_LR_OUT_UNIT_SIZE_Y,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_0,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_1,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_2,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_3,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_4,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_5,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_6,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_7,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_8,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_9,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_10,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_11,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_12,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_13,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_14,
	PDP_F_Y_REORDER0_PD_LR_OUT_L_REPOS_15,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_0,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_1,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_2,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_3,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_4,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_5,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_6,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_7,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_8,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_9,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_10,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_11,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_12,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_13,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_14,
	PDP_F_Y_REORDER0_PD_LR_OUT_R_REPOS_15,
	PDP_F_Y_REORDER0_BIN_RATIO_H,
	PDP_F_Y_REORDER0_BIN_RATIO_V,
	PDP_F_Y_REORDER0_BIN_RSHIFT,
	PDP_F_Y_REORDER0_BIN_ROUND,
	PDP_F_Y_REORDER0_LINEBUF_SIZE,
	PDP_F_Y_REORDER0_CRC_SEED,
	PDP_F_Y_REORDER0_CRC_RESULT,
	PDP_F_Y_REORDER1_ON,
	PDP_F_Y_REORDER1_MODE,
	PDP_F_Y_REORDER1_INPUT_MODE,
	PDP_F_Y_REORDER1_INPUT_4PPC,
	PDP_F_Y_REORDER1_UNPACK_FORMAT,
	PDP_F_Y_REORDER1_IN_SIZE_X,
	PDP_F_Y_REORDER1_IN_SIZE_Y,
	PDP_F_Y_REORDER1_BLC_ON,
	PDP_F_Y_REORDER1_BLC_BITMASK_ON,
	PDP_F_Y_REORDER1_BLC_PRE_SHIFT,
	PDP_F_Y_REORDER1_BLC_BITMASK,
	PDP_F_Y_REORDER1_BLC_OFFSET_BEFORE_GAIN,
	PDP_F_Y_REORDER1_BLC_OFFSET_AFTER_GAIN,
	PDP_F_Y_REORDER1_BLC_GAIN,
	PDP_F_Y_REORDER1_BLC_GAIN_SHIFT,
	PDP_F_Y_REORDER1_BLC_LOW_LIMIT,
	PDP_F_Y_REORDER1_BLC_HIGH_LIMIT,
	PDP_F_Y_REORDER1_CROP_ON,
	PDP_F_Y_REORDER1_CROP_START_X,
	PDP_F_Y_REORDER1_CROP_START_Y,
	PDP_F_Y_REORDER1_CROP_SIZE_X,
	PDP_F_Y_REORDER1_CROP_SIZE_Y,
	PDP_F_Y_REORDER1_PD_H_REPOS_UNIT_SIZE_X,
	PDP_F_Y_REORDER1_PD_H_REPOS_0,
	PDP_F_Y_REORDER1_PD_H_REPOS_1,
	PDP_F_Y_REORDER1_PD_H_REPOS_2,
	PDP_F_Y_REORDER1_PD_H_REPOS_3,
	PDP_F_Y_REORDER1_PD_H_REPOS_4,
	PDP_F_Y_REORDER1_PD_H_REPOS_5,
	PDP_F_Y_REORDER1_PD_H_REPOS_6,
	PDP_F_Y_REORDER1_PD_H_REPOS_7,
	PDP_F_Y_REORDER1_PD_H_REPOS_8,
	PDP_F_Y_REORDER1_PD_H_REPOS_9,
	PDP_F_Y_REORDER1_PD_H_REPOS_10,
	PDP_F_Y_REORDER1_PD_H_REPOS_11,
	PDP_F_Y_REORDER1_PD_H_REPOS_12,
	PDP_F_Y_REORDER1_PD_H_REPOS_13,
	PDP_F_Y_REORDER1_PD_H_REPOS_14,
	PDP_F_Y_REORDER1_PD_H_REPOS_15,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_0,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_1,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_2,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_3,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_4,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_5,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_6,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_7,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_8,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_9,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_10,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_11,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_12,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_13,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_14,
	PDP_F_Y_REORDER1_PD_LINE_REPOS_15,
	PDP_F_Y_REORDER1_PD_LR_OUT_UNIT_SIZE_X,
	PDP_F_Y_REORDER1_PD_LR_OUT_UNIT_SIZE_Y,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_0,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_1,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_2,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_3,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_4,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_5,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_6,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_7,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_8,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_9,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_10,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_11,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_12,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_13,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_14,
	PDP_F_Y_REORDER1_PD_LR_OUT_L_REPOS_15,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_0,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_1,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_2,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_3,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_4,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_5,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_6,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_7,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_8,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_9,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_10,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_11,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_12,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_13,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_14,
	PDP_F_Y_REORDER1_PD_LR_OUT_R_REPOS_15,
	PDP_F_Y_REORDER1_BIN_RATIO_H,
	PDP_F_Y_REORDER1_BIN_RATIO_V,
	PDP_F_Y_REORDER1_BIN_RSHIFT,
	PDP_F_Y_REORDER1_BIN_ROUND,
	PDP_F_Y_REORDER1_LINEBUF_SIZE,
	PDP_F_Y_REORDER1_CRC_SEED,
	PDP_F_Y_REORDER1_CRC_RESULT,
	PDP_F_Y_PDBPC0_BYPASS,
	PDP_F_Y_PDBPC0_STATIC_POS_NUM,
	PDP_F_Y_PDBPC0_STATIC_POS_ADDR,
	PDP_F_Y_PDBPC0_STATIC_POS_DATA,
	PDP_F_Y_PDBPC0_CROP_SX,
	PDP_F_Y_PDBPC0_CROP_SY,
	PDP_F_Y_PDBPC0_CRC_SEED,
	PDP_F_Y_PDBPC0_CRC_RESULT,
	PDP_F_Y_PDBPC1_BYPASS,
	PDP_F_Y_PDBPC1_STATIC_POS_NUM,
	PDP_F_Y_PDBPC1_STATIC_POS_ADDR,
	PDP_F_Y_PDBPC1_STATIC_POS_DATA,
	PDP_F_Y_PDBPC1_CROP_SX,
	PDP_F_Y_PDBPC1_CROP_SY,
	PDP_F_Y_PDBPC1_CRC_SEED,
	PDP_F_Y_PDBPC1_CRC_RESULT,
	PDP_F_Y_ALC0_ON,
	PDP_F_Y_ALC0_ROI_SX,
	PDP_F_Y_ALC0_ROI_SY,
	PDP_F_Y_ALC0_LUT_TYPE,
	PDP_F_Y_ALC0_GAP_H,
	PDP_F_Y_ALC0_GAP_V,
	PDP_F_Y_ALC0_GAP_H_INV,
	PDP_F_Y_ALC0_GAP_V_INV,
	PDP_F_Y_ALC0_GAP_H_MARGIN,
	PDP_F_Y_ALC0_GAP_V_MARGIN,
	PDP_F_Y_ALC0_GAP_H_MARGIN_INV,
	PDP_F_Y_ALC0_GAP_V_MARGIN_INV,
	PDP_F_Y_ALC0_POS_INTERP_ON,
	PDP_F_Y_ALC0_POS_WEIGHT_INF,
	PDP_F_Y_ALC0_POS_WEIGHT_MAC,
	PDP_F_Y_ALC0_GAIN_SHIFT,
	PDP_F_Y_ALC0_MAX_VAL,
	PDP_F_Y_ALC0_LUT_INIT_TYPE,
	PDP_F_Y_ALC0_LUT_INIT_ADDR,
	PDP_F_Y_ALC0_LUT_INIT_DATA,
	PDP_F_Y_ALC0_OFFSET_I,
	PDP_F_Y_ALC0_OFFSET_O,
	PDP_F_Y_ALC0_REF_SIZE_X,
	PDP_F_Y_ALC0_REF_SIZE_Y,
	PDP_F_Y_ALC0_GAP_AUTO_SET,
	PDP_F_Y_ALC0_CRC_SEED,
	PDP_F_Y_ALC0_CRC_RESULT,
	PDP_F_Y_ALC1_ON,
	PDP_F_Y_ALC1_ROI_SX,
	PDP_F_Y_ALC1_ROI_SY,
	PDP_F_Y_ALC1_LUT_TYPE,
	PDP_F_Y_ALC1_GAP_H,
	PDP_F_Y_ALC1_GAP_V,
	PDP_F_Y_ALC1_GAP_H_INV,
	PDP_F_Y_ALC1_GAP_V_INV,
	PDP_F_Y_ALC1_GAP_H_MARGIN,
	PDP_F_Y_ALC1_GAP_V_MARGIN,
	PDP_F_Y_ALC1_GAP_H_MARGIN_INV,
	PDP_F_Y_ALC1_GAP_V_MARGIN_INV,
	PDP_F_Y_ALC1_POS_INTERP_ON,
	PDP_F_Y_ALC1_POS_WEIGHT_INF,
	PDP_F_Y_ALC1_POS_WEIGHT_MAC,
	PDP_F_Y_ALC1_GAIN_SHIFT,
	PDP_F_Y_ALC1_MAX_VAL,
	PDP_F_Y_ALC1_LUT_INIT_TYPE,
	PDP_F_Y_ALC1_LUT_ADDR,
	PDP_F_Y_ALC1_LUT_DATA,
	PDP_F_Y_ALC1_OFFSET_I,
	PDP_F_Y_ALC1_OFFSET_O,
	PDP_F_Y_ALC1_REF_SIZE_X,
	PDP_F_Y_ALC1_REF_SIZE_Y,
	PDP_F_Y_ALC1_GAP_AUTO_SET,
	PDP_F_Y_ALC1_CRC_SEED,
	PDP_F_Y_ALC1_CRC_RESULT,
	PDP_F_Y_GAMMA0_ON,
	PDP_F_Y_GAMMA0_LUT_X_0_0,
	PDP_F_Y_GAMMA0_LUT_Y_0_0,
	PDP_F_Y_GAMMA0_LUT_X_0_1,
	PDP_F_Y_GAMMA0_LUT_Y_0_1,
	PDP_F_Y_GAMMA0_LUT_X_0_2,
	PDP_F_Y_GAMMA0_LUT_Y_0_2,
	PDP_F_Y_GAMMA0_LUT_X_0_3,
	PDP_F_Y_GAMMA0_LUT_Y_0_3,
	PDP_F_Y_GAMMA0_LUT_X_0_4,
	PDP_F_Y_GAMMA0_LUT_Y_0_4,
	PDP_F_Y_GAMMA0_LUT_X_0_5,
	PDP_F_Y_GAMMA0_LUT_Y_0_5,
	PDP_F_Y_GAMMA0_LUT_X_0_6,
	PDP_F_Y_GAMMA0_LUT_Y_0_6,
	PDP_F_Y_GAMMA0_LUT_X_0_7,
	PDP_F_Y_GAMMA0_LUT_Y_0_7,
	PDP_F_Y_GAMMA0_LUT_X_0_8,
	PDP_F_Y_GAMMA0_LUT_Y_0_8,
	PDP_F_Y_GAMMA0_LUT_X_0_9,
	PDP_F_Y_GAMMA0_LUT_Y_0_9,
	PDP_F_Y_GAMMA0_LUT_X_0_10,
	PDP_F_Y_GAMMA0_LUT_Y_0_10,
	PDP_F_Y_GAMMA0_LUT_X_0_11,
	PDP_F_Y_GAMMA0_LUT_Y_0_11,
	PDP_F_Y_GAMMA0_LUT_X_0_12,
	PDP_F_Y_GAMMA0_LUT_Y_0_12,
	PDP_F_Y_GAMMA0_LUT_X_0_13,
	PDP_F_Y_GAMMA0_LUT_Y_0_13,
	PDP_F_Y_GAMMA0_LUT_X_0_14,
	PDP_F_Y_GAMMA0_LUT_Y_0_14,
	PDP_F_Y_GAMMA0_LUT_X_0_15,
	PDP_F_Y_GAMMA0_LUT_Y_0_15,
	PDP_F_Y_GAMMA0_LUT_X_0_16,
	PDP_F_Y_GAMMA0_LUT_Y_0_16,
	PDP_F_Y_GAMMA0_LUT_X_0_17,
	PDP_F_Y_GAMMA0_LUT_Y_0_17,
	PDP_F_Y_GAMMA0_LUT_X_0_18,
	PDP_F_Y_GAMMA0_LUT_Y_0_18,
	PDP_F_Y_GAMMA0_LUT_X_0_19,
	PDP_F_Y_GAMMA0_LUT_Y_0_19,
	PDP_F_Y_GAMMA0_LUT_X_0_20,
	PDP_F_Y_GAMMA0_LUT_Y_0_20,
	PDP_F_Y_GAMMA0_LUT_X_0_21,
	PDP_F_Y_GAMMA0_LUT_Y_0_21,
	PDP_F_Y_GAMMA0_LUT_X_0_22,
	PDP_F_Y_GAMMA0_LUT_Y_0_22,
	PDP_F_Y_GAMMA0_LUT_X_0_23,
	PDP_F_Y_GAMMA0_LUT_Y_0_23,
	PDP_F_Y_GAMMA0_LUT_X_0_24,
	PDP_F_Y_GAMMA0_LUT_Y_0_24,
	PDP_F_Y_GAMMA0_LUT_X_0_25,
	PDP_F_Y_GAMMA0_LUT_Y_0_25,
	PDP_F_Y_GAMMA0_LUT_X_0_26,
	PDP_F_Y_GAMMA0_LUT_Y_0_26,
	PDP_F_Y_GAMMA0_LUT_X_0_27,
	PDP_F_Y_GAMMA0_LUT_Y_0_27,
	PDP_F_Y_GAMMA0_LUT_X_0_28,
	PDP_F_Y_GAMMA0_LUT_Y_0_28,
	PDP_F_Y_GAMMA0_LUT_X_0_29,
	PDP_F_Y_GAMMA0_LUT_Y_0_29,
	PDP_F_Y_GAMMA0_LUT_X_0_30,
	PDP_F_Y_GAMMA0_LUT_Y_0_30,
	PDP_F_Y_GAMMA0_LUT_X_0_31,
	PDP_F_Y_GAMMA0_LUT_Y_0_31,
	PDP_F_Y_GAMMA0_CRC_SEED,
	PDP_F_Y_GAMMA0_CRC_RESULT,
	PDP_F_Y_GAMMA1_ON,
	PDP_F_Y_GAMMA1_LUT_X_0_0,
	PDP_F_Y_GAMMA1_LUT_Y_0_0,
	PDP_F_Y_GAMMA1_LUT_X_0_1,
	PDP_F_Y_GAMMA1_LUT_Y_0_1,
	PDP_F_Y_GAMMA1_LUT_X_0_2,
	PDP_F_Y_GAMMA1_LUT_Y_0_2,
	PDP_F_Y_GAMMA1_LUT_X_0_3,
	PDP_F_Y_GAMMA1_LUT_Y_0_3,
	PDP_F_Y_GAMMA1_LUT_X_0_4,
	PDP_F_Y_GAMMA1_LUT_Y_0_4,
	PDP_F_Y_GAMMA1_LUT_X_0_5,
	PDP_F_Y_GAMMA1_LUT_Y_0_5,
	PDP_F_Y_GAMMA1_LUT_X_0_6,
	PDP_F_Y_GAMMA1_LUT_Y_0_6,
	PDP_F_Y_GAMMA1_LUT_X_0_7,
	PDP_F_Y_GAMMA1_LUT_Y_0_7,
	PDP_F_Y_GAMMA1_LUT_X_0_8,
	PDP_F_Y_GAMMA1_LUT_Y_0_8,
	PDP_F_Y_GAMMA1_LUT_X_0_9,
	PDP_F_Y_GAMMA1_LUT_Y_0_9,
	PDP_F_Y_GAMMA1_LUT_X_0_10,
	PDP_F_Y_GAMMA1_LUT_Y_0_10,
	PDP_F_Y_GAMMA1_LUT_X_0_11,
	PDP_F_Y_GAMMA1_LUT_Y_0_11,
	PDP_F_Y_GAMMA1_LUT_X_0_12,
	PDP_F_Y_GAMMA1_LUT_Y_0_12,
	PDP_F_Y_GAMMA1_LUT_X_0_13,
	PDP_F_Y_GAMMA1_LUT_Y_0_13,
	PDP_F_Y_GAMMA1_LUT_X_0_14,
	PDP_F_Y_GAMMA1_LUT_Y_0_14,
	PDP_F_Y_GAMMA1_LUT_X_0_15,
	PDP_F_Y_GAMMA1_LUT_Y_0_15,
	PDP_F_Y_GAMMA1_LUT_X_0_16,
	PDP_F_Y_GAMMA1_LUT_Y_0_16,
	PDP_F_Y_GAMMA1_LUT_X_0_17,
	PDP_F_Y_GAMMA1_LUT_Y_0_17,
	PDP_F_Y_GAMMA1_LUT_X_0_18,
	PDP_F_Y_GAMMA1_LUT_Y_0_18,
	PDP_F_Y_GAMMA1_LUT_X_0_19,
	PDP_F_Y_GAMMA1_LUT_Y_0_19,
	PDP_F_Y_GAMMA1_LUT_X_0_20,
	PDP_F_Y_GAMMA1_LUT_Y_0_20,
	PDP_F_Y_GAMMA1_LUT_X_0_21,
	PDP_F_Y_GAMMA1_LUT_Y_0_21,
	PDP_F_Y_GAMMA1_LUT_X_0_22,
	PDP_F_Y_GAMMA1_LUT_Y_0_22,
	PDP_F_Y_GAMMA1_LUT_X_0_23,
	PDP_F_Y_GAMMA1_LUT_Y_0_23,
	PDP_F_Y_GAMMA1_LUT_X_0_24,
	PDP_F_Y_GAMMA1_LUT_Y_0_24,
	PDP_F_Y_GAMMA1_LUT_X_0_25,
	PDP_F_Y_GAMMA1_LUT_Y_0_25,
	PDP_F_Y_GAMMA1_LUT_X_0_26,
	PDP_F_Y_GAMMA1_LUT_Y_0_26,
	PDP_F_Y_GAMMA1_LUT_X_0_27,
	PDP_F_Y_GAMMA1_LUT_Y_0_27,
	PDP_F_Y_GAMMA1_LUT_X_0_28,
	PDP_F_Y_GAMMA1_LUT_Y_0_28,
	PDP_F_Y_GAMMA1_LUT_X_0_29,
	PDP_F_Y_GAMMA1_LUT_Y_0_29,
	PDP_F_Y_GAMMA1_LUT_X_0_30,
	PDP_F_Y_GAMMA1_LUT_Y_0_30,
	PDP_F_Y_GAMMA1_LUT_X_0_31,
	PDP_F_Y_GAMMA1_LUT_Y_0_31,
	PDP_F_Y_GAMMA1_CRC_SEED,
	PDP_F_Y_GAMMA1_CRC_RESULT,
	PDP_F_Y_PDSTAT_SAT_ON,
	PDP_F_Y_PDSTAT_EXTRA_SAT_ON,
	PDP_F_Y_PDSTAT_SAT_LV0,
	PDP_F_Y_PDSTAT_EXTRA_SAT_LV0,
	PDP_F_Y_PDSTAT_SAT_LV1,
	PDP_F_Y_PDSTAT_EXTRA_SAT_LV1,
	PDP_F_Y_PDSTAT_SAT_LV2,
	PDP_F_Y_PDSTAT_EXTRA_SAT_LV2,
	PDP_F_Y_PDSTAT_SAT_SRC,
	PDP_F_Y_PDSTAT_EXTRA_SAT_SRC,
	PDP_F_Y_PDSTAT_SAT_CNT_SHIFT,
	PDP_F_Y_PDSTAT_EXTRA_SAT_CNT_SHIFT,
	PDP_F_Y_PDSTAT_SAT_SUB_ON,
	PDP_F_Y_PDSTAT_EXTRA_SAT_SUB_ON,
	PDP_F_Y_PDSTAT_SAT_SUB_LV0,
	PDP_F_Y_PDSTAT_EXTRA_SAT_SUB_LV0,
	PDP_F_Y_PDSTAT_SAT_SUB_LV1,
	PDP_F_Y_PDSTAT_EXTRA_SAT_SUB_LV1,
	PDP_F_Y_PDSTAT_SAT_SUB_LV2,
	PDP_F_Y_PDSTAT_EXTRA_SAT_SUB_LV2,
	PDP_F_Y_PDSTAT_SAT_SUB_SRC,
	PDP_F_Y_PDSTAT_EXTRA_SAT_SUB_SRC,
	PDP_F_Y_PDSTAT_SAT_SUB_CNT_SHIFT,
	PDP_F_Y_PDSTAT_EXTRA_SAT_SUB_CNT_SHIFT,
	PDP_F_Y_PDSTAT_PRE_H_B2_EN,
	PDP_F_Y_PDSTAT_PRE_H_I0_G0,
	PDP_F_Y_PDSTAT_PRE_H_I0_K01,
	PDP_F_Y_PDSTAT_PRE_H_I0_K02,
	PDP_F_Y_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I0_G1,
	PDP_F_Y_PDSTAT_PRE_H_I0_K11,
	PDP_F_Y_PDSTAT_PRE_H_I0_K12,
	PDP_F_Y_PDSTAT_PRE_H_I0_C11,
	PDP_F_Y_PDSTAT_PRE_H_I0_C12,
	PDP_F_Y_PDSTAT_PRE_H_I0_G2,
	PDP_F_Y_PDSTAT_PRE_H_I0_K21,
	PDP_F_Y_PDSTAT_PRE_H_I0_K22,
	PDP_F_Y_PDSTAT_PRE_H_I0_C21,
	PDP_F_Y_PDSTAT_PRE_H_I0_C22,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY2,
	PDP_F_Y_PDSTAT_PRE_H_I1_G0,
	PDP_F_Y_PDSTAT_PRE_H_I1_K01,
	PDP_F_Y_PDSTAT_PRE_H_I1_K02,
	PDP_F_Y_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I1_G1,
	PDP_F_Y_PDSTAT_PRE_H_I1_K11,
	PDP_F_Y_PDSTAT_PRE_H_I1_K12,
	PDP_F_Y_PDSTAT_PRE_H_I1_C11,
	PDP_F_Y_PDSTAT_PRE_H_I1_C12,
	PDP_F_Y_PDSTAT_PRE_H_I1_G2,
	PDP_F_Y_PDSTAT_PRE_H_I1_K21,
	PDP_F_Y_PDSTAT_PRE_H_I1_K22,
	PDP_F_Y_PDSTAT_PRE_H_I1_C21,
	PDP_F_Y_PDSTAT_PRE_H_I1_C22,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY2,
	PDP_F_Y_PDSTAT_PRE_H_I2_G0,
	PDP_F_Y_PDSTAT_PRE_H_I2_K01,
	PDP_F_Y_PDSTAT_PRE_H_I2_K02,
	PDP_F_Y_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I2_G1,
	PDP_F_Y_PDSTAT_PRE_H_I2_K11,
	PDP_F_Y_PDSTAT_PRE_H_I2_K12,
	PDP_F_Y_PDSTAT_PRE_H_I2_C11,
	PDP_F_Y_PDSTAT_PRE_H_I2_C12,
	PDP_F_Y_PDSTAT_PRE_H_I2_G2,
	PDP_F_Y_PDSTAT_PRE_H_I2_K21,
	PDP_F_Y_PDSTAT_PRE_H_I2_K22,
	PDP_F_Y_PDSTAT_PRE_H_I2_C21,
	PDP_F_Y_PDSTAT_PRE_H_I2_C22,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY2,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_FIRST,
	PDP_F_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_0,
	PDP_F_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_1,
	PDP_F_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_2,
	PDP_F_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_3,
	PDP_F_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_4,
	PDP_F_Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_5,
	PDP_F_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_0,
	PDP_F_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_1,
	PDP_F_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_2,
	PDP_F_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_3,
	PDP_F_Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_4,
	PDP_F_Y_PDSTAT_PRE_V_I0_FILTER_HIGH_THRESH,
	PDP_F_Y_PDSTAT_PRE_V_I0_FILTER_LOW_THRESH,
	PDP_F_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_0,
	PDP_F_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_1,
	PDP_F_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_2,
	PDP_F_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_3,
	PDP_F_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_4,
	PDP_F_Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_5,
	PDP_F_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_0,
	PDP_F_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_1,
	PDP_F_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_2,
	PDP_F_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_3,
	PDP_F_Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_4,
	PDP_F_Y_PDSTAT_PRE_V_I1_FILTER_HIGH_THRESH,
	PDP_F_Y_PDSTAT_PRE_V_I1_FILTER_LOW_THRESH,
	PDP_F_Y_PDSTAT_PRE_V_LINEBUF_OFFSET,
	PDP_F_Y_PDSTAT_XCOR_H_ON,
	PDP_F_Y_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_F_Y_PDSTAT_XCOR_H_I0_CORING,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_I0_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_I1_CORING,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_I1_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_I2_CORING,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_I2_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_COR_TYPE_B0,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_COR_TYPE_B1,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_COR_TYPE_B2,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_CORING_TH_B0,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_CORING_TH_B1,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_CORING_TH_B2,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TY,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_CORING_TY,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_F_Y_PDSTAT_IN_SIZE_X,
	PDP_F_Y_PDSTAT_IN_SIZE_Y,
	PDP_F_Y_PDSTAT_SUB_IN_SIZE_X,
	PDP_F_Y_PDSTAT_SUB_IN_SIZE_Y,
	PDP_F_Y_PDSTAT_XCOR_V_ON,
	PDP_F_Y_PDSTAT_XCOR_V_PHASE_RANGE,
	PDP_F_Y_PDSTAT_XCOR_V_I0_CORING,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_V_I0_CORING,
	PDP_F_Y_PDSTAT_XCOR_V_I1_CORING,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_V_I1_CORING,
	PDP_F_Y_PDSTAT_XCOR_V_COR_TYPE_B0,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_V_COR_TYPE_B0,
	PDP_F_Y_PDSTAT_XCOR_V_COR_TYPE_B1,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_V_COR_TYPE_B1,
	PDP_F_Y_PDSTAT_XCOR_V_CORING_TH_B0,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_V_CORING_TH_B0,
	PDP_F_Y_PDSTAT_XCOR_V_CORING_TH_B1,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_V_CORING_TH_B1,
	PDP_F_Y_PDSTAT_XCOR_V_CORING_TY,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_V_CORING_TY,
	PDP_F_Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0,
	PDP_F_Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1,
	PDP_F_Y_PDSTAT_ROI_MAIN_SROI,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_FILTER_CORR_AND_MIN_INDEX_ON,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_INVALID_EXCEPT_ON,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_INVALID_LOW_TH,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_INVALID_HIGH_TH,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_INVALID_LEFT_PIX,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_F_Y_PDSTAT_EXTRA_XCOR_H_INVALID_RIGHT_PIX,
	PDP_F_Y_PDSTAT_FRAME_NO,
	PDP_F_Y_PDSTAT_DUMP_MODE,
	PDP_F_Y_PDSTAT_ROI_SUB_SROI,
	PDP_F_Y_PDSTAT_ROI_SUB_S0SX,
	PDP_F_Y_PDSTAT_ROI_SUB_S0SY,
	PDP_F_Y_PDSTAT_ROI_SUB_S0EX,
	PDP_F_Y_PDSTAT_ROI_SUB_S0EY,
	PDP_F_Y_PDSTAT_ROI_SUB_S1SX,
	PDP_F_Y_PDSTAT_ROI_SUB_S1SY,
	PDP_F_Y_PDSTAT_ROI_SUB_S1EX,
	PDP_F_Y_PDSTAT_ROI_SUB_S1EY,
	PDP_F_Y_PDSTAT_ROI_SUB_S2SX,
	PDP_F_Y_PDSTAT_ROI_SUB_S2SY,
	PDP_F_Y_PDSTAT_ROI_SUB_S2EX,
	PDP_F_Y_PDSTAT_ROI_SUB_S2EY,
	PDP_F_Y_PDSTAT_ROI_SUB_S3SX,
	PDP_F_Y_PDSTAT_ROI_SUB_S3SY,
	PDP_F_Y_PDSTAT_ROI_SUB_S3EX,
	PDP_F_Y_PDSTAT_ROI_SUB_S3EY,
	PDP_F_Y_PDSTAT_ROI_SUB_MWM_CX,
	PDP_F_Y_PDSTAT_ROI_SUB_MWM_CY,
	PDP_F_Y_PDSTAT_ROI_SUB_MWM_SX,
	PDP_F_Y_PDSTAT_ROI_SUB_MWM_SY,
	PDP_F_Y_PDSTAT_ROI_SUB_MWM_EX,
	PDP_F_Y_PDSTAT_ROI_SUB_MWM_EY,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_ON,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_SX,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_SY,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_SIZE_X,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_SIZE_Y,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_GAP_X,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_GAP_Y,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_NO_X,
	PDP_F_Y_PDSTAT_ROI_SUB_MWS_NO_Y,
	PDP_F_Y_PDSTAT_CRC_STAT_H_SEED,
	PDP_F_Y_PDSTAT_CRC_STAT_H_RESULT,
	PDP_F_Y_PDSTAT_CRC_STAT_V_SEED,
	PDP_F_Y_PDSTAT_CRC_STAT_V_RESULT,
	PDP_F_Y_PDSTAT_CRC_DUMP_H_SEED,
	PDP_F_Y_PDSTAT_CRC_DUMP_H_RESULT,
	PDP_F_Y_PDSTAT_CRC_DUMP_V_SEED,
	PDP_F_Y_PDSTAT_CRC_DUMP_V_RESULT,
	PDP_F_WDMA_STAT_EN,
	PDP_F_WDMA_STAT_COMP_SBWC_EN,
	PDP_F_WDMA_STAT_DATA_FORMAT_BAYER,
	PDP_F_WDMA_STAT_MONO_MODE,
	PDP_F_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_F_WDMA_STAT_WIDTH,
	PDP_F_WDMA_STAT_HEIGHT,
	PDP_F_WDMA_STAT_IMG_STRIDE_1P,
	PDP_F_WDMA_STAT_MAX_MO,
	PDP_F_WDMA_STAT_LINEGAP,
	PDP_F_WDMA_STAT_MAX_BL,
	PDP_F_WDMA_STAT_BUSINFO,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_F_WDMA_STAT_IMG_CRC_1P,
	PDP_F_WDMA_STAT_MON_STATUS0,
	PDP_F_WDMA_STAT_MON_STATUS1,
	PDP_F_WDMA_STAT_MON_STATUS2,
	PDP_F_WDMA_STAT_MON_STATUS3,
	PDP_F_RDMA_AF_EN,
	PDP_F_RDMA_AF_COMP_SBWC_EN,
	PDP_F_RDMA_AF_DATA_FORMAT_AF,
	PDP_F_RDMA_AF_DATA_FORMAT_MSBALIGN,
	PDP_F_RDMA_AF_MONO_MODE,
	PDP_F_RDMA_AF_WIDTH,
	PDP_F_RDMA_AF_HEIGHT,
	PDP_F_RDMA_AF_IMG_STRIDE_1P,
	PDP_F_RDMA_AF_HEADER_STRIDE_1P,
	PDP_F_RDMA_AF_VOTF_EN,
	PDP_F_RDMA_AF_MAX_MO,
	PDP_F_RDMA_AF_LINEGAP,
	PDP_F_RDMA_AF_MAX_BL,
	PDP_F_RDMA_AF_BUSINFO,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_F_RDMA_STAT_IMG_CRC_1P,
	PDP_F_RDMA_AF_MON_STATUS0,
	PDP_F_RDMA_AF_MON_STATUS1,
	PDP_F_RDMA_AF_MON_STATUS2,
	PDP_F_RDMA_AF_MON_STATUS3,
	PDP_F_RDMA_AF_BW_LIMIT_EN,
	PDP_F_RDMA_AF_BW_LIMIT_FREQ_NUM_CYCLES,
	PDP_F_RDMA_AF_BW_LIMIT_SLOT_BW,
	PDP_F_RDMA_AF_BW_LIMIT_AVG_BW,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_PERIOD,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_BW,
	PDP_F_WDMA_PD_DUMP0_EN,
	PDP_F_WDMA_PD_DUMP0_COMP_SBWC_EN,
	PDP_F_WDMA_PD_DUMP0_DATA_FORMAT_BAYER,
	PDP_F_WDMA_PD_DUMP0_MONO_MODE,
	PDP_F_WDMA_PD_DUMP0_AUTO_FLUSH_EN,
	PDP_F_WDMA_PD_DUMP0_WIDTH,
	PDP_F_WDMA_PD_DUMP0_HEIGHT,
	PDP_F_WDMA_PD_DUMP0_IMG_STRIDE_1P,
	PDP_F_WDMA_PD_DUMP0_MAX_MO,
	PDP_F_WDMA_PD_DUMP0_LINEGAP,
	PDP_F_WDMA_PD_DUMP0_MAX_BL,
	PDP_F_WDMA_PD_DUMP0_BUSINFO,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_F_WDMA_PD_DUMP0_IMG_CRC_1P,
	PDP_F_WDMA_PD_DUMP0_MON_STATUS0,
	PDP_F_WDMA_PD_DUMP0_MON_STATUS1,
	PDP_F_WDMA_PD_DUMP0_MON_STATUS2,
	PDP_F_WDMA_PD_DUMP0_MON_STATUS3,
	PDP_F_WDMA_PD_DUMP1_EN,
	PDP_F_WDMA_PD_DUMP1_COMP_SBWC_EN,
	PDP_F_WDMA_PD_DUMP1_DATA_FORMAT_BAYER,
	PDP_F_WDMA_PD_DUMP1_MONO_MODE,
	PDP_F_WDMA_PD_DUMP1_AUTO_FLUSH_EN,
	PDP_F_WDMA_PD_DUMP1_WIDTH,
	PDP_F_WDMA_PD_DUMP1_HEIGHT,
	PDP_F_WDMA_PD_DUMP1_IMG_STRIDE_1P,
	PDP_F_WDMA_PD_DUMP1_MAX_MO,
	PDP_F_WDMA_PD_DUMP1_LINEGAP,
	PDP_F_WDMA_PD_DUMP1_MAX_BL,
	PDP_F_WDMA_PD_DUMP1_BUSINFO,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_F_WDMA_PD_DUMP1_IMG_CRC_1P,
	PDP_F_WDMA_PD_DUMP1_MON_STATUS0,
	PDP_F_WDMA_PD_DUMP1_MON_STATUS1,
	PDP_F_WDMA_PD_DUMP1_MON_STATUS2,
	PDP_F_WDMA_PD_DUMP1_MON_STATUS3,
	PDP_F_COREX_ENABLE,
	PDP_F_COREX_RESET,
	PDP_F_COREX_FAST_MODE,
	PDP_F_COREX_UPDATE_TYPE_0,
	PDP_F_COREX_UPDATE_TYPE_1,
	PDP_F_COREX_UPDATE_MODE_0,
	PDP_F_COREX_UPDATE_MODE_1,
	PDP_F_COREX_START_0,
	PDP_F_COREX_START_1,
	PDP_F_COREX_COPY_FROM_IP_0,
	PDP_F_COREX_COPY_FROM_IP_1,
	PDP_F_COREX_BUSY_0,
	PDP_F_COREX_IP_SET_0,
	PDP_F_COREX_BUSY_1,
	PDP_F_COREX_IP_SET_1,
	PDP_F_COREX_PRE_ADDR_CONFIG,
	PDP_F_COREX_PRE_DATA_CONFIG,
	PDP_F_COREX_POST_ADDR_CONFIG,
	PDP_F_COREX_POST_DATA_CONFIG,
	PDP_F_COREX_PRE_CONFIG_EN,
	PDP_F_COREX_POST_CONFIG_EN,
	PDP_F_COREX_TYPE_WRITE,
	PDP_F_COREX_TYPE_WRITE_TRIGGER,
	PDP_F_COREX_TYPE_READ,
	PDP_F_COREX_TYPE_READ_OFFSET,
	PDP_F_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_F_COREX_INTERRUPT_VECTOR,
	PDP_F_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_F_COREX_INTERRUPT_MASK,
	PDP_F_COREX_REG_INTERFACE_VER,
	PDP_REG_FIELD_CNT
};

static const struct is_reg pdp_regs[PDP_REG_CNT] = {
	{ 0x0000, "GLOBAL_ENABLE" },
	{ 0x0004, "ONE_SHOT_ENABLE" },
	{ 0x0008, "GLOBAL_ENABLE_STOP_CRPT" },
	{ 0x000C, "SW_RESET" },
	{ 0x0010, "SW_CORE_RESET" },
	{ 0x0014, "HW_RESET" },
	{ 0x0018, "FORCE_INTERNAL_CLOCK" },
	{ 0x001C, "TRANS_STOP_REQ" },
	{ 0x0020, "TRANS_STOP_REQ_RDY" },
	{ 0x0024, "IDLENESS_STATUS" },
	{ 0x0028, "SELREGISTER" },
	{ 0x002C, "SELREGISTERMODE" },
	{ 0x0030, "SHADOW_CONTROL" },
	{ 0x0034, "SHADOW_SW_TRIGGER" },
	{ 0x0038, "AUTO_MASK_PREADY" },
	{ 0x003C, "INTERRUPT_AUTO_MASK" },
	{ 0x0040, "IP_POST_FRAME_GAP" },
	{ 0x0044, "IP_USE_END_INTERRUPT_ENABLE" },
	{ 0x0048, "IP_END_INTERRUPT_ENABLE" },
	{ 0x004C, "IP_CORRUPTED_INTERRUPT_ENABLE" },
	{ 0x0050, "IP_STALL_OUT" },
	{ 0x0054, "IP_COUTFIFO_END_ON_VSYNC_FALL" },
	{ 0x005C, "IP_INT_ON_COL_ROW" },
	{ 0x0060, "IP_INT_ON_COL_ROW_CORD" },
	{ 0x0068, "IP_CHAIN_INPUT_SELECT" },
	{ 0x006C, "PDP_VC_CON" }, /* Added from PDP v13.0 */
	{ 0x0070, "IP_USE_INPUT_FRAME_START_IN" },
	{ 0x0074, "IP_RDMA_VVALID_START_ENABLE" },
	{ 0x0078, "IP_ROL_SELECT" },
	{ 0x007C, "IP_ROL_MODE" },
	{ 0x0080, "IP_ROL_RESET" },
	{ 0x0084, "IP_PROCESSING" },
	{ 0x0090, "IP_DBG_CORE_FREEZE_ON_COL_ROW" },
	{ 0x0094, "IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET" },
	{ 0x0098, "IP_DBG_CORE_FREEZE_ON_COL_ROW_POS" },
	{ 0x00C0, "APB_SFR_RESET" },
	{ 0x00D0, "VVALID_READY_BUFFER" },
	{ 0x00E0, "IP_COREX_HW_TRIGGER_GAP" },
	{ 0x00F0, "IP_VERSION" },
	{ 0x0100, "CONTINT_LEVEL_PULSE_N_SEL" },
	{ 0x0104, "CONTINT_INT1" },
	{ 0x0108, "CONTINT_INT1_ENABLE" },
	{ 0x010C, "CONTINT_INT1_STATUS" },
	{ 0x0110, "CONTINT_INT1_CLEAR" },
	{ 0x0114, "CONTINT_INT2" },
	{ 0x0118, "CONTINT_INT2_ENABLE" },
	{ 0x011C, "CONTINT_INT2_STATUS" },
	{ 0x0120, "CONTINT_INT2_CLEAR" },
	{ 0x0200, "SECU_CTRL_SEQID" },
	{ 0x0210, "SECU_CTRL_TZINFO_SEQID_0" },
	{ 0x0214, "SECU_CTRL_TZINFO_SEQID_1" },
	{ 0x0218, "SECU_CTRL_TZINFO_SEQID_2" },
	{ 0x021C, "SECU_CTRL_TZINFO_SEQID_3" },
	{ 0x0220, "SECU_CTRL_TZINFO_SEQID_4" },
	{ 0x0224, "SECU_CTRL_TZINFO_SEQID_5" },
	{ 0x0228, "SECU_CTRL_TZINFO_SEQID_6" },
	{ 0x022C, "SECU_CTRL_TZINFO_SEQID_7" },
	{ 0x0300, "FRO_MODE_EN" },
	{ 0x0304, "FRO_GLOBAL_ENABLE" },
	{ 0x0308, "FRO_ONE_SHOT_ENABLE" },
	{ 0x030C, "FRO_FRAME_COUNT" },
	{ 0x0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1" },
	{ 0x0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW" },
	{ 0x0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT" },
	{ 0x031C, "FRO_RUN_FRAME_NUMBER_FOR_PDSTAT" },
	{ 0x0320, "FRO_DONE" },
	{ 0x0324, "FRO_BUSY" },
	{ 0x0330, "FRO_HISTORY_INT0_0" },
	{ 0x0334, "FRO_HISTORY_INT0_1" },
	{ 0x0338, "FRO_HISTORY_INT0_2" },
	{ 0x033C, "FRO_HISTORY_INT0_3" },
	{ 0x0340, "FRO_HISTORY_INT0_4" },
	{ 0x0344, "FRO_HISTORY_INT0_5" },
	{ 0x0348, "FRO_HISTORY_INT0_6" },
	{ 0x034C, "FRO_HISTORY_INT0_7" },
	{ 0x0350, "FRO_HISTORY_INT0_0_PREV" },
	{ 0x0354, "FRO_HISTORY_INT0_1_PREV" },
	{ 0x0358, "FRO_HISTORY_INT0_2_PREV" },
	{ 0x035C, "FRO_HISTORY_INT0_3_PREV" },
	{ 0x0360, "FRO_HISTORY_INT0_4_PREV" },
	{ 0x0364, "FRO_HISTORY_INT0_5_PREV" },
	{ 0x0368, "FRO_HISTORY_INT0_6_PREV" },
	{ 0x036C, "FRO_HISTORY_INT0_7_PREV" },
	{ 0x0370, "FRO_HISTORY_INT1_0" },
	{ 0x0374, "FRO_HISTORY_INT1_1" },
	{ 0x0378, "FRO_HISTORY_INT1_2" },
	{ 0x037C, "FRO_HISTORY_INT1_3" },
	{ 0x0380, "FRO_HISTORY_INT1_4" },
	{ 0x0384, "FRO_HISTORY_INT1_5" },
	{ 0x0388, "FRO_HISTORY_INT1_6" },
	{ 0x038C, "FRO_HISTORY_INT1_7" },
	{ 0x0390, "FRO_HISTORY_INT1_0_PREV" },
	{ 0x0394, "FRO_HISTORY_INT1_1_PREV" },
	{ 0x0398, "FRO_HISTORY_INT1_2_PREV" },
	{ 0x039C, "FRO_HISTORY_INT1_3_PREV" },
	{ 0x03A0, "FRO_HISTORY_INT1_4_PREV" },
	{ 0x03A4, "FRO_HISTORY_INT1_5_PREV" },
	{ 0x03A8, "FRO_HISTORY_INT1_6_PREV" },
	{ 0x03AC, "FRO_HISTORY_INT1_7_PREV" },
	{ 0x03B0, "FRO_SW_RESET" },
	{ 0x03B4, "FRO_INT0_CLEAR" },
	{ 0x03B8, "FRO_INT1_CLEAR" },
	{ 0x03C0, "FRO_INT0" },
	{ 0x03C4, "FRO_INT1" },
	{ 0x0400, "STRGEN_ENABLE" },
	{ 0x0404, "STRGEN_CONFIG" },
	{ 0x0408, "STRGEN_PRE_FRAME_GAP" },
	{ 0x040C, "STRGEN_PIXEL_GAP" },
	{ 0x0410, "STRGEN_LINE_GAP" },
	{ 0x0414, "STRGEN_IMAGE_WIDTH" },
	{ 0x0418, "STRGEN_IMAGE_HEIGHT" },
	{ 0x041C, "STRGEN_DATA_VALUE" },
	{ 0x04FC, "STRGEN_STREAM_CRC" },
	{ 0x0500, "STOPEN_CRC_STOP_VALID_COUNT" },
	{ 0x0504, "STOPEN_CRC_SEED" },
	{ 0x0508, "STOPEN_CRC_RESULT_POINT_0" },
	{ 0x050C, "STOPEN_CRC_RESULT_POINT_1" },
	{ 0x0510, "STOPEN_CRC_RESULT_POINT_2" },
	{ 0x0514, "STOPEN_CRC_RESULT_POINT_3" },
	{ 0x0600, "FRAME_SEQ_COUNTER" },
	{ 0x0604, "FRAME_SEQ_COUNTER_RESET" },
	{ 0x0608, "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG" },
	{ 0x0680, "VOTF_APB_TOKEN_CTRL" },
	{ 0x0684, "VOTF_TOKEN_INDEX" },
	{ 0x0688, "VOTF_IN_TOKEN_0_TO_3" },
	{ 0x068C, "VOTF_IN_TOKEN_4_TO_7" },
	{ 0x0690, "VOTF_IN_TOKEN_8_TO_11" },
	{ 0x0694, "VOTF_OUT_TOKEN_0_TO_3" },
	{ 0x0698, "VOTF_OUT_TOKEN_4_TO_7" },
	{ 0x069C, "VOTF_OUT_TOKEN_8_TO_11" },
	{ 0x0A00, "BYR_AFIDENT_BYPASS" },
	{ 0x0A04, "BYR_AFIDENT_START_ACTIVE" },
	{ 0x0A08, "BYR_AFIDENT_ACTIVE_SIZE" },
	{ 0x0A10, "BYR_AFIDENT_UNITS" },
	{ 0x0A14, "BYR_AFIDENT_PTRN_MODE_AF" },
	{ 0x0A18, "BYR_AFIDENT_PTRN_XY_0_0" },
	{ 0x0A1C, "BYR_AFIDENT_PTRN_XY_0_1" },
	{ 0x0A20, "BYR_AFIDENT_PTRN_XY_1_0" },
	{ 0x0A24, "BYR_AFIDENT_PTRN_XY_1_1" },
	{ 0x0A28, "BYR_AFIDENT_PTRN_XY_2_0" },
	{ 0x0A2C, "BYR_AFIDENT_PTRN_XY_2_1" },
	{ 0x0A30, "BYR_AFIDENT_PTRN_XY_3_0" },
	{ 0x0A34, "BYR_AFIDENT_PTRN_XY_3_1" },
	{ 0x0A38, "BYR_AFIDENT_PTRN_XY_4_0" },
	{ 0x0A3C, "BYR_AFIDENT_PTRN_XY_4_1" },
	{ 0x0A40, "BYR_AFIDENT_PTRN_XY_5_0" },
	{ 0x0A44, "BYR_AFIDENT_PTRN_XY_5_1" },
	{ 0x0A48, "BYR_AFIDENT_PTRN_XY_6_0" },
	{ 0x0A4C, "BYR_AFIDENT_PTRN_XY_6_1" },
	{ 0x0A50, "BYR_AFIDENT_PTRN_XY_7_0" },
	{ 0x0A54, "BYR_AFIDENT_PTRN_XY_7_1" },
	{ 0x0A58, "BYR_AFIDENT_PTRN_0" },
	{ 0x0A5C, "BYR_AFIDENT_PTRN_1" },
	{ 0x0A60, "BYR_AFIDENT_SWITCHED_PTRN" },
	{ 0x0A7C, "BYR_AFIDENT_STREAM_CRC" },
	{ 0x1100, "Y_CROP0_BYPASS" },
	{ 0x1110, "Y_CROP0_SX" },
	{ 0x1114, "Y_CROP0_SY" },
	{ 0x1118, "Y_CROP0_EX" },
	{ 0x111C, "Y_CROP0_EY" },
	{ 0x117C, "Y_CROP0_CRC" },
	{ 0x1180, "Y_CROP1_BYPASS" },
	{ 0x1190, "Y_CROP1_SX" },
	{ 0x1194, "Y_CROP1_SY" },
	{ 0x1198, "Y_CROP1_EX" },
	{ 0x119C, "Y_CROP1_EY" },
	{ 0x11FC, "Y_CROP1_CRC" },
	{ 0x1200, "Y_REORDER_ON" },
	{ 0x1204, "Y_REORDER_MODE" },
	{ 0x1208, "Y_REORDER_UNPACK" },
	{ 0x120C, "Y_REORDER_IN_SIZE_XY" },
	{ 0x1210, "Y_REORDER_BLC_ON" },
	{ 0x1214, "Y_REORDER_BLC_PRE_SHIFT" },
	{ 0x1218, "Y_REORDER_BLC_OFFSET_BEFORE_GAIN" },
	{ 0x121C, "Y_REORDER_BLC_OFFSET_AFTER_GAIN" },
	{ 0x1220, "Y_REORDER_BLC_GAIN" },
	{ 0x1224, "Y_REORDER_BLC_GAIN_SHIFT" },
	{ 0x1228, "Y_REORDER_BLC_LOW_LIMIT" },
	{ 0x122C, "Y_REORDER_BLC_HIGH_LIMIT" },
	{ 0x1230, "Y_REORDER_CROP_ON" },
	{ 0x1234, "Y_REORDER_CROP_START_XY" },
	{ 0x1238, "Y_REORDER_CROP_SIZE_XY" },
	{ 0x1240, "Y_REORDER_BAYER_ACTIVE_START_XY" },
	{ 0x1244, "Y_REORDER_BAYER_ACTIVE_SIZE_XY" },
	{ 0x1248, "Y_REORDER_BAYER_UNIT_SIZE_XY" },
	{ 0x1250, "Y_REORDER_PD_H_REPOS_UNIT_SIZE_X" },
	{ 0x1260, "Y_REORDER_PD_H_REPOS_0_TO_3" },
	{ 0x1264, "Y_REORDER_PD_H_REPOS_4_TO_7" },
	{ 0x1268, "Y_REORDER_PD_H_REPOS_8_TO_11" },
	{ 0x126C, "Y_REORDER_PD_H_REPOS_12_TO_15" },
	{ 0x1274, "Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y" },
	{ 0x1280, "Y_REORDER_PD_LINE_REPOS_0_TO_3" },
	{ 0x1284, "Y_REORDER_PD_LINE_REPOS_4_TO_7" },
	{ 0x1288, "Y_REORDER_PD_LINE_REPOS_8_TO_11" },
	{ 0x128C, "Y_REORDER_PD_LINE_REPOS_12_TO_15" },
	{ 0x1290, "Y_REORDER_PD_LR_OUT_UNIT_SIZE_XY" },
	{ 0x12A0, "Y_REORDER_PD_LR_OUT_L_REPOS_0_TO_3" },
	{ 0x12A4, "Y_REORDER_PD_LR_OUT_L_REPOS_4_TO_7" },
	{ 0x12A8, "Y_REORDER_PD_LR_OUT_L_REPOS_8_TO_11" },
	{ 0x12AC, "Y_REORDER_PD_LR_OUT_L_REPOS_12_TO_15" },
	{ 0x12B0, "Y_REORDER_PD_LR_OUT_R_REPOS_0_TO_3" },
	{ 0x12B4, "Y_REORDER_PD_LR_OUT_R_REPOS_4_TO_7" },
	{ 0x12B8, "Y_REORDER_PD_LR_OUT_R_REPOS_8_TO_11" },
	{ 0x12BC, "Y_REORDER_PD_LR_OUT_R_REPOS_12_TO_15" },
	{ 0x12C0, "Y_REORDER_BIN_RATIO" },
	{ 0x12C4, "Y_REORDER_BIN_RSHIFT" },
	{ 0x12D0, "Y_REORDER_LINEBUF_SIZE" },
	{ 0x12EC, "Y_REORDER_CRC_0" },
	{ 0x1300, "Y_REORDER_SUB_ON" },
	{ 0x1304, "Y_REORDER_SUB_MODE" },
	{ 0x1308, "Y_REORDER_SUB_UNPACK" },
	{ 0x130C, "Y_REORDER_SUB_IN_SIZE_XY" },
	{ 0x1310, "Y_REORDER_SUB_BLC_ON" },
	{ 0x1314, "Y_REORDER_SUB_BLC_PRE_SHIFT" },
	{ 0x1318, "Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN" },
	{ 0x131C, "Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN" },
	{ 0x1320, "Y_REORDER_SUB_BLC_GAIN" },
	{ 0x1324, "Y_REORDER_SUB_BLC_GAIN_SHIFT" },
	{ 0x1328, "Y_REORDER_SUB_BLC_LOW_LIMIT" },
	{ 0x132C, "Y_REORDER_SUB_BLC_HIGH_LIMIT" },
	{ 0x1330, "Y_REORDER_SUB_CROP_ON" },
	{ 0x1334, "Y_REORDER_SUB_CROP_START_XY" },
	{ 0x1338, "Y_REORDER_SUB_CROP_SIZE_XY" },
	{ 0x1350, "Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X" },
	{ 0x1360, "Y_REORDER_SUB_PD_H_REPOS_0_TO_3" },
	{ 0x1364, "Y_REORDER_SUB_PD_H_REPOS_4_TO_7" },
	{ 0x1368, "Y_REORDER_SUB_PD_H_REPOS_8_TO_11" },
	{ 0x136C, "Y_REORDER_SUB_PD_H_REPOS_12_TO_15" },
	{ 0x1374, "Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y" },
	{ 0x1380, "Y_REORDER_SUB_PD_LINE_REPOS_0_TO_3" },
	{ 0x1384, "Y_REORDER_SUB_PD_LINE_REPOS_4_TO_7" },
	{ 0x1388, "Y_REORDER_SUB_PD_LINE_REPOS_8_TO_11" },
	{ 0x138C, "Y_REORDER_SUB_PD_LINE_REPOS_12_TO_15" },
	{ 0x1390, "Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_XY" },
	{ 0x13A0, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0_TO_3" },
	{ 0x13A4, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4_TO_7" },
	{ 0x13A8, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8_TO_11" },
	{ 0x13AC, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12_TO_15" },
	{ 0x13B0, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0_TO_3" },
	{ 0x13B4, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4_TO_7" },
	{ 0x13B8, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8_TO_11" },
	{ 0x13BC, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12_TO_15" },
	{ 0x13C0, "Y_REORDER_SUB_BIN_RATIO" },
	{ 0x13C4, "Y_REORDER_SUB_BIN_RSHIFT" },
	{ 0x13D0, "Y_REORDER_SUB_LINEBUF_SIZE" },
	{ 0x13EC, "Y_REORDER_SUB_CRC_0" },
	{ 0x1500, "Y_PDBPC0_BYPASS" },
	{ 0x1508, "Y_PDBPC0_STATIC_POS_NUM" },
	{ 0x1510, "Y_PDBPC0_STATIC_POS_ADDR" },
	{ 0x1514, "Y_PDBPC0_STATIC_POS_DATA" },
	{ 0x1520, "Y_PDBPC0_CROP" },
	{ 0x157C, "Y_PDBPC0_CRC" },
	{ 0x1580, "Y_PDBPC1_BYPASS" },
	{ 0x1588, "Y_PDBPC1_STATIC_POS_NUM" },
	{ 0x1590, "Y_PDBPC1_STATIC_POS_ADDR" },
	{ 0x1594, "Y_PDBPC1_STATIC_POS_DATA" },
	{ 0x15A0, "Y_PDBPC1_CROP" },
	{ 0x15FC, "Y_PDBPC1_CRC" },
	{ 0x1600, "Y_ALC_ON" },
	{ 0x1604, "Y_ALC_ROI_SX" },
	{ 0x1608, "Y_ALC_ROI_SY" },
	{ 0x160C, "Y_ALC_LUT_TYPE" },
	{ 0x1610, "Y_ALC_GAP_H" },
	{ 0x1614, "Y_ALC_GAP_V" },
	{ 0x1618, "Y_ALC_GAP_H_INV" },
	{ 0x161C, "Y_ALC_GAP_V_INV" },
	{ 0x1620, "Y_ALC_GAP_H_MARGIN" },
	{ 0x1624, "Y_ALC_GAP_V_MARGIN" },
	{ 0x1628, "Y_ALC_GAP_H_MARGIN_INV" },
	{ 0x162C, "Y_ALC_GAP_V_MARGIN_INV" },
	{ 0x1630, "Y_ALC_POS_INTERP_ON" },
	{ 0x1634, "Y_ALC_POS_WEIGHT_INF" },
	{ 0x1638, "Y_ALC_POS_WEIGHT_MAC" },
	{ 0x1640, "Y_ALC_GAIN_SHIFT" },
	{ 0x1644, "Y_ALC_MAX_VAL" },
	{ 0x1650, "Y_ALC_LUT_INIT_TYPE" },
	{ 0x1654, "Y_ALC_LUT_INIT_ADDR" },
	{ 0x1658, "Y_ALC_LUT_INIT_DATA" },
	{ 0x165C, "Y_ALC_OFFSET_I" },
	{ 0x1660, "Y_ALC_OFFSET_O" },
	{ 0x1664, "Y_ALC_REF_SIZE_X" },
	{ 0x1668, "Y_ALC_REF_SIZE_Y" },
	{ 0x166C, "Y_ALC_GAP_AUTO_SET" },
	{ 0x167C, "Y_ALC_CRC" },
	{ 0x1680, "Y_ALC_SUB_ON" },
	{ 0x1684, "Y_ALC_SUB_ROI_SX" },
	{ 0x1688, "Y_ALC_SUB_ROI_SY" },
	{ 0x168C, "Y_ALC_SUB_LUT_TYPE" },
	{ 0x1690, "Y_ALC_SUB_GAP_H" },
	{ 0x1694, "Y_ALC_SUB_GAP_V" },
	{ 0x1698, "Y_ALC_SUB_GAP_H_INV" },
	{ 0x169C, "Y_ALC_SUB_GAP_V_INV" },
	{ 0x16A0, "Y_ALC_SUB_GAP_H_MARGIN" },
	{ 0x16A4, "Y_ALC_SUB_GAP_V_MARGIN" },
	{ 0x16A8, "Y_ALC_SUB_GAP_H_MARGIN_INV" },
	{ 0x16AC, "Y_ALC_SUB_GAP_V_MARGIN_INV" },
	{ 0x16B0, "Y_ALC_SUB_POS_INTERP_ON" },
	{ 0x16B4, "Y_ALC_SUB_POS_WEIGHT_INF" },
	{ 0x16B8, "Y_ALC_SUB_POS_WEIGHT_MAC" },
	{ 0x16C0, "Y_ALC_SUB_GAIN_SHIFT" },
	{ 0x16C4, "Y_ALC_SUB_MAX_VAL" },
	{ 0x16D0, "Y_ALC_SUB_LUT_INIT_TYPE" },
	{ 0x16D4, "Y_ALC_SUB_LUT_ADDR" },
	{ 0x16D8, "Y_ALC_SUB_LUT_DATA" },
	{ 0x16DC, "Y_ALC_SUB_OFFSET_I" },
	{ 0x16E0, "Y_ALC_SUB_OFFSET_O" },
	{ 0x16E4, "Y_ALC_SUB_REF_SIZE_X" },
	{ 0x16E8, "Y_ALC_SUB_REF_SIZE_Y" },
	{ 0x16EC, "Y_ALC_SUB_GAP_AUTO_SET" },
	{ 0x16FC, "Y_ALC_SUB_CRC" },
	{ 0x1700, "Y_GAMMA_ON" },
	{ 0x1704, "Y_GAMMA_LUT_00" },
	{ 0x1708, "Y_GAMMA_LUT_01" },
	{ 0x170C, "Y_GAMMA_LUT_02" },
	{ 0x1710, "Y_GAMMA_LUT_03" },
	{ 0x1714, "Y_GAMMA_LUT_04" },
	{ 0x1718, "Y_GAMMA_LUT_05" },
	{ 0x171C, "Y_GAMMA_LUT_06" },
	{ 0x1720, "Y_GAMMA_LUT_07" },
	{ 0x1724, "Y_GAMMA_LUT_08" },
	{ 0x1728, "Y_GAMMA_LUT_09" },
	{ 0x172C, "Y_GAMMA_LUT_10" },
	{ 0x1730, "Y_GAMMA_LUT_11" },
	{ 0x1734, "Y_GAMMA_LUT_12" },
	{ 0x1738, "Y_GAMMA_LUT_13" },
	{ 0x173C, "Y_GAMMA_LUT_14" },
	{ 0x1740, "Y_GAMMA_LUT_15" },
	{ 0x1744, "Y_GAMMA_LUT_16" },
	{ 0x1748, "Y_GAMMA_LUT_17" },
	{ 0x174C, "Y_GAMMA_LUT_18" },
	{ 0x1750, "Y_GAMMA_LUT_19" },
	{ 0x1754, "Y_GAMMA_LUT_20" },
	{ 0x1758, "Y_GAMMA_LUT_21" },
	{ 0x175C, "Y_GAMMA_LUT_22" },
	{ 0x1760, "Y_GAMMA_LUT_23" },
	{ 0x1764, "Y_GAMMA_LUT_24" },
	{ 0x1768, "Y_GAMMA_LUT_25" },
	{ 0x176C, "Y_GAMMA_LUT_26" },
	{ 0x1770, "Y_GAMMA_LUT_27" },
	{ 0x1774, "Y_GAMMA_LUT_28" },
	{ 0x1778, "Y_GAMMA_LUT_29" },
	{ 0x177C, "Y_GAMMA_LUT_30" },
	{ 0x1780, "Y_GAMMA_LUT_31" },
	{ 0x17FC, "Y_GAMMA_CRC" },
	{ 0x1800, "Y_GAMMA_SUB_ON" },
	{ 0x1804, "Y_GAMMA_SUB_LUT_00" },
	{ 0x1808, "Y_GAMMA_SUB_LUT_01" },
	{ 0x180C, "Y_GAMMA_SUB_LUT_02" },
	{ 0x1810, "Y_GAMMA_SUB_LUT_03" },
	{ 0x1814, "Y_GAMMA_SUB_LUT_04" },
	{ 0x1818, "Y_GAMMA_SUB_LUT_05" },
	{ 0x181C, "Y_GAMMA_SUB_LUT_06" },
	{ 0x1820, "Y_GAMMA_SUB_LUT_07" },
	{ 0x1824, "Y_GAMMA_SUB_LUT_08" },
	{ 0x1828, "Y_GAMMA_SUB_LUT_09" },
	{ 0x182C, "Y_GAMMA_SUB_LUT_10" },
	{ 0x1830, "Y_GAMMA_SUB_LUT_11" },
	{ 0x1834, "Y_GAMMA_SUB_LUT_12" },
	{ 0x1838, "Y_GAMMA_SUB_LUT_13" },
	{ 0x183C, "Y_GAMMA_SUB_LUT_14" },
	{ 0x1840, "Y_GAMMA_SUB_LUT_15" },
	{ 0x1844, "Y_GAMMA_SUB_LUT_16" },
	{ 0x1848, "Y_GAMMA_SUB_LUT_17" },
	{ 0x184C, "Y_GAMMA_SUB_LUT_18" },
	{ 0x1850, "Y_GAMMA_SUB_LUT_19" },
	{ 0x1854, "Y_GAMMA_SUB_LUT_20" },
	{ 0x1858, "Y_GAMMA_SUB_LUT_21" },
	{ 0x185C, "Y_GAMMA_SUB_LUT_22" },
	{ 0x1860, "Y_GAMMA_SUB_LUT_23" },
	{ 0x1864, "Y_GAMMA_SUB_LUT_24" },
	{ 0x1868, "Y_GAMMA_SUB_LUT_25" },
	{ 0x186C, "Y_GAMMA_SUB_LUT_26" },
	{ 0x1870, "Y_GAMMA_SUB_LUT_27" },
	{ 0x1874, "Y_GAMMA_SUB_LUT_28" },
	{ 0x1878, "Y_GAMMA_SUB_LUT_29" },
	{ 0x187C, "Y_GAMMA_SUB_LUT_30" },
	{ 0x1880, "Y_GAMMA_SUB_LUT_31" },
	{ 0x18FC, "Y_GAMMA_SUB_CRC" },
	{ 0x1C00, "Y_PDSTAT_SAT_ON" },
	{ 0x1C04, "Y_PDSTAT_SAT_LV0" },
	{ 0x1C08, "Y_PDSTAT_SAT_LV1" },
	{ 0x1C0C, "Y_PDSTAT_SAT_LV2" },
	{ 0x1C10, "Y_PDSTAT_SAT_SRC" },
	{ 0x1C14, "Y_PDSTAT_SAT_CNT_SHIFT" },
	{ 0x1C18, "Y_PDSTAT_SAT_SUB_ON" },
	{ 0x1C1C, "Y_PDSTAT_SAT_SUB_LV0" },
	{ 0x1C20, "Y_PDSTAT_SAT_SUB_LV1" },
	{ 0x1C24, "Y_PDSTAT_SAT_SUB_LV2" },
	{ 0x1C28, "Y_PDSTAT_SAT_SUB_SRC" },
	{ 0x1C2C, "Y_PDSTAT_SAT_SUB_CNT_SHIFT" },
	{ 0x1C30, "Y_PDSTAT_PRE_H_B2_EN" },
	{ 0x1C34, "Y_PDSTAT_PRE_H_I0_G0" },
	{ 0x1C38, "Y_PDSTAT_PRE_H_I0_K01" },
	{ 0x1C3C, "Y_PDSTAT_PRE_H_I0_K02" },
	{ 0x1C40, "Y_PDSTAT_PRE_H_I0_FTYPE0" },
	{ 0x1C44, "Y_PDSTAT_PRE_H_I0_G1" },
	{ 0x1C48, "Y_PDSTAT_PRE_H_I0_K11" },
	{ 0x1C4C, "Y_PDSTAT_PRE_H_I0_K12" },
	{ 0x1C50, "Y_PDSTAT_PRE_H_I0_C11" },
	{ 0x1C54, "Y_PDSTAT_PRE_H_I0_C12" },
	{ 0x1C58, "Y_PDSTAT_PRE_H_I0_G2" },
	{ 0x1C5C, "Y_PDSTAT_PRE_H_I0_K21" },
	{ 0x1C60, "Y_PDSTAT_PRE_H_I0_K22" },
	{ 0x1C64, "Y_PDSTAT_PRE_H_I0_C21" },
	{ 0x1C68, "Y_PDSTAT_PRE_H_I0_C22" },
	{ 0x1C6C, "Y_PDSTAT_PRE_H_I0_BY0" },
	{ 0x1C70, "Y_PDSTAT_PRE_H_I0_BY1" },
	{ 0x1C74, "Y_PDSTAT_PRE_H_I0_BY2" },
	{ 0x1C78, "Y_PDSTAT_PRE_H_I1_G0" },
	{ 0x1C7C, "Y_PDSTAT_PRE_H_I1_K01" },
	{ 0x1C80, "Y_PDSTAT_PRE_H_I1_K02" },
	{ 0x1C84, "Y_PDSTAT_PRE_H_I1_FTYPE0" },
	{ 0x1C88, "Y_PDSTAT_PRE_H_I1_G1" },
	{ 0x1C8C, "Y_PDSTAT_PRE_H_I1_K11" },
	{ 0x1C90, "Y_PDSTAT_PRE_H_I1_K12" },
	{ 0x1C94, "Y_PDSTAT_PRE_H_I1_C11" },
	{ 0x1C98, "Y_PDSTAT_PRE_H_I1_C12" },
	{ 0x1C9C, "Y_PDSTAT_PRE_H_I1_G2" },
	{ 0x1CA0, "Y_PDSTAT_PRE_H_I1_K21" },
	{ 0x1CA4, "Y_PDSTAT_PRE_H_I1_K22" },
	{ 0x1CA8, "Y_PDSTAT_PRE_H_I1_C21" },
	{ 0x1CAC, "Y_PDSTAT_PRE_H_I1_C22" },
	{ 0x1CB0, "Y_PDSTAT_PRE_H_I1_BY0" },
	{ 0x1CB4, "Y_PDSTAT_PRE_H_I1_BY1" },
	{ 0x1CB8, "Y_PDSTAT_PRE_H_I1_BY2" },
	{ 0x1CBC, "Y_PDSTAT_PRE_H_I2_G0" },
	{ 0x1CC0, "Y_PDSTAT_PRE_H_I2_K01" },
	{ 0x1CC4, "Y_PDSTAT_PRE_H_I2_K02" },
	{ 0x1CC8, "Y_PDSTAT_PRE_H_I2_FTYPE0" },
	{ 0x1CCC, "Y_PDSTAT_PRE_H_I2_G1" },
	{ 0x1CD0, "Y_PDSTAT_PRE_H_I2_K11" },
	{ 0x1CD4, "Y_PDSTAT_PRE_H_I2_K12" },
	{ 0x1CD8, "Y_PDSTAT_PRE_H_I2_C11" },
	{ 0x1CDC, "Y_PDSTAT_PRE_H_I2_C12" },
	{ 0x1CE0, "Y_PDSTAT_PRE_H_I2_G2" },
	{ 0x1CE4, "Y_PDSTAT_PRE_H_I2_K21" },
	{ 0x1CE8, "Y_PDSTAT_PRE_H_I2_K22" },
	{ 0x1CEC, "Y_PDSTAT_PRE_H_I2_C21" },
	{ 0x1CF0, "Y_PDSTAT_PRE_H_I2_C22" },
	{ 0x1CF4, "Y_PDSTAT_PRE_H_I2_BY0" },
	{ 0x1CF8, "Y_PDSTAT_PRE_H_I2_BY1" },
	{ 0x1CFC, "Y_PDSTAT_PRE_H_I2_BY2" },
	{ 0x1D0C, "Y_PDSTAT_PRE_H_BIN_H_B0_NUM" },
	{ 0x1D10, "Y_PDSTAT_PRE_H_BIN_H_B1_NUM" },
	{ 0x1D14, "Y_PDSTAT_PRE_H_BIN_H_B2_NUM" },
	{ 0x1D24, "Y_PDSTAT_PRE_H_BIN_FIRST" },
	{ 0x1D30, "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_0" },
	{ 0x1D34, "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_2" },
	{ 0x1D38, "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_4" },
	{ 0x1D3C, "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_0" },
	{ 0x1D40, "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_2" },
	{ 0x1D44, "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_4" },
	{ 0x1D48, "Y_PDSTAT_PRE_V_I0_FILTER_HIGH_THRESH" },
	{ 0x1D4C, "Y_PDSTAT_PRE_V_I0_FILTER_LOW_THRESH" },
	{ 0x1D50, "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_0" },
	{ 0x1D54, "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_2" },
	{ 0x1D58, "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_4" },
	{ 0x1D5C, "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_0" },
	{ 0x1D60, "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_2" },
	{ 0x1D64, "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_4" },
	{ 0x1D68, "Y_PDSTAT_PRE_V_I1_FILTER_HIGH_THRESH" },
	{ 0x1D6C, "Y_PDSTAT_PRE_V_I1_FILTER_LOW_THRESH" },
	{ 0x1D90, "Y_PDSTAT_PRE_V_LINEBUF_OFFSET" },
	{ 0x1DA8, "Y_PDSTAT_XCOR_H_ON" },
	{ 0x1DAC, "Y_PDSTAT_XCOR_H_PHASE_RANGE" },
	{ 0x1DB0, "Y_PDSTAT_XCOR_H_I0_CORING" },
	{ 0x1DB4, "Y_PDSTAT_XCOR_H_I1_CORING" },
	{ 0x1DB8, "Y_PDSTAT_XCOR_H_I2_CORING" },
	{ 0x1DBC, "Y_PDSTAT_XCOR_H_COR_TYPE_B0" },
	{ 0x1DC0, "Y_PDSTAT_XCOR_H_COR_TYPE_B1" },
	{ 0x1DC4, "Y_PDSTAT_XCOR_H_COR_TYPE_B2" },
	{ 0x1DC8, "Y_PDSTAT_XCOR_H_CORING_TH_B0" },
	{ 0x1DCC, "Y_PDSTAT_XCOR_H_CORING_TH_B1" },
	{ 0x1DD0, "Y_PDSTAT_XCOR_H_CORING_TH_B2" },
	{ 0x1DD4, "Y_PDSTAT_XCOR_H_CORING_TY" },
	{ 0x1DE0, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0" },
	{ 0x1DE4, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1" },
	{ 0x1DE8, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2" },
	{ 0x1E00, "Y_PDSTAT_IN_SIZE_X" },
	{ 0x1E04, "Y_PDSTAT_IN_SIZE_Y" },
	{ 0x1E08, "Y_PDSTAT_SUB_IN_SIZE_X" },
	{ 0x1E0C, "Y_PDSTAT_SUB_IN_SIZE_Y" },
	{ 0x1E10, "Y_PDSTAT_XCOR_V_ON" },
	{ 0x1E14, "Y_PDSTAT_XCOR_V_PHASE_RANGE" },
	{ 0x1E18, "Y_PDSTAT_XCOR_V_I0_CORING" },
	{ 0x1E1C, "Y_PDSTAT_XCOR_V_I1_CORING" },
	{ 0x1E24, "Y_PDSTAT_XCOR_V_COR_TYPE_B0" },
	{ 0x1E28, "Y_PDSTAT_XCOR_V_COR_TYPE_B1" },
	{ 0x1E30, "Y_PDSTAT_XCOR_V_CORING_TH_B0" },
	{ 0x1E34, "Y_PDSTAT_XCOR_V_CORING_TH_B1" },
	{ 0x1E3C, "Y_PDSTAT_XCOR_V_CORING_TY" },
	{ 0x1E40, "Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0" },
	{ 0x1E44, "Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1" },
	{ 0x1E50, "Y_PDSTAT_ROI_MAIN_SROI" },
	{ 0x1E54, "Y_PDSTAT_ROI_MAIN_S0SX" },
	{ 0x1E58, "Y_PDSTAT_ROI_MAIN_S0SY" },
	{ 0x1E5C, "Y_PDSTAT_ROI_MAIN_S0EX" },
	{ 0x1E60, "Y_PDSTAT_ROI_MAIN_S0EY" },
	{ 0x1E64, "Y_PDSTAT_ROI_MAIN_S1SX" },
	{ 0x1E68, "Y_PDSTAT_ROI_MAIN_S1SY" },
	{ 0x1E6C, "Y_PDSTAT_ROI_MAIN_S1EX" },
	{ 0x1E70, "Y_PDSTAT_ROI_MAIN_S1EY" },
	{ 0x1E74, "Y_PDSTAT_ROI_MAIN_S2SX" },
	{ 0x1E78, "Y_PDSTAT_ROI_MAIN_S2SY" },
	{ 0x1E7C, "Y_PDSTAT_ROI_MAIN_S2EX" },
	{ 0x1E80, "Y_PDSTAT_ROI_MAIN_S2EY" },
	{ 0x1E84, "Y_PDSTAT_ROI_MAIN_S3SX" },
	{ 0x1E88, "Y_PDSTAT_ROI_MAIN_S3SY" },
	{ 0x1E8C, "Y_PDSTAT_ROI_MAIN_S3EX" },
	{ 0x1E90, "Y_PDSTAT_ROI_MAIN_S3EY" },
	{ 0x1ED8, "Y_PDSTAT_ROI_MAIN_MWM_CX" },
	{ 0x1EDC, "Y_PDSTAT_ROI_MAIN_MWM_CY" },
	{ 0x1EE0, "Y_PDSTAT_ROI_MAIN_MWM_SX" },
	{ 0x1EE4, "Y_PDSTAT_ROI_MAIN_MWM_SY" },
	{ 0x1EE8, "Y_PDSTAT_ROI_MAIN_MWM_EX" },
	{ 0x1EEC, "Y_PDSTAT_ROI_MAIN_MWM_EY" },
	{ 0x1F08, "Y_PDSTAT_ROI_MAIN_MWS_ON" },
	{ 0x1F0C, "Y_PDSTAT_ROI_MAIN_MWS_SX" },
	{ 0x1F10, "Y_PDSTAT_ROI_MAIN_MWS_SY" },
	{ 0x1F14, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_X" },
	{ 0x1F18, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y" },
	{ 0x1F1C, "Y_PDSTAT_ROI_MAIN_MWS_GAP_X" },
	{ 0x1F20, "Y_PDSTAT_ROI_MAIN_MWS_GAP_Y" },
	{ 0x1F24, "Y_PDSTAT_ROI_MAIN_MWS_NO_X" },
	{ 0x1F28, "Y_PDSTAT_ROI_MAIN_MWS_NO_Y" },
	{ 0x1F2C, "Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON" },
	{ 0x1F30, "Y_PDSTAT_XCOR_H_INVALID_LOW_TH" },
	{ 0x1F34, "Y_PDSTAT_XCOR_H_INVALID_HIGH_TH" },
	{ 0x1F38, "Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX" },
	{ 0x1F3C, "Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX" },
	{ 0x1F5C, "Y_PDSTAT_FRAME_NO" },
	{ 0x1F60, "Y_PDSTAT_DUMP_MODE" },
	{ 0x1F70, "Y_PDSTAT_ROI_SUB_SROI" },
	{ 0x1F74, "Y_PDSTAT_ROI_SUB_S0SX" },
	{ 0x1F78, "Y_PDSTAT_ROI_SUB_S0SY" },
	{ 0x1F7C, "Y_PDSTAT_ROI_SUB_S0EX" },
	{ 0x1F80, "Y_PDSTAT_ROI_SUB_S0EY" },
	{ 0x1F84, "Y_PDSTAT_ROI_SUB_S1SX" },
	{ 0x1F88, "Y_PDSTAT_ROI_SUB_S1SY" },
	{ 0x1F8C, "Y_PDSTAT_ROI_SUB_S1EX" },
	{ 0x1F90, "Y_PDSTAT_ROI_SUB_S1EY" },
	{ 0x1F94, "Y_PDSTAT_ROI_SUB_S2SX" },
	{ 0x1F98, "Y_PDSTAT_ROI_SUB_S2SY" },
	{ 0x1F9C, "Y_PDSTAT_ROI_SUB_S2EX" },
	{ 0x1FA0, "Y_PDSTAT_ROI_SUB_S2EY" },
	{ 0x1FA4, "Y_PDSTAT_ROI_SUB_S3SX" },
	{ 0x1FA8, "Y_PDSTAT_ROI_SUB_S3SY" },
	{ 0x1FAC, "Y_PDSTAT_ROI_SUB_S3EX" },
	{ 0x1FB0, "Y_PDSTAT_ROI_SUB_S3EY" },
	{ 0x1FB4, "Y_PDSTAT_ROI_SUB_MWM_CX" },
	{ 0x1FB8, "Y_PDSTAT_ROI_SUB_MWM_CY" },
	{ 0x1FBC, "Y_PDSTAT_ROI_SUB_MWM_SX" },
	{ 0x1FC0, "Y_PDSTAT_ROI_SUB_MWM_SY" },
	{ 0x1FC4, "Y_PDSTAT_ROI_SUB_MWM_EX" },
	{ 0x1FC8, "Y_PDSTAT_ROI_SUB_MWM_EY" },
	{ 0x1FCC, "Y_PDSTAT_ROI_SUB_MWS_ON" },
	{ 0x1FD0, "Y_PDSTAT_ROI_SUB_MWS_SX" },
	{ 0x1FD4, "Y_PDSTAT_ROI_SUB_MWS_SY" },
	{ 0x1FD8, "Y_PDSTAT_ROI_SUB_MWS_SIZE_X" },
	{ 0x1FDC, "Y_PDSTAT_ROI_SUB_MWS_SIZE_Y" },
	{ 0x1FE0, "Y_PDSTAT_ROI_SUB_MWS_GAP_X" },
	{ 0x1FE4, "Y_PDSTAT_ROI_SUB_MWS_GAP_Y" },
	{ 0x1FE8, "Y_PDSTAT_ROI_SUB_MWS_NO_X" },
	{ 0x1FEC, "Y_PDSTAT_ROI_SUB_MWS_NO_Y" },
	{ 0x1FF0, "Y_PDSTAT_CRC_STAT_H" },
	{ 0x1FF4, "Y_PDSTAT_CRC_STAT_V" },
	{ 0x1FF8, "Y_PDSTAT_CRC_DUMP_H" },
	{ 0x1FFC, "Y_PDSTAT_CRC_DUMP_V" },
	{ 0x2000, "WDMA_STAT_EN" },
	{ 0x2004, "WDMA_STAT_COMP_CONTROL" },
	{ 0x2010, "WDMA_STAT_DATA_FORMAT" },
	{ 0x2014, "WDMA_STAT_MONO_MODE" },
	{ 0x201C, "WDMA_STAT_AUTO_FLUSH_EN" },
	{ 0x2020, "WDMA_STAT_WIDTH" },
	{ 0x2024, "WDMA_STAT_HEIGHT" },
	{ 0x2028, "WDMA_STAT_IMG_STRIDE_1P" },
	{ 0x2040, "WDMA_STAT_MAX_MO" },
	{ 0x2044, "WDMA_STAT_LINEGAP" },
	{ 0x2048, "WDMA_STAT_MAX_BL" },
	{ 0x204C, "WDMA_STAT_BUSINFO" },
	{ 0x2050, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2054, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2058, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x205C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2060, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2064, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2068, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x206C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2070, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2074, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2078, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x207C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2080, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2084, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2088, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x208C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2190, "WDMA_STAT_IMG_CRC_1P" },
	{ 0x21B0, "WDMA_STAT_MON_STATUS0" },
	{ 0x21B4, "WDMA_STAT_MON_STATUS1" },
	{ 0x21B8, "WDMA_STAT_MON_STATUS2" },
	{ 0x21BC, "WDMA_STAT_MON_STATUS3" },
	{ 0x2400, "RDMA_AF_EN" },
	{ 0x2404, "RDMA_AF_COMP_CONTROL" },
	{ 0x2410, "RDMA_AF_DATA_FORMAT" },
	{ 0x2414, "RDMA_AF_MONO_MODE" },
	{ 0x2420, "RDMA_AF_WIDTH" },
	{ 0x2424, "RDMA_AF_HEIGHT" },
	{ 0x2428, "RDMA_AF_IMG_STRIDE_1P" },
	{ 0x2434, "RDMA_AF_HEADER_STRIDE_1P" },
	{ 0x243C, "RDMA_AF_VOTF_EN" },
	{ 0x2440, "RDMA_AF_MAX_MO" },
	{ 0x2444, "RDMA_AF_LINEGAP" },
	{ 0x2448, "RDMA_AF_MAX_BL" },
	{ 0x244C, "RDMA_AF_BUSINFO" },
	{ 0x2450, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2454, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2458, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x245C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2460, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2464, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2468, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x246C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2470, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2474, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2478, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x247C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2480, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2484, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2488, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x248C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2590, "RDMA_AF_IMG_CRC_1P" },
	{ 0x25B0, "RDMA_AF_MON_STATUS0" },
	{ 0x25B4, "RDMA_AF_MON_STATUS1" },
	{ 0x25B8, "RDMA_AF_MON_STATUS2" },
	{ 0x25BC, "RDMA_AF_MON_STATUS3" },
	{ 0x25D0, "RDMA_AF_BW_LIMIT_0" },
	{ 0x25D4, "RDMA_AF_BW_LIMIT_1" },
	{ 0x25D8, "RDMA_AF_BW_LIMIT_2" },
	{ 0x2600, "WDMA_PD_DUMP0_EN" },
	{ 0x2604, "WDMA_PD_DUMP0_COMP_CONTROL" },
	{ 0x2610, "WDMA_PD_DUMP0_DATA_FORMAT" },
	{ 0x2614, "WDMA_PD_DUMP0_MONO_MODE" },
	{ 0x261C, "WDMA_PD_DUMP0_AUTO_FLUSH_EN" },
	{ 0x2620, "WDMA_PD_DUMP0_WIDTH" },
	{ 0x2624, "WDMA_PD_DUMP0_HEIGHT" },
	{ 0x2628, "WDMA_PD_DUMP0_IMG_STRIDE_1P" },
	{ 0x2640, "WDMA_PD_DUMP0_MAX_MO" },
	{ 0x2644, "WDMA_PD_DUMP0_LINEGAP" },
	{ 0x2648, "WDMA_PD_DUMP0_MAX_BL" },
	{ 0x264C, "WDMA_PD_DUMP0_BUSINFO" },
	{ 0x2650, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2654, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2658, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x265C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2660, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2664, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2668, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x266C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2670, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2674, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2678, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x267C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2680, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2684, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2688, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x268C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2790, "WDMA_PD_DUMP0_IMG_CRC_1P" },
	{ 0x27B0, "WDMA_PD_DUMP0_MON_STATUS0" },
	{ 0x27B4, "WDMA_PD_DUMP0_MON_STATUS1" },
	{ 0x27B8, "WDMA_PD_DUMP0_MON_STATUS2" },
	{ 0x27BC, "WDMA_PD_DUMP0_MON_STATUS3" },
	{ 0x2800, "WDMA_PD_DUMP1_EN" },
	{ 0x2804, "WDMA_PD_DUMP1_COMP_CONTROL" },
	{ 0x2810, "WDMA_PD_DUMP1_DATA_FORMAT" },
	{ 0x2814, "WDMA_PD_DUMP1_MONO_MODE" },
	{ 0x281C, "WDMA_PD_DUMP1_AUTO_FLUSH_EN" },
	{ 0x2820, "WDMA_PD_DUMP1_WIDTH" },
	{ 0x2824, "WDMA_PD_DUMP1_HEIGHT" },
	{ 0x2828, "WDMA_PD_DUMP1_IMG_STRIDE_1P" },
	{ 0x2840, "WDMA_PD_DUMP1_MAX_MO" },
	{ 0x2844, "WDMA_PD_DUMP1_LINEGAP" },
	{ 0x2848, "WDMA_PD_DUMP1_MAX_BL" },
	{ 0x284C, "WDMA_PD_DUMP1_BUSINFO" },
	{ 0x2850, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2854, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2858, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x285C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2860, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2864, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2868, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x286C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2870, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2874, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2878, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x287C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2880, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2884, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2888, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x288C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2990, "WDMA_PD_DUMP1_IMG_CRC_1P" },
	{ 0x29B0, "WDMA_PD_DUMP1_MON_STATUS0" },
	{ 0x29B4, "WDMA_PD_DUMP1_MON_STATUS1" },
	{ 0x29B8, "WDMA_PD_DUMP1_MON_STATUS2" },
	{ 0x29BC, "WDMA_PD_DUMP1_MON_STATUS3" },
	{ 0x2F00, "COREX_ENABLE" },
	{ 0x2F04, "COREX_RESET" },
	{ 0x2F08, "COREX_FAST_MODE" },
	{ 0x2F0C, "COREX_UPDATE_TYPE_0" },
	{ 0x2F10, "COREX_UPDATE_TYPE_1" },
	{ 0x2F14, "COREX_UPDATE_MODE_0" },
	{ 0x2F18, "COREX_UPDATE_MODE_1" },
	{ 0x2F1C, "COREX_START_0" },
	{ 0x2F20, "COREX_START_1" },
	{ 0x2F24, "COREX_COPY_FROM_IP_0" },
	{ 0x2F28, "COREX_COPY_FROM_IP_1" },
	{ 0x2F2C, "COREX_STATUS_0" },
	{ 0x2F30, "COREX_STATUS_1" },
	{ 0x2F34, "COREX_PRE_ADDR_CONFIG" },
	{ 0x2F38, "COREX_PRE_DATA_CONFIG" },
	{ 0x2F3C, "COREX_POST_ADDR_CONFIG" },
	{ 0x2F40, "COREX_POST_DATA_CONFIG" },
	{ 0x2F44, "COREX_PRE_POST_CONFIG_EN" },
	{ 0x2F48, "COREX_TYPE_WRITE" },
	{ 0x2F4C, "COREX_TYPE_WRITE_TRIGGER" },
	{ 0x2F50, "COREX_TYPE_READ" },
	{ 0x2F54, "COREX_TYPE_READ_OFFSET" },
	{ 0x2F58, "COREX_INTERRUPT_VECTOR_MASKED" },
	{ 0x2F5C, "COREX_INTERRUPT_VECTOR" },
	{ 0x2F60, "COREX_INTERRUPT_VECTOR_CLEAR" },
	{ 0x2F64, "COREX_INTERRUPT_MASK" },
	{ 0x2FF4, "COREX_REG_INTERFACE_VER" },
};

const struct is_reg pdp_regs_corex[] = {
	{ 0x0000, "GLOBAL_ENABLE" },
	{ 0x0004, "ONE_SHOT_ENABLE" },
	{ 0x0008, "GLOBAL_ENABLE_STOP_CRPT" },
	{ 0x000C, "SW_RESET" },
	{ 0x0010, "SW_CORE_RESET" },
	{ 0x0014, "HW_RESET" },
	{ 0x0018, "FORCE_INTERNAL_CLOCK" },
	{ 0x001C, "TRANS_STOP_REQ" },
	{ 0x0020, "TRANS_STOP_REQ_RDY" },
	{ 0x0024, "IDLENESS_STATUS" },
	{ 0x0028, "SELREGISTER" },
	{ 0x002C, "SELREGISTERMODE" },
	{ 0x0030, "SHADOW_CONTROL" },
	{ 0x0034, "SHADOW_SW_TRIGGER" },
	{ 0x0038, "AUTO_MASK_PREADY" },
	{ 0x003C, "INTERRUPT_AUTO_MASK" },
	{ 0x0040, "IP_POST_FRAME_GAP" },
	{ 0x8044, "IP_USE_END_INTERRUPT_ENABLE" },
	{ 0x8048, "IP_END_INTERRUPT_ENABLE" },
	{ 0x804C, "IP_CORRUPTED_INTERRUPT_ENABLE" },
	{ 0x0050, "IP_STALL_OUT" },
	{ 0x8054, "IP_COUTFIFO_END_ON_VSYNC_FALL" },
	{ 0x805C, "IP_INT_ON_COL_ROW" },
	{ 0x8060, "IP_INT_ON_COL_ROW_CORD" },
	{ 0x8068, "IP_CHAIN_INPUT_SELECT" },
	{ 0x806C, "PDP_VC_CON" },
	{ 0x8070, "IP_USE_INPUT_FRAME_START_IN" },
	{ 0x8074, "IP_RDMA_VVALID_START_ENABLE" },
	{ 0x8078, "IP_ROL_SELECT" },
	{ 0x807C, "IP_ROL_MODE" },
	{ 0x0080, "IP_ROL_RESET" },
	{ 0x0084, "IP_PROCESSING" },
	{ 0x8090, "IP_DBG_CORE_FREEZE_ON_COL_ROW" },
	{ 0x8094, "IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET" },
	{ 0x0098, "IP_DBG_CORE_FREEZE_ON_COL_ROW_POS" },
	{ 0x00C0, "APB_SFR_RESET" },
	{ 0x00D0, "VVALID_READY_BUFFER" },
	{ 0x00E0, "IP_COREX_HW_TRIGGER_GAP" },
	{ 0x00F0, "IP_VERSION" },
	{ 0x0100, "CONTINT_LEVEL_PULSE_N_SEL" },
	{ 0x0104, "CONTINT_INT1" },
	{ 0x0108, "CONTINT_INT1_ENABLE" },
	{ 0x010C, "CONTINT_INT1_STATUS" },
	{ 0x0110, "CONTINT_INT1_CLEAR" },
	{ 0x0114, "CONTINT_INT2" },
	{ 0x0118, "CONTINT_INT2_ENABLE" },
	{ 0x011C, "CONTINT_INT2_STATUS" },
	{ 0x0120, "CONTINT_INT2_CLEAR" },
	{ 0x8200, "SECU_CTRL_SEQID" },
	{ 0x0210, "SECU_CTRL_TZINFO_SEQID_0" },
	{ 0x0214, "SECU_CTRL_TZINFO_SEQID_1" },
	{ 0x0218, "SECU_CTRL_TZINFO_SEQID_2" },
	{ 0x021C, "SECU_CTRL_TZINFO_SEQID_3" },
	{ 0x0220, "SECU_CTRL_TZINFO_SEQID_4" },
	{ 0x0224, "SECU_CTRL_TZINFO_SEQID_5" },
	{ 0x0228, "SECU_CTRL_TZINFO_SEQID_6" },
	{ 0x022C, "SECU_CTRL_TZINFO_SEQID_7" },
	{ 0x0300, "FRO_MODE_EN" },
	{ 0x0304, "FRO_GLOBAL_ENABLE" },
	{ 0x0308, "FRO_ONE_SHOT_ENABLE" },
	{ 0x030C, "FRO_FRAME_COUNT" },
	{ 0x0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1" },
	{ 0x0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW" },
	{ 0x0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT" },
	{ 0x031C, "FRO_RUN_FRAME_NUMBER_FOR_PDSTAT" },
	{ 0x0320, "FRO_DONE" },
	{ 0x0324, "FRO_BUSY" },
	{ 0x0330, "FRO_HISTORY_INT0_0" },
	{ 0x0334, "FRO_HISTORY_INT0_1" },
	{ 0x0338, "FRO_HISTORY_INT0_2" },
	{ 0x033C, "FRO_HISTORY_INT0_3" },
	{ 0x0340, "FRO_HISTORY_INT0_4" },
	{ 0x0344, "FRO_HISTORY_INT0_5" },
	{ 0x0348, "FRO_HISTORY_INT0_6" },
	{ 0x034C, "FRO_HISTORY_INT0_7" },
	{ 0x0350, "FRO_HISTORY_INT0_0_PREV" },
	{ 0x0354, "FRO_HISTORY_INT0_1_PREV" },
	{ 0x0358, "FRO_HISTORY_INT0_2_PREV" },
	{ 0x035C, "FRO_HISTORY_INT0_3_PREV" },
	{ 0x0360, "FRO_HISTORY_INT0_4_PREV" },
	{ 0x0364, "FRO_HISTORY_INT0_5_PREV" },
	{ 0x0368, "FRO_HISTORY_INT0_6_PREV" },
	{ 0x036C, "FRO_HISTORY_INT0_7_PREV" },
	{ 0x0370, "FRO_HISTORY_INT1_0" },
	{ 0x0374, "FRO_HISTORY_INT1_1" },
	{ 0x0378, "FRO_HISTORY_INT1_2" },
	{ 0x037C, "FRO_HISTORY_INT1_3" },
	{ 0x0380, "FRO_HISTORY_INT1_4" },
	{ 0x0384, "FRO_HISTORY_INT1_5" },
	{ 0x0388, "FRO_HISTORY_INT1_6" },
	{ 0x038C, "FRO_HISTORY_INT1_7" },
	{ 0x0390, "FRO_HISTORY_INT1_0_PREV" },
	{ 0x0394, "FRO_HISTORY_INT1_1_PREV" },
	{ 0x0398, "FRO_HISTORY_INT1_2_PREV" },
	{ 0x039C, "FRO_HISTORY_INT1_3_PREV" },
	{ 0x03A0, "FRO_HISTORY_INT1_4_PREV" },
	{ 0x03A4, "FRO_HISTORY_INT1_5_PREV" },
	{ 0x03A8, "FRO_HISTORY_INT1_6_PREV" },
	{ 0x03AC, "FRO_HISTORY_INT1_7_PREV" },
	{ 0x03B0, "FRO_SW_RESET" },
	{ 0x03B4, "FRO_INT0_CLEAR" },
	{ 0x03B8, "FRO_INT1_CLEAR" },
	{ 0x03C0, "FRO_INT0" },
	{ 0x03C4, "FRO_INT1" },
	{ 0x8400, "STRGEN_ENABLE" },
	{ 0x8404, "STRGEN_CONFIG" },
	{ 0x8408, "STRGEN_PRE_FRAME_GAP" },
	{ 0x840C, "STRGEN_PIXEL_GAP" },
	{ 0x8410, "STRGEN_LINE_GAP" },
	{ 0x8414, "STRGEN_IMAGE_WIDTH" },
	{ 0x8418, "STRGEN_IMAGE_HEIGHT" },
	{ 0x841C, "STRGEN_DATA_VALUE" },
	{ 0x04FC, "STRGEN_STREAM_CRC" },
	{ 0x0500, "STOPEN_CRC_STOP_VALID_COUNT" },
	{ 0x0504, "STOPEN_CRC_SEED" },
	{ 0x0508, "STOPEN_CRC_RESULT_POINT_0" },
	{ 0x050C, "STOPEN_CRC_RESULT_POINT_1" },
	{ 0x0510, "STOPEN_CRC_RESULT_POINT_2" },
	{ 0x0514, "STOPEN_CRC_RESULT_POINT_3" },
	{ 0x0600, "FRAME_SEQ_COUNTER" },
	{ 0x0604, "FRAME_SEQ_COUNTER_RESET" },
	{ 0x0608, "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG" },
	{ 0x0680, "VOTF_APB_TOKEN_CTRL" },
	{ 0x0684, "VOTF_TOKEN_INDEX" },
	{ 0x0688, "VOTF_IN_TOKEN_0_TO_3" },
	{ 0x068C, "VOTF_IN_TOKEN_4_TO_7" },
	{ 0x0690, "VOTF_IN_TOKEN_8_TO_11" },
	{ 0x0694, "VOTF_OUT_TOKEN_0_TO_3" },
	{ 0x0698, "VOTF_OUT_TOKEN_4_TO_7" },
	{ 0x069C, "VOTF_OUT_TOKEN_8_TO_11" },
	{ 0x8A00, "BYR_AFIDENT_BYPASS" },
	{ 0x8A04, "BYR_AFIDENT_START_ACTIVE" },
	{ 0x8A08, "BYR_AFIDENT_ACTIVE_SIZE" },
	{ 0x8A10, "BYR_AFIDENT_UNITS" },
	{ 0x8A14, "BYR_AFIDENT_PTRN_MODE_AF" },
	{ 0x8A18, "BYR_AFIDENT_PTRN_XY_0_0" },
	{ 0x8A1C, "BYR_AFIDENT_PTRN_XY_0_1" },
	{ 0x8A20, "BYR_AFIDENT_PTRN_XY_1_0" },
	{ 0x8A24, "BYR_AFIDENT_PTRN_XY_1_1" },
	{ 0x8A28, "BYR_AFIDENT_PTRN_XY_2_0" },
	{ 0x8A2C, "BYR_AFIDENT_PTRN_XY_2_1" },
	{ 0x8A30, "BYR_AFIDENT_PTRN_XY_3_0" },
	{ 0x8A34, "BYR_AFIDENT_PTRN_XY_3_1" },
	{ 0x8A38, "BYR_AFIDENT_PTRN_XY_4_0" },
	{ 0x8A3C, "BYR_AFIDENT_PTRN_XY_4_1" },
	{ 0x8A40, "BYR_AFIDENT_PTRN_XY_5_0" },
	{ 0x8A44, "BYR_AFIDENT_PTRN_XY_5_1" },
	{ 0x8A48, "BYR_AFIDENT_PTRN_XY_6_0" },
	{ 0x8A4C, "BYR_AFIDENT_PTRN_XY_6_1" },
	{ 0x8A50, "BYR_AFIDENT_PTRN_XY_7_0" },
	{ 0x8A54, "BYR_AFIDENT_PTRN_XY_7_1" },
	{ 0x8A58, "BYR_AFIDENT_PTRN_0" },
	{ 0x8A5C, "BYR_AFIDENT_PTRN_1" },
	{ 0x8A60, "BYR_AFIDENT_SWITCHED_PTRN" },
	{ 0x0A7C, "BYR_AFIDENT_STREAM_CRC" },
	{ 0x9100, "Y_CROP0_BYPASS" },
	{ 0x9110, "Y_CROP0_SX" },
	{ 0x9114, "Y_CROP0_SY" },
	{ 0x9118, "Y_CROP0_EX" },
	{ 0x911C, "Y_CROP0_EY" },
	{ 0x117C, "Y_CROP0_CRC" },
	{ 0x9180, "Y_CROP1_BYPASS" },
	{ 0x9190, "Y_CROP1_SX" },
	{ 0x9194, "Y_CROP1_SY" },
	{ 0x9198, "Y_CROP1_EX" },
	{ 0x919C, "Y_CROP1_EY" },
	{ 0x11FC, "Y_CROP1_CRC" },
	{ 0x9200, "Y_REORDER_ON" },
	{ 0x9204, "Y_REORDER_MODE" },
	{ 0x9208, "Y_REORDER_UNPACK" },
	{ 0x920C, "Y_REORDER_IN_SIZE_XY" },
	{ 0x9210, "Y_REORDER_BLC_ON" },
	{ 0x9214, "Y_REORDER_BLC_PRE_SHIFT" },
	{ 0x9218, "Y_REORDER_BLC_OFFSET_BEFORE_GAIN" },
	{ 0x921C, "Y_REORDER_BLC_OFFSET_AFTER_GAIN" },
	{ 0x9220, "Y_REORDER_BLC_GAIN" },
	{ 0x9224, "Y_REORDER_BLC_GAIN_SHIFT" },
	{ 0x9228, "Y_REORDER_BLC_LOW_LIMIT" },
	{ 0x922C, "Y_REORDER_BLC_HIGH_LIMIT" },
	{ 0x9230, "Y_REORDER_CROP_ON" },
	{ 0x9234, "Y_REORDER_CROP_START_XY" },
	{ 0x9238, "Y_REORDER_CROP_SIZE_XY" },
	{ 0x9240, "Y_REORDER_BAYER_ACTIVE_START_XY" },
	{ 0x9244, "Y_REORDER_BAYER_ACTIVE_SIZE_XY" },
	{ 0x9248, "Y_REORDER_BAYER_UNIT_SIZE_XY" },
	{ 0x9250, "Y_REORDER_PD_H_REPOS_UNIT_SIZE_X" },
	{ 0x9260, "Y_REORDER_PD_H_REPOS_0_TO_3" },
	{ 0x9264, "Y_REORDER_PD_H_REPOS_4_TO_7" },
	{ 0x9268, "Y_REORDER_PD_H_REPOS_8_TO_11" },
	{ 0x926C, "Y_REORDER_PD_H_REPOS_12_TO_15" },
	{ 0x9274, "Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y" },
	{ 0x9280, "Y_REORDER_PD_LINE_REPOS_0_TO_3" },
	{ 0x9284, "Y_REORDER_PD_LINE_REPOS_4_TO_7" },
	{ 0x9288, "Y_REORDER_PD_LINE_REPOS_8_TO_11" },
	{ 0x928C, "Y_REORDER_PD_LINE_REPOS_12_TO_15" },
	{ 0x9290, "Y_REORDER_PD_LR_OUT_UNIT_SIZE_XY" },
	{ 0x92A0, "Y_REORDER_PD_LR_OUT_L_REPOS_0_TO_3" },
	{ 0x92A4, "Y_REORDER_PD_LR_OUT_L_REPOS_4_TO_7" },
	{ 0x92A8, "Y_REORDER_PD_LR_OUT_L_REPOS_8_TO_11" },
	{ 0x92AC, "Y_REORDER_PD_LR_OUT_L_REPOS_12_TO_15" },
	{ 0x92B0, "Y_REORDER_PD_LR_OUT_R_REPOS_0_TO_3" },
	{ 0x92B4, "Y_REORDER_PD_LR_OUT_R_REPOS_4_TO_7" },
	{ 0x92B8, "Y_REORDER_PD_LR_OUT_R_REPOS_8_TO_11" },
	{ 0x92BC, "Y_REORDER_PD_LR_OUT_R_REPOS_12_TO_15" },
	{ 0x92C0, "Y_REORDER_BIN_RATIO" },
	{ 0x92C4, "Y_REORDER_BIN_RSHIFT" },
	{ 0x92D0, "Y_REORDER_LINEBUF_SIZE" },
	{ 0x12EC, "Y_REORDER_CRC_0" },
	{ 0x9300, "Y_REORDER_SUB_ON" },
	{ 0x9304, "Y_REORDER_SUB_MODE" },
	{ 0x9308, "Y_REORDER_SUB_UNPACK" },
	{ 0x930C, "Y_REORDER_SUB_IN_SIZE_XY" },
	{ 0x9310, "Y_REORDER_SUB_BLC_ON" },
	{ 0x9314, "Y_REORDER_SUB_BLC_PRE_SHIFT" },
	{ 0x9318, "Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN" },
	{ 0x931C, "Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN" },
	{ 0x9320, "Y_REORDER_SUB_BLC_GAIN" },
	{ 0x9324, "Y_REORDER_SUB_BLC_GAIN_SHIFT" },
	{ 0x9328, "Y_REORDER_SUB_BLC_LOW_LIMIT" },
	{ 0x932C, "Y_REORDER_SUB_BLC_HIGH_LIMIT" },
	{ 0x9330, "Y_REORDER_SUB_CROP_ON" },
	{ 0x9334, "Y_REORDER_SUB_CROP_START_XY" },
	{ 0x9338, "Y_REORDER_SUB_CROP_SIZE_XY" },
	{ 0x9350, "Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X" },
	{ 0x9360, "Y_REORDER_SUB_PD_H_REPOS_0_TO_3" },
	{ 0x9364, "Y_REORDER_SUB_PD_H_REPOS_4_TO_7" },
	{ 0x9368, "Y_REORDER_SUB_PD_H_REPOS_8_TO_11" },
	{ 0x936C, "Y_REORDER_SUB_PD_H_REPOS_12_TO_15" },
	{ 0x9374, "Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y" },
	{ 0x9380, "Y_REORDER_SUB_PD_LINE_REPOS_0_TO_3" },
	{ 0x9384, "Y_REORDER_SUB_PD_LINE_REPOS_4_TO_7" },
	{ 0x9388, "Y_REORDER_SUB_PD_LINE_REPOS_8_TO_11" },
	{ 0x938C, "Y_REORDER_SUB_PD_LINE_REPOS_12_TO_15" },
	{ 0x9390, "Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_XY" },
	{ 0x93A0, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0_TO_3" },
	{ 0x93A4, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4_TO_7" },
	{ 0x93A8, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8_TO_11" },
	{ 0x93AC, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12_TO_15" },
	{ 0x93B0, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0_TO_3" },
	{ 0x93B4, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4_TO_7" },
	{ 0x93B8, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8_TO_11" },
	{ 0x93BC, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12_TO_15" },
	{ 0x93C0, "Y_REORDER_SUB_BIN_RATIO" },
	{ 0x93C4, "Y_REORDER_SUB_BIN_RSHIFT" },
	{ 0x93D0, "Y_REORDER_SUB_LINEBUF_SIZE" },
	{ 0x13EC, "Y_REORDER_SUB_CRC_0" },
	{ 0x9500, "Y_BPC_BYPASS" },
	{ 0x9508, "Y_BPC_STATIC_POS_NUM" },
	{ 0x1510, "Y_BPC_STATIC_POS_ADDR" },
	{ 0x1514, "Y_BPC_STATIC_POS_DATA" },
	{ 0x9520, "Y_BPC_CROP" },
	{ 0x157C, "Y_BPC_CRC" },
	{ 0x9580, "Y_PDBPC1_BYPASS" },
	{ 0x9588, "Y_PDBPC1_STATIC_POS_NUM" },
	{ 0x1590, "Y_PDBPC1_STATIC_POS_ADDR" },
	{ 0x1594, "Y_PDBPC1_STATIC_POS_DATA" },
	{ 0x95A0, "Y_PDBPC1_CROP" },
	{ 0x15FC, "Y_PDBPC1_CRC" },
	{ 0x9600, "Y_ALC_ON" },
	{ 0x9604, "Y_ALC_ROI_SX" },
	{ 0x9608, "Y_ALC_ROI_SY" },
	{ 0x960C, "Y_ALC_LUT_TYPE" },
	{ 0x9610, "Y_ALC_GAP_H" },
	{ 0x9614, "Y_ALC_GAP_V" },
	{ 0x9618, "Y_ALC_GAP_H_INV" },
	{ 0x961C, "Y_ALC_GAP_V_INV" },
	{ 0x9620, "Y_ALC_GAP_H_MARGIN" },
	{ 0x9624, "Y_ALC_GAP_V_MARGIN" },
	{ 0x9628, "Y_ALC_GAP_H_MARGIN_INV" },
	{ 0x962C, "Y_ALC_GAP_V_MARGIN_INV" },
	{ 0x9630, "Y_ALC_POS_INTERP_ON" },
	{ 0x9634, "Y_ALC_POS_WEIGHT_INF" },
	{ 0x9638, "Y_ALC_POS_WEIGHT_MAC" },
	{ 0x9640, "Y_ALC_GAIN_SHIFT" },
	{ 0x9644, "Y_ALC_MAX_VAL" },
	{ 0x1650, "Y_ALC_LUT_INIT_TYPE" },
	{ 0x1654, "Y_ALC_LUT_INIT_ADDR" },
	{ 0x1658, "Y_ALC_LUT_INIT_DATA" },
	{ 0x965C, "Y_ALC_OFFSET_I" },
	{ 0x9660, "Y_ALC_OFFSET_O" },
	{ 0x9664, "Y_ALC_REF_SIZE_X" },
	{ 0x9668, "Y_ALC_REF_SIZE_Y" },
	{ 0x966C, "Y_ALC_GAP_AUTO_SET" },
	{ 0x167C, "Y_ALC_CRC" },
	{ 0x9680, "Y_ALC_SUB_ON" },
	{ 0x9684, "Y_ALC_SUB_ROI_SX" },
	{ 0x9688, "Y_ALC_SUB_ROI_SY" },
	{ 0x968C, "Y_ALC_SUB_LUT_TYPE" },
	{ 0x9690, "Y_ALC_SUB_GAP_H" },
	{ 0x9694, "Y_ALC_SUB_GAP_V" },
	{ 0x9698, "Y_ALC_SUB_GAP_H_INV" },
	{ 0x969C, "Y_ALC_SUB_GAP_V_INV" },
	{ 0x96A0, "Y_ALC_SUB_GAP_H_MARGIN" },
	{ 0x96A4, "Y_ALC_SUB_GAP_V_MARGIN" },
	{ 0x96A8, "Y_ALC_SUB_GAP_H_MARGIN_INV" },
	{ 0x96AC, "Y_ALC_SUB_GAP_V_MARGIN_INV" },
	{ 0x96B0, "Y_ALC_SUB_POS_INTERP_ON" },
	{ 0x96B4, "Y_ALC_SUB_POS_WEIGHT_INF" },
	{ 0x96B8, "Y_ALC_SUB_POS_WEIGHT_MAC" },
	{ 0x96C0, "Y_ALC_SUB_GAIN_SHIFT" },
	{ 0x96C4, "Y_ALC_SUB_MAX_VAL" },
	{ 0x16D0, "Y_ALC_SUB_LUT_INIT_TYPE" },
	{ 0x16D4, "Y_ALC_SUB_LUT_ADDR" },
	{ 0x16D8, "Y_ALC_SUB_LUT_DATA" },
	{ 0x96DC, "Y_ALC_SUB_OFFSET_I" },
	{ 0x96E0, "Y_ALC_SUB_OFFSET_O" },
	{ 0x96E4, "Y_ALC_SUB_REF_SIZE_X" },
	{ 0x96E8, "Y_ALC_SUB_REF_SIZE_Y" },
	{ 0x96EC, "Y_ALC_SUB_GAP_AUTO_SET" },
	{ 0x16FC, "Y_ALC_SUB_CRC" },
	{ 0x9700, "Y_GAMMA_ON" },
	{ 0x9704, "Y_GAMMA_LUT_00" },
	{ 0x9708, "Y_GAMMA_LUT_01" },
	{ 0x970C, "Y_GAMMA_LUT_02" },
	{ 0x9710, "Y_GAMMA_LUT_03" },
	{ 0x9714, "Y_GAMMA_LUT_04" },
	{ 0x9718, "Y_GAMMA_LUT_05" },
	{ 0x971C, "Y_GAMMA_LUT_06" },
	{ 0x9720, "Y_GAMMA_LUT_07" },
	{ 0x9724, "Y_GAMMA_LUT_08" },
	{ 0x9728, "Y_GAMMA_LUT_09" },
	{ 0x972C, "Y_GAMMA_LUT_10" },
	{ 0x9730, "Y_GAMMA_LUT_11" },
	{ 0x9734, "Y_GAMMA_LUT_12" },
	{ 0x9738, "Y_GAMMA_LUT_13" },
	{ 0x973C, "Y_GAMMA_LUT_14" },
	{ 0x9740, "Y_GAMMA_LUT_15" },
	{ 0x9744, "Y_GAMMA_LUT_16" },
	{ 0x9748, "Y_GAMMA_LUT_17" },
	{ 0x974C, "Y_GAMMA_LUT_18" },
	{ 0x9750, "Y_GAMMA_LUT_19" },
	{ 0x9754, "Y_GAMMA_LUT_20" },
	{ 0x9758, "Y_GAMMA_LUT_21" },
	{ 0x975C, "Y_GAMMA_LUT_22" },
	{ 0x9760, "Y_GAMMA_LUT_23" },
	{ 0x9764, "Y_GAMMA_LUT_24" },
	{ 0x9768, "Y_GAMMA_LUT_25" },
	{ 0x976C, "Y_GAMMA_LUT_26" },
	{ 0x9770, "Y_GAMMA_LUT_27" },
	{ 0x9774, "Y_GAMMA_LUT_28" },
	{ 0x9778, "Y_GAMMA_LUT_29" },
	{ 0x977C, "Y_GAMMA_LUT_30" },
	{ 0x9780, "Y_GAMMA_LUT_31" },
	{ 0x17FC, "Y_GAMMA_CRC" },
	{ 0x9800, "Y_GAMMA_SUB_ON" },
	{ 0x9804, "Y_GAMMA_SUB_LUT_00" },
	{ 0x9808, "Y_GAMMA_SUB_LUT_01" },
	{ 0x980C, "Y_GAMMA_SUB_LUT_02" },
	{ 0x9810, "Y_GAMMA_SUB_LUT_03" },
	{ 0x9814, "Y_GAMMA_SUB_LUT_04" },
	{ 0x9818, "Y_GAMMA_SUB_LUT_05" },
	{ 0x981C, "Y_GAMMA_SUB_LUT_06" },
	{ 0x9820, "Y_GAMMA_SUB_LUT_07" },
	{ 0x9824, "Y_GAMMA_SUB_LUT_08" },
	{ 0x9828, "Y_GAMMA_SUB_LUT_09" },
	{ 0x982C, "Y_GAMMA_SUB_LUT_10" },
	{ 0x9830, "Y_GAMMA_SUB_LUT_11" },
	{ 0x9834, "Y_GAMMA_SUB_LUT_12" },
	{ 0x9838, "Y_GAMMA_SUB_LUT_13" },
	{ 0x983C, "Y_GAMMA_SUB_LUT_14" },
	{ 0x9840, "Y_GAMMA_SUB_LUT_15" },
	{ 0x9844, "Y_GAMMA_SUB_LUT_16" },
	{ 0x9848, "Y_GAMMA_SUB_LUT_17" },
	{ 0x984C, "Y_GAMMA_SUB_LUT_18" },
	{ 0x9850, "Y_GAMMA_SUB_LUT_19" },
	{ 0x9854, "Y_GAMMA_SUB_LUT_20" },
	{ 0x9858, "Y_GAMMA_SUB_LUT_21" },
	{ 0x985C, "Y_GAMMA_SUB_LUT_22" },
	{ 0x9860, "Y_GAMMA_SUB_LUT_23" },
	{ 0x9864, "Y_GAMMA_SUB_LUT_24" },
	{ 0x9868, "Y_GAMMA_SUB_LUT_25" },
	{ 0x986C, "Y_GAMMA_SUB_LUT_26" },
	{ 0x9870, "Y_GAMMA_SUB_LUT_27" },
	{ 0x9874, "Y_GAMMA_SUB_LUT_28" },
	{ 0x9878, "Y_GAMMA_SUB_LUT_29" },
	{ 0x987C, "Y_GAMMA_SUB_LUT_30" },
	{ 0x9880, "Y_GAMMA_SUB_LUT_31" },
	{ 0x18FC, "Y_GAMMA_SUB_CRC" },
	{ 0x9C00, "Y_PDSTAT_SAT_ON" },
	{ 0x9C04, "Y_PDSTAT_SAT_LV0" },
	{ 0x9C08, "Y_PDSTAT_SAT_LV1" },
	{ 0x9C0C, "Y_PDSTAT_SAT_LV2" },
	{ 0x9C10, "Y_PDSTAT_SAT_SRC" },
	{ 0x9C24, "Y_PDSTAT_SAT_CNT_SHIFT" },
	{ 0x9C18, "Y_PDSTAT_SAT_SUB_ON" },
	{ 0x9C1C, "Y_PDSTAT_SAT_SUB_LV0" },
	{ 0x9C20, "Y_PDSTAT_SAT_SUB_LV1" },
	{ 0x9C24, "Y_PDSTAT_SAT_SUB_LV2" },
	{ 0x9C28, "Y_PDSTAT_SAT_SUB_SRC" },
	{ 0x9C2C, "Y_PDSTAT_SAT_SUB_CNT_SHIFT" },
	{ 0x9C30, "Y_PDSTAT_PRE_H_B2_EN" },
	{ 0x9C34, "Y_PDSTAT_PRE_H_I0_G0" },
	{ 0x9C38, "Y_PDSTAT_PRE_H_I0_K01" },
	{ 0x9C3C, "Y_PDSTAT_PRE_H_I0_K02" },
	{ 0x9C40, "Y_PDSTAT_PRE_H_I0_FTYPE0" },
	{ 0x9C44, "Y_PDSTAT_PRE_H_I0_G1" },
	{ 0x9C48, "Y_PDSTAT_PRE_H_I0_K11" },
	{ 0x9C4C, "Y_PDSTAT_PRE_H_I0_K12" },
	{ 0x9C50, "Y_PDSTAT_PRE_H_I0_C11" },
	{ 0x9C54, "Y_PDSTAT_PRE_H_I0_C12" },
	{ 0x9C58, "Y_PDSTAT_PRE_H_I0_G2" },
	{ 0x9C5C, "Y_PDSTAT_PRE_H_I0_K21" },
	{ 0x9C60, "Y_PDSTAT_PRE_H_I0_K22" },
	{ 0x9C64, "Y_PDSTAT_PRE_H_I0_C21" },
	{ 0x9C68, "Y_PDSTAT_PRE_H_I0_C22" },
	{ 0x9C6C, "Y_PDSTAT_PRE_H_I0_BY0" },
	{ 0x9C70, "Y_PDSTAT_PRE_H_I0_BY1" },
	{ 0x9C74, "Y_PDSTAT_PRE_H_I0_BY2" },
	{ 0x9C78, "Y_PDSTAT_PRE_H_I1_G0" },
	{ 0x9C7C, "Y_PDSTAT_PRE_H_I1_K01" },
	{ 0x9C80, "Y_PDSTAT_PRE_H_I1_K02" },
	{ 0x9C84, "Y_PDSTAT_PRE_H_I1_FTYPE0" },
	{ 0x9C88, "Y_PDSTAT_PRE_H_I1_G1" },
	{ 0x9C8C, "Y_PDSTAT_PRE_H_I1_K11" },
	{ 0x9C90, "Y_PDSTAT_PRE_H_I1_K12" },
	{ 0x9C94, "Y_PDSTAT_PRE_H_I1_C11" },
	{ 0x9C98, "Y_PDSTAT_PRE_H_I1_C12" },
	{ 0x9C9C, "Y_PDSTAT_PRE_H_I1_G2" },
	{ 0x9CA0, "Y_PDSTAT_PRE_H_I1_K21" },
	{ 0x9CA4, "Y_PDSTAT_PRE_H_I1_K22" },
	{ 0x9CA8, "Y_PDSTAT_PRE_H_I1_C21" },
	{ 0x9CAC, "Y_PDSTAT_PRE_H_I1_C22" },
	{ 0x9CB0, "Y_PDSTAT_PRE_H_I1_BY0" },
	{ 0x9CB4, "Y_PDSTAT_PRE_H_I1_BY1" },
	{ 0x9CB8, "Y_PDSTAT_PRE_H_I1_BY2" },
	{ 0x9CBC, "Y_PDSTAT_PRE_H_I2_G0" },
	{ 0x9CC0, "Y_PDSTAT_PRE_H_I2_K01" },
	{ 0x9CC4, "Y_PDSTAT_PRE_H_I2_K02" },
	{ 0x9CC8, "Y_PDSTAT_PRE_H_I2_FTYPE0" },
	{ 0x9CCC, "Y_PDSTAT_PRE_H_I2_G1" },
	{ 0x9CD0, "Y_PDSTAT_PRE_H_I2_K11" },
	{ 0x9CD4, "Y_PDSTAT_PRE_H_I2_K12" },
	{ 0x9CD8, "Y_PDSTAT_PRE_H_I2_C11" },
	{ 0x9CDC, "Y_PDSTAT_PRE_H_I2_C12" },
	{ 0x9CE0, "Y_PDSTAT_PRE_H_I2_G2" },
	{ 0x9CE4, "Y_PDSTAT_PRE_H_I2_K21" },
	{ 0x9CE8, "Y_PDSTAT_PRE_H_I2_K22" },
	{ 0x9CEC, "Y_PDSTAT_PRE_H_I2_C21" },
	{ 0x9CF0, "Y_PDSTAT_PRE_H_I2_C22" },
	{ 0x9CF4, "Y_PDSTAT_PRE_H_I2_BY0" },
	{ 0x9CF8, "Y_PDSTAT_PRE_H_I2_BY1" },
	{ 0x9CFC, "Y_PDSTAT_PRE_H_I2_BY2" },
	{ 0x9D0C, "Y_PDSTAT_PRE_H_BIN_H_B0_NUM" },
	{ 0x9D10, "Y_PDSTAT_PRE_H_BIN_H_B1_NUM" },
	{ 0x9D14, "Y_PDSTAT_PRE_H_BIN_H_B2_NUM" },
	{ 0x9D24, "Y_PDSTAT_PRE_H_BIN_FIRST" },
	{ 0x9D30, "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_0" },
	{ 0x9D34, "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_2" },
	{ 0x9D38, "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_4" },
	{ 0x9D3C, "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_0" },
	{ 0x9D40, "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_2" },
	{ 0x9D44, "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_4" },
	{ 0x9D48, "Y_PDSTAT_PRE_V_I0_FILTER_HIGH_THRESH" },
	{ 0x9D4C, "Y_PDSTAT_PRE_V_I0_FILTER_LOW_THRESH" },
	{ 0x9D50, "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_0" },
	{ 0x9D54, "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_2" },
	{ 0x9D58, "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_4" },
	{ 0x9D5C, "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_0" },
	{ 0x9D60, "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_2" },
	{ 0x9D64, "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_4" },
	{ 0x9D68, "Y_PDSTAT_PRE_V_I1_FILTER_HIGH_THRESH" },
	{ 0x9D6C, "Y_PDSTAT_PRE_V_I1_FILTER_LOW_THRESH" },
	{ 0x9D90, "Y_PDSTAT_PRE_V_LINEBUF_OFFSET" },
	{ 0x9DA8, "Y_PDSTAT_XCOR_H_ON" },
	{ 0x9DAC, "Y_PDSTAT_XCOR_H_PHASE_RANGE" },
	{ 0x9DB0, "Y_PDSTAT_XCOR_H_I0_CORING" },
	{ 0x9DB4, "Y_PDSTAT_XCOR_H_I1_CORING" },
	{ 0x9DB8, "Y_PDSTAT_XCOR_H_I2_CORING" },
	{ 0x9DBC, "Y_PDSTAT_XCOR_H_COR_TYPE_B0" },
	{ 0x9DC0, "Y_PDSTAT_XCOR_H_COR_TYPE_B1" },
	{ 0x9DC4, "Y_PDSTAT_XCOR_H_COR_TYPE_B2" },
	{ 0x9DC8, "Y_PDSTAT_XCOR_H_CORING_TH_B0" },
	{ 0x9DCC, "Y_PDSTAT_XCOR_H_CORING_TH_B1" },
	{ 0x9DD0, "Y_PDSTAT_XCOR_H_CORING_TH_B2" },
	{ 0x9DD4, "Y_PDSTAT_XCOR_H_CORING_TY" },
	{ 0x9DE0, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0" },
	{ 0x9DE4, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1" },
	{ 0x9DE8, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2" },
	{ 0x9E00, "Y_PDSTAT_IN_SIZE_X" },
	{ 0x9E04, "Y_PDSTAT_IN_SIZE_Y" },
	{ 0x9E08, "Y_PDSTAT_SUB_IN_SIZE_X" },
	{ 0x9E0C, "Y_PDSTAT_SUB_IN_SIZE_Y" },
	{ 0x9E10, "Y_PDSTAT_XCOR_V_ON" },
	{ 0x9E14, "Y_PDSTAT_XCOR_V_PHASE_RANGE" },
	{ 0x9E18, "Y_PDSTAT_XCOR_V_I0_CORING" },
	{ 0x9E1C, "Y_PDSTAT_XCOR_V_I1_CORING" },
	{ 0x9E24, "Y_PDSTAT_XCOR_V_COR_TYPE_B0" },
	{ 0x9E28, "Y_PDSTAT_XCOR_V_COR_TYPE_B1" },
	{ 0x9E30, "Y_PDSTAT_XCOR_V_CORING_TH_B0" },
	{ 0x9E34, "Y_PDSTAT_XCOR_V_CORING_TH_B1" },
	{ 0x9E3C, "Y_PDSTAT_XCOR_V_CORING_TY" },
	{ 0x9E40, "Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0" },
	{ 0x9E44, "Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1" },
	{ 0x9E50, "Y_PDSTAT_ROI_MAIN_SROI" },
	{ 0x9E54, "Y_PDSTAT_ROI_MAIN_S0SX" },
	{ 0x9E58, "Y_PDSTAT_ROI_MAIN_S0SY" },
	{ 0x9E5C, "Y_PDSTAT_ROI_MAIN_S0EX" },
	{ 0x9E60, "Y_PDSTAT_ROI_MAIN_S0EY" },
	{ 0x9E64, "Y_PDSTAT_ROI_MAIN_S1SX" },
	{ 0x9E68, "Y_PDSTAT_ROI_MAIN_S1SY" },
	{ 0x9E6C, "Y_PDSTAT_ROI_MAIN_S1EX" },
	{ 0x9E70, "Y_PDSTAT_ROI_MAIN_S1EY" },
	{ 0x9E74, "Y_PDSTAT_ROI_MAIN_S2SX" },
	{ 0x9E78, "Y_PDSTAT_ROI_MAIN_S2SY" },
	{ 0x9E7C, "Y_PDSTAT_ROI_MAIN_S2EX" },
	{ 0x9E80, "Y_PDSTAT_ROI_MAIN_S2EY" },
	{ 0x9E84, "Y_PDSTAT_ROI_MAIN_S3SX" },
	{ 0x9E88, "Y_PDSTAT_ROI_MAIN_S3SY" },
	{ 0x9E8C, "Y_PDSTAT_ROI_MAIN_S3EX" },
	{ 0x9E90, "Y_PDSTAT_ROI_MAIN_S3EY" },
	{ 0x9ED8, "Y_PDSTAT_ROI_MAIN_MWM_CX" },
	{ 0x9EDC, "Y_PDSTAT_ROI_MAIN_MWM_CY" },
	{ 0x9EE0, "Y_PDSTAT_ROI_MAIN_MWM_SX" },
	{ 0x9EE4, "Y_PDSTAT_ROI_MAIN_MWM_SY" },
	{ 0x9EE8, "Y_PDSTAT_ROI_MAIN_MWM_EX" },
	{ 0x9EEC, "Y_PDSTAT_ROI_MAIN_MWM_EY" },
	{ 0x9F08, "Y_PDSTAT_ROI_MAIN_MWS_ON" },
	{ 0x9F0C, "Y_PDSTAT_ROI_MAIN_MWS_SX" },
	{ 0x9F10, "Y_PDSTAT_ROI_MAIN_MWS_SY" },
	{ 0x9F14, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_X" },
	{ 0x9F18, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y" },
	{ 0x9F1C, "Y_PDSTAT_ROI_MAIN_MWS_GAP_X" },
	{ 0x9F20, "Y_PDSTAT_ROI_MAIN_MWS_GAP_Y" },
	{ 0x9F24, "Y_PDSTAT_ROI_MAIN_MWS_NO_X" },
	{ 0x9F28, "Y_PDSTAT_ROI_MAIN_MWS_NO_Y" },
	{ 0x9F2C, "Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON" },
	{ 0x9F30, "Y_PDSTAT_XCOR_H_INVALID_LOW_TH" },
	{ 0x9F34, "Y_PDSTAT_XCOR_H_INVALID_HIGH_TH" },
	{ 0x9F38, "Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX" },
	{ 0x9F3C, "Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX" },
	{ 0x9F5C, "Y_PDSTAT_FRAME_NO" },
	{ 0x9F60, "Y_PDSTAT_DUMP_MODE" },
	{ 0x9F70, "Y_PDSTAT_ROI_SUB_SROI" },
	{ 0x9F74, "Y_PDSTAT_ROI_SUB_S0SX" },
	{ 0x9F78, "Y_PDSTAT_ROI_SUB_S0SY" },
	{ 0x9F7C, "Y_PDSTAT_ROI_SUB_S0EX" },
	{ 0x9F80, "Y_PDSTAT_ROI_SUB_S0EY" },
	{ 0x9F84, "Y_PDSTAT_ROI_SUB_S1SX" },
	{ 0x9F88, "Y_PDSTAT_ROI_SUB_S1SY" },
	{ 0x9F8C, "Y_PDSTAT_ROI_SUB_S1EX" },
	{ 0x9F90, "Y_PDSTAT_ROI_SUB_S1EY" },
	{ 0x9F94, "Y_PDSTAT_ROI_SUB_S2SX" },
	{ 0x9F98, "Y_PDSTAT_ROI_SUB_S2SY" },
	{ 0x9F9C, "Y_PDSTAT_ROI_SUB_S2EX" },
	{ 0x9FA0, "Y_PDSTAT_ROI_SUB_S2EY" },
	{ 0x9FA4, "Y_PDSTAT_ROI_SUB_S3SX" },
	{ 0x9FA8, "Y_PDSTAT_ROI_SUB_S3SY" },
	{ 0x9FAC, "Y_PDSTAT_ROI_SUB_S3EX" },
	{ 0x9FB0, "Y_PDSTAT_ROI_SUB_S3EY" },
	{ 0x9FB4, "Y_PDSTAT_ROI_SUB_MWM_CX" },
	{ 0x9FB8, "Y_PDSTAT_ROI_SUB_MWM_CY" },
	{ 0x9FBC, "Y_PDSTAT_ROI_SUB_MWM_SX" },
	{ 0x9FC0, "Y_PDSTAT_ROI_SUB_MWM_SY" },
	{ 0x9FC4, "Y_PDSTAT_ROI_SUB_MWM_EX" },
	{ 0x9FC8, "Y_PDSTAT_ROI_SUB_MWM_EY" },
	{ 0x9FCC, "Y_PDSTAT_ROI_SUB_MWS_ON" },
	{ 0x9FD0, "Y_PDSTAT_ROI_SUB_MWS_SX" },
	{ 0x9FD4, "Y_PDSTAT_ROI_SUB_MWS_SY" },
	{ 0x9FD8, "Y_PDSTAT_ROI_SUB_MWS_SIZE_X" },
	{ 0x9FDC, "Y_PDSTAT_ROI_SUB_MWS_SIZE_Y" },
	{ 0x9FE0, "Y_PDSTAT_ROI_SUB_MWS_GAP_X" },
	{ 0x9FE4, "Y_PDSTAT_ROI_SUB_MWS_GAP_Y" },
	{ 0x9FE8, "Y_PDSTAT_ROI_SUB_MWS_NO_X" },
	{ 0x9FEC, "Y_PDSTAT_ROI_SUB_MWS_NO_Y" },
	{ 0x1FF0, "Y_PDSTAT_CRC_STAT_H" },
	{ 0x1FF4, "Y_PDSTAT_CRC_STAT_V" },
	{ 0x1FF8, "Y_PDSTAT_CRC_DUMP_H" },
	{ 0x1FFC, "Y_PDSTAT_CRC_DUMP_V" },
	{ 0xA000, "WDMA_STAT_EN" },
	{ 0xA004, "WDMA_STAT_COMP_CONTROL" },
	{ 0xA010, "WDMA_STAT_DATA_FORMAT" },
	{ 0xA014, "WDMA_STAT_MONO_MODE" },
	{ 0xA01C, "WDMA_STAT_AUTO_FLUSH_EN" },
	{ 0xA020, "WDMA_STAT_WIDTH" },
	{ 0xA024, "WDMA_STAT_HEIGHT" },
	{ 0xA028, "WDMA_STAT_IMG_STRIDE_1P" },
	{ 0xA040, "WDMA_STAT_MAX_MO" },
	{ 0xA044, "WDMA_STAT_LINEGAP" },
	{ 0xA048, "WDMA_STAT_MAX_BL" },
	{ 0xA04C, "WDMA_STAT_BUSINFO" },
	{ 0xA050, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0" },
	{ 0xA054, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1" },
	{ 0xA058, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2" },
	{ 0xA05C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3" },
	{ 0xA060, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4" },
	{ 0xA064, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5" },
	{ 0xA068, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6" },
	{ 0xA06C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7" },
	{ 0xA070, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0xA074, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0xA078, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0xA07C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0xA080, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0xA084, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0xA088, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0xA08C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2190, "WDMA_STAT_IMG_CRC_1P" },
	{ 0x21B0, "WDMA_STAT_MON_STATUS0" },
	{ 0x21B4, "WDMA_STAT_MON_STATUS1" },
	{ 0x21B8, "WDMA_STAT_MON_STATUS2" },
	{ 0x21BC, "WDMA_STAT_MON_STATUS3" },
	{ 0xA400, "RDMA_AF_EN" },
	{ 0xA404, "RDMA_AF_COMP_CONTROL" },
	{ 0xA410, "RDMA_AF_DATA_FORMAT" },
	{ 0xA414, "RDMA_AF_MONO_MODE" },
	{ 0xA420, "RDMA_AF_WIDTH" },
	{ 0xA424, "RDMA_AF_HEIGHT" },
	{ 0xA428, "RDMA_AF_IMG_STRIDE_1P" },
	{ 0xA434, "RDMA_AF_HEADER_STRIDE_1P" },
	{ 0xA43C, "RDMA_AF_VOTF_EN" },
	{ 0xA440, "RDMA_AF_MAX_MO" },
	{ 0xA444, "RDMA_AF_LINEGAP" },
	{ 0xA448, "RDMA_AF_MAX_BL" },
	{ 0xA44C, "RDMA_AF_BUSINFO" },
	{ 0xA450, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0" },
	{ 0xA454, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1" },
	{ 0xA458, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2" },
	{ 0xA45C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3" },
	{ 0xA460, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4" },
	{ 0xA464, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5" },
	{ 0xA468, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6" },
	{ 0xA46C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7" },
	{ 0xA470, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0xA474, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0xA478, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0xA47C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0xA480, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0xA484, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0xA488, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0xA48C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2590, "RDMA_AF_IMG_CRC_1P" },
	{ 0x25B0, "RDMA_AF_MON_STATUS0" },
	{ 0x25B4, "RDMA_AF_MON_STATUS1" },
	{ 0x25B8, "RDMA_AF_MON_STATUS2" },
	{ 0x25BC, "RDMA_AF_MON_STATUS3" },
	{ 0xA5D0, "RDMA_AF_BW_LIMIT_0" },
	{ 0xA5D4, "RDMA_AF_BW_LIMIT_1" },
	{ 0xA5D8, "RDMA_AF_BW_LIMIT_2" },
	{ 0xA600, "WDMA_PD_DUMP0_EN" },
	{ 0xA604, "WDMA_PD_DUMP0_COMP_CONTROL" },
	{ 0xA610, "WDMA_PD_DUMP0_DATA_FORMAT" },
	{ 0xA614, "WDMA_PD_DUMP0_MONO_MODE" },
	{ 0xA61C, "WDMA_PD_DUMP0_AUTO_FLUSH_EN" },
	{ 0xA620, "WDMA_PD_DUMP0_WIDTH" },
	{ 0xA624, "WDMA_PD_DUMP0_HEIGHT" },
	{ 0xA628, "WDMA_PD_DUMP0_IMG_STRIDE_1P" },
	{ 0xA640, "WDMA_PD_DUMP0_MAX_MO" },
	{ 0xA644, "WDMA_PD_DUMP0_LINEGAP" },
	{ 0xA648, "WDMA_PD_DUMP0_MAX_BL" },
	{ 0xA64C, "WDMA_PD_DUMP0_BUSINFO" },
	{ 0xA650, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0" },
	{ 0xA654, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1" },
	{ 0xA658, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2" },
	{ 0xA65C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3" },
	{ 0xA660, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4" },
	{ 0xA664, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5" },
	{ 0xA668, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6" },
	{ 0xA66C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7" },
	{ 0xA670, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0xA674, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0xA678, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0xA67C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0xA680, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0xA684, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0xA688, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0xA68C, "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0xA790, "WDMA_PD_DUMP0_IMG_CRC_1P" },
	{ 0xA7B0, "WDMA_PD_DUMP0_MON_STATUS0" },
	{ 0xA7B4, "WDMA_PD_DUMP0_MON_STATUS1" },
	{ 0xA7B8, "WDMA_PD_DUMP0_MON_STATUS2" },
	{ 0xA7BC, "WDMA_PD_DUMP0_MON_STATUS3" },
	{ 0xA800, "WDMA_PD_DUMP1_EN" },
	{ 0xA804, "WDMA_PD_DUMP1_COMP_CONTROL" },
	{ 0xA810, "WDMA_PD_DUMP1_DATA_FORMAT" },
	{ 0xA814, "WDMA_PD_DUMP1_MONO_MODE" },
	{ 0xA81C, "WDMA_PD_DUMP1_AUTO_FLUSH_EN" },
	{ 0xA820, "WDMA_PD_DUMP1_WIDTH" },
	{ 0xA824, "WDMA_PD_DUMP1_HEIGHT" },
	{ 0xA828, "WDMA_PD_DUMP1_IMG_STRIDE_1P" },
	{ 0xA840, "WDMA_PD_DUMP1_MAX_MO" },
	{ 0xA844, "WDMA_PD_DUMP1_LINEGAP" },
	{ 0xA848, "WDMA_PD_DUMP1_MAX_BL" },
	{ 0xA84C, "WDMA_PD_DUMP1_BUSINFO" },
	{ 0xA850, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0" },
	{ 0xA854, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1" },
	{ 0xA858, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2" },
	{ 0xA85C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3" },
	{ 0xA860, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4" },
	{ 0xA864, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5" },
	{ 0xA868, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6" },
	{ 0xA86C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7" },
	{ 0xA870, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0xA874, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0xA878, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0xA87C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0xA880, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0xA884, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0xA888, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0xA88C, "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0xA990, "WDMA_PD_DUMP1_IMG_CRC_1P" },
	{ 0xA9B0, "WDMA_PD_DUMP1_MON_STATUS0" },
	{ 0xA9B4, "WDMA_PD_DUMP1_MON_STATUS1" },
	{ 0xA9B8, "WDMA_PD_DUMP1_MON_STATUS2" },
	{ 0xA9BC, "WDMA_PD_DUMP1_MON_STATUS3" },
	{ 0x2F00, "COREX_ENABLE" },
	{ 0x2F04, "COREX_RESET" },
	{ 0x2F08, "COREX_FAST_MODE" },
	{ 0x2F0C, "COREX_UPDATE_TYPE_0" },
	{ 0x2F10, "COREX_UPDATE_TYPE_1" },
	{ 0x2F14, "COREX_UPDATE_MODE_0" },
	{ 0x2F18, "COREX_UPDATE_MODE_1" },
	{ 0x2F1C, "COREX_START_0" },
	{ 0x2F20, "COREX_START_1" },
	{ 0x2F24, "COREX_COPY_FROM_IP_0" },
	{ 0x2F28, "COREX_COPY_FROM_IP_1" },
	{ 0x2F2C, "COREX_STATUS_0" },
	{ 0x2F30, "COREX_STATUS_1" },
	{ 0x2F34, "COREX_PRE_ADDR_CONFIG" },
	{ 0x2F38, "COREX_PRE_DATA_CONFIG" },
	{ 0x2F3C, "COREX_POST_ADDR_CONFIG" },
	{ 0x2F40, "COREX_POST_DATA_CONFIG" },
	{ 0x2F44, "COREX_PRE_POST_CONFIG_EN" },
	{ 0x2F48, "COREX_TYPE_WRITE" },
	{ 0x2F4C, "COREX_TYPE_WRITE_TRIGGER" },
	{ 0x2F50, "COREX_TYPE_READ" },
	{ 0x2F54, "COREX_TYPE_READ_OFFSET" },
	{ 0x2F58, "COREX_INTERRUPT_VECTOR_MASKED" },
	{ 0x2F5C, "COREX_INTERRUPT_VECTOR" },
	{ 0x2F60, "COREX_INTERRUPT_VECTOR_CLEAR" },
	{ 0x2F64, "COREX_INTERRUPT_MASK" },
	{ 0x2FF4, "COREX_REG_INTERFACE_VER" },
};

static const struct is_field pdp_fields[PDP_REG_FIELD_CNT] = {
	{ "GLOBAL_ENABLE", 0, 1, RW, 0x0 },
	{ "GLOBAL_ENABLE_CLEAR", 1, 1, WO, 0x0 },
	{ "ONE_SHOT_ENABLE", 0, 1, WO, 0x0 },
	{ "GLOBAL_ENABLE_STOP_CRPT", 0, 1, RW, 0x0 },
	{ "SW_RESET", 0, 1, WO, 0x0 },
	{ "SW_CORE_RESET", 0, 1, WO, 0x0 },
	{ "HW_RESET", 0, 1, WO, 0x0 },
	{ "FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x0 },
	{ "TRANS_STOP_REQ", 0, 1, RW, 0x0 },
	{ "TRANS_STOP_REQ_RDY", 0, 1, RO, 0x1 },
	{ "IDLENESS_STATUS", 0, 1, RO, 0x1 },
	{ "CHAIN_IDLENESS_STATUS", 4, 1, RO, 0x1 },
	{ "SELREGISTER", 0, 1, RW, 0x0 },
	{ "SELREGISTERMODE", 0, 1, RW, 0x0 },
	{ "SHADOW_DISABLE", 0, 1, RW, 0x0 },
	{ "SHADOW_SW_TRIGGER", 0, 1, WO, 0x0 },
	{ "AUTO_MASK_PREADY", 0, 1, RW, 0x0 },
	{ "INTERRUPT_AUTO_MASK", 0, 1, RW, 0x0 },
	{ "IP_POST_FRAME_GAP", 0, 32, RW, 0x00000010 },
	{ "IP_USE_END_INTERRUPT_ENABLE", 0, 1, WO, 0x0 },
	{ "IP_END_INTERRUPT_ENABLE", 0, 23, WO, 0x000000 },
	{ "IP_CORRUPTED_INTERRUPT_ENABLE", 0, 18, WO, 0x00000 },
	{ "IP_STALL_OUT", 0, 21, RO, 0x000000 },
	{ "IP_COUTFIFO_END_ON_VSYNC_FALL", 0, 3, WO, 0x7 },
	{ "IP_INT_SRC_SEL", 0, 2, WO, 0x0 },
	{ "IP_INT_COL_EN", 2, 1, WO, 0x0 },
	{ "IP_INT_ROW_EN", 3, 1, WO, 0x0 },
	{ "IP_INT_COL_CORD", 0, 13, WO, 0x0000 },
	{ "IP_INT_ROW_CORD", 16, 13, WO, 0x0000 },
	{ "IP_CHAIN_INPUT_SELECT", 0, 2, WO, 0x0 },
	{ "MUX_AF0_VC", 0, 4, RW, 0x1 },
	{ "MUX_AF1_VC", 4, 4, RW, 0x1 },
	{ "MUX_IMG_VC", 16, 4, RW, 0x1 },
	{ "IP_USE_INPUT_FRAME_START_IN", 0, 1, WO, 0x0 },
	{ "IP_RDMA_VVALID_START_ENABLE", 0, 1, WO, 0x0 },
	{ "IP_ROL_SELECT", 0, 18, WO, 0x00000 },
	{ "IP_ROL_MODE", 0, 2, WO, 0x0 },
	{ "IP_ROL_RESET", 0, 1, WO, 0x0 },
	{ "IP_PROCESSING", 0, 1, RW, 0x0 },
	{ "IP_DBG_CORE_FREEZE_ENABLE", 0, 1, WO, 0x0 },
	{ "IP_DBG_CORE_FREEZE_SRC_SEL", 4, 2, WO, 0x0 },
	{ "IP_DBG_CORE_FREEZE_TARGET_COL", 0, 14, WO, 0x0000 },
	{ "IP_DBG_CORE_FREEZE_TARGET_ROW", 16, 14, WO, 0x0000 },
	{ "IP_DBG_CORE_FREEZE_POS_COL", 0, 14, RO, 0x0000 },
	{ "IP_DBG_CORE_FREEZE_POS_ROW", 16, 14, RO, 0x0000 },
	{ "APB_SFR_RESET", 0, 1, WO, 0x0 },
	{ "VVALID_READY_BUFFER", 0, 4, RO, 0x0 },
	{ "IP_COREX_HW_TRIGGER_GAP", 0, 32, RW, 0x00000000 },
	{ "IP_MICRO", 0, 16, RO, 0x0000 },
	{ "IP_MINOR", 16, 8, RO, 0x00 },
	{ "IP_MAJOR", 24, 8, RO, 0x05 },
	{ "CONTINT_LEVEL_PULSE_N_SEL", 0, 2, RW, 0x0 },
	{ "CONTINT_INT1", 0, 32, RO, 0x00000000 },
	{ "CONTINT_INT1_ENABLE", 0, 32, RW, 0x00000000 },
	{ "CONTINT_INT1_STATUS", 0, 32, RO, 0x00000000 },
	{ "CONTINT_INT1_CLEAR", 0, 32, WO, 0x00000000 },
	{ "CONTINT_INT2", 0, 32, RO, 0x00000000 },
	{ "CONTINT_INT2_ENABLE", 0, 32, RW, 0x00000000 },
	{ "CONTINT_INT2_STATUS", 0, 32, RO, 0x00000000 },
	{ "CONTINT_INT2_CLEAR", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_SEQID", 0, 3, WO, 0x0 },
	{ "SECU_CTRL_TZINFO_SEQID_0", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_TZINFO_SEQID_1", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_TZINFO_SEQID_2", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_TZINFO_SEQID_3", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_TZINFO_SEQID_4", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_TZINFO_SEQID_5", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_TZINFO_SEQID_6", 0, 32, WO, 0x00000000 },
	{ "SECU_CTRL_TZINFO_SEQID_7", 0, 32, WO, 0x00000000 },
	{ "FRO_MODE_EN", 0, 1, RW, 0x0 },
	{ "FRO_GLOBAL_ENABLE", 0, 1, RW, 0x0 },
	{ "FRO_ONE_SHOT_ENABLE", 0, 1, WO, 0x0 },
	{ "FRO_FRAME_COUNT", 0, 4, RW, 0x0 },
	{ "FRO_FRAME_COUNT_TO_RUN_MINUS1", 0, 4, RO, 0x0 },
	{ "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW", 0, 4, RW, 0x0 },
	{ "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT", 0, 4, RW, 0x0 },
	{ "FRO_RUN_FRAME_NUMBER_FOR_PDSTAT", 0, 4, RW, 0x0 },
	{ "FRO_DONE", 0, 1, RO, 0x0 },
	{ "FRO_BUSY", 0, 1, RO, 0x0 },
	{ "FRO_HISTORY_INT0_0", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_1", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_2", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_3", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_4", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_5", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_6", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_7", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_0_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_1_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_2_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_3_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_4_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_5_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_6_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT0_7_PREV", 0, 26, RO, 0x0000000 },
	{ "FRO_HISTORY_INT1_0", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_1", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_2", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_3", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_4", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_5", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_6", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_7", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_0_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_1_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_2_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_3_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_4_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_5_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_6_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_HISTORY_INT1_7_PREV", 0, 32, RO, 0x00000000 },
	{ "FRO_SW_RESET", 0, 2, WO, 0x0 },
	{ "FRO_INT0_CLEAR", 0, 26, WO, 0x0000000 },
	{ "FRO_INT1_CLEAR", 0, 32, WO, 0x00000000 },
	{ "FRO_INT0", 0, 26, RO, 0x0000000 },
	{ "FRO_INT1", 0, 32, RO, 0x00000000 },
	{ "STRGEN_STRGEN_ENABLE", 0, 1, WO, 0x0 },
	{ "STRGEN_STRGEN_INC_DATA", 0, 1, WO, 0x0 },
	{ "STRGEN_STRGEN_WIDE_LINE_GAP", 4, 1, WO, 0x0 },
	{ "STRGEN_STRGEN_PRE_FRAME_GAP", 0, 16, WO, 0x0320 },
	{ "STRGEN_STRGEN_PIXEL_GAP", 0, 8, WO, 0x00 },
	{ "STRGEN_STRGEN_LINE_GAP", 0, 16, WO, 0x0320 },
	{ "STRGEN_STRGEN_IMAGE_WIDTH", 0, 14, WO, 0x0000 },
	{ "STRGEN_STRGEN_IMAGE_HEIGHT", 0, 14, WO, 0x0000 },
	{ "STRGEN_STRGEN_DATA_VALUE", 0, 16, WO, 0x00aa },
	{ "STRGEN_CRC_SEED", 0, 8, RW, 0x00 },
	{ "STRGEN_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "STOPEN_CRC_STOP_VALID_COUNT", 0, 28, RW, 0x000000f },
	{ "STOPEN_CRC_SEED", 0, 8, RW, 0x00 },
	{ "STOPEN_CRC_RESULT_POINT_0", 0, 8, RO, 0x00 },
	{ "STOPEN_CRC_RESULT_POINT_1", 0, 8, RO, 0x00 },
	{ "STOPEN_CRC_RESULT_POINT_2", 0, 8, RO, 0x00 },
	{ "STOPEN_CRC_RESULT_POINT_3", 0, 8, RO, 0x00 },
	{ "FRAME_SEQ_COUNTER", 0, 32, RO, 0x00000000 },
	{ "FRAME_SEQ_COUNTER_RESET", 0, 1, WO, 0x0 },
	{ "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG", 0, 32, RO, 0x00000000 },
	{ "VOTF_AXI_EN", 0, 1, RW, 0x0 },
	{ "VOTF_APB_EN", 4, 1, RW, 0x0 },
	{ "TOKEN_INDEX", 0, 32, RO, 0x00000000 },
	{ "IN_TOKEN_0_3", 0, 32, RO, 0x00000000 },
	{ "IN_TOKEN_4_7", 0, 32, RO, 0x00000000 },
	{ "IN_TOKEN_8_11", 0, 32, RO, 0x00000000 },
	{ "OUT_TOKEN_0_3", 0, 32, RO, 0x00000000 },
	{ "OUT_TOKEN_4_7", 0, 32, RO, 0x00000000 },
	{ "OUT_TOKEN_8_11", 0, 32, RO, 0x00000000 },
	{ "BYR_AFIDENT_BYPASS", 0, 1, WO, 0x0 },
	{ "BYR_AFIDENT_START_ACTIVE_X", 0, 16, WO, 0x0000 },
	{ "BYR_AFIDENT_START_ACTIVE_Y", 16, 16, WO, 0x0000 },
	{ "BYR_AFIDENT_ACTIVE_WIDTH", 0, 16, WO, 0x0020 },
	{ "BYR_AFIDENT_ACTIVE_HEIGHT", 16, 16, WO, 0x0020 },
	{ "BYR_AFIDENT_UNITS_PER_BLOCK_X", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_UNITS_PER_BLOCK_Y", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_UNIT_SIZE_X", 16, 8, WO, 0x08 },
	{ "BYR_AFIDENT_UNIT_SIZE_Y", 24, 8, WO, 0x08 },
	{ "BYR_AFIDENT_PTRN_MODE_AF0", 0, 2, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_MODE_AF1", 4, 2, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_SX_0_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_0_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_0_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_0_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_0_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_0_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_0_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_0_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SX_1_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_1_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_1_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_1_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_1_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_1_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_1_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_1_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SX_2_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_2_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_2_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_2_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_2_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_2_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_2_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_2_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SX_3_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_3_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_3_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_3_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_3_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_3_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_3_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_3_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SX_4_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_4_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_4_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_4_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_4_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_4_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_4_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_4_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SX_5_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_5_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_5_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_5_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_5_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_5_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_5_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_5_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SX_6_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_6_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_6_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_6_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_6_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_6_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_6_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_6_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SX_7_0", 0, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SY_7_0", 8, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EX_7_0", 16, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_EY_7_0", 24, 8, WO, 0x00 },
	{ "BYR_AFIDENT_PTRN_SX_7_1", 0, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_SY_7_1", 8, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EX_7_1", 16, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_EY_7_1", 24, 8, WO, 0x01 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_0", 0, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_1", 4, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_2", 8, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_3", 12, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_4", 16, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_5", 20, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_6", 24, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_7", 28, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_8", 0, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_9", 4, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_10", 8, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_11", 12, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_12", 16, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_13", 20, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_14", 24, 3, WO, 0x0 },
	{ "BYR_AFIDENT_PTRN_TYPE_0_15", 28, 3, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_0", 0, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_1", 1, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_2", 2, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_3", 3, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_4", 4, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_5", 5, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_6", 6, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_7", 7, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_8", 8, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_9", 9, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_10", 10, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_11", 11, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_12", 12, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_13", 13, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_14", 14, 1, WO, 0x0 },
	{ "BYR_AFIDENT_SWITCHED_PTRN_0_15", 15, 1, WO, 0x0 },
	{ "BYR_AFIDENT_CRC_SEED", 0, 8, RW, 0x00 },
	{ "BYR_AFIDENT_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_CROP0_BYPASS", 0, 1, WO, 0x1 },
	{ "Y_CROP0_SX", 0, 14, WO, 0x0000 },
	{ "Y_CROP0_SY", 0, 14, WO, 0x0000 },
	{ "Y_CROP0_EX", 0, 14, WO, 0x0000 },
	{ "Y_CROP0_EY", 0, 14, WO, 0x0000 },
	{ "Y_CROP0_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_CROP0_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_CROP1_BYPASS", 0, 1, WO, 0x1 },
	{ "Y_CROP1_SX", 0, 14, WO, 0x0000 },
	{ "Y_CROP1_SY", 0, 14, WO, 0x0000 },
	{ "Y_CROP1_EX", 0, 14, WO, 0x0000 },
	{ "Y_CROP1_EY", 0, 14, WO, 0x0000 },
	{ "Y_CROP1_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_CROP1_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_REORDER0_ON", 0, 1, WO, 0x0 },
	{ "Y_REORDER0_MODE", 0, 1, WO, 0x1 },
	{ "Y_REORDER0_INPUT_MODE", 1, 1, WO, 0x1 },
	{ "Y_REORDER0_INPUT_4PPC", 2, 1, WO, 0x0 },
	{ "Y_REORDER0_UNPACK_FORMAT", 0, 2, WO, 0x0 },
	{ "Y_REORDER0_IN_SIZE_X", 0, 16, WO, 0x0080 },
	{ "Y_REORDER0_IN_SIZE_Y", 16, 16, WO, 0x0080 },
	{ "Y_REORDER0_BLC_ON", 0, 1, WO, 0x0 },
	{ "Y_REORDER0_BLC_BITMASK_ON", 1, 1, WO, 0x0 },
	{ "Y_REORDER0_BLC_PRE_SHIFT", 0, 16, WO, 0x0000 },
	{ "Y_REORDER0_BLC_BITMASK", 16, 16, WO, 0xffff },
	{ "Y_REORDER0_BLC_OFFSET_BEFORE_GAIN", 0, 16, WO, 0x0000 },
	{ "Y_REORDER0_BLC_OFFSET_AFTER_GAIN", 0, 16, WO, 0x0000 },
	{ "Y_REORDER0_BLC_GAIN", 0, 16, WO, 0x0001 },
	{ "Y_REORDER0_BLC_GAIN_SHIFT", 0, 16, WO, 0x0000 },
	{ "Y_REORDER0_BLC_LOW_LIMIT", 0, 10, WO, 0x000 },
	{ "Y_REORDER0_BLC_HIGH_LIMIT", 0, 10, WO, 0x3ff },
	{ "Y_REORDER0_CROP_ON", 0, 1, WO, 0x0 },
	{ "Y_REORDER0_CROP_START_X", 0, 16, WO, 0x0000 },
	{ "Y_REORDER0_CROP_START_Y", 16, 16, WO, 0x0000 },
	{ "Y_REORDER0_CROP_SIZE_X", 0, 16, WO, 0x0080 },
	{ "Y_REORDER0_CROP_SIZE_Y", 16, 16, WO, 0x0080 },
	{ "Y_REORDER0_BAYER_ACTIVE_START_X", 0, 15, WO, 0x0000 },
	{ "Y_REORDER0_BAYER_ACTIVE_START_Y", 16, 15, WO, 0x0000 },
	{ "Y_REORDER0_BAYER_ACTIVE_SIZE_X", 0, 15, WO, 0x0000 },
	{ "Y_REORDER0_BAYER_ACTIVE_SIZE_Y", 16, 15, WO, 0x0000 },
	{ "Y_REORDER0_BAYER_UNIT_SIZE_X", 0, 7, WO, 0x04 },
	{ "Y_REORDER0_BAYER_UNIT_SIZE_Y", 16, 7, WO, 0x04 },
	{ "Y_REORDER0_PD_H_REPOS_UNIT_SIZE_X", 0, 5, WO, 0x04 },
	{ "Y_REORDER0_PD_H_REPOS_0", 0, 4, WO, 0x2 },
	{ "Y_REORDER0_PD_H_REPOS_1", 8, 4, WO, 0x3 },
	{ "Y_REORDER0_PD_H_REPOS_2", 16, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_3", 24, 4, WO, 0x1 },
	{ "Y_REORDER0_PD_H_REPOS_4", 0, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_5", 8, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_6", 16, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_7", 24, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_8", 0, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_9", 8, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_10", 16, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_11", 24, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_12", 0, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_13", 8, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_14", 16, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_H_REPOS_15", 24, 4, WO, 0x0 },
	{ "Y_REORDER0_PD_LINE_REPOS_UNIT_SIZE_Y", 0, 5, WO, 0x04 },
	{ "Y_REORDER0_PD_LINE_REPOS_0", 0, 5, WO, 0x01 },
	{ "Y_REORDER0_PD_LINE_REPOS_1", 8, 5, WO, 0x02 },
	{ "Y_REORDER0_PD_LINE_REPOS_2", 16, 5, WO, 0x03 },
	{ "Y_REORDER0_PD_LINE_REPOS_3", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_4", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_5", 8, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_6", 16, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_7", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_8", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_9", 8, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_10", 16, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_11", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_12", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_13", 8, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_14", 16, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LINE_REPOS_15", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_UNIT_SIZE_X", 0, 5, WO, 0x04 },
	{ "Y_REORDER0_PD_LR_OUT_UNIT_SIZE_Y", 16, 3, WO, 0x4 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_0", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_1", 8, 5, WO, 0x04 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_2", 16, 5, WO, 0x08 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_3", 24, 5, WO, 0x0c },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_4", 0, 5, WO, 0x02 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_5", 8, 5, WO, 0x06 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_6", 16, 5, WO, 0x0a },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_7", 24, 5, WO, 0x0e },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_8", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_9", 8, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_10", 16, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_11", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_12", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_13", 8, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_14", 16, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_L_REPOS_15", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_0", 0, 5, WO, 0x01 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_1", 8, 5, WO, 0x05 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_2", 16, 5, WO, 0x09 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_3", 24, 5, WO, 0x0d },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_4", 0, 5, WO, 0x03 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_5", 8, 5, WO, 0x07 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_6", 16, 5, WO, 0x0b },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_7", 24, 5, WO, 0x0f },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_8", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_9", 8, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_10", 16, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_11", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_12", 0, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_13", 8, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_14", 16, 5, WO, 0x00 },
	{ "Y_REORDER0_PD_LR_OUT_R_REPOS_15", 24, 5, WO, 0x00 },
	{ "Y_REORDER0_BIN_RATIO_H", 0, 3, WO, 0x0 },
	{ "Y_REORDER0_BIN_RATIO_V", 16, 3, WO, 0x0 },
	{ "Y_REORDER0_BIN_RSHIFT", 0, 4, WO, 0x0 },
	{ "Y_REORDER0_BIN_ROUND", 16, 14, WO, 0x0000 },
	{ "Y_REORDER0_LINEBUF_SIZE", 0, 16, WO, 0x0000 },
	{ "Y_REORDER0_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_REORDER0_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_REORDER1_ON", 0, 1, WO, 0x0 },
	{ "Y_REORDER1_MODE", 0, 1, WO, 0x1 },
	{ "Y_REORDER1_INPUT_MODE", 1, 1, WO, 0x1 },
	{ "Y_REORDER1_INPUT_4PPC", 2, 1, WO, 0x0 },
	{ "Y_REORDER1_UNPACK_FORMAT", 0, 2, WO, 0x0 },
	{ "Y_REORDER1_IN_SIZE_X", 0, 16, WO, 0x0080 },
	{ "Y_REORDER1_IN_SIZE_Y", 16, 16, WO, 0x0080 },
	{ "Y_REORDER1_BLC_ON", 0, 1, WO, 0x0 },
	{ "Y_REORDER1_BLC_BITMASK_ON", 1, 1, WO, 0x0 },
	{ "Y_REORDER1_BLC_PRE_SHIFT", 0, 16, WO, 0x0000 },
	{ "Y_REORDER1_BLC_BITMASK", 16, 16, WO, 0xffff },
	{ "Y_REORDER1_BLC_OFFSET_BEFORE_GAIN", 0, 16, WO, 0x0000 },
	{ "Y_REORDER1_BLC_OFFSET_AFTER_GAIN", 0, 16, WO, 0x0000 },
	{ "Y_REORDER1_BLC_GAIN", 0, 16, WO, 0x0001 },
	{ "Y_REORDER1_BLC_GAIN_SHIFT", 0, 16, WO, 0x0000 },
	{ "Y_REORDER1_BLC_LOW_LIMIT", 0, 10, WO, 0x000 },
	{ "Y_REORDER1_BLC_HIGH_LIMIT", 0, 10, WO, 0x3ff },
	{ "Y_REORDER1_CROP_ON", 0, 1, WO, 0x0 },
	{ "Y_REORDER1_CROP_START_X", 0, 16, WO, 0x0000 },
	{ "Y_REORDER1_CROP_START_Y", 16, 16, WO, 0x0000 },
	{ "Y_REORDER1_CROP_SIZE_X", 0, 16, WO, 0x0080 },
	{ "Y_REORDER1_CROP_SIZE_Y", 16, 16, WO, 0x0080 },
	{ "Y_REORDER1_PD_H_REPOS_UNIT_SIZE_X", 0, 5, WO, 0x04 },
	{ "Y_REORDER1_PD_H_REPOS_0", 0, 4, WO, 0x2 },
	{ "Y_REORDER1_PD_H_REPOS_1", 8, 4, WO, 0x3 },
	{ "Y_REORDER1_PD_H_REPOS_2", 16, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_3", 24, 4, WO, 0x1 },
	{ "Y_REORDER1_PD_H_REPOS_4", 0, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_5", 8, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_6", 16, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_7", 24, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_8", 0, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_9", 8, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_10", 16, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_11", 24, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_12", 0, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_13", 8, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_14", 16, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_H_REPOS_15", 24, 4, WO, 0x0 },
	{ "Y_REORDER1_PD_LINE_REPOS_UNIT_SIZE_Y", 0, 5, WO, 0x04 },
	{ "Y_REORDER1_PD_LINE_REPOS_0", 0, 5, WO, 0x01 },
	{ "Y_REORDER1_PD_LINE_REPOS_1", 8, 5, WO, 0x02 },
	{ "Y_REORDER1_PD_LINE_REPOS_2", 16, 5, WO, 0x03 },
	{ "Y_REORDER1_PD_LINE_REPOS_3", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_4", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_5", 8, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_6", 16, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_7", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_8", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_9", 8, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_10", 16, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_11", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_12", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_13", 8, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_14", 16, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LINE_REPOS_15", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_UNIT_SIZE_X", 0, 5, WO, 0x04 },
	{ "Y_REORDER1_PD_LR_OUT_UNIT_SIZE_Y", 16, 3, WO, 0x4 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_0", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_1", 8, 5, WO, 0x04 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_2", 16, 5, WO, 0x08 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_3", 24, 5, WO, 0x0c },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_4", 0, 5, WO, 0x02 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_5", 8, 5, WO, 0x06 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_6", 16, 5, WO, 0x0a },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_7", 24, 5, WO, 0x0e },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_8", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_9", 8, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_10", 16, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_11", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_12", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_13", 8, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_14", 16, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_L_REPOS_15", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_0", 0, 5, WO, 0x01 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_1", 8, 5, WO, 0x05 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_2", 16, 5, WO, 0x09 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_3", 24, 5, WO, 0x0d },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_4", 0, 5, WO, 0x03 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_5", 8, 5, WO, 0x07 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_6", 16, 5, WO, 0x0b },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_7", 24, 5, WO, 0x0f },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_8", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_9", 8, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_10", 16, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_11", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_12", 0, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_13", 8, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_14", 16, 5, WO, 0x00 },
	{ "Y_REORDER1_PD_LR_OUT_R_REPOS_15", 24, 5, WO, 0x00 },
	{ "Y_REORDER1_BIN_RATIO_H", 0, 3, WO, 0x0 },
	{ "Y_REORDER1_BIN_RATIO_V", 16, 3, WO, 0x0 },
	{ "Y_REORDER1_BIN_RSHIFT", 0, 4, WO, 0x0 },
	{ "Y_REORDER1_BIN_ROUND", 16, 14, WO, 0x0000 },
	{ "Y_REORDER1_LINEBUF_SIZE", 0, 16, WO, 0x0000 },
	{ "Y_REORDER1_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_REORDER1_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_PDBPC0_BYPASS", 0, 1, WO, 0x0 },
	{ "Y_PDBPC0_STATIC_POS_NUM", 0, 10, WO, 0x000 },
	{ "Y_PDBPC0_STATIC_POS_ADDR", 0, 10, RW, 0x000 },
	{ "Y_PDBPC0_STATIC_POS_DATA", 0, 32, RW, 0x00000000 },
	{ "Y_PDBPC0_CROP_SX", 0, 14, WO, 0x0000 },
	{ "Y_PDBPC0_CROP_SY", 16, 14, WO, 0x0000 },
	{ "Y_PDBPC0_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_PDBPC0_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_PDBPC1_BYPASS", 0, 1, WO, 0x0 },
	{ "Y_PDBPC1_STATIC_POS_NUM", 0, 10, WO, 0x000 },
	{ "Y_PDBPC1_STATIC_POS_ADDR", 0, 10, RW, 0x000 },
	{ "Y_PDBPC1_STATIC_POS_DATA", 0, 32, RW, 0x00000000 },
	{ "Y_PDBPC1_CROP_SX", 0, 14, WO, 0x0000 },
	{ "Y_PDBPC1_CROP_SY", 16, 14, WO, 0x0000 },
	{ "Y_PDBPC1_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_PDBPC1_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_ALC0_ON", 0, 1, WO, 0x0 },
	{ "Y_ALC0_ROI_SX", 0, 14, WO, 0x0000 },
	{ "Y_ALC0_ROI_SY", 0, 14, WO, 0x0000 },
	{ "Y_ALC0_LUT_TYPE", 0, 4, WO, 0x0 },
	{ "Y_ALC0_GAP_H", 0, 10, WO, 0x006 },
	{ "Y_ALC0_GAP_V", 0, 10, WO, 0x002 },
	{ "Y_ALC0_GAP_H_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC0_GAP_V_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC0_GAP_H_MARGIN", 0, 10, WO, 0x000 },
	{ "Y_ALC0_GAP_V_MARGIN", 0, 10, WO, 0x000 },
	{ "Y_ALC0_GAP_H_MARGIN_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC0_GAP_V_MARGIN_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC0_POS_INTERP_ON", 0, 1, WO, 0x0 },
	{ "Y_ALC0_POS_WEIGHT_INF", 0, 12, WO, 0x000 },
	{ "Y_ALC0_POS_WEIGHT_MAC", 0, 12, WO, 0x000 },
	{ "Y_ALC0_GAIN_SHIFT", 0, 4, WO, 0x0 },
	{ "Y_ALC0_MAX_VAL", 0, 10, WO, 0x000 },
	{ "Y_ALC0_LUT_INIT_TYPE", 0, 3, RW, 0x0 },
	{ "Y_ALC0_LUT_INIT_ADDR", 0, 9, RW, 0x000 },
	{ "Y_ALC0_LUT_INIT_DATA", 0, 24, RW, 0x000000 },
	{ "Y_ALC0_OFFSET_I", 0, 15, WO, 0x0000 },
	{ "Y_ALC0_OFFSET_O", 0, 15, WO, 0x0000 },
	{ "Y_ALC0_REF_SIZE_X", 0, 14, WO, 0x0000 },
	{ "Y_ALC0_REF_SIZE_Y", 0, 14, WO, 0x0000 },
	{ "Y_ALC0_GAP_AUTO_SET", 0, 1, WO, 0x0 },
	{ "Y_ALC0_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_ALC0_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_ALC1_ON", 0, 1, WO, 0x0 },
	{ "Y_ALC1_ROI_SX", 0, 14, WO, 0x0000 },
	{ "Y_ALC1_ROI_SY", 0, 14, WO, 0x0000 },
	{ "Y_ALC1_LUT_TYPE", 0, 4, WO, 0x0 },
	{ "Y_ALC1_GAP_H", 0, 10, WO, 0x006 },
	{ "Y_ALC1_GAP_V", 0, 10, WO, 0x002 },
	{ "Y_ALC1_GAP_H_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC1_GAP_V_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC1_GAP_H_MARGIN", 0, 10, WO, 0x000 },
	{ "Y_ALC1_GAP_V_MARGIN", 0, 10, WO, 0x000 },
	{ "Y_ALC1_GAP_H_MARGIN_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC1_GAP_V_MARGIN_INV", 0, 16, WO, 0x0000 },
	{ "Y_ALC1_POS_INTERP_ON", 0, 1, WO, 0x0 },
	{ "Y_ALC1_POS_WEIGHT_INF", 0, 12, WO, 0x000 },
	{ "Y_ALC1_POS_WEIGHT_MAC", 0, 12, WO, 0x000 },
	{ "Y_ALC1_GAIN_SHIFT", 0, 4, WO, 0x0 },
	{ "Y_ALC1_MAX_VAL", 0, 10, WO, 0x000 },
	{ "Y_ALC1_LUT_INIT_TYPE", 0, 3, RW, 0x0 },
	{ "Y_ALC1_LUT_ADDR", 0, 9, RW, 0x000 },
	{ "Y_ALC1_LUT_DATA", 0, 24, RW, 0x000000 },
	{ "Y_ALC1_OFFSET_I", 0, 15, WO, 0x0000 },
	{ "Y_ALC1_OFFSET_O", 0, 15, WO, 0x0000 },
	{ "Y_ALC1_REF_SIZE_X", 0, 14, WO, 0x0000 },
	{ "Y_ALC1_REF_SIZE_Y", 0, 14, WO, 0x0000 },
	{ "Y_ALC1_GAP_AUTO_SET", 0, 1, WO, 0x0 },
	{ "Y_ALC1_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_ALC1_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_GAMMA0_ON", 0, 1, WO, 0x0 },
	{ "Y_GAMMA0_LUT_X_0_0", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_0", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_1", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_1", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_2", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_2", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_3", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_3", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_4", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_4", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_5", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_5", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_6", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_6", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_7", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_7", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_8", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_8", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_9", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_9", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_10", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_10", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_11", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_11", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_12", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_12", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_13", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_13", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_14", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_14", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_15", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_15", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_16", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_16", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_17", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_17", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_18", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_18", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_19", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_19", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_20", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_20", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_21", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_21", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_22", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_22", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_23", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_23", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_24", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_24", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_25", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_25", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_26", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_26", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_27", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_27", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_28", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_28", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_29", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_29", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_30", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_30", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_X_0_31", 0, 10, WO, 0x000 },
	{ "Y_GAMMA0_LUT_Y_0_31", 16, 10, WO, 0x000 },
	{ "Y_GAMMA0_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_GAMMA0_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_GAMMA1_ON", 0, 1, WO, 0x0 },
	{ "Y_GAMMA1_LUT_X_0_0", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_0", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_1", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_1", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_2", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_2", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_3", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_3", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_4", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_4", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_5", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_5", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_6", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_6", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_7", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_7", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_8", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_8", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_9", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_9", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_10", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_10", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_11", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_11", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_12", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_12", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_13", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_13", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_14", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_14", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_15", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_15", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_16", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_16", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_17", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_17", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_18", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_18", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_19", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_19", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_20", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_20", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_21", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_21", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_22", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_22", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_23", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_23", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_24", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_24", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_25", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_25", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_26", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_26", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_27", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_27", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_28", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_28", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_29", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_29", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_30", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_30", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_X_0_31", 0, 10, WO, 0x000 },
	{ "Y_GAMMA1_LUT_Y_0_31", 16, 10, WO, 0x000 },
	{ "Y_GAMMA1_CRC_SEED", 0, 8, RW, 0x00 },
	{ "Y_GAMMA1_CRC_RESULT", 8, 8, RO, 0x00 },
	{ "Y_PDSTAT_SAT_ON", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_SAT_ON", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_SAT_LV0", 0, 10, WO, 0x000 },
	{ "Y_PDSTAT_EXTRA_SAT_LV0", 16, 10, WO, 0x000 },
	{ "Y_PDSTAT_SAT_LV1", 0, 10, WO, 0x000 },
	{ "Y_PDSTAT_EXTRA_SAT_LV1", 16, 10, WO, 0x000 },
	{ "Y_PDSTAT_SAT_LV2", 0, 10, WO, 0x000 },
	{ "Y_PDSTAT_EXTRA_SAT_LV2", 16, 10, WO, 0x000 },
	{ "Y_PDSTAT_SAT_SRC", 0, 2, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_SAT_SRC", 16, 2, WO, 0x0 },
	{ "Y_PDSTAT_SAT_CNT_SHIFT", 0, 3, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_SAT_CNT_SHIFT", 16, 3, WO, 0x0 },
	{ "Y_PDSTAT_SAT_SUB_ON", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_SAT_SUB_ON", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_SAT_SUB_LV0", 0, 10, WO, 0x000 },
	{ "Y_PDSTAT_EXTRA_SAT_SUB_LV0", 16, 10, WO, 0x000 },
	{ "Y_PDSTAT_SAT_SUB_LV1", 0, 10, WO, 0x000 },
	{ "Y_PDSTAT_EXTRA_SAT_SUB_LV1", 16, 10, WO, 0x000 },
	{ "Y_PDSTAT_SAT_SUB_LV2", 0, 10, WO, 0x000 },
	{ "Y_PDSTAT_EXTRA_SAT_SUB_LV2", 16, 10, WO, 0x000 },
	{ "Y_PDSTAT_SAT_SUB_SRC", 0, 2, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_SAT_SUB_SRC", 16, 2, WO, 0x0 },
	{ "Y_PDSTAT_SAT_SUB_CNT_SHIFT", 0, 3, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_SAT_SUB_CNT_SHIFT", 16, 3, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_B2_EN", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I0_G0", 0, 9, WO, 0x0e6 },
	{ "Y_PDSTAT_PRE_H_I0_K01", 0, 10, WO, 0x0ad },
	{ "Y_PDSTAT_PRE_H_I0_K02", 0, 9, WO, 0x19e },
	{ "Y_PDSTAT_PRE_H_I0_FTYPE0", 0, 2, WO, 0x2 },
	{ "Y_PDSTAT_PRE_H_I0_G1", 0, 9, WO, 0x11e },
	{ "Y_PDSTAT_PRE_H_I0_K11", 0, 10, WO, 0x1a8 },
	{ "Y_PDSTAT_PRE_H_I0_K12", 0, 9, WO, 0x132 },
	{ "Y_PDSTAT_PRE_H_I0_C11", 0, 5, WO, 0x00 },
	{ "Y_PDSTAT_PRE_H_I0_C12", 0, 2, WO, 0x3 },
	{ "Y_PDSTAT_PRE_H_I0_G2", 0, 9, WO, 0x04f },
	{ "Y_PDSTAT_PRE_H_I0_K21", 0, 10, WO, 0x032 },
	{ "Y_PDSTAT_PRE_H_I0_K22", 0, 9, WO, 0x1ae },
	{ "Y_PDSTAT_PRE_H_I0_C21", 0, 5, WO, 0x1a },
	{ "Y_PDSTAT_PRE_H_I0_C22", 0, 2, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_I0_BY0", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_I0_BY1", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I0_BY2", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I1_G0", 0, 9, WO, 0x073 },
	{ "Y_PDSTAT_PRE_H_I1_K01", 0, 10, WO, 0x206 },
	{ "Y_PDSTAT_PRE_H_I1_K02", 0, 9, WO, 0x1bc },
	{ "Y_PDSTAT_PRE_H_I1_FTYPE0", 0, 2, WO, 0x2 },
	{ "Y_PDSTAT_PRE_H_I1_G1", 0, 9, WO, 0x183 },
	{ "Y_PDSTAT_PRE_H_I1_K11", 0, 10, WO, 0x24a },
	{ "Y_PDSTAT_PRE_H_I1_K12", 0, 9, WO, 0x155 },
	{ "Y_PDSTAT_PRE_H_I1_C11", 0, 5, WO, 0x1a },
	{ "Y_PDSTAT_PRE_H_I1_C12", 0, 2, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_I1_G2", 0, 9, WO, 0x1d8 },
	{ "Y_PDSTAT_PRE_H_I1_K21", 0, 10, WO, 0x29e },
	{ "Y_PDSTAT_PRE_H_I1_K22", 0, 9, WO, 0x181 },
	{ "Y_PDSTAT_PRE_H_I1_C21", 0, 5, WO, 0x01 },
	{ "Y_PDSTAT_PRE_H_I1_C22", 0, 2, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_I1_BY0", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I1_BY1", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I1_BY2", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I2_G0", 0, 9, WO, 0x18d },
	{ "Y_PDSTAT_PRE_H_I2_K01", 0, 10, WO, 0x3db },
	{ "Y_PDSTAT_PRE_H_I2_K02", 0, 9, WO, 0x1ba },
	{ "Y_PDSTAT_PRE_H_I2_FTYPE0", 0, 2, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_I2_G1", 0, 9, WO, 0x054 },
	{ "Y_PDSTAT_PRE_H_I2_K11", 0, 10, WO, 0x1e4 },
	{ "Y_PDSTAT_PRE_H_I2_K12", 0, 9, WO, 0x03d },
	{ "Y_PDSTAT_PRE_H_I2_C11", 0, 5, WO, 0x19 },
	{ "Y_PDSTAT_PRE_H_I2_C12", 0, 2, WO, 0x3 },
	{ "Y_PDSTAT_PRE_H_I2_G2", 0, 9, WO, 0x055 },
	{ "Y_PDSTAT_PRE_H_I2_K21", 0, 10, WO, 0x212 },
	{ "Y_PDSTAT_PRE_H_I2_K22", 0, 9, WO, 0x04d },
	{ "Y_PDSTAT_PRE_H_I2_C21", 0, 5, WO, 0x1e },
	{ "Y_PDSTAT_PRE_H_I2_C22", 0, 2, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I2_BY0", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_I2_BY1", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_I2_BY2", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_H_BIN_H_B0_NUM", 0, 3, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_BIN_H_B1_NUM", 0, 3, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_BIN_H_B2_NUM", 0, 3, WO, 0x0 },
	{ "Y_PDSTAT_PRE_H_BIN_FIRST", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_0", 0, 12, RW, 0x00e },
	{ "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_1", 16, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_2", 0, 12, RW, 0xfe4 },
	{ "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_3", 16, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_4", 0, 12, RW, 0x00e },
	{ "Y_PDSTAT_PRE_V_I0_SIGNAL_COEFFICIENTS_0_5", 16, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_0", 0, 12, RW, 0xca9 },
	{ "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_1", 16, 12, RW, 0x457 },
	{ "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_2", 0, 12, RW, 0xd65 },
	{ "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_3", 16, 12, RW, 0x09d },
	{ "Y_PDSTAT_PRE_V_I0_FEEDBACK_COEFFICIENTS_0_4", 0, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I0_FILTER_HIGH_THRESH", 0, 15, RW, 0x7fff },
	{ "Y_PDSTAT_PRE_V_I0_FILTER_LOW_THRESH", 0, 15, RW, 0x0000 },
	{ "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_0", 0, 12, RW, 0x00a },
	{ "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_1", 16, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_2", 0, 12, RW, 0xfec },
	{ "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_3", 16, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_4", 0, 12, RW, 0x00a },
	{ "Y_PDSTAT_PRE_V_I1_SIGNAL_COEFFICIENTS_0_5", 16, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_0", 0, 12, RW, 0xca6 },
	{ "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_1", 16, 12, RW, 0x4ca },
	{ "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_2", 0, 12, RW, 0xd53 },
	{ "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_3", 16, 12, RW, 0x0a4 },
	{ "Y_PDSTAT_PRE_V_I1_FEEDBACK_COEFFICIENTS_0_4", 0, 12, RW, 0x000 },
	{ "Y_PDSTAT_PRE_V_I1_FILTER_HIGH_THRESH", 0, 15, RW, 0x7fff },
	{ "Y_PDSTAT_PRE_V_I1_FILTER_LOW_THRESH", 0, 15, RW, 0x0000 },
	{ "Y_PDSTAT_PRE_V_LINEBUF_OFFSET", 0, 11, RW, 0x000 },
	{ "Y_PDSTAT_XCOR_H_ON", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_XCOR_H_PHASE_RANGE", 0, 3, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_I0_CORING", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_I0_CORING", 16, 1, WO, 0x1 },
	{ "Y_PDSTAT_XCOR_H_I1_CORING", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_I1_CORING", 16, 1, WO, 0x1 },
	{ "Y_PDSTAT_XCOR_H_I2_CORING", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_I2_CORING", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_COR_TYPE_B0", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_COR_TYPE_B0", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_COR_TYPE_B1", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_COR_TYPE_B1", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_COR_TYPE_B2", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_COR_TYPE_B2", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_CORING_TH_B0", 0, 14, WO, 0x0000 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_CORING_TH_B0", 16, 14, WO, 0x0000 },
	{ "Y_PDSTAT_XCOR_H_CORING_TH_B1", 0, 14, WO, 0x0000 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_CORING_TH_B1", 16, 14, WO, 0x0000 },
	{ "Y_PDSTAT_XCOR_H_CORING_TH_B2", 0, 14, WO, 0x0000 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_CORING_TH_B2", 16, 14, WO, 0x0000 },
	{ "Y_PDSTAT_XCOR_H_CORING_TY", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_CORING_TY", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0", 0, 4, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1", 0, 4, WO, 0x8 },
	{ "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2", 0, 4, WO, 0x0 },
	{ "Y_PDSTAT_IN_SIZE_X", 0, 12, WO, 0x060 },
	{ "Y_PDSTAT_IN_SIZE_Y", 0, 12, WO, 0x01e },
	{ "Y_PDSTAT_SUB_IN_SIZE_X", 0, 12, WO, 0x060 },
	{ "Y_PDSTAT_SUB_IN_SIZE_Y", 0, 12, WO, 0x01e },
	{ "Y_PDSTAT_XCOR_V_ON", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_V_PHASE_RANGE", 0, 3, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_V_I0_CORING", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_V_I0_CORING", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_V_I1_CORING", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_V_I1_CORING", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_V_COR_TYPE_B0", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_V_COR_TYPE_B0", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_V_COR_TYPE_B1", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_V_COR_TYPE_B1", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_V_CORING_TH_B0", 0, 14, WO, 0x0000 },
	{ "Y_PDSTAT_EXTRA_XCOR_V_CORING_TH_B0", 16, 14, WO, 0x0000 },
	{ "Y_PDSTAT_XCOR_V_CORING_TH_B1", 0, 14, WO, 0x0000 },
	{ "Y_PDSTAT_EXTRA_XCOR_V_CORING_TH_B1", 16, 14, WO, 0x0000 },
	{ "Y_PDSTAT_XCOR_V_CORING_TY", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_V_CORING_TY", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0", 0, 4, WO, 0x1 },
	{ "Y_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1", 0, 4, WO, 0x1 },
	{ "Y_PDSTAT_ROI_MAIN_SROI", 0, 3, WO, 0x1 },
	{ "Y_PDSTAT_ROI_MAIN_S0SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S0SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S0EX", 0, 12, WO, 0x031 },
	{ "Y_PDSTAT_ROI_MAIN_S0EY", 0, 12, WO, 0x01d },
	{ "Y_PDSTAT_ROI_MAIN_S1SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S1SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S1EX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S1EY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S2SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S2SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S2EX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S2EY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S3SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S3SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S3EX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_S3EY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_MWM_CX", 0, 12, WO, 0x01e },
	{ "Y_PDSTAT_ROI_MAIN_MWM_CY", 0, 12, WO, 0x00a },
	{ "Y_PDSTAT_ROI_MAIN_MWM_SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_MWM_SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_MWM_EX", 0, 12, WO, 0x04f },
	{ "Y_PDSTAT_ROI_MAIN_MWM_EY", 0, 12, WO, 0x01d },
	{ "Y_PDSTAT_ROI_MAIN_MWS_ON", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_ROI_MAIN_MWS_FILTER_CORR_AND_MIN_INDEX_ON", 8, 1, WO, 0x1 },
	{ "Y_PDSTAT_ROI_MAIN_MWS_SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_MWS_SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_MAIN_MWS_SIZE_X", 0, 12, WO, 0x00a },
	{ "Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y", 0, 12, WO, 0x00a },
	{ "Y_PDSTAT_ROI_MAIN_MWS_GAP_X", 0, 12, WO, 0x001 },
	{ "Y_PDSTAT_ROI_MAIN_MWS_GAP_Y", 0, 12, WO, 0x001 },
	{ "Y_PDSTAT_ROI_MAIN_MWS_NO_X", 0, 6, WO, 0x01 },
	{ "Y_PDSTAT_ROI_MAIN_MWS_NO_Y", 0, 5, WO, 0x1 },
	{ "Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON", 0, 1, WO, 0x0 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_INVALID_EXCEPT_ON", 16, 1, WO, 0x0 },
	{ "Y_PDSTAT_XCOR_H_INVALID_LOW_TH", 0, 10, WO, 0x007 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_INVALID_LOW_TH", 16, 10, WO, 0x007 },
	{ "Y_PDSTAT_XCOR_H_INVALID_HIGH_TH", 0, 10, WO, 0x3c0 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_INVALID_HIGH_TH", 16, 10, WO, 0x3c0 },
	{ "Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX", 0, 6, WO, 0x19 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_INVALID_LEFT_PIX", 16, 6, WO, 0x19 },
	{ "Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX", 0, 4, WO, 0x5 },
	{ "Y_PDSTAT_EXTRA_XCOR_H_INVALID_RIGHT_PIX", 16, 4, WO, 0x5 },
	{ "Y_PDSTAT_FRAME_NO", 0, 32, WO, 0x00000007 },
	{ "Y_PDSTAT_DUMP_MODE", 0, 2, WO, 0x0 },
	{ "Y_PDSTAT_ROI_SUB_SROI", 0, 3, WO, 0x1 },
	{ "Y_PDSTAT_ROI_SUB_S0SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S0SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S0EX", 0, 12, WO, 0x031 },
	{ "Y_PDSTAT_ROI_SUB_S0EY", 0, 12, WO, 0x01d },
	{ "Y_PDSTAT_ROI_SUB_S1SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S1SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S1EX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S1EY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S2SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S2SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S2EX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S2EY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S3SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S3SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S3EX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_S3EY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_MWM_CX", 0, 12, WO, 0x01e },
	{ "Y_PDSTAT_ROI_SUB_MWM_CY", 0, 12, WO, 0x00a },
	{ "Y_PDSTAT_ROI_SUB_MWM_SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_MWM_SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_MWM_EX", 0, 12, WO, 0x04f },
	{ "Y_PDSTAT_ROI_SUB_MWM_EY", 0, 12, WO, 0x01d },
	{ "Y_PDSTAT_ROI_SUB_MWS_ON", 0, 1, WO, 0x1 },
	{ "Y_PDSTAT_ROI_SUB_MWS_SX", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_MWS_SY", 0, 12, WO, 0x000 },
	{ "Y_PDSTAT_ROI_SUB_MWS_SIZE_X", 0, 12, WO, 0x00a },
	{ "Y_PDSTAT_ROI_SUB_MWS_SIZE_Y", 0, 12, WO, 0x00a },
	{ "Y_PDSTAT_ROI_SUB_MWS_GAP_X", 0, 12, WO, 0x001 },
	{ "Y_PDSTAT_ROI_SUB_MWS_GAP_Y", 0, 12, WO, 0x001 },
	{ "Y_PDSTAT_ROI_SUB_MWS_NO_X", 0, 6, WO, 0x01 },
	{ "Y_PDSTAT_ROI_SUB_MWS_NO_Y", 0, 5, WO, 0x1 },
	{ "Y_PDSTAT_CRC_STAT_H_SEED", 0, 8, RW, 0x00 },
	{ "Y_PDSTAT_CRC_STAT_H_RESULT", 8, 8, RO, 0x00 },
	{ "Y_PDSTAT_CRC_STAT_V_SEED", 0, 8, RW, 0x00 },
	{ "Y_PDSTAT_CRC_STAT_V_RESULT", 8, 8, RO, 0x00 },
	{ "Y_PDSTAT_CRC_DUMP_H_SEED", 0, 8, RW, 0x00 },
	{ "Y_PDSTAT_CRC_DUMP_H_RESULT", 8, 8, RO, 0x00 },
	{ "Y_PDSTAT_CRC_DUMP_V_SEED", 0, 8, RW, 0x00 },
	{ "Y_PDSTAT_CRC_DUMP_V_RESULT", 8, 8, RO, 0x00 },
	{ "WDMA_STAT_EN", 0, 1, WO, 0x0 },
	{ "WDMA_STAT_COMP_SBWC_EN", 0, 2, WO, 0x0 },
	{ "WDMA_STAT_DATA_FORMAT_BAYER", 0, 32, WO, 0x10000002 },
	{ "WDMA_STAT_MONO_MODE", 0, 1, WO, 0x0 },
	{ "WDMA_STAT_AUTO_FLUSH_EN", 0, 1, WO, 0x0 },
	{ "WDMA_STAT_WIDTH", 0, 17, WO, 0x00020 },
	{ "WDMA_STAT_HEIGHT", 0, 14, WO, 0x0020 },
	{ "WDMA_STAT_IMG_STRIDE_1P", 0, 19, WO, 0x00020 },
	{ "WDMA_STAT_MAX_MO", 0, 9, WO, 0x100 },
	{ "WDMA_STAT_LINEGAP", 0, 16, WO, 0x0001 },
	{ "WDMA_STAT_MAX_BL", 0, 5, WO, 0x10 },
	{ "WDMA_STAT_BUSINFO", 0, 10, WO, 0x000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7", 0, 32, WO, 0x00000000 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_STAT_IMG_CRC_1P", 0, 32, RO, 0xffffffff },
	{ "WDMA_STAT_MON_STATUS0", 0, 32, RO, 0x00000000 },
	{ "WDMA_STAT_MON_STATUS1", 0, 32, RO, 0x00000000 },
	{ "WDMA_STAT_MON_STATUS2", 0, 32, RO, 0x00000000 },
	{ "WDMA_STAT_MON_STATUS3", 0, 32, RO, 0x00000000 },
	{ "RDMA_AF_EN", 0, 1, WO, 0x0 },
	{ "RDMA_AF_COMP_SBWC_EN", 0, 2, WO, 0x0 },
	{ "RDMA_AF_DATA_FORMAT_AF", 0, 5, WO, 0x00 },
	{ "RDMA_AF_DATA_FORMAT_MSBALIGN", 21, 1, WO, 0x0 },
	{ "RDMA_AF_MONO_MODE", 0, 1, WO, 0x0 },
	{ "RDMA_AF_WIDTH", 0, 17, WO, 0x00020 },
	{ "RDMA_AF_HEIGHT", 0, 14, WO, 0x0020 },
	{ "RDMA_AF_IMG_STRIDE_1P", 0, 19, WO, 0x00020 },
	{ "RDMA_AF_HEADER_STRIDE_1P", 0, 9, WO, 0x010 },
	{ "RDMA_AF_VOTF_EN", 0, 3, WO, 0x0 },
	{ "RDMA_AF_MAX_MO", 0, 9, WO, 0x100 },
	{ "RDMA_AF_LINEGAP", 0, 16, WO, 0x0001 },
	{ "RDMA_AF_MAX_BL", 0, 5, WO, 0x10 },
	{ "RDMA_AF_BUSINFO", 0, 10, WO, 0x000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO0", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO1", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO2", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO3", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO4", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO5", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO6", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO7", 0, 32, WO, 0x00000000 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B", 0, 4, WO, 0x0 },
	{ "RDMA_STAT_IMG_CRC_1P", 0, 32, RO, 0xffffffff },
	{ "RDMA_AF_MON_STATUS0", 0, 32, RO, 0x00000000 },
	{ "RDMA_AF_MON_STATUS1", 0, 32, RO, 0x00000000 },
	{ "RDMA_AF_MON_STATUS2", 0, 32, RO, 0x00000000 },
	{ "RDMA_AF_MON_STATUS3", 0, 32, RO, 0x00000000 },
	{ "RDMA_AF_BW_LIMIT_EN", 0, 1, WO, 0x0 },
	{ "RDMA_AF_BW_LIMIT_FREQ_NUM_CYCLES", 16, 12, WO, 0x000 },
	{ "RDMA_AF_BW_LIMIT_SLOT_BW", 0, 16, WO, 0x0000 },
	{ "RDMA_AF_BW_LIMIT_AVG_BW", 16, 16, WO, 0x0000 },
	{ "RDMA_AF_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, WO, 0x000 },
	{ "RDMA_AF_BW_LIMIT_COMPENSATION_BW", 16, 16, WO, 0x0000 },
	{ "WDMA_PD_DUMP0_EN", 0, 1, WO, 0x0 },
	{ "WDMA_PD_DUMP0_COMP_SBWC_EN", 0, 2, WO, 0x0 },
	{ "WDMA_PD_DUMP0_DATA_FORMAT_BAYER", 0, 32, WO, 0x10000002 },
	{ "WDMA_PD_DUMP0_MONO_MODE", 0, 1, WO, 0x0 },
	{ "WDMA_PD_DUMP0_AUTO_FLUSH_EN", 0, 1, WO, 0x0 },
	{ "WDMA_PD_DUMP0_WIDTH", 0, 17, WO, 0x00020 },
	{ "WDMA_PD_DUMP0_HEIGHT", 0, 14, WO, 0x0020 },
	{ "WDMA_PD_DUMP0_IMG_STRIDE_1P", 0, 19, WO, 0x00020 },
	{ "WDMA_PD_DUMP0_MAX_MO", 0, 9, WO, 0x100 },
	{ "WDMA_PD_DUMP0_LINEGAP", 0, 16, WO, 0x0001 },
	{ "WDMA_PD_DUMP0_MAX_BL", 0, 5, WO, 0x10 },
	{ "WDMA_PD_DUMP0_BUSINFO", 0, 10, WO, 0x000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO0_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO1_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO2_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO3_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO4_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO5_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO6_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_BASE_ADDR_1P_FRO7_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP0_IMG_CRC_1P", 0, 32, RO, 0xffffffff },
	{ "WDMA_PD_DUMP0_MON_STATUS0", 0, 32, RO, 0x00000000 },
	{ "WDMA_PD_DUMP0_MON_STATUS1", 0, 32, RO, 0x00000000 },
	{ "WDMA_PD_DUMP0_MON_STATUS2", 0, 32, RO, 0x00000000 },
	{ "WDMA_PD_DUMP0_MON_STATUS3", 0, 32, RO, 0x00000000 },
	{ "WDMA_PD_DUMP1_EN", 0, 1, WO, 0x0 },
	{ "WDMA_PD_DUMP1_COMP_SBWC_EN", 0, 2, WO, 0x0 },
	{ "WDMA_PD_DUMP1_DATA_FORMAT_BAYER", 0, 32, WO, 0x10000002 },
	{ "WDMA_PD_DUMP1_MONO_MODE", 0, 1, WO, 0x0 },
	{ "WDMA_PD_DUMP1_AUTO_FLUSH_EN", 0, 1, WO, 0x0 },
	{ "WDMA_PD_DUMP1_WIDTH", 0, 17, WO, 0x00020 },
	{ "WDMA_PD_DUMP1_HEIGHT", 0, 14, WO, 0x0020 },
	{ "WDMA_PD_DUMP1_IMG_STRIDE_1P", 0, 19, WO, 0x00020 },
	{ "WDMA_PD_DUMP1_MAX_MO", 0, 9, WO, 0x100 },
	{ "WDMA_PD_DUMP1_LINEGAP", 0, 16, WO, 0x0001 },
	{ "WDMA_PD_DUMP1_MAX_BL", 0, 5, WO, 0x10 },
	{ "WDMA_PD_DUMP1_BUSINFO", 0, 10, WO, 0x000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7", 0, 32, WO, 0x00000000 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO0_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO1_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO2_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO3_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO4_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO5_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO6_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_BASE_ADDR_1P_FRO7_LSB_4B", 0, 4, WO, 0x0 },
	{ "WDMA_PD_DUMP1_IMG_CRC_1P", 0, 32, RO, 0xffffffff },
	{ "WDMA_PD_DUMP1_MON_STATUS0", 0, 32, RO, 0x00000000 },
	{ "WDMA_PD_DUMP1_MON_STATUS1", 0, 32, RO, 0x00000000 },
	{ "WDMA_PD_DUMP1_MON_STATUS2", 0, 32, RO, 0x00000000 },
	{ "WDMA_PD_DUMP1_MON_STATUS3", 0, 32, RO, 0x00000000 },
	{ "COREX_ENABLE", 0, 1, RW, 0x0 },
	{ "COREX_RESET", 0, 1, WO, 0x0 },
	{ "COREX_FAST_MODE", 0, 1, RW, 0x0 },
	{ "COREX_UPDATE_TYPE_0", 0, 2, RW, 0x1 },
	{ "COREX_UPDATE_TYPE_1", 0, 2, RW, 0x1 },
	{ "COREX_UPDATE_MODE_0", 0, 1, RW, 0x0 },
	{ "COREX_UPDATE_MODE_1", 0, 1, RW, 0x0 },
	{ "COREX_START_0", 0, 1, WO, 0x0 },
	{ "COREX_START_1", 0, 1, WO, 0x0 },
	{ "COREX_COPY_FROM_IP_0", 0, 1, WO, 0x0 },
	{ "COREX_COPY_FROM_IP_1", 0, 1, WO, 0x0 },
	{ "COREX_BUSY_0", 0, 1, RO, 0x0 },
	{ "COREX_IP_SET_0", 1, 1, RO, 0x0 },
	{ "COREX_BUSY_1", 0, 1, RO, 0x0 },
	{ "COREX_IP_SET_1", 1, 1, RO, 0x0 },
	{ "COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000 },
	{ "COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000 },
	{ "COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000 },
	{ "COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000 },
	{ "COREX_PRE_CONFIG_EN", 0, 1, RW, 0x0 },
	{ "COREX_POST_CONFIG_EN", 1, 1, RW, 0x0 },
	{ "COREX_TYPE_WRITE", 0, 32, WO, 0x00000000 },
	{ "COREX_TYPE_WRITE_TRIGGER", 0, 1, WO, 0x0 },
	{ "COREX_TYPE_READ", 0, 32, RO, 0x00000000 },
	{ "COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00 },
	{ "COREX_INTERRUPT_VECTOR_MASKED", 0, 9, RO, 0x000 },
	{ "COREX_INTERRUPT_VECTOR", 0, 9, RO, 0x000 },
	{ "COREX_INTERRUPT_VECTOR_CLEAR", 0, 9, WO, 0x000 },
	{ "COREX_INTERRUPT_MASK", 0, 9, RW, 0x000 },
	{ "COREX_REG_INTERFACE_VER", 0, 16, RO, 0xbfbc },
};

/* TODO: Update this table with E9935 test vecctor */
const struct is_pdp_reg pdp_global_init_table[] =  {
	{0x0, 0x0},
};
#endif
