{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472599129171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472599129171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 20:18:49 2016 " "Processing started: Tue Aug 30 20:18:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472599129171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472599129171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472599129171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1472599129639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arquitetura " "Found design unit 1: ula-arquitetura" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472599130153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472599130153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472599130153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1472599130200 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ula.vhd" "Mult0" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599131732 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1472599131732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599131778 ""}  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472599131778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472599131857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472599131857 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 85 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599131919 "|ula|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 85 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599131919 "|ula|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1472599131919 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1472599131919 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1472599132200 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1472599132200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1472599133644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "91 " "Design contains 91 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "No output dependent on input pin \"opcode\[0\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "No output dependent on input pin \"opcode\[1\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "No output dependent on input pin \"opcode\[4\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[5\] " "No output dependent on input pin \"opcode\[5\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[6\] " "No output dependent on input pin \"opcode\[6\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[7\] " "No output dependent on input pin \"opcode\[7\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[8\] " "No output dependent on input pin \"opcode\[8\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[9\] " "No output dependent on input pin \"opcode\[9\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[10\] " "No output dependent on input pin \"opcode\[10\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[11\] " "No output dependent on input pin \"opcode\[11\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[12\] " "No output dependent on input pin \"opcode\[12\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[13\] " "No output dependent on input pin \"opcode\[13\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[14\] " "No output dependent on input pin \"opcode\[14\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[15\] " "No output dependent on input pin \"opcode\[15\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[16\] " "No output dependent on input pin \"opcode\[16\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[17\] " "No output dependent on input pin \"opcode\[17\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[18\] " "No output dependent on input pin \"opcode\[18\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[19\] " "No output dependent on input pin \"opcode\[19\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[20\] " "No output dependent on input pin \"opcode\[20\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[21\] " "No output dependent on input pin \"opcode\[21\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[22\] " "No output dependent on input pin \"opcode\[22\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[23\] " "No output dependent on input pin \"opcode\[23\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[24\] " "No output dependent on input pin \"opcode\[24\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[25\] " "No output dependent on input pin \"opcode\[25\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[26\] " "No output dependent on input pin \"opcode\[26\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[27\] " "No output dependent on input pin \"opcode\[27\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[28\] " "No output dependent on input pin \"opcode\[28\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[29\] " "No output dependent on input pin \"opcode\[29\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[30\] " "No output dependent on input pin \"opcode\[30\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[31\] " "No output dependent on input pin \"opcode\[31\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|opcode[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[5\] " "No output dependent on input pin \"rd\[5\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[6\] " "No output dependent on input pin \"rd\[6\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[7\] " "No output dependent on input pin \"rd\[7\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[8\] " "No output dependent on input pin \"rd\[8\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[9\] " "No output dependent on input pin \"rd\[9\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[10\] " "No output dependent on input pin \"rd\[10\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[11\] " "No output dependent on input pin \"rd\[11\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[12\] " "No output dependent on input pin \"rd\[12\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[13\] " "No output dependent on input pin \"rd\[13\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[14\] " "No output dependent on input pin \"rd\[14\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[15\] " "No output dependent on input pin \"rd\[15\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[16\] " "No output dependent on input pin \"rd\[16\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[17\] " "No output dependent on input pin \"rd\[17\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[18\] " "No output dependent on input pin \"rd\[18\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[19\] " "No output dependent on input pin \"rd\[19\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[20\] " "No output dependent on input pin \"rd\[20\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[21\] " "No output dependent on input pin \"rd\[21\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[22\] " "No output dependent on input pin \"rd\[22\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[23\] " "No output dependent on input pin \"rd\[23\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[24\] " "No output dependent on input pin \"rd\[24\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[25\] " "No output dependent on input pin \"rd\[25\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[26\] " "No output dependent on input pin \"rd\[26\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[27\] " "No output dependent on input pin \"rd\[27\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[28\] " "No output dependent on input pin \"rd\[28\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[29\] " "No output dependent on input pin \"rd\[29\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[30\] " "No output dependent on input pin \"rd\[30\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[31\] " "No output dependent on input pin \"rd\[31\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|rd[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[0\] " "No output dependent on input pin \"shamt\[0\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[1\] " "No output dependent on input pin \"shamt\[1\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[2\] " "No output dependent on input pin \"shamt\[2\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[3\] " "No output dependent on input pin \"shamt\[3\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[4\] " "No output dependent on input pin \"shamt\[4\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[5\] " "No output dependent on input pin \"shamt\[5\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[6\] " "No output dependent on input pin \"shamt\[6\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[7\] " "No output dependent on input pin \"shamt\[7\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[8\] " "No output dependent on input pin \"shamt\[8\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[9\] " "No output dependent on input pin \"shamt\[9\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[10\] " "No output dependent on input pin \"shamt\[10\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[11\] " "No output dependent on input pin \"shamt\[11\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[12\] " "No output dependent on input pin \"shamt\[12\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[13\] " "No output dependent on input pin \"shamt\[13\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[14\] " "No output dependent on input pin \"shamt\[14\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[15\] " "No output dependent on input pin \"shamt\[15\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[16\] " "No output dependent on input pin \"shamt\[16\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[17\] " "No output dependent on input pin \"shamt\[17\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[18\] " "No output dependent on input pin \"shamt\[18\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[19\] " "No output dependent on input pin \"shamt\[19\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[20\] " "No output dependent on input pin \"shamt\[20\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[21\] " "No output dependent on input pin \"shamt\[21\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[22\] " "No output dependent on input pin \"shamt\[22\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[23\] " "No output dependent on input pin \"shamt\[23\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[24\] " "No output dependent on input pin \"shamt\[24\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[25\] " "No output dependent on input pin \"shamt\[25\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[26\] " "No output dependent on input pin \"shamt\[26\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[27\] " "No output dependent on input pin \"shamt\[27\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[28\] " "No output dependent on input pin \"shamt\[28\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[29\] " "No output dependent on input pin \"shamt\[29\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[30\] " "No output dependent on input pin \"shamt\[30\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[31\] " "No output dependent on input pin \"shamt\[31\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599133832 "|ula|shamt[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1472599133832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2256 " "Implemented 2256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "193 " "Implemented 193 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1472599133847 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1472599133847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1993 " "Implemented 1993 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1472599133847 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1472599133847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1472599133847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472599133894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 20:18:53 2016 " "Processing ended: Tue Aug 30 20:18:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472599133894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472599133894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472599133894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472599133894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472599134988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472599134988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 20:18:54 2016 " "Processing started: Tue Aug 30 20:18:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472599134988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1472599134988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1472599134988 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1472599135066 ""}
{ "Info" "0" "" "Project  = ula" {  } {  } 0 0 "Project  = ula" 0 0 "Fitter" 0 0 1472599135066 ""}
{ "Info" "0" "" "Revision = ula" {  } {  } 0 0 "Revision = ula" 0 0 "Fitter" 0 0 1472599135066 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1472599135222 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ula EP2C15AF484C6 " "Automatically selected device EP2C15AF484C6 for design ula" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1472599135378 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1472599135378 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1472599135503 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1472599135519 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1472599135910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1472599135910 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1472599135910 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1472599135910 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 2731 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1472599135925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 2732 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1472599135925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 2733 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1472599135925 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1472599135925 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "257 257 " "No exact pin location assignment(s) for 257 pins of 257 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[4\] " "Pin opcode\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[5\] " "Pin opcode\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[6\] " "Pin opcode\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[7\] " "Pin opcode\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[8\] " "Pin opcode\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[9\] " "Pin opcode\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[10\] " "Pin opcode\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[11\] " "Pin opcode\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[12\] " "Pin opcode\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[13\] " "Pin opcode\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[14\] " "Pin opcode\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[15\] " "Pin opcode\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[16\] " "Pin opcode\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[17\] " "Pin opcode\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[18\] " "Pin opcode\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[19\] " "Pin opcode\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[20\] " "Pin opcode\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[21\] " "Pin opcode\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[22\] " "Pin opcode\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[23\] " "Pin opcode\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[24\] " "Pin opcode\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[25\] " "Pin opcode\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[26\] " "Pin opcode\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[27\] " "Pin opcode\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[28\] " "Pin opcode\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[29\] " "Pin opcode\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[30\] " "Pin opcode\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[31\] " "Pin opcode\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[5\] " "Pin rd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[6\] " "Pin rd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[7\] " "Pin rd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[8\] " "Pin rd\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[9\] " "Pin rd\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[10\] " "Pin rd\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[11\] " "Pin rd\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[12\] " "Pin rd\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[13\] " "Pin rd\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[14\] " "Pin rd\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[15\] " "Pin rd\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[16\] " "Pin rd\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[17\] " "Pin rd\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[18\] " "Pin rd\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[19\] " "Pin rd\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[20\] " "Pin rd\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[21\] " "Pin rd\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[22\] " "Pin rd\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[23\] " "Pin rd\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[24\] " "Pin rd\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[25\] " "Pin rd\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[26\] " "Pin rd\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[27\] " "Pin rd\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[28\] " "Pin rd\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[29\] " "Pin rd\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[30\] " "Pin rd\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[31\] " "Pin rd\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[0\] " "Pin shamt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[1\] " "Pin shamt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[2\] " "Pin shamt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[3\] " "Pin shamt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[4\] " "Pin shamt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[5\] " "Pin shamt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[6\] " "Pin shamt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[7\] " "Pin shamt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[8\] " "Pin shamt\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[9\] " "Pin shamt\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[10\] " "Pin shamt\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[11\] " "Pin shamt\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[12\] " "Pin shamt\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[13\] " "Pin shamt\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[14\] " "Pin shamt\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[15\] " "Pin shamt\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[16\] " "Pin shamt\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[17\] " "Pin shamt\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[18\] " "Pin shamt\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[19\] " "Pin shamt\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[20\] " "Pin shamt\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[21\] " "Pin shamt\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[22\] " "Pin shamt\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[23\] " "Pin shamt\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[24\] " "Pin shamt\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[25\] " "Pin shamt\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[26\] " "Pin shamt\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[27\] " "Pin shamt\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[28\] " "Pin shamt\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[29\] " "Pin shamt\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[30\] " "Pin shamt\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shamt\[31\] " "Pin shamt\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { shamt[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shamt[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[0\] " "Pin res\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[1\] " "Pin res\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[2\] " "Pin res\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[3\] " "Pin res\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[4\] " "Pin res\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[5\] " "Pin res\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[6\] " "Pin res\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[7\] " "Pin res\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[8\] " "Pin res\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[9\] " "Pin res\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[10\] " "Pin res\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[11\] " "Pin res\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[12\] " "Pin res\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[13\] " "Pin res\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[14\] " "Pin res\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[15\] " "Pin res\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[16\] " "Pin res\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[17\] " "Pin res\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[18\] " "Pin res\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[19\] " "Pin res\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[20\] " "Pin res\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[21\] " "Pin res\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[22\] " "Pin res\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[23\] " "Pin res\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[24\] " "Pin res\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[25\] " "Pin res\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[26\] " "Pin res\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[27\] " "Pin res\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[28\] " "Pin res\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[29\] " "Pin res\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[30\] " "Pin res\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[31\] " "Pin res\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { res[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { res[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[0\] " "Pin saida\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[1\] " "Pin saida\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[2\] " "Pin saida\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[3\] " "Pin saida\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[4\] " "Pin saida\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[5\] " "Pin saida\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[6\] " "Pin saida\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[7\] " "Pin saida\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[8\] " "Pin saida\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[9\] " "Pin saida\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[10\] " "Pin saida\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[11\] " "Pin saida\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[12\] " "Pin saida\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[13\] " "Pin saida\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[14\] " "Pin saida\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[15\] " "Pin saida\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[16\] " "Pin saida\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[17\] " "Pin saida\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[18\] " "Pin saida\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[19\] " "Pin saida\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[20\] " "Pin saida\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[21\] " "Pin saida\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[22\] " "Pin saida\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[23\] " "Pin saida\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[24\] " "Pin saida\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[25\] " "Pin saida\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[26\] " "Pin saida\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[27\] " "Pin saida\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[28\] " "Pin saida\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[29\] " "Pin saida\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[30\] " "Pin saida\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida\[31\] " "Pin saida\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[2\] " "Pin rd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[3\] " "Pin rd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[1\] " "Pin rd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[0\] " "Pin rd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[4\] " "Pin rd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rd[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[2\] " "Pin func\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[3\] " "Pin func\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[4\] " "Pin func\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[5\] " "Pin func\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[6\] " "Pin func\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[7\] " "Pin func\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[8\] " "Pin func\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[9\] " "Pin func\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[10\] " "Pin func\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[11\] " "Pin func\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[12\] " "Pin func\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[13\] " "Pin func\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[14\] " "Pin func\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[15\] " "Pin func\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[16\] " "Pin func\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[17\] " "Pin func\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[18\] " "Pin func\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[19\] " "Pin func\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[20\] " "Pin func\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[21\] " "Pin func\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[22\] " "Pin func\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[23\] " "Pin func\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[24\] " "Pin func\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[25\] " "Pin func\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[26\] " "Pin func\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[27\] " "Pin func\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[28\] " "Pin func\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[29\] " "Pin func\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[30\] " "Pin func\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[31\] " "Pin func\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[0\] " "Pin func\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[1\] " "Pin func\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[0\] " "Pin rs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Pin rt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[0] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Pin rt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[1\] " "Pin rs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[1] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Pin rt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[2\] " "Pin rs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[2] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Pin rt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[3\] " "Pin rs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[3] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[4\] " "Pin rt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[4\] " "Pin rs\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[4] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[5\] " "Pin rt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[5\] " "Pin rs\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[5] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[6\] " "Pin rt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[6\] " "Pin rs\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[6] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[7\] " "Pin rt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[7\] " "Pin rs\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[7] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[8\] " "Pin rt\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[8\] " "Pin rs\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[8] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[9\] " "Pin rt\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[9\] " "Pin rs\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[9] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[10\] " "Pin rt\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[10\] " "Pin rs\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[10] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[11\] " "Pin rt\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[11\] " "Pin rs\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[11] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[12\] " "Pin rt\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[12\] " "Pin rs\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[12] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[13\] " "Pin rt\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[13\] " "Pin rs\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[13] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[14\] " "Pin rt\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[14\] " "Pin rs\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[14] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[15\] " "Pin rt\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[15\] " "Pin rs\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[15] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[16\] " "Pin rt\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[16\] " "Pin rs\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[16] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[17\] " "Pin rt\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[17\] " "Pin rs\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[17] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[18\] " "Pin rt\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[18\] " "Pin rs\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[18] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[19\] " "Pin rt\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[19\] " "Pin rs\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[19] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[20\] " "Pin rt\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[20\] " "Pin rs\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[20] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[21\] " "Pin rt\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[21\] " "Pin rs\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[21] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[22\] " "Pin rt\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[22\] " "Pin rs\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[22] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[23\] " "Pin rt\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[23\] " "Pin rs\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[23] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[24\] " "Pin rt\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[24\] " "Pin rs\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[24] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[25\] " "Pin rt\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[25\] " "Pin rs\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[25] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[26\] " "Pin rt\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[26\] " "Pin rs\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[26] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[27\] " "Pin rt\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[27\] " "Pin rs\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[27] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[28\] " "Pin rt\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[28\] " "Pin rs\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[28] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[29\] " "Pin rt\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[29\] " "Pin rs\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[29] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[30\] " "Pin rt\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[30\] " "Pin rs\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[30] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[31\] " "Pin rt\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rt[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rt[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[31\] " "Pin rs\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rs[31] } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1472599136050 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1472599136050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1472599136300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1472599136300 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1472599136316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1472599136457 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1472599136457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1472599136660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1472599136660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1472599136660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1472599136660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1472599136660 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1472599136675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1472599136722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1472599136738 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1472599136738 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "256 unused 3.3V 192 64 0 " "Number of I/O pins in group: 256 (unused VREF, 3.3V VCCIO, 192 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1472599136738 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1472599136738 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1472599136738 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1472599136738 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1472599136738 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1472599136738 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472599136863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1472599137988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472599138629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1472599138644 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1472599143004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472599143004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1472599143269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1472599144879 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1472599144879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472599146050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1472599146050 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1472599146050 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1472599146097 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1472599146113 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[0\] 0 " "Pin \"res\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[1\] 0 " "Pin \"res\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[2\] 0 " "Pin \"res\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[3\] 0 " "Pin \"res\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[4\] 0 " "Pin \"res\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[5\] 0 " "Pin \"res\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[6\] 0 " "Pin \"res\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[7\] 0 " "Pin \"res\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[8\] 0 " "Pin \"res\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[9\] 0 " "Pin \"res\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[10\] 0 " "Pin \"res\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[11\] 0 " "Pin \"res\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[12\] 0 " "Pin \"res\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[13\] 0 " "Pin \"res\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[14\] 0 " "Pin \"res\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[15\] 0 " "Pin \"res\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[16\] 0 " "Pin \"res\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[17\] 0 " "Pin \"res\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[18\] 0 " "Pin \"res\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[19\] 0 " "Pin \"res\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[20\] 0 " "Pin \"res\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[21\] 0 " "Pin \"res\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[22\] 0 " "Pin \"res\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[23\] 0 " "Pin \"res\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[24\] 0 " "Pin \"res\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[25\] 0 " "Pin \"res\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[26\] 0 " "Pin \"res\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[27\] 0 " "Pin \"res\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[28\] 0 " "Pin \"res\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[29\] 0 " "Pin \"res\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[30\] 0 " "Pin \"res\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[31\] 0 " "Pin \"res\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[0\] 0 " "Pin \"saida\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[1\] 0 " "Pin \"saida\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[2\] 0 " "Pin \"saida\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[3\] 0 " "Pin \"saida\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[4\] 0 " "Pin \"saida\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[5\] 0 " "Pin \"saida\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[6\] 0 " "Pin \"saida\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[7\] 0 " "Pin \"saida\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[8\] 0 " "Pin \"saida\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[9\] 0 " "Pin \"saida\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[10\] 0 " "Pin \"saida\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[11\] 0 " "Pin \"saida\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[12\] 0 " "Pin \"saida\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[13\] 0 " "Pin \"saida\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[14\] 0 " "Pin \"saida\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[15\] 0 " "Pin \"saida\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[16\] 0 " "Pin \"saida\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[17\] 0 " "Pin \"saida\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[18\] 0 " "Pin \"saida\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[19\] 0 " "Pin \"saida\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[20\] 0 " "Pin \"saida\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[21\] 0 " "Pin \"saida\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[22\] 0 " "Pin \"saida\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[23\] 0 " "Pin \"saida\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[24\] 0 " "Pin \"saida\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[25\] 0 " "Pin \"saida\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[26\] 0 " "Pin \"saida\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[27\] 0 " "Pin \"saida\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[28\] 0 " "Pin \"saida\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[29\] 0 " "Pin \"saida\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[30\] 0 " "Pin \"saida\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida\[31\] 0 " "Pin \"saida\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1472599146144 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1472599146144 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1472599146644 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1472599146769 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1472599147285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1472599147613 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1472599147785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/output_files/ula.fit.smsg " "Generated suppressed messages file C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/output_files/ula.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1472599148051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472599148910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 20:19:08 2016 " "Processing ended: Tue Aug 30 20:19:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472599148910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472599148910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472599148910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1472599148910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1472599149941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472599149941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 20:19:09 2016 " "Processing started: Tue Aug 30 20:19:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472599149941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1472599149941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1472599149941 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1472599150988 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1472599151019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472599151519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 20:19:11 2016 " "Processing ended: Tue Aug 30 20:19:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472599151519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472599151519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472599151519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1472599151519 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1472599152143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1472599152651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472599152651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 20:19:12 2016 " "Processing started: Tue Aug 30 20:19:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472599152651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472599152651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ula -c ula " "Command: quartus_sta ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472599152651 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1472599152886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1472599153491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ula.sdc " "Synopsys Design Constraints File file not found: 'ula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1472599153773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1472599153773 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153788 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153788 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1472599153804 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1472599153804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1472599153835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.997 " "Worst-case setup slack is -2.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.997     -1181.328 clock  " "   -2.997     -1181.328 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1472599153835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.885 " "Worst-case hold slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885         0.000 clock  " "    0.885         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1472599153851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1472599153851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1472599153851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1121.380 clock  " "   -1.380     -1121.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599153866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1472599153866 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1472599153976 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1472599153976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1472599154038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.813 " "Worst-case setup slack is -0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813       -78.777 clock  " "   -0.813       -78.777 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.420 " "Worst-case hold slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420         0.000 clock  " "    0.420         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1472599154054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1472599154069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1472599154069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1121.380 clock  " "   -1.380     -1121.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1472599154069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1472599154069 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1472599154179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1472599154241 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1472599154257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472599154382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 20:19:14 2016 " "Processing ended: Tue Aug 30 20:19:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472599154382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472599154382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472599154382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472599154382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472599155345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472599155345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 20:19:15 2016 " "Processing started: Tue Aug 30 20:19:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472599155345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472599155345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472599155345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ula.vo C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/simulation/modelsim/ simulation " "Generated file ula.vo in folder \"C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1472599156033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472599156080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 20:19:16 2016 " "Processing ended: Tue Aug 30 20:19:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472599156080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472599156080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472599156080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472599156080 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472599156715 ""}
