Info: Starting: Create simulation model
Info: qsys-generate E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo --family="Arria 10" --part=10AX115U1F45I1SG
Progress: Loading fifo_scfifo/sc_fifo.qsys
Progress: Reading input file
Progress: Adding rx_sc_fifo [altera_avalon_sc_fifo 16.0]
Progress: Parameterizing module rx_sc_fifo
Progress: Adding tx_sc_fifo [altera_avalon_sc_fifo 16.0]
Progress: Parameterizing module tx_sc_fifo
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sc_fifo: "Transforming system: sc_fifo"
Info: sc_fifo: Running transform generation_view_transform
Info: sc_fifo: Running transform generation_view_transform took 0.000s
Info: rx_sc_fifo: Running transform generation_view_transform
Info: rx_sc_fifo: Running transform generation_view_transform took 0.000s
Info: tx_sc_fifo: Running transform generation_view_transform
Info: tx_sc_fifo: Running transform generation_view_transform took 0.000s
Info: sc_fifo: Running transform merlin_avalon_transform
Info: sc_fifo: Running transform merlin_avalon_transform took 0.132s
Info: sc_fifo: "Naming system components in system: sc_fifo"
Info: sc_fifo: "Processing generation queue"
Info: sc_fifo: "Generating: sc_fifo"
Info: sc_fifo: "Generating: altera_avalon_sc_fifo"
Info: sc_fifo: Done "sc_fifo" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo\sc_fifo.spd --output-directory=E:/e10_4_pro/rtl/fifo_scfifo/sc_fifo/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo\sc_fifo.spd --output-directory=E:/e10_4_pro/rtl/fifo_scfifo/sc_fifo/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/e10_4_pro/rtl/fifo_scfifo/sc_fifo/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/e10_4_pro/rtl/fifo_scfifo/sc_fifo/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/e10_4_pro/rtl/fifo_scfifo/sc_fifo/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/e10_4_pro/rtl/fifo_scfifo/sc_fifo/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/e10_4_pro/rtl/fifo_scfifo/sc_fifo/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo.qsys --block-symbol-file --output-directory=E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo --family="Arria 10" --part=10AX115U1F45I1SG
Progress: Loading fifo_scfifo/sc_fifo.qsys
Progress: Reading input file
Progress: Adding rx_sc_fifo [altera_avalon_sc_fifo 16.0]
Progress: Parameterizing module rx_sc_fifo
Progress: Adding tx_sc_fifo [altera_avalon_sc_fifo 16.0]
Progress: Parameterizing module tx_sc_fifo
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo.qsys --synthesis=VERILOG --output-directory=E:\e10_4_pro\rtl\fifo_scfifo\sc_fifo --family="Arria 10" --part=10AX115U1F45I1SG
Progress: Loading fifo_scfifo/sc_fifo.qsys
Progress: Reading input file
Progress: Adding rx_sc_fifo [altera_avalon_sc_fifo 16.0]
Progress: Parameterizing module rx_sc_fifo
Progress: Adding tx_sc_fifo [altera_avalon_sc_fifo 16.0]
Progress: Parameterizing module tx_sc_fifo
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sc_fifo: "Transforming system: sc_fifo"
Info: sc_fifo: Running transform generation_view_transform
Info: sc_fifo: Running transform generation_view_transform took 0.000s
Info: rx_sc_fifo: Running transform generation_view_transform
Info: rx_sc_fifo: Running transform generation_view_transform took 0.000s
Info: tx_sc_fifo: Running transform generation_view_transform
Info: tx_sc_fifo: Running transform generation_view_transform took 0.000s
Info: sc_fifo: Running transform merlin_avalon_transform
Info: sc_fifo: Running transform merlin_avalon_transform took 0.023s
Info: sc_fifo: "Naming system components in system: sc_fifo"
Info: sc_fifo: "Processing generation queue"
Info: sc_fifo: "Generating: sc_fifo"
Info: sc_fifo: "Generating: altera_avalon_sc_fifo"
Info: sc_fifo: Done "sc_fifo" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
