$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module shiftreg_op_tb $end
   $var wire 32 * N [31:0] $end
   $var wire 1 & enable $end
   $var wire 1 ' shift_in $end
   $var wire 4 ( d [3:0] $end
   $var wire 2 ) OP [1:0] $end
   $var wire 4 # q [3:0] $end
   $var wire 1 $ shift_out_right $end
   $var wire 1 % shift_out_left $end
   $scope module uut $end
    $var wire 32 * N [31:0] $end
    $var wire 1 & enable $end
    $var wire 1 ' shift_in $end
    $var wire 4 ( d [3:0] $end
    $var wire 2 ) OP [1:0] $end
    $var wire 4 # q [3:0] $end
    $var wire 1 $ shift_out_right $end
    $var wire 1 % shift_out_left $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
0$
0%
0&
0'
b0000 (
b00 )
b00000000000000000000000000000100 *
#5000
b1010 #
1%
1&
b1010 (
b11 )
#10000
0&
#15000
b0101 #
1$
0%
1&
b10 )
#20000
0&
#25000
b0010 #
0$
1&
#30000
0&
#35000
b0001 #
1$
1&
#40000
0&
#45000
b0000 #
0$
1&
#50000
0&
#55000
b1010 #
1%
1&
b11 )
#60000
0&
#65000
b0100 #
0%
1&
b01 )
#70000
0&
#75000
b1000 #
1%
1&
#80000
0&
#85000
b0000 #
0%
1&
#90000
0&
#95000
b1111 #
1$
1%
1&
b1111 (
b11 )
#100000
0&
#105000
1&
b00 )
#110000
0&
#115000
b1110 #
0$
1&
b01 )
#120000
0&
#125000
b1100 #
1&
#130000
0&
#135000
b1000 #
1&
#140000
0&
#145000
b0000 #
0%
1&
#150000
0&
#155000
1&
