INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW 4/HW 4.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW 5/HW 5.srcs/sources_1/new/BAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW 5/HW 5.srcs/sources_1/new/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW 4/HW 4.srcs/sources_1/new/Immediate Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/new/Otter__TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter__TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW2/HW2.srcs/sources_1/new/PC_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW2/HW2.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW 3/HW 3.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
WARNING: [VRFC 10-3824] variable 'i' must explicitly be declared as automatic or static [C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/HW 3/HW 3.srcs/sources_1/new/REG_FILE.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sources_1/imports/CPE233/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/panch/OneDrive/Desktop/CPE233/HW 6/HW 6.srcs/sim_1/new/Otter_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_TB
