Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating design information... (UID-85)
Warning: Design 'fir' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
x_mul_h_reg[0]/data_in
x_mul_h_reg[1]/data_in
x_mul_h_reg[2]/data_in
x_mul_h_reg[3]/data_in
x_mul_h_reg[4]/data_in
x_mul_h_reg[5]/data_in
x_mul_h_reg[6]/data_in
x_mul_h_reg[7]/data_in
x_mul_h_reg[8]/data_in
x_mul_h_reg[9]/data_in
x_mul_h_reg[10]/data_in
x_mul_h_reg[11]/data_in
x_mul_h_reg[12]/data_in
x_mul_h_reg[13]/data_in
x_mul_h_reg[14]/data_in
x_mul_h_reg[15]/data_in
x_mul_h_reg[16]/data_in
x_mul_h_reg[17]/data_in
x_mul_h_reg[18]/data_in
x_mul_h_reg[19]/data_in
x_mul_h_reg[20]/data_in
x_mul_h_reg[21]/data_in
x_mul_h_reg[22]/data_in
x_mul_h_reg[23]/data_in
x_mul_h_reg[24]/data_in
x_mul_h_reg[25]/data_in
x_mul_h_reg[26]/data_in
x_mul_h_reg[27]/data_in
x_mul_h_reg[28]/data_in
x_mul_h_reg[29]/data_in
x_mul_h_reg[30]/data_in
x_mul_h_reg[31]/data_in

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
