// Seed: 1994947641
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  genvar id_3;
  always @(id_1 or -1'b0) begin : LABEL_0
    id_3 <= -1'b0;
    wait (id_0);
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    input  tri  id_0,
    output tri0 _id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output tri1 id_4,
    input  wire id_5
);
  wire id_7;
  initial
  fork
  join_any : SymbolIdentifier
  assign id_4 = id_2;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  logic [-1  &  -1 : id_1  <<  -1] id_9;
  ;
  always @(posedge id_8) $signed(1);
  ;
endmodule
