---- System Initialization (bar_handle: 0) ----

---- Test (a): AXI config write/read for GBCore and NMP ----
Writing GBCore config...
Writing NMP config...
Reading GBCore config...
  GBCore config readback: 0x00000000 0x00000000 0x00000000 0x00000000
Reading NMP config...
  NMP config readback: 0x00000000 0x00000000 0x00000000 0x00000000

---- Test (b): AXI write/read of GBCore large SRAM ----
  SRAM bank 0 readback: 0x01010101 0x01010101 0x01010101 0x01010101
  SRAM bank 1 readback: 0x02020202 0x02020202 0x02020202 0x02020202
  SRAM bank 2 readback: 0x03030303 0x03030303 0x03030303 0x03030303
  SRAM bank 3 readback: 0x04040404 0x04040404 0x04040404 0x04040404
  SRAM bank 4 readback: 0x05050505 0x05050505 0x05050505 0x05050505
  SRAM bank 5 readback: 0x06060606 0x06060606 0x06060606 0x06060606
  SRAM bank 6 readback: 0x07070707 0x07070707 0x07070707 0x07070707
  SRAM bank 7 readback: 0x08080808 0x08080808 0x08080808 0x08080808

---- Test (c): NMP Softmax writeback to GBCore SRAM ----
Writing Softmax input...
Configuring NMP for Softmax...
Starting Softmax computation...
Reading Softmax result...
  Softmax output: 0x0f0e0d0c 0x0b0a0908 0x07060504 0x03020100

---- Test (d): NMP RMSNorm writeback to GBCore SRAM ----
Writing RMSNorm input...
Configuring NMP for RMSNorm...
Starting RMSNorm computation...
Reading RMSNorm result...
  RMSNorm output: 0x201e1c1a 0x18161412 0x100e0c0a 0x08060402

---- TEST FINISHED SUCCESSFULLY ----
