<stg><name>xFCornerHarrisDetector<3, 3, 0, 1080, 1920, 1, 0, 1, 1, 12, 1920, 5, 12, false></name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:0 %p_threshold_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_threshold

]]></Node>
<StgValue><ssdm name="p_threshold_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:1 %img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:2 %img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:3 %p_read13 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1

]]></Node>
<StgValue><ssdm name="p_read13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:4 %p_read_7 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:5 %img_width_c42 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:6 %img_height_c41 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c41"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:7 %img_width_c40 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:8 %img_height_c39 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c39"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:9 %img_width_c38 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c38"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:10 %img_height_c37 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c37"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:11 %img_width_c36 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c36"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:12 %img_height_c35 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c35"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:13 %img_width_c34 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c34"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:14 %img_width_c33 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c33"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:15 %img_height_c32 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:16 %img_height_c31 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c31"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:17 %gradxy_cols_c = alloca i64

]]></Node>
<StgValue><ssdm name="gradxy_cols_c"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:18 %gradxy_rows_c = alloca i64

]]></Node>
<StgValue><ssdm name="gradxy_rows_c"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:19 %grady_2_cols_c = alloca i64

]]></Node>
<StgValue><ssdm name="grady_2_cols_c"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:20 %grady_2_rows_c = alloca i64

]]></Node>
<StgValue><ssdm name="grady_2_rows_c"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:21 %gradx_2_cols_c = alloca i64

]]></Node>
<StgValue><ssdm name="gradx_2_cols_c"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:22 %gradx_2_rows_c = alloca i64

]]></Node>
<StgValue><ssdm name="gradx_2_rows_c"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:23 %p_threshold_c = alloca i64

]]></Node>
<StgValue><ssdm name="p_threshold_c"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:24 %img_width_c30 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c30"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:25 %img_width_c29 = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:26 %img_width_c = alloca i64

]]></Node>
<StgValue><ssdm name="img_width_c"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:27 %img_height_c28 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c28"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:28 %img_height_c27 = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c27"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:29 %img_height_c = alloca i64

]]></Node>
<StgValue><ssdm name="img_height_c"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:30 %p_src_mat_2_c = alloca i64

]]></Node>
<StgValue><ssdm name="p_src_mat_2_c"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:31 %p_src_mat_1_c = alloca i64

]]></Node>
<StgValue><ssdm name="p_src_mat_1_c"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:35 %gradx_2_data = alloca i64

]]></Node>
<StgValue><ssdm name="gradx_2_data"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:38 %grady_2_data = alloca i64

]]></Node>
<StgValue><ssdm name="grady_2_data"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:41 %gradxy_data = alloca i64

]]></Node>
<StgValue><ssdm name="gradxy_data"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:44 %gradx2g_data = alloca i64

]]></Node>
<StgValue><ssdm name="gradx2g_data"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:47 %grady2g_data = alloca i64

]]></Node>
<StgValue><ssdm name="grady2g_data"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:50 %gradxyg_data = alloca i64

]]></Node>
<StgValue><ssdm name="gradxyg_data"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:53 %score_data = alloca i64

]]></Node>
<StgValue><ssdm name="score_data"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:56 %thresh_data = alloca i64

]]></Node>
<StgValue><ssdm name="thresh_data"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:59 %gradx_mat_data = alloca i64

]]></Node>
<StgValue><ssdm name="gradx_mat_data"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:62 %grady_mat_data = alloca i64

]]></Node>
<StgValue><ssdm name="grady_mat_data"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:65 %gradx1_mat_data = alloca i64

]]></Node>
<StgValue><ssdm name="gradx1_mat_data"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:68 %grady1_mat_data = alloca i64

]]></Node>
<StgValue><ssdm name="grady1_mat_data"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:71 %gradx2_mat_data = alloca i64

]]></Node>
<StgValue><ssdm name="gradx2_mat_data"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:74 %grady2_mat_data = alloca i64

]]></Node>
<StgValue><ssdm name="grady2_mat_data"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:95 %call_ln503 = call void @xFCornerHarrisDetector<3, 3, 0, 1080, 1920, 1, 0, 1, 1, 12, 1920, 5, 12, false>.entry50, i11 %p_read_7, i11 %p_read13, i11 %img_height_read, i11 %img_width_read, i16 %p_threshold_read, i11 %p_src_mat_1_c, i11 %p_src_mat_2_c, i11 %img_height_c, i11 %img_height_c27, i11 %img_height_c28, i11 %img_width_c, i11 %img_width_c29, i11 %img_width_c30, i16 %p_threshold_c

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:109 %call_ln148 = call void @Sobel<0, 3, 0, 2, 1080, 1920, 1, false>, i8 %in_harris_mat_419, i16 %gradx_mat_data, i16 %grady_mat_data, i11 %p_src_mat_1_c, i11 %p_src_mat_2_c, void %call_ln503

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:109 %call_ln148 = call void @Sobel<0, 3, 0, 2, 1080, 1920, 1, false>, i8 %in_harris_mat_419, i16 %gradx_mat_data, i16 %grady_mat_data, i11 %p_src_mat_1_c, i11 %p_src_mat_2_c, void %call_ln503

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:118 %call_ln151 = call void @xFDuplicate<2, 1080, 1920, 3, 1, 5, 1920>24, i16 %gradx_mat_data, i16 %gradx1_mat_data, i16 %gradx2_mat_data, i11 %img_height_c27, i11 %img_width_c29, i11 %img_height_c31, i11 %img_height_c32, i11 %img_width_c33, i11 %img_width_c34, void %call_ln148

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:123 %call_ln154 = call void @xFDuplicate<2, 1080, 1920, 3, 1, 5, 1920>, i16 %grady_mat_data, i16 %grady1_mat_data, i16 %grady2_mat_data, i11 %img_height_c28, i11 %img_width_c30, i11 %img_height_c35, i11 %img_width_c36, void %call_ln148

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:118 %call_ln151 = call void @xFDuplicate<2, 1080, 1920, 3, 1, 5, 1920>24, i16 %gradx_mat_data, i16 %gradx1_mat_data, i16 %gradx2_mat_data, i11 %img_height_c27, i11 %img_width_c29, i11 %img_height_c31, i11 %img_height_c32, i11 %img_width_c33, i11 %img_width_c34, void %call_ln148

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:123 %call_ln154 = call void @xFDuplicate<2, 1080, 1920, 3, 1, 5, 1920>, i16 %grady_mat_data, i16 %grady1_mat_data, i16 %grady2_mat_data, i11 %img_height_c28, i11 %img_width_c30, i11 %img_height_c35, i11 %img_width_c36, void %call_ln148

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:128 %call_ln157 = call void @xFSquare<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>25, i16 %gradx1_mat_data, i16 %gradx_2_data, i11 %img_height_c31, i11 %img_width_c33, i11 %img_height_c37, i11 %img_width_c38, void %call_ln151

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:129 %call_ln160 = call void @xFSquare<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>, i16 %grady1_mat_data, i16 %grady_2_data, i11 %img_height_c35, i11 %img_width_c36, void %call_ln154

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:130 %call_ln163 = call void @xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>, i16 %gradx2_mat_data, i16 %grady2_mat_data, i16 %gradxy_data, i11 %img_height_c32, i11 %img_width_c34, void %call_ln154, void %call_ln151

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:108 %call_ln502 = call void @xFCornerHarrisDetector<3, 3, 0, 1080, 1920, 1, 0, 1, 1, 12, 1920, 5, 12, false>_Block__ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc, i11 %img_height_c, i11 %img_width_c, i11 %gradx_2_rows_c, i11 %gradx_2_cols_c, i11 %grady_2_rows_c, i11 %grady_2_cols_c, i11 %gradxy_rows_c, i11 %gradxy_cols_c, void %call_ln503, void %call_ln503

]]></Node>
<StgValue><ssdm name="call_ln502"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:128 %call_ln157 = call void @xFSquare<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>25, i16 %gradx1_mat_data, i16 %gradx_2_data, i11 %img_height_c31, i11 %img_width_c33, i11 %img_height_c37, i11 %img_width_c38, void %call_ln151

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:129 %call_ln160 = call void @xFSquare<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>, i16 %grady1_mat_data, i16 %grady_2_data, i11 %img_height_c35, i11 %img_width_c36, void %call_ln154

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:130 %call_ln163 = call void @xFMultiply<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, int>, i16 %gradx2_mat_data, i16 %grady2_mat_data, i16 %gradxy_data, i11 %img_height_c32, i11 %img_width_c34, void %call_ln154, void %call_ln151

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:131 %call_ln167 = call void @boxFilter<0, 3, 2, 1080, 1920, 1, false>26, i16 %gradx_2_data, i16 %gradx2g_data, i11 %gradx_2_rows_c, i11 %gradx_2_cols_c, void %call_ln157, void %call_ln502, void %call_ln502

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:132 %call_ln168 = call void @boxFilter<0, 3, 2, 1080, 1920, 1, false>27, i16 %grady_2_data, i16 %grady2g_data, i11 %grady_2_rows_c, i11 %grady_2_cols_c, void %call_ln160, void %call_ln502

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:133 %call_ln169 = call void @boxFilter<0, 3, 2, 1080, 1920, 1, false>, i16 %gradxy_data, i16 %gradxyg_data, i11 %gradxy_rows_c, i11 %gradxy_cols_c, void %call_ln163, void %call_ln502

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:131 %call_ln167 = call void @boxFilter<0, 3, 2, 1080, 1920, 1, false>26, i16 %gradx_2_data, i16 %gradx2g_data, i11 %gradx_2_rows_c, i11 %gradx_2_cols_c, void %call_ln157, void %call_ln502, void %call_ln502

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:132 %call_ln168 = call void @boxFilter<0, 3, 2, 1080, 1920, 1, false>27, i16 %grady_2_data, i16 %grady2g_data, i11 %grady_2_rows_c, i11 %grady_2_cols_c, void %call_ln160, void %call_ln502

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:133 %call_ln169 = call void @boxFilter<0, 3, 2, 1080, 1920, 1, false>, i16 %gradxy_data, i16 %gradxyg_data, i11 %gradxy_rows_c, i11 %gradxy_cols_c, void %call_ln163, void %call_ln502

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:138 %call_ln171 = call void @xFComputeScore<2, 5, 1080, 1920, 3, 5, 1, 5, 12, 1920>, i16 %gradx2g_data, i16 %grady2g_data, i16 %gradxyg_data, i32 %score_data, i11 %img_height_c37, i11 %img_width_c38, i11 %img_height_c39, i11 %img_width_c40, void %call_ln169, void %call_ln168, void %call_ln167, void %call_ln167

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:138 %call_ln171 = call void @xFComputeScore<2, 5, 1080, 1920, 3, 5, 1, 5, 12, 1920>, i16 %gradx2g_data, i16 %grady2g_data, i16 %gradxyg_data, i32 %score_data, i11 %img_height_c37, i11 %img_width_c38, i11 %img_height_c39, i11 %img_width_c40, void %call_ln169, void %call_ln168, void %call_ln167, void %call_ln167

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:143 %call_ln174 = call void @xFThreshold<5, 1080, 1920, 5, 1, 12, 1920>, i32 %score_data, i32 %thresh_data, i16 %p_threshold_c, i11 %img_height_c39, i11 %img_width_c40, i11 %img_height_c41, i11 %img_width_c42, void %call_ln171, void %call_ln171

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:143 %call_ln174 = call void @xFThreshold<5, 1080, 1920, 5, 1, 12, 1920>, i32 %score_data, i32 %thresh_data, i16 %p_threshold_c, i11 %img_height_c39, i11 %img_width_c40, i11 %img_height_c41, i11 %img_width_c42, void %call_ln171, void %call_ln171

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:144 %call_ln176 = call void @xFMaxSuppression<5, 0, 1080, 1920, 5, 0, 1, 12, 1>, i32 %thresh_data, i8 %out_harris_mat_420, i11 %img_height_c41, i11 %img_width_c42, void %call_ln174, void %call_ln174

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:32 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_18

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_harris_mat_420, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:36 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @gradx_2_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %gradx_2_data, i16 %gradx_2_data

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_2_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:39 %empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @grady_2_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %grady_2_data, i16 %grady_2_data

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_2_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:42 %empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @gradxy_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %gradxy_data, i16 %gradxy_data

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxy_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:45 %empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx2g_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %gradx2g_data, i16 %gradx2g_data

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2g_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:48 %empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @grady2g_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %grady2g_data, i16 %grady2g_data

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2g_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:51 %empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @gradxyg_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %gradxyg_data, i16 %gradxyg_data

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxyg_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:54 %empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @score_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i32 %score_data, i32 %score_data

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:57 %empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @thresh_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i32 %thresh_data, i32 %thresh_data

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:60 %empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %gradx_mat_data, i16 %gradx_mat_data

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:63 %empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @grady_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %grady_mat_data, i16 %grady_mat_data

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:66 %empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx1_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %gradx1_mat_data, i16 %gradx1_mat_data

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:69 %empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @grady1_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %grady1_mat_data, i16 %grady1_mat_data

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:72 %empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx2_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %gradx2_mat_data, i16 %gradx2_mat_data

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:75 %empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @grady2_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i16 %grady2_mat_data, i16 %grady2_mat_data

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_data, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:77 %empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @p_src_mat_OC_1_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %p_src_mat_1_c, i11 %p_src_mat_1_c

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:78 %specinterface_ln148 = specinterface void @_ssdm_op_SpecInterface, i11 %p_src_mat_1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln148"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:79 %empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @p_src_mat_OC_2_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %p_src_mat_2_c, i11 %p_src_mat_2_c

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:80 %specinterface_ln148 = specinterface void @_ssdm_op_SpecInterface, i11 %p_src_mat_2_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln148"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:81 %empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c, i11 %img_height_c

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:82 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:83 %empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c27_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c27, i11 %img_height_c27

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:84 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c27, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:85 %empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c28_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c28, i11 %img_height_c28

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:86 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c28, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:87 %empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c, i11 %img_width_c

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:88 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:89 %empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c29_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c29, i11 %img_width_c29

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:90 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c29, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:91 %empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c30_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c30, i11 %img_width_c30

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:92 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c30, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:93 %empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @p_threshold_c_str, i32, void @p_str, void @p_str, i32, i32, i16 %p_threshold_c, i16 %p_threshold_c

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:94 %specinterface_ln174 = specinterface void @_ssdm_op_SpecInterface, i16 %p_threshold_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln174"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:96 %empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx_2_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %gradx_2_rows_c, i11 %gradx_2_rows_c

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %gradx_2_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:98 %empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx_2_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %gradx_2_cols_c, i11 %gradx_2_cols_c

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %gradx_2_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:100 %empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @grady_2_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %grady_2_rows_c, i11 %grady_2_rows_c

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %grady_2_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:102 %empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @grady_2_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %grady_2_cols_c, i11 %grady_2_cols_c

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %grady_2_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:104 %empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @gradxy_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %gradxy_rows_c, i11 %gradxy_rows_c

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %gradxy_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:106 %empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @gradxy_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %gradxy_cols_c, i11 %gradxy_cols_c

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %gradxy_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:110 %empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c31_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c31, i11 %img_height_c31

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:111 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c31, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:112 %empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c32_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c32, i11 %img_height_c32

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:113 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c32, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:114 %empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c33_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c33, i11 %img_width_c33

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:115 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c33, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:116 %empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c34_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c34, i11 %img_width_c34

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:117 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c34, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:119 %empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c35_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c35, i11 %img_height_c35

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:120 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c35, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:121 %empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c36_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c36, i11 %img_width_c36

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:122 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c36, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:124 %empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c37_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c37, i11 %img_height_c37

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:125 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c37, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:126 %empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c38_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c38, i11 %img_width_c38

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:127 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c38, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:134 %empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c39_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c39, i11 %img_height_c39

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:135 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c39, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:136 %empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c40_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c40, i11 %img_width_c40

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:137 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c40, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:139 %empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c41_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_height_c41, i11 %img_height_c41

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:140 %specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c41, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln502"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:141 %empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c42_str, i32, void @p_str, void @p_str, i32, i32, i11 %img_width_c42, i11 %img_width_c42

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:142 %specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c42, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln503"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:144 %call_ln176 = call void @xFMaxSuppression<5, 0, 1080, 1920, 5, 0, 1, 12, 1>, i32 %thresh_data, i8 %out_harris_mat_420, i11 %img_height_c41, i11 %img_width_c42, void %call_ln174, void %call_ln174

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii.exit:145 %ret_ln178 = ret

]]></Node>
<StgValue><ssdm name="ret_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
