// Seed: 1076188553
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_7 = 0;
  if (id_1) begin : LABEL_0
    wire id_2, id_3, \id_4 , id_5;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri id_6,
    input tri id_7,
    output wor id_8,
    input supply1 id_9,
    output tri1 id_10,
    output tri1 id_11,
    input uwire id_12,
    id_18,
    output tri0 id_13,
    input tri id_14,
    input tri id_15,
    output supply0 id_16
);
  wire id_19, id_20;
  assign id_10 = 1;
  wire id_21;
  module_0 modCall_1 (id_21);
  wire id_22;
  xor primCall (id_16, id_14, id_20, id_3, id_12, id_9, id_15, id_1);
endmodule
