{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543007684836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543007684859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 18:14:44 2018 " "Processing started: Fri Nov 23 18:14:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543007684859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543007684859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controle_semaforo_vga -c controle_semaforo_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off controle_semaforo_vga -c controle_semaforo_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543007684859 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543007685478 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pkg.semaforo_VGA.vhd " "Can't analyze file -- file pkg.semaforo_VGA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543007685623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg_semaforo_vga.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pkg_semaforo_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_semaforo_VGA " "Found design unit 1: pkg_semaforo_VGA" {  } { { "pkg_semaforo_VGA.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/pkg_semaforo_VGA.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007686319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007686319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clk-algorithmic " "Found design unit 1: divisor_clk-algorithmic" {  } { { "divisor_clk.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/divisor_clk.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007686336 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/divisor_clk.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007686336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007686336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_raster_de0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_raster_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_raster_DE0-rtl " "Found design unit 1: vga_raster_DE0-rtl" {  } { { "vga_raster_DE0.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007686350 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_raster_DE0 " "Found entity 1: vga_raster_DE0" {  } { { "vga_raster_DE0.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007686350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007686350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_semaforo_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_semaforo_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_semaforo_vga-algorithmic " "Found design unit 1: controle_semaforo_vga-algorithmic" {  } { { "controle_semaforo_vga.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/controle_semaforo_vga.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007686362 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_semaforo_vga " "Found entity 1: controle_semaforo_vga" {  } { { "controle_semaforo_vga.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/controle_semaforo_vga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007686362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007686362 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_semaforo.vhd " "Can't analyze file -- file controle_semaforo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543007686381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle_semaforo_vga " "Elaborating entity \"controle_semaforo_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543007686491 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR controle_semaforo_vga.vhd(17) " "VHDL Signal Declaration warning at controle_semaforo_vga.vhd(17): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle_semaforo_vga.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/controle_semaforo_vga.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543007686610 "|controle_semaforo_vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG controle_semaforo_vga.vhd(17) " "VHDL Signal Declaration warning at controle_semaforo_vga.vhd(17): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle_semaforo_vga.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/controle_semaforo_vga.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543007686611 "|controle_semaforo_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:estDiv " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:estDiv\"" {  } { { "controle_semaforo_vga.vhd" "estDiv" { Text "Z:/labHard/trabalho/controle_semaforo_vga/controle_semaforo_vga.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543007686794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_raster_DE0 vga_raster_DE0:estRaster " "Elaborating entity \"vga_raster_DE0\" for hierarchy \"vga_raster_DE0:estRaster\"" {  } { { "controle_semaforo_vga.vhd" "estRaster" { Text "Z:/labHard/trabalho/controle_semaforo_vga/controle_semaforo_vga.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543007686863 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_raster_DE0:estRaster\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_raster_DE0:estRaster\|Div0\"" {  } { { "vga_raster_DE0.vhd" "Div0" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543007688022 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543007688022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_raster_DE0:estRaster\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_raster_DE0:estRaster\|lpm_divide:Div0\"" {  } { { "vga_raster_DE0.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543007690403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_raster_DE0:estRaster\|lpm_divide:Div0 " "Instantiated megafunction \"vga_raster_DE0:estRaster\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543007690413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543007690413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543007690413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543007690413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543007690413 ""}  } { { "vga_raster_DE0.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543007690413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t0p " "Found entity 1: lpm_divide_t0p" {  } { { "db/lpm_divide_t0p.tdf" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/db/lpm_divide_t0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007690599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007690599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007690708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007690708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_n8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n8f " "Found entity 1: alt_u_div_n8f" {  } { { "db/alt_u_div_n8f.tdf" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/db/alt_u_div_n8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007690926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007690926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007692013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007692013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007692190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007692190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6v9 " "Found entity 1: lpm_abs_6v9" {  } { { "db/lpm_abs_6v9.tdf" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/db/lpm_abs_6v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007692293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007692293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543007692398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543007692398 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1543007693346 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1543007693346 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_raster_DE0.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 24 -1 0 } } { "vga_raster_DE0.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 25 -1 0 } } { "vga_raster_DE0.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/vga_raster_DE0.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543007693385 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543007693385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543007699446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543007701138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543007701138 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_button " "No output dependent on input pin \"sw_button\"" {  } { { "controle_semaforo_vga.vhd" "" { Text "Z:/labHard/trabalho/controle_semaforo_vga/controle_semaforo_vga.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543007702122 "|controle_semaforo_vga|sw_button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543007702122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1163 " "Implemented 1163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543007702125 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543007702125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1146 " "Implemented 1146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543007702125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543007702125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543007702226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 18:15:02 2018 " "Processing ended: Fri Nov 23 18:15:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543007702226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543007702226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543007702226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543007702226 ""}
