{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic x,\n    output logic z\n);\n\n    // State encoding\n    logic [2:0] y;\n\n    // State transition and output logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            y <= 3'b000;\n            z <= 1'b0;\n        end else begin\n            case (y)\n                3'b000: begin\n                    if (x) y <= 3'b001;\n                    else y <= 3'b000;\n                    z <= 1'b0;\n                end\n                3'b001: begin\n                    if (x) y <= 3'b100;\n                    else y <= 3'b001;\n                    z <= 1'b0;\n                end\n                3'b010: begin\n                    if (x) y <= 3'b001;\n                    else y <= 3'b010;\n                    z <= 1'b0;\n                end\n                3'b011: begin\n                    if (x) y <= 3'b010;\n                    else y <= 3'b001;\n                    z <= 1'b1;\n                end\n                3'b100: begin\n                    if (x) y <= 3'b100;\n                    else y <= 3'b011;\n                    z <= 1'b1;\n                end\n                default: begin\n                    y <= 3'b000;\n                    z <= 1'b0;\n                end\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 312,
        "passfail": "R"
    }
}