<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › char › agp › amd64-agp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>amd64-agp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2001-2003 SuSE Labs.</span>
<span class="cm"> * Distributed under the GNU public license, v2.</span>
<span class="cm"> *</span>
<span class="cm"> * This is a GART driver for the AMD Opteron/Athlon64 on-CPU northbridge.</span>
<span class="cm"> * It also includes support for the AMD 8151 AGP bridge,</span>
<span class="cm"> * although it doesn&#39;t actually do much, as all the real</span>
<span class="cm"> * work is done in the northbridge(s).</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/agp_backend.h&gt;</span>
<span class="cp">#include &lt;linux/mmzone.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;		</span><span class="cm">/* PAGE_SIZE */</span><span class="cp"></span>
<span class="cp">#include &lt;asm/e820.h&gt;</span>
<span class="cp">#include &lt;asm/amd_nb.h&gt;</span>
<span class="cp">#include &lt;asm/gart.h&gt;</span>
<span class="cp">#include &quot;agp.h&quot;</span>

<span class="cm">/* NVIDIA K8 registers */</span>
<span class="cp">#define NVIDIA_X86_64_0_APBASE		0x10</span>
<span class="cp">#define NVIDIA_X86_64_1_APBASE1		0x50</span>
<span class="cp">#define NVIDIA_X86_64_1_APLIMIT1	0x54</span>
<span class="cp">#define NVIDIA_X86_64_1_APSIZE		0xa8</span>
<span class="cp">#define NVIDIA_X86_64_1_APBASE2		0xd8</span>
<span class="cp">#define NVIDIA_X86_64_1_APLIMIT2	0xdc</span>

<span class="cm">/* ULi K8 registers */</span>
<span class="cp">#define ULI_X86_64_BASE_ADDR		0x10</span>
<span class="cp">#define ULI_X86_64_HTT_FEA_REG		0x50</span>
<span class="cp">#define ULI_X86_64_ENU_SCR_REG		0x54</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">aperture_resource</span><span class="p">;</span>
<span class="k">static</span> <span class="n">bool</span> <span class="n">__initdata</span> <span class="n">agp_try_unsupported</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">agp_bridges_found</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd64_tlbflush</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">temp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">amd_flush_garts</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd64_insert_memory</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">pg_start</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">;</span>
	<span class="kt">long</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mask_type</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">bridge</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pte</span><span class="p">;</span>

	<span class="n">num_entries</span> <span class="o">=</span> <span class="n">agp_num_entries</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">!=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">mask_type</span> <span class="o">=</span> <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">agp_type_to_mask_type</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="n">type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask_type</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>


	<span class="cm">/* Make sure we can fit the range in the gatt table. */</span>
	<span class="cm">/* FIXME: could wrap */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">pg_start</span> <span class="o">+</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">num_entries</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">j</span> <span class="o">=</span> <span class="n">pg_start</span><span class="p">;</span>

	<span class="cm">/* gatt table should be empty. */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">pg_start</span> <span class="o">+</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">PGE_EMPTY</span><span class="p">(</span><span class="n">agp_bridge</span><span class="p">,</span> <span class="n">readl</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table</span><span class="o">+</span><span class="n">j</span><span class="p">)))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="n">j</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">is_flushed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">global_cache_flush</span><span class="p">();</span>
		<span class="n">mem</span><span class="o">-&gt;</span><span class="n">is_flushed</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="n">pg_start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">mask_memory</span><span class="p">(</span><span class="n">agp_bridge</span><span class="p">,</span>
						      <span class="n">page_to_phys</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">pages</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
						      <span class="n">mask_type</span><span class="p">);</span>

		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xffffff0000000ffcULL</span><span class="p">);</span>
		<span class="n">pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x000000ff00000000ULL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">;</span>
		<span class="n">pte</span> <span class="o">|=</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x00000000fffff000ULL</span><span class="p">);</span>
		<span class="n">pte</span> <span class="o">|=</span> <span class="n">GPTE_VALID</span> <span class="o">|</span> <span class="n">GPTE_COHERENT</span><span class="p">;</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">pte</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table</span><span class="o">+</span><span class="n">j</span><span class="p">);</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table</span><span class="o">+</span><span class="n">j</span><span class="p">);</span>	<span class="cm">/* PCI Posting. */</span>
	<span class="p">}</span>
	<span class="n">amd64_tlbflush</span><span class="p">(</span><span class="n">mem</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This hack alters the order element according</span>
<span class="cm"> * to the size of a long. It sucks. I totally disown this, even</span>
<span class="cm"> * though it does appear to work for the most part.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">aper_size_info_32</span> <span class="n">amd64_aperture_sizes</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span>   <span class="mi">8192</span><span class="p">,</span>   <span class="mi">3</span><span class="o">+</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span>   <span class="mi">16384</span><span class="p">,</span>  <span class="mi">4</span><span class="o">+</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">),</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span>  <span class="mi">32768</span><span class="p">,</span>  <span class="mi">5</span><span class="o">+</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">),</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span>  <span class="mi">65536</span><span class="p">,</span>  <span class="mi">6</span><span class="o">+</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">),</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span> <span class="o">|</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">512</span><span class="p">,</span>  <span class="mi">131072</span><span class="p">,</span> <span class="mi">7</span><span class="o">+</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">),</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">1024</span><span class="p">,</span> <span class="mi">262144</span><span class="p">,</span> <span class="mi">8</span><span class="o">+</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">),</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span> <span class="o">|</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">2048</span><span class="p">,</span> <span class="mi">524288</span><span class="p">,</span> <span class="mi">9</span><span class="o">+</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">),</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span> <span class="o">|</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">}</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Get the current Aperture size from the x86-64.</span>
<span class="cm"> * Note, that there may be multiple x86-64&#39;s, but we just return</span>
<span class="cm"> * the value from the first one we find. The set_size functions</span>
<span class="cm"> * keep the rest coherent anyway. Or at least should do.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd64_fetch_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_32</span> <span class="o">*</span><span class="n">values</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">node_to_amd_nb</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">==</span><span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTURECTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xe</span><span class="p">);</span>
	<span class="n">values</span> <span class="o">=</span> <span class="n">A_SIZE_32</span><span class="p">(</span><span class="n">amd64_aperture_sizes</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">num_aperture_sizes</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size_value</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span> <span class="o">=</span>
			    <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">values</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>

			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">aperture_size_idx</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * In a multiprocessor x86-64 system, this function gets</span>
<span class="cm"> * called once for each CPU.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="nf">amd64_configure</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">hammer</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gatt_table</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">aperturebase</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">aper_base</span><span class="p">;</span>

	<span class="cm">/* Address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">hammer</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTUREBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="n">aperturebase</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">;</span>
	<span class="n">aper_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">aperturebase</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="n">enable_gart_translation</span><span class="p">(</span><span class="n">hammer</span><span class="p">,</span> <span class="n">gatt_table</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">aper_base</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_32</span> <span class="n">amd_8151_sizes</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">2048</span><span class="p">,</span> <span class="mi">524288</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mh">0x00000000</span> <span class="p">},</span>	<span class="cm">/* 0 0 0 0 0 0 */</span>
	<span class="p">{</span><span class="mi">1024</span><span class="p">,</span> <span class="mi">262144</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x00000400</span> <span class="p">},</span>	<span class="cm">/* 1 0 0 0 0 0 */</span>
	<span class="p">{</span><span class="mi">512</span><span class="p">,</span>  <span class="mi">131072</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x00000600</span> <span class="p">},</span>	<span class="cm">/* 1 1 0 0 0 0 */</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span>  <span class="mi">65536</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="mh">0x00000700</span> <span class="p">},</span>	<span class="cm">/* 1 1 1 0 0 0 */</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span>  <span class="mi">32768</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="mh">0x00000720</span> <span class="p">},</span>	<span class="cm">/* 1 1 1 1 0 0 */</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span>   <span class="mi">16384</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00000730</span> <span class="p">},</span>	<span class="cm">/* 1 1 1 1 1 0 */</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span>   <span class="mi">8192</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span> <span class="mh">0x00000738</span> <span class="p">}</span>	<span class="cm">/* 1 1 1 1 1 1 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_8151_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">gatt_bus</span> <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table_real</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_GART</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Configure AGP regs in each x86-64 host bridge. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">amd_nb_num</span><span class="p">();</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span>
			<span class="n">amd64_configure</span><span class="p">(</span><span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="n">gatt_bus</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">amd_flush_garts</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd64_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_GART</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">amd_nb_num</span><span class="p">();</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">;</span>
		<span class="cm">/* disable gart translation */</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTURECTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">GARTEN</span><span class="p">;</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTURECTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">amd_8151_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">amd_8151_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U32_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">amd_8151_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">amd64_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">amd64_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">amd64_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">amd64_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>	<span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Some basic sanity checks for the aperture. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">agp_aperture_valid</span><span class="p">(</span><span class="n">u64</span> <span class="n">aper</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">aperture_valid</span><span class="p">(</span><span class="n">aper</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="mi">32</span><span class="o">*</span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Request the Aperture. This catches cases when someone else</span>
<span class="cm">	   already put a mapping in there - happens with some very broken BIOS</span>

<span class="cm">	   Maybe better to use pci_assign_resource/pci_enable_device instead</span>
<span class="cm">	   trusting the bridges? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">aperture_resource</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">aperture_resource</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">aper</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="s">&quot;aperture&quot;</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">PFX</span> <span class="s">&quot;Aperture conflicts with PCI mapping.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * W*s centric BIOS sometimes only set up the aperture in the AGP</span>
<span class="cm"> * bridge, not the northbridge. On AMD64 this is handled early</span>
<span class="cm"> * in aperture.c, but when IOMMU is not enabled or we run</span>
<span class="cm"> * on a 32bit kernel this needs to be redone.</span>
<span class="cm"> * Unfortunately it is impossible to fix the aperture here because it&#39;s too late</span>
<span class="cm"> * to allocate that much memory. But at least error out cleanly instead of</span>
<span class="cm"> * crashing.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__devinit</span> <span class="kt">int</span> <span class="nf">fix_northbridge</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">agp</span><span class="p">,</span>
								 <span class="n">u16</span> <span class="n">cap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">aper_low</span><span class="p">,</span> <span class="n">aper_hi</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">aper</span><span class="p">,</span> <span class="n">nb_aper</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">order</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nb_order</span><span class="p">,</span> <span class="n">nb_base</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">apsize</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTURECTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nb_order</span><span class="p">);</span>
	<span class="n">nb_order</span> <span class="o">=</span> <span class="p">(</span><span class="n">nb_order</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTUREBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nb_base</span><span class="p">);</span>
	<span class="n">nb_aper</span> <span class="o">=</span> <span class="n">nb_base</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">;</span>

	<span class="cm">/* Northbridge seems to contain crap. Try the AGP bridge. */</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp</span><span class="p">,</span> <span class="n">cap</span><span class="o">+</span><span class="mh">0x14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">apsize</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">apsize</span> <span class="o">==</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">agp_aperture_valid</span><span class="p">(</span><span class="n">nb_aper</span><span class="p">,</span> <span class="p">(</span><span class="mi">32</span><span class="o">*</span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="n">nb_order</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">apsize</span> <span class="o">&amp;=</span> <span class="mh">0xfff</span><span class="p">;</span>
	<span class="cm">/* Some BIOS use weird encodings not in the AGPv3 table. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">apsize</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span>
		<span class="n">apsize</span> <span class="o">|=</span> <span class="mh">0xf00</span><span class="p">;</span>
	<span class="n">order</span> <span class="o">=</span> <span class="mi">7</span> <span class="o">-</span> <span class="n">hweight16</span><span class="p">(</span><span class="n">apsize</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aper_low</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aper_hi</span><span class="p">);</span>
	<span class="n">aper</span> <span class="o">=</span> <span class="p">(</span><span class="n">aper_low</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">22</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">aper_hi</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * On some sick chips APSIZE is 0. This means it wants 4G</span>
<span class="cm">	 * so let double check that order, and lets trust the AMD NB settings</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">order</span> <span class="o">&gt;=</span><span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">aper</span> <span class="o">+</span> <span class="p">(</span><span class="mi">32ULL</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="mi">20</span> <span class="o">+</span> <span class="n">order</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mh">0x100000000ULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;aperture size %u MB is not right, using settings from NB</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="mi">32</span> <span class="o">&lt;&lt;</span> <span class="n">order</span><span class="p">);</span>
		<span class="n">order</span> <span class="o">=</span> <span class="n">nb_order</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nb_order</span> <span class="o">&gt;=</span> <span class="n">order</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">agp_aperture_valid</span><span class="p">(</span><span class="n">nb_aper</span><span class="p">,</span> <span class="p">(</span><span class="mi">32</span><span class="o">*</span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="n">nb_order</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;aperture from AGP @ %Lx size %u MB</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">aper</span><span class="p">,</span> <span class="mi">32</span> <span class="o">&lt;&lt;</span> <span class="n">order</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">order</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="o">!</span><span class="n">agp_aperture_valid</span><span class="p">(</span><span class="n">aper</span><span class="p">,</span> <span class="p">(</span><span class="mi">32</span><span class="o">*</span><span class="mi">1024</span><span class="o">*</span><span class="mi">1024</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="n">order</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">gart_set_size_and_enable</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="n">order</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTUREBASE</span><span class="p">,</span> <span class="n">aper</span> <span class="o">&gt;&gt;</span> <span class="mi">25</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__devinit</span> <span class="kt">int</span> <span class="nf">cache_nbs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cap_ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_cache_northbridges</span><span class="p">()</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_GART</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">amd_nb_num</span><span class="p">();</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fix_northbridge</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pdev</span><span class="p">,</span> <span class="n">cap_ptr</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no usable aperture found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#ifdef __x86_64__</span>
			<span class="cm">/* should port this to i386 */</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;consider rebooting with iommu=memaper=2 to get a good aperture</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Handle AMD 8151 quirks */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">amd8151_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">revstring</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x01</span>: <span class="n">revstring</span><span class="o">=</span><span class="s">&quot;A0&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x02</span>: <span class="n">revstring</span><span class="o">=</span><span class="s">&quot;A1&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x11</span>: <span class="n">revstring</span><span class="o">=</span><span class="s">&quot;B0&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x12</span>: <span class="n">revstring</span><span class="o">=</span><span class="s">&quot;B1&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x13</span>: <span class="n">revstring</span><span class="o">=</span><span class="s">&quot;B2&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x14</span>: <span class="n">revstring</span><span class="o">=</span><span class="s">&quot;B3&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>   <span class="n">revstring</span><span class="o">=</span><span class="s">&quot;??&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;AMD 8151 AGP Bridge rev %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">revstring</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Work around errata.</span>
<span class="cm">	 * Chips before B2 stepping incorrectly reporting v3.5</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="mh">0x13</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;correcting AGP revision (reports 3.5, is really 3.0)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">major_version</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">minor_version</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_32</span> <span class="n">uli_sizes</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span> <span class="mi">65536</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">10</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span> <span class="mi">32768</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">9</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span> <span class="mi">16384</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span> <span class="mi">8192</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">16</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">6</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">8</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">4</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">}</span>
<span class="p">};</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">uli_agp_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">httfea</span><span class="p">,</span><span class="n">baseaddr</span><span class="p">,</span><span class="n">enuscr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">size</span> <span class="o">=</span> <span class="n">amd64_fetch_size</span><span class="p">();</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setting up ULi AGP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev1</span> <span class="o">=</span> <span class="n">pci_get_slot</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span><span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev1</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t find ULi secondary device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uli_sizes</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">uli_sizes</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span> <span class="o">==</span> <span class="n">size</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uli_sizes</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no ULi size found for %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">put</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* shadow x86-64 registers into ULi registers */</span>
	<span class="n">pci_read_config_dword</span> <span class="p">(</span><span class="n">node_to_amd_nb</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTUREBASE</span><span class="p">,</span>
			       <span class="o">&amp;</span><span class="n">httfea</span><span class="p">);</span>

	<span class="cm">/* if x86-64 aperture base is beyond 4G, exit here */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">httfea</span> <span class="o">&amp;</span> <span class="mh">0x7fff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="mi">25</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">put</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">httfea</span> <span class="o">=</span> <span class="p">(</span><span class="n">httfea</span><span class="o">&amp;</span> <span class="mh">0x7fff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ULI_X86_64_BASE_ADDR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">baseaddr</span><span class="p">);</span>
	<span class="n">baseaddr</span><span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">;</span>
	<span class="n">baseaddr</span><span class="o">|=</span> <span class="n">httfea</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ULI_X86_64_BASE_ADDR</span><span class="p">,</span> <span class="n">baseaddr</span><span class="p">);</span>

	<span class="n">enuscr</span><span class="o">=</span> <span class="n">httfea</span><span class="o">+</span> <span class="p">(</span><span class="n">size</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">ULI_X86_64_HTT_FEA_REG</span><span class="p">,</span> <span class="n">httfea</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">ULI_X86_64_ENU_SCR_REG</span><span class="p">,</span> <span class="n">enuscr</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">put:</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">dev1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_32</span> <span class="n">nforce3_sizes</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">512</span><span class="p">,</span>  <span class="mi">131072</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x00000000</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span>  <span class="mi">65536</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span> <span class="mh">0x00000008</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span>  <span class="mi">32768</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span> <span class="mh">0x0000000C</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span>   <span class="mi">16384</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0000000E</span> <span class="p">},</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span>   <span class="mi">8192</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span> <span class="mh">0x0000000F</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* Handle shadow device of the Nvidia NForce3 */</span>
<span class="cm">/* CHECK-ME original 2.4 version set up some IORRs. Check if that is needed. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">nforce3_agp_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">apbase</span><span class="p">,</span> <span class="n">apbar</span><span class="p">,</span> <span class="n">aplimit</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">size</span> <span class="o">=</span> <span class="n">amd64_fetch_size</span><span class="p">();</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setting up Nforce3 AGP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">dev1</span> <span class="o">=</span> <span class="n">pci_get_slot</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev1</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t find Nforce3 secondary device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nforce3_sizes</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nforce3_sizes</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span> <span class="o">==</span> <span class="n">size</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nforce3_sizes</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no NForce3 size found for %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">put</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_1_APSIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xf</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">nforce3_sizes</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size_value</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_1_APSIZE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* shadow x86-64 registers into NVIDIA registers */</span>
	<span class="n">pci_read_config_dword</span> <span class="p">(</span><span class="n">node_to_amd_nb</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="n">AMD64_GARTAPERTUREBASE</span><span class="p">,</span>
			       <span class="o">&amp;</span><span class="n">apbase</span><span class="p">);</span>

	<span class="cm">/* if x86-64 aperture base is beyond 4G, exit here */</span>
	<span class="k">if</span> <span class="p">(</span> <span class="p">(</span><span class="n">apbase</span> <span class="o">&amp;</span> <span class="mh">0x7fff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="mi">25</span><span class="p">)</span> <span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;aperture base &gt; 4G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">put</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">apbase</span> <span class="o">=</span> <span class="p">(</span><span class="n">apbase</span> <span class="o">&amp;</span> <span class="mh">0x7fff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_0_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">apbar</span><span class="p">);</span>
	<span class="n">apbar</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">;</span>
	<span class="n">apbar</span> <span class="o">|=</span> <span class="n">apbase</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_0_APBASE</span><span class="p">,</span> <span class="n">apbar</span><span class="p">);</span>

	<span class="n">aplimit</span> <span class="o">=</span> <span class="n">apbase</span> <span class="o">+</span> <span class="p">(</span><span class="n">size</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_1_APBASE1</span><span class="p">,</span> <span class="n">apbase</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_1_APLIMIT1</span><span class="p">,</span> <span class="n">aplimit</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_1_APBASE2</span><span class="p">,</span> <span class="n">apbase</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev1</span><span class="p">,</span> <span class="n">NVIDIA_X86_64_1_APLIMIT2</span><span class="p">,</span> <span class="n">aplimit</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">put:</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">dev1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">agp_amd64_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				     <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cap_ptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* The Highlander principle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agp_bridges_found</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">cap_ptr</span> <span class="o">=</span> <span class="n">pci_find_capability</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CAP_ID_AGP</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cap_ptr</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="cm">/* Could check for AGPv3 here */</span>

	<span class="n">bridge</span> <span class="o">=</span> <span class="n">agp_alloc_bridge</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bridge</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_AMD</span> <span class="o">&amp;&amp;</span>
	    <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_AMD_8151_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">amd8151_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bridge</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;AGP bridge [%04x/%04x]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">driver</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">amd_8151_driver</span><span class="p">;</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">capndx</span> <span class="o">=</span> <span class="n">cap_ptr</span><span class="p">;</span>

	<span class="cm">/* Fill in the mode register */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bridge</span><span class="o">-&gt;</span><span class="n">capndx</span><span class="o">+</span><span class="n">PCI_AGP_STATUS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cache_nbs</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">cap_ptr</span><span class="p">)</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">nforce3_agp_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_AL</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">uli_agp_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bridge</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">agp_add_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">agp_bridges_found</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">agp_amd64_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">gatt_table_real</span><span class="p">),</span>
			   <span class="n">amd64_aperture_sizes</span><span class="p">[</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">aperture_size_idx</span><span class="p">].</span><span class="n">size</span><span class="p">);</span>
	<span class="n">agp_remove_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
	<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>

	<span class="n">agp_bridges_found</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">agp_amd64_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_save_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pci_choose_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">state</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">agp_amd64_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D0</span><span class="p">);</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">)</span>
		<span class="n">nforce3_agp_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">amd_8151_configure</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">agp_amd64_pci_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_8151_0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* ULi M1689 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_AL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AL_M1689</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* VIA K8T800Pro */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_VIA_K8T800PRO_0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* VIA K8T800 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_VIA_8385_0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* VIA K8M800 / K8N800 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_VIA_8380_0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* VIA K8M890 / K8N890 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>          <span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>     <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>         <span class="o">=</span> <span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>         <span class="o">=</span> <span class="n">PCI_DEVICE_ID_VIA_VT3336</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>      <span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>      <span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* VIA K8T890 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_VIA_3238_0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* VIA K8T800/K8M800/K8N800 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_VIA_838X_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* NForce3 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE3S</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* SIS 755 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_SI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_SI_755</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* SIS 760 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_SI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_SI_760</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* ALI/ULI M1695 */</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_AL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="mh">0x1695</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">agp_amd64_pci_table</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">agp_amd64_pci_promisc_table</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_CLASS</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">agp_amd64_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;agpgart-amd64&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">agp_amd64_pci_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">agp_amd64_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">agp_amd64_remove</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">agp_amd64_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">agp_amd64_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/* Not static due to IOMMU code calling it early. */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">agp_amd64_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">agp_off</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amd64_pci_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">agp_bridges_found</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">agp_try_unsupported</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">agp_try_unsupported_boot</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PFX</span> <span class="s">&quot;No supported AGP bridge found.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#ifdef MODULE</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PFX</span> <span class="s">&quot;You can try agp_try_unsupported=1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#else</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PFX</span> <span class="s">&quot;You can boot with agp=try_unsupported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
			<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amd64_pci_driver</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* First check that we have at least one AMD64 NB */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_dev_present</span><span class="p">(</span><span class="n">amd_nb_misc_ids</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amd64_pci_driver</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Look for any AGP bridge */</span>
		<span class="n">agp_amd64_pci_driver</span><span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">agp_amd64_pci_promisc_table</span><span class="p">;</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">driver_attach</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amd64_pci_driver</span><span class="p">.</span><span class="n">driver</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">agp_bridges_found</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amd64_pci_driver</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">agp_amd64_mod_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef MODULE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gart_iommu_aperture</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">agp_bridges_found</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="n">agp_amd64_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">agp_amd64_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef MODULE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gart_iommu_aperture</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aperture_resource</span><span class="p">)</span>
		<span class="n">release_resource</span><span class="p">(</span><span class="n">aperture_resource</span><span class="p">);</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amd64_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">agp_amd64_mod_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">agp_amd64_cleanup</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Dave Jones &lt;davej@redhat.com&gt;, Andi Kleen&quot;</span><span class="p">);</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">agp_try_unsupported</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
