
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chown_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	4021a8 <__fxstatat@plt+0x518>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <mbrtowc@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 41b000 <__fxstatat@plt+0x19370>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <mbrtowc@plt>:
  401820:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <memcpy@plt>:
  401830:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <memmove@plt>:
  401840:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <_exit@plt>:
  401850:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <strtoul@plt>:
  401860:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <strlen@plt>:
  401870:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <fputs@plt>:
  401880:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <exit@plt>:
  401890:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <error@plt>:
  4018a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <fchdir@plt>:
  4018b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <getgrnam@plt>:
  4018c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <ferror_unlocked@plt>:
  4018d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <__cxa_atexit@plt>:
  4018e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <qsort@plt>:
  4018f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <endgrent@plt>:
  401900:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <lseek@plt>:
  401910:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <__fpending@plt>:
  401920:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <stpcpy@plt>:
  401930:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <fileno@plt>:
  401940:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <fclose@plt>:
  401950:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <nl_langinfo@plt>:
  401960:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <malloc@plt>:
  401970:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <open@plt>:
  401980:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <strncmp@plt>:
  401990:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <bindtextdomain@plt>:
  4019a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <__libc_start_main@plt>:
  4019b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <__printf_chk@plt>:
  4019c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <fstatfs@plt>:
  4019d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <memset@plt>:
  4019e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <getpwnam@plt>:
  4019f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <calloc@plt>:
  401a00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <readdir@plt>:
  401a10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <closedir@plt>:
  401a30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <__openat_2@plt>:
  401a40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <close@plt>:
  401a50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <strrchr@plt>:
  401a60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <__gmon_start__@plt>:
  401a70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <fdopendir@plt>:
  401a80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <abort@plt>:
  401a90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <mbsinit@plt>:
  401aa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <memcmp@plt>:
  401ab0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <textdomain@plt>:
  401ac0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <getopt_long@plt>:
  401ad0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <__fprintf_chk@plt>:
  401ae0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <strcmp@plt>:
  401af0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <getpwuid@plt>:
  401b00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <__ctype_b_loc@plt>:
  401b10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <fseeko@plt>:
  401b20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <free@plt>:
  401b30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <__ctype_get_mb_cur_max@plt>:
  401b40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <fchownat@plt>:
  401b50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <strchr@plt>:
  401b60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <fcntl@plt>:
  401b70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <fflush@plt>:
  401b80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <strcpy@plt>:
  401b90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <dirfd@plt>:
  401ba0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <endpwent@plt>:
  401bb0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <__lxstat@plt>:
  401bc0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <__fxstat@plt>:
  401bd0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <dcgettext@plt>:
  401be0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <fputs_unlocked@plt>:
  401bf0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <__freading@plt>:
  401c00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <iswprint@plt>:
  401c10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <openat@plt>:
  401c20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <__assert_fail@plt>:
  401c30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <__errno_location@plt>:
  401c40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <__xstat@plt>:
  401c50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <getgrgid@plt>:
  401c60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <fchown@plt>:
  401c70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <setlocale@plt>:
  401c80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

0000000000401c90 <__fxstatat@plt>:
  401c90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a370>
  401c94:	ldr	x17, [x16, #568]
  401c98:	add	x16, x16, #0x238
  401c9c:	br	x17

Disassembly of section .text:

0000000000401ca0 <.text>:
  401ca0:	stp	x29, x30, [sp, #-288]!
  401ca4:	mov	x29, sp
  401ca8:	stp	x19, x20, [sp, #16]
  401cac:	mov	w20, w0
  401cb0:	mov	x19, x1
  401cb4:	ldr	x0, [x1]
  401cb8:	stp	x21, x22, [sp, #32]
  401cbc:	adrp	x21, 409000 <__fxstatat@plt+0x7370>
  401cc0:	stp	x23, x24, [sp, #48]
  401cc4:	adrp	x23, 409000 <__fxstatat@plt+0x7370>
  401cc8:	add	x23, x23, #0x211
  401ccc:	stp	x25, x26, [sp, #64]
  401cd0:	add	x21, x21, #0x441
  401cd4:	adrp	x22, 409000 <__fxstatat@plt+0x7370>
  401cd8:	stp	x27, x28, [sp, #80]
  401cdc:	mov	w27, #0xffffffff            	// #-1
  401ce0:	add	x22, x22, #0x600
  401ce4:	stp	w27, w27, [sp, #104]
  401ce8:	adrp	x25, 409000 <__fxstatat@plt+0x7370>
  401cec:	stp	w27, w27, [sp, #112]
  401cf0:	bl	40330c <__fxstatat@plt+0x167c>
  401cf4:	mov	x1, x23
  401cf8:	mov	w0, #0x6                   	// #6
  401cfc:	bl	401c80 <setlocale@plt>
  401d00:	adrp	x26, 409000 <__fxstatat@plt+0x7370>
  401d04:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  401d08:	add	x1, x1, #0x4e4
  401d0c:	mov	x0, x21
  401d10:	add	x22, x22, #0x70
  401d14:	bl	4019a0 <bindtextdomain@plt>
  401d18:	add	x25, x25, #0x51a
  401d1c:	add	x26, x26, #0x5f0
  401d20:	mov	x0, x21
  401d24:	mov	w24, #0x0                   	// #0
  401d28:	bl	401ac0 <textdomain@plt>
  401d2c:	mov	w21, #0x10                  	// #16
  401d30:	adrp	x0, 403000 <__fxstatat@plt+0x1370>
  401d34:	add	x0, x0, #0x1f8
  401d38:	bl	408980 <__fxstatat@plt+0x6cf0>
  401d3c:	add	x0, sp, #0x78
  401d40:	bl	402634 <__fxstatat@plt+0x9a4>
  401d44:	mov	x3, x22
  401d48:	mov	x2, x25
  401d4c:	mov	x1, x19
  401d50:	mov	w0, w20
  401d54:	mov	x4, #0x0                   	// #0
  401d58:	bl	401ad0 <getopt_long@plt>
  401d5c:	cmn	w0, #0x1
  401d60:	b.ne	401da0 <__fxstatat@plt+0x110>  // b.any
  401d64:	ldrb	w0, [sp, #124]
  401d68:	cbz	w0, 401f4c <__fxstatat@plt+0x2bc>
  401d6c:	cmp	w21, #0x10
  401d70:	b.ne	401f50 <__fxstatat@plt+0x2c0>  // b.any
  401d74:	cmp	w27, #0x1
  401d78:	b.ne	401fb0 <__fxstatat@plt+0x320>  // b.any
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  401d84:	mov	x0, #0x0                   	// #0
  401d88:	add	x1, x1, #0x523
  401d8c:	bl	401be0 <dcgettext@plt>
  401d90:	mov	x2, x0
  401d94:	mov	w1, #0x0                   	// #0
  401d98:	mov	w0, w27
  401d9c:	bl	4018a0 <error@plt>
  401da0:	cmp	w0, #0x66
  401da4:	b.eq	401ed8 <__fxstatat@plt+0x248>  // b.none
  401da8:	b.gt	401e38 <__fxstatat@plt+0x1a8>
  401dac:	cmp	w0, #0x52
  401db0:	b.gt	401e24 <__fxstatat@plt+0x194>
  401db4:	cmp	w0, #0x47
  401db8:	b.gt	401df8 <__fxstatat@plt+0x168>
  401dbc:	cmn	w0, #0x3
  401dc0:	b.eq	401eec <__fxstatat@plt+0x25c>  // b.none
  401dc4:	cmn	w0, #0x2
  401dc8:	b.eq	401ee4 <__fxstatat@plt+0x254>  // b.none
  401dcc:	mov	w0, #0x1                   	// #1
  401dd0:	b	401ee8 <__fxstatat@plt+0x258>
  401dd4:	sub	w0, w0, #0x101
  401dd8:	cmp	w0, #0x3
  401ddc:	b.hi	401df0 <__fxstatat@plt+0x160>  // b.pmore
  401de0:	ldrb	w0, [x26, w0, uxtw]
  401de4:	adr	x1, 401df0 <__fxstatat@plt+0x160>
  401de8:	add	x0, x1, w0, sxtb #2
  401dec:	br	x0
  401df0:	mov	w27, #0x1                   	// #1
  401df4:	b	401d44 <__fxstatat@plt+0xb4>
  401df8:	sub	w2, w0, #0x48
  401dfc:	cmp	w2, #0xa
  401e00:	b.hi	401dcc <__fxstatat@plt+0x13c>  // b.pmore
  401e04:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  401e08:	add	x0, x0, #0x5f4
  401e0c:	ldrb	w0, [x0, w2, uxtw]
  401e10:	adr	x1, 401e1c <__fxstatat@plt+0x18c>
  401e14:	add	x0, x1, w0, sxtb #2
  401e18:	br	x0
  401e1c:	mov	w21, #0x2                   	// #2
  401e20:	b	401d44 <__fxstatat@plt+0xb4>
  401e24:	cmp	w0, #0x63
  401e28:	b.ne	401dcc <__fxstatat@plt+0x13c>  // b.any
  401e2c:	mov	w0, #0x1                   	// #1
  401e30:	str	w0, [sp, #120]
  401e34:	b	401d44 <__fxstatat@plt+0xb4>
  401e38:	cmp	w0, #0x104
  401e3c:	b.gt	401dcc <__fxstatat@plt+0x13c>
  401e40:	cmp	w0, #0xff
  401e44:	b.gt	401dd4 <__fxstatat@plt+0x144>
  401e48:	cmp	w0, #0x68
  401e4c:	b.eq	401f44 <__fxstatat@plt+0x2b4>  // b.none
  401e50:	cmp	w0, #0x76
  401e54:	b.ne	401dcc <__fxstatat@plt+0x13c>  // b.any
  401e58:	str	wzr, [sp, #120]
  401e5c:	b	401d44 <__fxstatat@plt+0xb4>
  401e60:	mov	w24, #0x1                   	// #1
  401e64:	b	401d44 <__fxstatat@plt+0xb4>
  401e68:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  401e6c:	ldr	x1, [x0, #712]
  401e70:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  401e74:	str	x1, [x0, #752]
  401e78:	b	401d44 <__fxstatat@plt+0xb4>
  401e7c:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  401e80:	add	x2, sp, #0x74
  401e84:	add	x1, sp, #0x70
  401e88:	mov	x4, #0x0                   	// #0
  401e8c:	ldr	x0, [x0, #712]
  401e90:	mov	x3, #0x0                   	// #0
  401e94:	bl	404b44 <__fxstatat@plt+0x2eb4>
  401e98:	mov	x28, x0
  401e9c:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  401ea0:	add	x5, x0, #0x2c8
  401ea4:	cbz	x28, 401d44 <__fxstatat@plt+0xb4>
  401ea8:	ldr	x0, [x5]
  401eac:	bl	40486c <__fxstatat@plt+0x2bdc>
  401eb0:	mov	x4, x0
  401eb4:	mov	x3, x28
  401eb8:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  401ebc:	mov	w1, #0x0                   	// #0
  401ec0:	add	x2, x2, #0x4f6
  401ec4:	mov	w0, #0x1                   	// #1
  401ec8:	bl	4018a0 <error@plt>
  401ecc:	mov	w0, #0x1                   	// #1
  401ed0:	strb	w0, [sp, #124]
  401ed4:	b	401d44 <__fxstatat@plt+0xb4>
  401ed8:	mov	w0, #0x1                   	// #1
  401edc:	strb	w0, [sp, #137]
  401ee0:	b	401d44 <__fxstatat@plt+0xb4>
  401ee4:	mov	w0, #0x0                   	// #0
  401ee8:	bl	402284 <__fxstatat@plt+0x5f4>
  401eec:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  401ef0:	adrp	x5, 409000 <__fxstatat@plt+0x7370>
  401ef4:	adrp	x4, 409000 <__fxstatat@plt+0x7370>
  401ef8:	add	x5, x5, #0x4fd
  401efc:	ldr	x3, [x0, #592]
  401f00:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  401f04:	add	x4, x4, #0x50a
  401f08:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  401f0c:	ldr	x0, [x0, #728]
  401f10:	add	x2, x2, #0x43d
  401f14:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  401f18:	add	x1, x1, #0xa67
  401f1c:	mov	x6, #0x0                   	// #0
  401f20:	bl	404fcc <__fxstatat@plt+0x333c>
  401f24:	mov	w0, #0x0                   	// #0
  401f28:	bl	401890 <exit@plt>
  401f2c:	mov	w21, #0x11                  	// #17
  401f30:	b	401d44 <__fxstatat@plt+0xb4>
  401f34:	mov	w24, #0x0                   	// #0
  401f38:	b	401d44 <__fxstatat@plt+0xb4>
  401f3c:	mov	w21, #0x10                  	// #16
  401f40:	b	401d44 <__fxstatat@plt+0xb4>
  401f44:	mov	w27, #0x0                   	// #0
  401f48:	b	401d44 <__fxstatat@plt+0xb4>
  401f4c:	mov	w21, #0x10                  	// #16
  401f50:	adrp	x22, 41c000 <__fxstatat@plt+0x1a370>
  401f54:	cmp	w27, #0x0
  401f58:	adrp	x27, 41c000 <__fxstatat@plt+0x1a370>
  401f5c:	cset	w0, ne  // ne = any
  401f60:	ldr	x26, [x22, #752]
  401f64:	strb	w0, [sp, #136]
  401f68:	ldr	w5, [x27, #720]
  401f6c:	mov	x25, x27
  401f70:	sub	w1, w20, w5
  401f74:	cbnz	x26, 402100 <__fxstatat@plt+0x470>
  401f78:	cmp	w1, #0x1
  401f7c:	b.gt	402058 <__fxstatat@plt+0x3c8>
  401f80:	cmp	w5, w20
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	b.lt	401fb8 <__fxstatat@plt+0x328>  // b.tstop
  401f8c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  401f90:	mov	x0, #0x0                   	// #0
  401f94:	add	x1, x1, #0x54d
  401f98:	bl	401be0 <dcgettext@plt>
  401f9c:	mov	w1, #0x0                   	// #0
  401fa0:	mov	x2, x0
  401fa4:	mov	w0, #0x0                   	// #0
  401fa8:	bl	4018a0 <error@plt>
  401fac:	b	401dcc <__fxstatat@plt+0x13c>
  401fb0:	mov	w27, #0x0                   	// #0
  401fb4:	b	401f50 <__fxstatat@plt+0x2c0>
  401fb8:	add	x19, x19, w20, sxtw #3
  401fbc:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  401fc0:	mov	x0, #0x0                   	// #0
  401fc4:	add	x1, x1, #0x55d
  401fc8:	bl	401be0 <dcgettext@plt>
  401fcc:	mov	x21, x0
  401fd0:	ldur	x0, [x19, #-8]
  401fd4:	bl	40486c <__fxstatat@plt+0x2bdc>
  401fd8:	mov	x3, x0
  401fdc:	mov	x2, x21
  401fe0:	mov	w1, #0x0                   	// #0
  401fe4:	mov	w0, #0x0                   	// #0
  401fe8:	bl	4018a0 <error@plt>
  401fec:	b	401dcc <__fxstatat@plt+0x13c>
  401ff0:	ldp	w0, w1, [sp, #184]
  401ff4:	stp	w0, w1, [sp, #104]
  401ff8:	bl	4026b8 <__fxstatat@plt+0xa28>
  401ffc:	str	x0, [sp, #144]
  402000:	ldr	w0, [sp, #188]
  402004:	bl	40267c <__fxstatat@plt+0x9ec>
  402008:	str	x0, [sp, #152]
  40200c:	ldrb	w0, [sp, #124]
  402010:	cbz	w0, 4020c0 <__fxstatat@plt+0x430>
  402014:	cbz	w24, 4020c0 <__fxstatat@plt+0x430>
  402018:	add	x0, x22, #0x2f0
  40201c:	add	x0, x0, #0x8
  402020:	bl	404878 <__fxstatat@plt+0x2be8>
  402024:	str	x0, [sp, #128]
  402028:	cbnz	x0, 4020c0 <__fxstatat@plt+0x430>
  40202c:	bl	401c40 <__errno_location@plt>
  402030:	ldr	w20, [x0]
  402034:	mov	w2, #0x5                   	// #5
  402038:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  40203c:	mov	x0, #0x0                   	// #0
  402040:	add	x1, x1, #0x576
  402044:	bl	401be0 <dcgettext@plt>
  402048:	mov	x19, x0
  40204c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402050:	add	x1, x1, #0xc37
  402054:	b	40213c <__fxstatat@plt+0x4ac>
  402058:	add	x0, sp, #0x78
  40205c:	add	x4, sp, #0x98
  402060:	add	x3, x0, #0x18
  402064:	add	x2, sp, #0x6c
  402068:	ldr	x0, [x19, w5, sxtw #3]
  40206c:	add	x1, sp, #0x68
  402070:	bl	404b44 <__fxstatat@plt+0x2eb4>
  402074:	mov	x20, x0
  402078:	cbz	x0, 402094 <__fxstatat@plt+0x404>
  40207c:	ldrsw	x0, [x27, #720]
  402080:	ldr	x0, [x19, x0, lsl #3]
  402084:	bl	40486c <__fxstatat@plt+0x2bdc>
  402088:	mov	x4, x0
  40208c:	mov	x3, x20
  402090:	b	401eb8 <__fxstatat@plt+0x228>
  402094:	ldr	x0, [sp, #144]
  402098:	cbnz	x0, 4020b0 <__fxstatat@plt+0x420>
  40209c:	ldr	x0, [sp, #152]
  4020a0:	cbz	x0, 4020b0 <__fxstatat@plt+0x420>
  4020a4:	mov	x0, x23
  4020a8:	bl	40528c <__fxstatat@plt+0x35fc>
  4020ac:	str	x0, [sp, #144]
  4020b0:	ldr	w0, [x25, #720]
  4020b4:	add	w0, w0, #0x1
  4020b8:	str	w0, [x25, #720]
  4020bc:	b	40200c <__fxstatat@plt+0x37c>
  4020c0:	ldp	w2, w3, [sp, #104]
  4020c4:	add	x6, sp, #0x78
  4020c8:	ldp	w4, w5, [sp, #112]
  4020cc:	orr	w1, w21, #0x400
  4020d0:	ldrsw	x0, [x25, #720]
  4020d4:	add	x0, x19, x0, lsl #3
  4020d8:	bl	4026f4 <__fxstatat@plt+0xa64>
  4020dc:	and	w0, w0, #0xff
  4020e0:	eor	w0, w0, #0x1
  4020e4:	ldp	x19, x20, [sp, #16]
  4020e8:	ldp	x21, x22, [sp, #32]
  4020ec:	ldp	x23, x24, [sp, #48]
  4020f0:	ldp	x25, x26, [sp, #64]
  4020f4:	ldp	x27, x28, [sp, #80]
  4020f8:	ldp	x29, x30, [sp], #288
  4020fc:	ret
  402100:	cmp	w1, #0x0
  402104:	b.le	401f80 <__fxstatat@plt+0x2f0>
  402108:	add	x1, sp, #0xa0
  40210c:	mov	x0, x26
  402110:	bl	408990 <__fxstatat@plt+0x6d00>
  402114:	cbz	w0, 401ff0 <__fxstatat@plt+0x360>
  402118:	bl	401c40 <__errno_location@plt>
  40211c:	ldr	w20, [x0]
  402120:	mov	w2, #0x5                   	// #5
  402124:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402128:	mov	x0, #0x0                   	// #0
  40212c:	add	x1, x1, #0x576
  402130:	bl	401be0 <dcgettext@plt>
  402134:	mov	x19, x0
  402138:	mov	x1, x26
  40213c:	mov	w0, #0x4                   	// #4
  402140:	bl	404690 <__fxstatat@plt+0x2a00>
  402144:	mov	x2, x19
  402148:	mov	x3, x0
  40214c:	mov	w1, w20
  402150:	mov	w0, #0x1                   	// #1
  402154:	bl	4018a0 <error@plt>
  402158:	mov	x29, #0x0                   	// #0
  40215c:	mov	x30, #0x0                   	// #0
  402160:	mov	x5, x0
  402164:	ldr	x1, [sp]
  402168:	add	x2, sp, #0x8
  40216c:	mov	x6, sp
  402170:	movz	x0, #0x0, lsl #48
  402174:	movk	x0, #0x0, lsl #32
  402178:	movk	x0, #0x40, lsl #16
  40217c:	movk	x0, #0x1ca0
  402180:	movz	x3, #0x0, lsl #48
  402184:	movk	x3, #0x0, lsl #32
  402188:	movk	x3, #0x40, lsl #16
  40218c:	movk	x3, #0x88f8
  402190:	movz	x4, #0x0, lsl #48
  402194:	movk	x4, #0x0, lsl #32
  402198:	movk	x4, #0x40, lsl #16
  40219c:	movk	x4, #0x8978
  4021a0:	bl	4019b0 <__libc_start_main@plt>
  4021a4:	bl	401a90 <abort@plt>
  4021a8:	adrp	x0, 41b000 <__fxstatat@plt+0x19370>
  4021ac:	ldr	x0, [x0, #4064]
  4021b0:	cbz	x0, 4021b8 <__fxstatat@plt+0x528>
  4021b4:	b	401a70 <__gmon_start__@plt>
  4021b8:	ret
  4021bc:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4021c0:	add	x1, x0, #0x2b8
  4021c4:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4021c8:	add	x0, x0, #0x2b8
  4021cc:	cmp	x1, x0
  4021d0:	b.eq	4021fc <__fxstatat@plt+0x56c>  // b.none
  4021d4:	sub	sp, sp, #0x10
  4021d8:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  4021dc:	ldr	x1, [x1, #2552]
  4021e0:	str	x1, [sp, #8]
  4021e4:	cbz	x1, 4021f4 <__fxstatat@plt+0x564>
  4021e8:	mov	x16, x1
  4021ec:	add	sp, sp, #0x10
  4021f0:	br	x16
  4021f4:	add	sp, sp, #0x10
  4021f8:	ret
  4021fc:	ret
  402200:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  402204:	add	x1, x0, #0x2b8
  402208:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  40220c:	add	x0, x0, #0x2b8
  402210:	sub	x1, x1, x0
  402214:	mov	x2, #0x2                   	// #2
  402218:	asr	x1, x1, #3
  40221c:	sdiv	x1, x1, x2
  402220:	cbz	x1, 40224c <__fxstatat@plt+0x5bc>
  402224:	sub	sp, sp, #0x10
  402228:	adrp	x2, 408000 <__fxstatat@plt+0x6370>
  40222c:	ldr	x2, [x2, #2560]
  402230:	str	x2, [sp, #8]
  402234:	cbz	x2, 402244 <__fxstatat@plt+0x5b4>
  402238:	mov	x16, x2
  40223c:	add	sp, sp, #0x10
  402240:	br	x16
  402244:	add	sp, sp, #0x10
  402248:	ret
  40224c:	ret
  402250:	stp	x29, x30, [sp, #-32]!
  402254:	mov	x29, sp
  402258:	str	x19, [sp, #16]
  40225c:	adrp	x19, 41c000 <__fxstatat@plt+0x1a370>
  402260:	ldrb	w0, [x19, #744]
  402264:	cbnz	w0, 402274 <__fxstatat@plt+0x5e4>
  402268:	bl	4021bc <__fxstatat@plt+0x52c>
  40226c:	mov	w0, #0x1                   	// #1
  402270:	strb	w0, [x19, #744]
  402274:	ldr	x19, [sp, #16]
  402278:	ldp	x29, x30, [sp], #32
  40227c:	ret
  402280:	b	402200 <__fxstatat@plt+0x570>
  402284:	stp	x29, x30, [sp, #-176]!
  402288:	mov	x29, sp
  40228c:	stp	x19, x20, [sp, #16]
  402290:	adrp	x20, 41c000 <__fxstatat@plt+0x1a370>
  402294:	stp	x21, x22, [sp, #32]
  402298:	mov	w22, w0
  40229c:	str	x23, [sp, #48]
  4022a0:	cbz	w0, 4022dc <__fxstatat@plt+0x64c>
  4022a4:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  4022b0:	add	x1, x1, #0xa6d
  4022b4:	ldr	x19, [x0, #704]
  4022b8:	mov	x0, #0x0                   	// #0
  4022bc:	bl	401be0 <dcgettext@plt>
  4022c0:	mov	x2, x0
  4022c4:	ldr	x3, [x20, #792]
  4022c8:	mov	x0, x19
  4022cc:	mov	w1, #0x1                   	// #1
  4022d0:	bl	401ae0 <__fprintf_chk@plt>
  4022d4:	mov	w0, w22
  4022d8:	bl	401890 <exit@plt>
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  4022e4:	mov	x0, #0x0                   	// #0
  4022e8:	add	x1, x1, #0xa94
  4022ec:	bl	401be0 <dcgettext@plt>
  4022f0:	adrp	x19, 41c000 <__fxstatat@plt+0x1a370>
  4022f4:	ldr	x3, [x20, #792]
  4022f8:	mov	x1, x0
  4022fc:	mov	w0, #0x1                   	// #1
  402300:	adrp	x21, 408000 <__fxstatat@plt+0x6370>
  402304:	mov	x2, x3
  402308:	add	x21, x21, #0xa67
  40230c:	bl	4019c0 <__printf_chk@plt>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	add	x1, x1, #0xaf5
  402320:	bl	401be0 <dcgettext@plt>
  402324:	ldr	x1, [x19, #728]
  402328:	bl	401bf0 <fputs_unlocked@plt>
  40232c:	mov	w2, #0x5                   	// #5
  402330:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  402334:	mov	x0, #0x0                   	// #0
  402338:	add	x1, x1, #0xb86
  40233c:	bl	401be0 <dcgettext@plt>
  402340:	ldr	x1, [x19, #728]
  402344:	bl	401bf0 <fputs_unlocked@plt>
  402348:	mov	w2, #0x5                   	// #5
  40234c:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  402350:	mov	x0, #0x0                   	// #0
  402354:	add	x1, x1, #0xc4f
  402358:	bl	401be0 <dcgettext@plt>
  40235c:	ldr	x1, [x19, #728]
  402360:	bl	401bf0 <fputs_unlocked@plt>
  402364:	mov	w2, #0x5                   	// #5
  402368:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  40236c:	mov	x0, #0x0                   	// #0
  402370:	add	x1, x1, #0xd36
  402374:	bl	401be0 <dcgettext@plt>
  402378:	ldr	x1, [x19, #728]
  40237c:	bl	401bf0 <fputs_unlocked@plt>
  402380:	mov	w2, #0x5                   	// #5
  402384:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  402388:	mov	x0, #0x0                   	// #0
  40238c:	add	x1, x1, #0xdad
  402390:	bl	401be0 <dcgettext@plt>
  402394:	ldr	x1, [x19, #728]
  402398:	bl	401bf0 <fputs_unlocked@plt>
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  4023a4:	mov	x0, #0x0                   	// #0
  4023a8:	add	x1, x1, #0xf01
  4023ac:	bl	401be0 <dcgettext@plt>
  4023b0:	ldr	x1, [x19, #728]
  4023b4:	bl	401bf0 <fputs_unlocked@plt>
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  4023c0:	mov	x0, #0x0                   	// #0
  4023c4:	add	x1, x1, #0xf81
  4023c8:	bl	401be0 <dcgettext@plt>
  4023cc:	ldr	x1, [x19, #728]
  4023d0:	bl	401bf0 <fputs_unlocked@plt>
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	adrp	x1, 408000 <__fxstatat@plt+0x6370>
  4023dc:	mov	x0, #0x0                   	// #0
  4023e0:	add	x1, x1, #0xffa
  4023e4:	bl	401be0 <dcgettext@plt>
  4023e8:	ldr	x1, [x19, #728]
  4023ec:	bl	401bf0 <fputs_unlocked@plt>
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4023f8:	mov	x0, #0x0                   	// #0
  4023fc:	add	x1, x1, #0x41
  402400:	bl	401be0 <dcgettext@plt>
  402404:	ldr	x1, [x19, #728]
  402408:	bl	401bf0 <fputs_unlocked@plt>
  40240c:	mov	w2, #0x5                   	// #5
  402410:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402414:	mov	x0, #0x0                   	// #0
  402418:	add	x1, x1, #0x212
  40241c:	bl	401be0 <dcgettext@plt>
  402420:	ldr	x1, [x19, #728]
  402424:	bl	401bf0 <fputs_unlocked@plt>
  402428:	mov	w2, #0x5                   	// #5
  40242c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402430:	mov	x0, #0x0                   	// #0
  402434:	add	x1, x1, #0x23f
  402438:	bl	401be0 <dcgettext@plt>
  40243c:	ldr	x1, [x19, #728]
  402440:	bl	401bf0 <fputs_unlocked@plt>
  402444:	mov	w2, #0x5                   	// #5
  402448:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  40244c:	mov	x0, #0x0                   	// #0
  402450:	add	x1, x1, #0x275
  402454:	bl	401be0 <dcgettext@plt>
  402458:	ldr	x1, [x19, #728]
  40245c:	bl	401bf0 <fputs_unlocked@plt>
  402460:	mov	w2, #0x5                   	// #5
  402464:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402468:	mov	x0, #0x0                   	// #0
  40246c:	add	x1, x1, #0x335
  402470:	bl	401be0 <dcgettext@plt>
  402474:	mov	x1, x0
  402478:	ldr	x4, [x20, #792]
  40247c:	add	x20, sp, #0x40
  402480:	mov	w0, #0x1                   	// #1
  402484:	mov	x3, x4
  402488:	mov	x2, x4
  40248c:	bl	4019c0 <__printf_chk@plt>
  402490:	add	x0, sp, #0x40
  402494:	mov	x2, #0x70                  	// #112
  402498:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  40249c:	add	x1, x1, #0x600
  4024a0:	bl	401830 <memcpy@plt>
  4024a4:	ldr	x1, [x20]
  4024a8:	cbnz	x1, 402564 <__fxstatat@plt+0x8d4>
  4024ac:	ldr	x20, [x20, #8]
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4024b8:	mov	x0, #0x0                   	// #0
  4024bc:	cmp	x20, #0x0
  4024c0:	add	x1, x1, #0x3fe
  4024c4:	csel	x20, x20, x21, ne  // ne = any
  4024c8:	adrp	x23, 409000 <__fxstatat@plt+0x7370>
  4024cc:	add	x23, x23, #0x415
  4024d0:	bl	401be0 <dcgettext@plt>
  4024d4:	mov	x1, x0
  4024d8:	mov	x3, x23
  4024dc:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  4024e0:	add	x2, x2, #0x43d
  4024e4:	mov	w0, #0x1                   	// #1
  4024e8:	bl	4019c0 <__printf_chk@plt>
  4024ec:	mov	x1, #0x0                   	// #0
  4024f0:	mov	w0, #0x5                   	// #5
  4024f4:	bl	401c80 <setlocale@plt>
  4024f8:	cbnz	x0, 402578 <__fxstatat@plt+0x8e8>
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402504:	mov	x0, #0x0                   	// #0
  402508:	add	x1, x1, #0x496
  40250c:	bl	401be0 <dcgettext@plt>
  402510:	mov	x1, x0
  402514:	mov	x3, x21
  402518:	mov	x2, x23
  40251c:	mov	w0, #0x1                   	// #1
  402520:	bl	4019c0 <__printf_chk@plt>
  402524:	mov	w2, #0x5                   	// #5
  402528:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  40252c:	mov	x0, #0x0                   	// #0
  402530:	add	x1, x1, #0x4b1
  402534:	bl	401be0 <dcgettext@plt>
  402538:	mov	x1, x0
  40253c:	cmp	x20, x21
  402540:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  402544:	adrp	x3, 408000 <__fxstatat@plt+0x6370>
  402548:	add	x2, x2, #0x211
  40254c:	add	x3, x3, #0xa24
  402550:	mov	w0, #0x1                   	// #1
  402554:	csel	x3, x3, x2, eq  // eq = none
  402558:	mov	x2, x20
  40255c:	bl	4019c0 <__printf_chk@plt>
  402560:	b	4022d4 <__fxstatat@plt+0x644>
  402564:	mov	x0, x21
  402568:	bl	401af0 <strcmp@plt>
  40256c:	cbz	w0, 4024ac <__fxstatat@plt+0x81c>
  402570:	add	x20, x20, #0x10
  402574:	b	4024a4 <__fxstatat@plt+0x814>
  402578:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  40257c:	mov	x2, #0x3                   	// #3
  402580:	add	x1, x1, #0x44b
  402584:	bl	401990 <strncmp@plt>
  402588:	cbz	w0, 4024fc <__fxstatat@plt+0x86c>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402594:	mov	x0, #0x0                   	// #0
  402598:	add	x1, x1, #0x44f
  40259c:	bl	401be0 <dcgettext@plt>
  4025a0:	ldr	x1, [x19, #728]
  4025a4:	bl	401bf0 <fputs_unlocked@plt>
  4025a8:	b	4024fc <__fxstatat@plt+0x86c>
  4025ac:	stp	x29, x30, [sp, #-48]!
  4025b0:	mov	x29, sp
  4025b4:	stp	x19, x20, [sp, #16]
  4025b8:	mov	x19, x1
  4025bc:	str	x21, [sp, #32]
  4025c0:	cbz	x0, 40261c <__fxstatat@plt+0x98c>
  4025c4:	cbz	x1, 402624 <__fxstatat@plt+0x994>
  4025c8:	mov	x21, x0
  4025cc:	bl	401870 <strlen@plt>
  4025d0:	mov	x20, x0
  4025d4:	mov	x0, x19
  4025d8:	bl	401870 <strlen@plt>
  4025dc:	add	x0, x20, x0
  4025e0:	add	x0, x0, #0x2
  4025e4:	bl	4050c0 <__fxstatat@plt+0x3430>
  4025e8:	mov	x1, x21
  4025ec:	mov	x20, x0
  4025f0:	bl	401930 <stpcpy@plt>
  4025f4:	mov	w1, #0x3a                  	// #58
  4025f8:	strh	w1, [x0], #1
  4025fc:	mov	x1, x19
  402600:	mov	x19, x20
  402604:	bl	401b90 <strcpy@plt>
  402608:	mov	x0, x19
  40260c:	ldp	x19, x20, [sp, #16]
  402610:	ldr	x21, [sp, #32]
  402614:	ldp	x29, x30, [sp], #48
  402618:	ret
  40261c:	cbz	x1, 402608 <__fxstatat@plt+0x978>
  402620:	mov	x0, x1
  402624:	ldp	x19, x20, [sp, #16]
  402628:	ldr	x21, [sp, #32]
  40262c:	ldp	x29, x30, [sp], #48
  402630:	b	40528c <__fxstatat@plt+0x35fc>
  402634:	mov	w1, #0x2                   	// #2
  402638:	str	w1, [x0]
  40263c:	mov	w1, #0x1                   	// #1
  402640:	strb	wzr, [x0, #4]
  402644:	str	xzr, [x0, #8]
  402648:	strh	w1, [x0, #16]
  40264c:	stp	xzr, xzr, [x0, #24]
  402650:	ret
  402654:	stp	x29, x30, [sp, #-32]!
  402658:	mov	x29, sp
  40265c:	str	x19, [sp, #16]
  402660:	mov	x19, x0
  402664:	ldr	x0, [x0, #24]
  402668:	bl	401b30 <free@plt>
  40266c:	ldr	x0, [x19, #32]
  402670:	ldr	x19, [sp, #16]
  402674:	ldp	x29, x30, [sp], #32
  402678:	b	401b30 <free@plt>
  40267c:	stp	x29, x30, [sp, #-64]!
  402680:	mov	x29, sp
  402684:	str	x19, [sp, #16]
  402688:	mov	w19, w0
  40268c:	bl	401c60 <getgrgid@plt>
  402690:	cbz	x0, 4026a8 <__fxstatat@plt+0xa18>
  402694:	ldr	x0, [x0]
  402698:	bl	40528c <__fxstatat@plt+0x35fc>
  40269c:	ldr	x19, [sp, #16]
  4026a0:	ldp	x29, x30, [sp], #64
  4026a4:	ret
  4026a8:	add	x1, sp, #0x28
  4026ac:	mov	w0, w19
  4026b0:	bl	4032d8 <__fxstatat@plt+0x1648>
  4026b4:	b	402698 <__fxstatat@plt+0xa08>
  4026b8:	stp	x29, x30, [sp, #-64]!
  4026bc:	mov	x29, sp
  4026c0:	str	x19, [sp, #16]
  4026c4:	mov	w19, w0
  4026c8:	bl	401b00 <getpwuid@plt>
  4026cc:	cbz	x0, 4026e4 <__fxstatat@plt+0xa54>
  4026d0:	ldr	x0, [x0]
  4026d4:	bl	40528c <__fxstatat@plt+0x35fc>
  4026d8:	ldr	x19, [sp, #16]
  4026dc:	ldp	x29, x30, [sp], #64
  4026e0:	ret
  4026e4:	add	x1, sp, #0x28
  4026e8:	mov	w0, w19
  4026ec:	bl	4032d8 <__fxstatat@plt+0x1648>
  4026f0:	b	4026d4 <__fxstatat@plt+0xa44>
  4026f4:	stp	x29, x30, [sp, #-416]!
  4026f8:	mov	x29, sp
  4026fc:	stp	x25, x26, [sp, #64]
  402700:	mov	w26, w2
  402704:	mov	w2, w4
  402708:	stp	w3, w4, [sp, #100]
  40270c:	mov	w3, w5
  402710:	and	w2, w2, w3
  402714:	stp	x19, x20, [sp, #16]
  402718:	cmn	w2, #0x1
  40271c:	stp	x21, x22, [sp, #32]
  402720:	mov	x21, x6
  402724:	stp	x23, x24, [sp, #48]
  402728:	stp	x27, x28, [sp, #80]
  40272c:	str	w5, [sp, #108]
  402730:	str	w2, [sp, #152]
  402734:	b.ne	402828 <__fxstatat@plt+0xb98>  // b.any
  402738:	ldrb	w2, [x6, #16]
  40273c:	cbnz	w2, 402828 <__fxstatat@plt+0xb98>
  402740:	ldr	w2, [x6]
  402744:	cmp	w2, #0x2
  402748:	cset	w3, eq  // eq = none
  40274c:	lsl	w3, w3, #3
  402750:	orr	w1, w3, w1
  402754:	mov	x2, #0x0                   	// #0
  402758:	bl	4052f8 <__fxstatat@plt+0x3668>
  40275c:	mov	x24, x0
  402760:	mov	w0, #0x1                   	// #1
  402764:	str	w0, [sp, #96]
  402768:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  40276c:	add	x0, x0, #0xafc
  402770:	str	x0, [sp, #112]
  402774:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  402778:	add	x0, x0, #0xb46
  40277c:	str	x0, [sp, #120]
  402780:	mov	x0, x24
  402784:	bl	406ce4 <__fxstatat@plt+0x5054>
  402788:	mov	x22, x0
  40278c:	cbnz	x0, 402830 <__fxstatat@plt+0xba0>
  402790:	bl	401c40 <__errno_location@plt>
  402794:	ldr	w20, [x0]
  402798:	mov	x19, x0
  40279c:	cbz	w20, 4027d0 <__fxstatat@plt+0xb40>
  4027a0:	ldrb	w0, [x21, #17]
  4027a4:	str	w0, [sp, #96]
  4027a8:	cbnz	w0, 403144 <__fxstatat@plt+0x14b4>
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4027b4:	mov	x0, #0x0                   	// #0
  4027b8:	add	x1, x1, #0x830
  4027bc:	bl	401be0 <dcgettext@plt>
  4027c0:	mov	x2, x0
  4027c4:	mov	w1, w20
  4027c8:	mov	w0, #0x0                   	// #0
  4027cc:	bl	4018a0 <error@plt>
  4027d0:	mov	x0, x24
  4027d4:	bl	406bf0 <__fxstatat@plt+0x4f60>
  4027d8:	cbz	w0, 402808 <__fxstatat@plt+0xb78>
  4027dc:	ldr	w19, [x19]
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4027e8:	mov	x0, #0x0                   	// #0
  4027ec:	add	x1, x1, #0xbc0
  4027f0:	bl	401be0 <dcgettext@plt>
  4027f4:	mov	w1, w19
  4027f8:	mov	x2, x0
  4027fc:	mov	w0, #0x0                   	// #0
  402800:	bl	4018a0 <error@plt>
  402804:	str	wzr, [sp, #96]
  402808:	ldrb	w0, [sp, #96]
  40280c:	ldp	x19, x20, [sp, #16]
  402810:	ldp	x21, x22, [sp, #32]
  402814:	ldp	x23, x24, [sp, #48]
  402818:	ldp	x25, x26, [sp, #64]
  40281c:	ldp	x27, x28, [sp, #80]
  402820:	ldp	x29, x30, [sp], #416
  402824:	ret
  402828:	mov	w3, #0x0                   	// #0
  40282c:	b	402750 <__fxstatat@plt+0xac0>
  402830:	ldrh	w0, [x0, #108]
  402834:	ldr	x23, [x22, #56]
  402838:	sub	w0, w0, #0x1
  40283c:	cmp	w0, #0x9
  402840:	b.hi	402ab0 <__fxstatat@plt+0xe20>  // b.pmore
  402844:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402848:	add	x1, x1, #0xbd4
  40284c:	ldrh	w0, [x1, w0, uxtw #1]
  402850:	adr	x1, 40285c <__fxstatat@plt+0xbcc>
  402854:	add	x0, x1, w0, sxth #2
  402858:	br	x0
  40285c:	ldrb	w19, [x21, #4]
  402860:	cbz	w19, 402ab0 <__fxstatat@plt+0xe20>
  402864:	ldr	x0, [x21, #8]
  402868:	cbz	x0, 402980 <__fxstatat@plt+0xcf0>
  40286c:	ldr	x1, [x0]
  402870:	ldr	x2, [x22, #128]
  402874:	cmp	x2, x1
  402878:	b.ne	402980 <__fxstatat@plt+0xcf0>  // b.any
  40287c:	ldr	x0, [x0, #8]
  402880:	ldr	x1, [x22, #120]
  402884:	cmp	x1, x0
  402888:	b.ne	402980 <__fxstatat@plt+0xcf0>  // b.any
  40288c:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  402890:	add	x19, x19, #0xc37
  402894:	mov	x1, x19
  402898:	mov	x0, x23
  40289c:	bl	401af0 <strcmp@plt>
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	cbnz	w0, 402920 <__fxstatat@plt+0xc90>
  4028a8:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	add	x1, x1, #0x840
  4028b4:	bl	401be0 <dcgettext@plt>
  4028b8:	mov	x1, x23
  4028bc:	mov	x19, x0
  4028c0:	mov	w0, #0x4                   	// #4
  4028c4:	bl	404690 <__fxstatat@plt+0x2a00>
  4028c8:	mov	x2, x19
  4028cc:	mov	x3, x0
  4028d0:	mov	w1, #0x0                   	// #0
  4028d4:	mov	w0, #0x0                   	// #0
  4028d8:	bl	4018a0 <error@plt>
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4028e4:	mov	x0, #0x0                   	// #0
  4028e8:	add	x1, x1, #0x8a7
  4028ec:	bl	401be0 <dcgettext@plt>
  4028f0:	mov	x2, x0
  4028f4:	mov	w1, #0x0                   	// #0
  4028f8:	mov	w0, #0x0                   	// #0
  4028fc:	bl	4018a0 <error@plt>
  402900:	mov	x1, x22
  402904:	mov	w2, #0x4                   	// #4
  402908:	mov	x0, x24
  40290c:	bl	4072a4 <__fxstatat@plt+0x5614>
  402910:	mov	x0, x24
  402914:	bl	406ce4 <__fxstatat@plt+0x5054>
  402918:	mov	w19, #0x0                   	// #0
  40291c:	b	402980 <__fxstatat@plt+0xcf0>
  402920:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402924:	mov	x0, #0x0                   	// #0
  402928:	add	x1, x1, #0x86d
  40292c:	bl	401be0 <dcgettext@plt>
  402930:	mov	x2, x23
  402934:	mov	x20, x0
  402938:	mov	w1, #0x4                   	// #4
  40293c:	mov	w0, #0x0                   	// #0
  402940:	bl	404604 <__fxstatat@plt+0x2974>
  402944:	mov	x23, x0
  402948:	mov	x2, x19
  40294c:	mov	w1, #0x4                   	// #4
  402950:	mov	w0, #0x1                   	// #1
  402954:	bl	404604 <__fxstatat@plt+0x2974>
  402958:	mov	x3, x23
  40295c:	mov	x4, x0
  402960:	mov	x2, x20
  402964:	mov	w1, #0x0                   	// #0
  402968:	mov	w0, #0x0                   	// #0
  40296c:	bl	4018a0 <error@plt>
  402970:	b	4028dc <__fxstatat@plt+0xc4c>
  402974:	ldrb	w0, [x21, #4]
  402978:	cbnz	w0, 402ab0 <__fxstatat@plt+0xe20>
  40297c:	mov	w19, #0x1                   	// #1
  402980:	ldr	w0, [sp, #96]
  402984:	and	w0, w0, w19
  402988:	str	w0, [sp, #96]
  40298c:	b	402780 <__fxstatat@plt+0xaf0>
  402990:	ldr	x0, [x22, #88]
  402994:	cbnz	x0, 4029bc <__fxstatat@plt+0xd2c>
  402998:	ldr	x0, [x22, #32]
  40299c:	cbnz	x0, 4029bc <__fxstatat@plt+0xd2c>
  4029a0:	mov	x19, #0x1                   	// #1
  4029a4:	mov	w2, w19
  4029a8:	str	x19, [x22, #32]
  4029ac:	mov	x1, x22
  4029b0:	mov	x0, x24
  4029b4:	bl	4072a4 <__fxstatat@plt+0x5614>
  4029b8:	b	402980 <__fxstatat@plt+0xcf0>
  4029bc:	ldrb	w0, [x21, #17]
  4029c0:	cbnz	w0, 402a2c <__fxstatat@plt+0xd9c>
  4029c4:	ldr	w20, [x22, #64]
  4029c8:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4029cc:	add	x1, x1, #0x8d8
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	mov	x0, #0x0                   	// #0
  4029d8:	bl	401be0 <dcgettext@plt>
  4029dc:	mov	x1, x23
  4029e0:	mov	x19, x0
  4029e4:	mov	w0, #0x4                   	// #4
  4029e8:	bl	404690 <__fxstatat@plt+0x2a00>
  4029ec:	mov	x2, x19
  4029f0:	mov	x3, x0
  4029f4:	mov	w1, w20
  4029f8:	b	402a24 <__fxstatat@plt+0xd94>
  4029fc:	ldrb	w0, [x21, #17]
  402a00:	cbnz	w0, 402a2c <__fxstatat@plt+0xd9c>
  402a04:	ldr	w19, [x22, #64]
  402a08:	mov	x2, x23
  402a0c:	mov	w1, #0x3                   	// #3
  402a10:	bl	404738 <__fxstatat@plt+0x2aa8>
  402a14:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  402a18:	mov	x3, x0
  402a1c:	add	x2, x2, #0x4fa
  402a20:	mov	w1, w19
  402a24:	mov	w0, #0x0                   	// #0
  402a28:	bl	4018a0 <error@plt>
  402a2c:	mov	x20, #0x0                   	// #0
  402a30:	mov	w25, #0x1                   	// #1
  402a34:	mov	w4, #0x0                   	// #0
  402a38:	mov	w19, #0x0                   	// #0
  402a3c:	b	402d24 <__fxstatat@plt+0x1094>
  402a40:	ldrb	w0, [x21, #17]
  402a44:	cbnz	w0, 402a2c <__fxstatat@plt+0xd9c>
  402a48:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402a4c:	ldr	w20, [x22, #64]
  402a50:	add	x1, x1, #0x8e9
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	b	4029d4 <__fxstatat@plt+0xd44>
  402a5c:	mov	x1, x22
  402a60:	mov	x0, x24
  402a64:	bl	405348 <__fxstatat@plt+0x36b8>
  402a68:	tst	w0, #0xff
  402a6c:	b.eq	402ab0 <__fxstatat@plt+0xe20>  // b.none
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402a78:	mov	x0, #0x0                   	// #0
  402a7c:	add	x1, x1, #0x902
  402a80:	bl	401be0 <dcgettext@plt>
  402a84:	mov	x19, x0
  402a88:	mov	x2, x23
  402a8c:	mov	w1, #0x3                   	// #3
  402a90:	mov	w0, #0x0                   	// #0
  402a94:	bl	404738 <__fxstatat@plt+0x2aa8>
  402a98:	mov	x2, x19
  402a9c:	mov	x3, x0
  402aa0:	mov	w1, #0x0                   	// #0
  402aa4:	mov	w0, #0x0                   	// #0
  402aa8:	bl	4018a0 <error@plt>
  402aac:	b	402918 <__fxstatat@plt+0xc88>
  402ab0:	ldr	w1, [sp, #152]
  402ab4:	add	x20, x22, #0x78
  402ab8:	ldrb	w0, [x21, #16]
  402abc:	cmn	w1, #0x1
  402ac0:	ldr	x28, [x22, #48]
  402ac4:	b.ne	402ba4 <__fxstatat@plt+0xf14>  // b.any
  402ac8:	ldr	w1, [x21]
  402acc:	cmp	w1, #0x2
  402ad0:	b.ne	402ba4 <__fxstatat@plt+0xf14>  // b.any
  402ad4:	ldr	x1, [x21, #8]
  402ad8:	cbnz	x1, 402ba4 <__fxstatat@plt+0xf14>
  402adc:	cbnz	w0, 402ba8 <__fxstatat@plt+0xf18>
  402ae0:	mov	w4, #0x1                   	// #1
  402ae4:	ldrh	w0, [x22, #108]
  402ae8:	sub	w1, w0, #0x1
  402aec:	and	w1, w1, #0xffff
  402af0:	cmp	w1, #0x1
  402af4:	b.ls	402b04 <__fxstatat@plt+0xe74>  // b.plast
  402af8:	and	w0, w0, #0xfffffffd
  402afc:	cmp	w0, #0x4
  402b00:	b.ne	402de8 <__fxstatat@plt+0x1158>  // b.any
  402b04:	ldr	x0, [x21, #8]
  402b08:	cbz	x0, 402de8 <__fxstatat@plt+0x1158>
  402b0c:	ldr	x1, [x0]
  402b10:	ldr	x2, [x20, #8]
  402b14:	cmp	x2, x1
  402b18:	b.ne	402de8 <__fxstatat@plt+0x1158>  // b.any
  402b1c:	ldr	x1, [x20]
  402b20:	ldr	x0, [x0, #8]
  402b24:	cmp	x1, x0
  402b28:	b.ne	402de8 <__fxstatat@plt+0x1158>  // b.any
  402b2c:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  402b30:	add	x19, x19, #0xc37
  402b34:	mov	x1, x19
  402b38:	mov	x0, x23
  402b3c:	bl	401af0 <strcmp@plt>
  402b40:	mov	w2, #0x5                   	// #5
  402b44:	cbnz	w0, 402d94 <__fxstatat@plt+0x1104>
  402b48:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402b4c:	mov	x0, #0x0                   	// #0
  402b50:	add	x1, x1, #0x840
  402b54:	bl	401be0 <dcgettext@plt>
  402b58:	mov	x1, x23
  402b5c:	mov	x19, x0
  402b60:	mov	w0, #0x4                   	// #4
  402b64:	bl	404690 <__fxstatat@plt+0x2a00>
  402b68:	mov	x2, x19
  402b6c:	mov	x3, x0
  402b70:	mov	w1, #0x0                   	// #0
  402b74:	mov	w0, #0x0                   	// #0
  402b78:	bl	4018a0 <error@plt>
  402b7c:	mov	w2, #0x5                   	// #5
  402b80:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402b84:	mov	x0, #0x0                   	// #0
  402b88:	add	x1, x1, #0x8a7
  402b8c:	bl	401be0 <dcgettext@plt>
  402b90:	mov	x2, x0
  402b94:	mov	w1, #0x0                   	// #0
  402b98:	mov	w0, #0x0                   	// #0
  402b9c:	bl	4018a0 <error@plt>
  402ba0:	b	402918 <__fxstatat@plt+0xc88>
  402ba4:	cbz	w0, 402c28 <__fxstatat@plt+0xf98>
  402ba8:	ldr	w0, [x20, #16]
  402bac:	and	w0, w0, #0xf000
  402bb0:	cmp	w0, #0xa, lsl #12
  402bb4:	b.ne	402c28 <__fxstatat@plt+0xf98>  // b.any
  402bb8:	ldr	w0, [x24, #44]
  402bbc:	add	x2, sp, #0xa0
  402bc0:	mov	x1, x28
  402bc4:	mov	w3, #0x0                   	// #0
  402bc8:	bl	4089c0 <__fxstatat@plt+0x6d30>
  402bcc:	cbz	w0, 402c24 <__fxstatat@plt+0xf94>
  402bd0:	ldrb	w19, [x21, #17]
  402bd4:	cbnz	w19, 402d78 <__fxstatat@plt+0x10e8>
  402bd8:	bl	401c40 <__errno_location@plt>
  402bdc:	ldr	w25, [x0]
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402be8:	mov	x0, #0x0                   	// #0
  402bec:	add	x1, x1, #0x9bc
  402bf0:	bl	401be0 <dcgettext@plt>
  402bf4:	mov	x20, x0
  402bf8:	mov	x1, x23
  402bfc:	mov	w0, #0x4                   	// #4
  402c00:	bl	404690 <__fxstatat@plt+0x2a00>
  402c04:	mov	x3, x0
  402c08:	mov	x2, x20
  402c0c:	mov	w1, w25
  402c10:	mov	w0, #0x0                   	// #0
  402c14:	bl	4018a0 <error@plt>
  402c18:	add	x20, sp, #0xa0
  402c1c:	mov	w4, #0x0                   	// #0
  402c20:	b	402c64 <__fxstatat@plt+0xfd4>
  402c24:	add	x20, sp, #0xa0
  402c28:	ldr	w0, [sp, #104]
  402c2c:	cmn	w0, #0x1
  402c30:	b.eq	402c44 <__fxstatat@plt+0xfb4>  // b.none
  402c34:	ldr	w0, [x20, #24]
  402c38:	ldr	w1, [sp, #104]
  402c3c:	cmp	w1, w0
  402c40:	b.ne	402d80 <__fxstatat@plt+0x10f0>  // b.any
  402c44:	ldr	w0, [sp, #108]
  402c48:	cmn	w0, #0x1
  402c4c:	b.eq	402d88 <__fxstatat@plt+0x10f8>  // b.none
  402c50:	ldr	w0, [x20, #28]
  402c54:	mov	w19, #0x1                   	// #1
  402c58:	ldr	w1, [sp, #108]
  402c5c:	cmp	w0, w1
  402c60:	cset	w4, eq  // eq = none
  402c64:	cbnz	w19, 402ae4 <__fxstatat@plt+0xe54>
  402c68:	str	w4, [sp, #128]
  402c6c:	bl	401c40 <__errno_location@plt>
  402c70:	ldr	w4, [sp, #128]
  402c74:	mov	x27, x0
  402c78:	cbz	w4, 402fb8 <__fxstatat@plt+0x1328>
  402c7c:	ldrb	w25, [x21, #16]
  402c80:	str	w4, [sp, #128]
  402c84:	ldr	w5, [x24, #44]
  402c88:	cbnz	w25, 402df0 <__fxstatat@plt+0x1160>
  402c8c:	ldr	w3, [sp, #100]
  402c90:	mov	w2, w26
  402c94:	mov	x1, x28
  402c98:	mov	w0, w5
  402c9c:	bl	4032d0 <__fxstatat@plt+0x1640>
  402ca0:	cmp	w0, #0x0
  402ca4:	ldr	w4, [sp, #128]
  402ca8:	cset	w19, eq  // eq = none
  402cac:	cbz	w0, 402fa4 <__fxstatat@plt+0x1314>
  402cb0:	ldr	w0, [x27]
  402cb4:	cmp	w0, #0x5f
  402cb8:	csel	w19, w19, w4, ne  // ne = any
  402cbc:	csel	w25, w4, wzr, ne  // ne = any
  402cc0:	eor	w28, w19, #0x1
  402cc4:	and	w28, w4, w28
  402cc8:	ands	w28, w28, #0xff
  402ccc:	b.eq	402d24 <__fxstatat@plt+0x1094>  // b.none
  402cd0:	ldrb	w4, [x21, #17]
  402cd4:	cbnz	w4, 402a38 <__fxstatat@plt+0xda8>
  402cd8:	ldr	w19, [x27]
  402cdc:	cmn	w26, #0x1
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	b.eq	402fac <__fxstatat@plt+0x131c>  // b.none
  402ce8:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402cec:	add	x1, x1, #0x9d2
  402cf0:	mov	x0, #0x0                   	// #0
  402cf4:	bl	401be0 <dcgettext@plt>
  402cf8:	mov	x1, x23
  402cfc:	mov	x27, x0
  402d00:	mov	w0, #0x4                   	// #4
  402d04:	bl	404690 <__fxstatat@plt+0x2a00>
  402d08:	mov	w1, w19
  402d0c:	mov	x3, x0
  402d10:	mov	x2, x27
  402d14:	mov	w0, #0x0                   	// #0
  402d18:	bl	4018a0 <error@plt>
  402d1c:	mov	w19, #0x0                   	// #0
  402d20:	mov	w4, w28
  402d24:	ldr	w0, [x21]
  402d28:	cmp	w0, #0x2
  402d2c:	b.eq	403044 <__fxstatat@plt+0x13b4>  // b.none
  402d30:	cmp	w19, #0x0
  402d34:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402d38:	b.eq	402fc0 <__fxstatat@plt+0x1330>  // b.none
  402d3c:	cbz	w25, 402d70 <__fxstatat@plt+0x10e0>
  402d40:	cmn	w26, #0x1
  402d44:	b.eq	402d54 <__fxstatat@plt+0x10c4>  // b.none
  402d48:	ldr	w1, [x20, #24]
  402d4c:	cmp	w26, w1
  402d50:	b.ne	402fd4 <__fxstatat@plt+0x1344>  // b.any
  402d54:	ldr	w1, [sp, #100]
  402d58:	cmn	w1, #0x1
  402d5c:	b.eq	402d70 <__fxstatat@plt+0x10e0>  // b.none
  402d60:	ldr	w1, [x20, #28]
  402d64:	ldr	w2, [sp, #100]
  402d68:	cmp	w2, w1
  402d6c:	b.ne	402fd4 <__fxstatat@plt+0x1344>  // b.any
  402d70:	cbz	w0, 402fc8 <__fxstatat@plt+0x1338>
  402d74:	b	403044 <__fxstatat@plt+0x13b4>
  402d78:	mov	w19, #0x0                   	// #0
  402d7c:	b	402c18 <__fxstatat@plt+0xf88>
  402d80:	mov	w19, #0x1                   	// #1
  402d84:	b	402c1c <__fxstatat@plt+0xf8c>
  402d88:	mov	w19, #0x1                   	// #1
  402d8c:	mov	w4, w19
  402d90:	b	402c64 <__fxstatat@plt+0xfd4>
  402d94:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402d98:	mov	x0, #0x0                   	// #0
  402d9c:	add	x1, x1, #0x86d
  402da0:	bl	401be0 <dcgettext@plt>
  402da4:	mov	x2, x23
  402da8:	mov	x20, x0
  402dac:	mov	w1, #0x4                   	// #4
  402db0:	mov	w0, #0x0                   	// #0
  402db4:	bl	404604 <__fxstatat@plt+0x2974>
  402db8:	mov	x22, x0
  402dbc:	mov	x2, x19
  402dc0:	mov	w1, #0x4                   	// #4
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	bl	404604 <__fxstatat@plt+0x2974>
  402dcc:	mov	x3, x22
  402dd0:	mov	x4, x0
  402dd4:	mov	x2, x20
  402dd8:	mov	w1, #0x0                   	// #0
  402ddc:	mov	w0, #0x0                   	// #0
  402de0:	bl	4018a0 <error@plt>
  402de4:	b	402b7c <__fxstatat@plt+0xeec>
  402de8:	mov	w19, #0x1                   	// #1
  402dec:	b	402c68 <__fxstatat@plt+0xfd8>
  402df0:	ldr	w0, [sp, #152]
  402df4:	cmn	w0, #0x1
  402df8:	b.ne	402e20 <__fxstatat@plt+0x1190>  // b.any
  402dfc:	ldr	w0, [x24, #44]
  402e00:	mov	w2, w26
  402e04:	ldr	w3, [sp, #100]
  402e08:	mov	x1, x28
  402e0c:	bl	4032c8 <__fxstatat@plt+0x1638>
  402e10:	cmp	w0, #0x0
  402e14:	cset	w19, eq  // eq = none
  402e18:	mov	w4, w25
  402e1c:	b	402cc0 <__fxstatat@plt+0x1030>
  402e20:	ldr	w0, [x20, #16]
  402e24:	and	w0, w0, #0xf000
  402e28:	cmp	w0, #0x8, lsl #12
  402e2c:	b.eq	402eac <__fxstatat@plt+0x121c>  // b.none
  402e30:	cmp	w0, #0x4, lsl #12
  402e34:	b.ne	402dfc <__fxstatat@plt+0x116c>  // b.any
  402e38:	mov	w2, #0x4900                	// #18688
  402e3c:	mov	x1, x28
  402e40:	mov	w0, w5
  402e44:	str	w5, [sp, #128]
  402e48:	str	w2, [sp, #136]
  402e4c:	bl	401a40 <__openat_2@plt>
  402e50:	mov	w3, w0
  402e54:	tbz	w0, #31, 402eb4 <__fxstatat@plt+0x1224>
  402e58:	ldr	w0, [x27]
  402e5c:	cmp	w0, #0xd
  402e60:	b.ne	402ea0 <__fxstatat@plt+0x1210>  // b.any
  402e64:	ldr	w0, [x20, #16]
  402e68:	and	w0, w0, #0xf000
  402e6c:	cmp	w0, #0x8, lsl #12
  402e70:	b.ne	402dfc <__fxstatat@plt+0x116c>  // b.any
  402e74:	ldr	w5, [sp, #128]
  402e78:	mov	x1, x28
  402e7c:	ldr	w2, [sp, #136]
  402e80:	mov	w0, w5
  402e84:	orr	w2, w2, #0x1
  402e88:	bl	401a40 <__openat_2@plt>
  402e8c:	mov	w3, w0
  402e90:	tbz	w0, #31, 402eb4 <__fxstatat@plt+0x1224>
  402e94:	ldr	w0, [x27]
  402e98:	cmp	w0, #0xd
  402e9c:	b.eq	402dfc <__fxstatat@plt+0x116c>  // b.none
  402ea0:	mov	w4, w25
  402ea4:	mov	w19, #0x0                   	// #0
  402ea8:	b	402cc0 <__fxstatat@plt+0x1030>
  402eac:	mov	w2, #0x900                 	// #2304
  402eb0:	b	402e3c <__fxstatat@plt+0x11ac>
  402eb4:	mov	w0, w3
  402eb8:	add	x1, sp, #0x120
  402ebc:	str	w3, [sp, #128]
  402ec0:	bl	4089a0 <__fxstatat@plt+0x6d10>
  402ec4:	ldr	w3, [sp, #128]
  402ec8:	cbnz	w0, 402f50 <__fxstatat@plt+0x12c0>
  402ecc:	ldr	x1, [x20, #8]
  402ed0:	ldr	x0, [sp, #296]
  402ed4:	cmp	x1, x0
  402ed8:	b.ne	402f84 <__fxstatat@plt+0x12f4>  // b.any
  402edc:	ldr	x1, [x20]
  402ee0:	ldr	x0, [sp, #288]
  402ee4:	cmp	x1, x0
  402ee8:	b.ne	402f84 <__fxstatat@plt+0x12f4>  // b.any
  402eec:	ldr	w0, [sp, #104]
  402ef0:	cmn	w0, #0x1
  402ef4:	b.eq	402f08 <__fxstatat@plt+0x1278>  // b.none
  402ef8:	ldr	w1, [sp, #104]
  402efc:	ldr	w0, [sp, #312]
  402f00:	cmp	w1, w0
  402f04:	b.ne	402f8c <__fxstatat@plt+0x12fc>  // b.any
  402f08:	ldr	w0, [sp, #108]
  402f0c:	cmn	w0, #0x1
  402f10:	b.eq	402f24 <__fxstatat@plt+0x1294>  // b.none
  402f14:	ldr	w1, [sp, #108]
  402f18:	ldr	w0, [sp, #316]
  402f1c:	cmp	w1, w0
  402f20:	b.ne	402f8c <__fxstatat@plt+0x12fc>  // b.any
  402f24:	ldr	w2, [sp, #100]
  402f28:	mov	w0, w3
  402f2c:	mov	w1, w26
  402f30:	str	w3, [sp, #128]
  402f34:	bl	401c70 <fchown@plt>
  402f38:	ldr	w3, [sp, #128]
  402f3c:	cbnz	w0, 402f50 <__fxstatat@plt+0x12c0>
  402f40:	mov	w0, w3
  402f44:	bl	401a50 <close@plt>
  402f48:	cbnz	w0, 402ea0 <__fxstatat@plt+0x1210>
  402f4c:	b	402e18 <__fxstatat@plt+0x1188>
  402f50:	mov	w28, #0x6                   	// #6
  402f54:	ldr	w1, [x27]
  402f58:	mov	w0, w3
  402f5c:	str	w1, [sp, #128]
  402f60:	bl	401a50 <close@plt>
  402f64:	ldr	w1, [sp, #128]
  402f68:	cmp	w28, #0x4
  402f6c:	str	w1, [x27]
  402f70:	b.hi	402f94 <__fxstatat@plt+0x1304>  // b.pmore
  402f74:	cmp	w28, #0x2
  402f78:	csel	w4, w25, wzr, eq  // eq = none
  402f7c:	csel	w19, w19, wzr, eq  // eq = none
  402f80:	b	402cc0 <__fxstatat@plt+0x1030>
  402f84:	mov	w28, #0x4                   	// #4
  402f88:	b	402f54 <__fxstatat@plt+0x12c4>
  402f8c:	mov	w28, #0x2                   	// #2
  402f90:	b	402f54 <__fxstatat@plt+0x12c4>
  402f94:	cmp	w28, #0x6
  402f98:	mov	w4, w25
  402f9c:	csel	w19, w19, wzr, ne  // ne = any
  402fa0:	b	402cc0 <__fxstatat@plt+0x1030>
  402fa4:	mov	w25, w4
  402fa8:	b	402cc0 <__fxstatat@plt+0x1030>
  402fac:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  402fb0:	add	x1, x1, #0x9eb
  402fb4:	b	402cf0 <__fxstatat@plt+0x1060>
  402fb8:	mov	w25, #0x1                   	// #1
  402fbc:	b	402d24 <__fxstatat@plt+0x1094>
  402fc0:	cbnz	w0, 403044 <__fxstatat@plt+0x13b4>
  402fc4:	cbz	w19, 403158 <__fxstatat@plt+0x14c8>
  402fc8:	cbz	w25, 40314c <__fxstatat@plt+0x14bc>
  402fcc:	mov	w2, #0x4                   	// #4
  402fd0:	b	40315c <__fxstatat@plt+0x14cc>
  402fd4:	mov	w2, #0x2                   	// #2
  402fd8:	ldr	w0, [x20, #24]
  402fdc:	str	w2, [sp, #128]
  402fe0:	bl	4026b8 <__fxstatat@plt+0xa28>
  402fe4:	mov	x28, x0
  402fe8:	ldr	w0, [x20, #28]
  402fec:	bl	40267c <__fxstatat@plt+0x9ec>
  402ff0:	mov	x20, x0
  402ff4:	ldr	w2, [sp, #128]
  402ff8:	cmp	w2, #0x1
  402ffc:	b.ne	403164 <__fxstatat@plt+0x14d4>  // b.any
  403000:	mov	w2, #0x5                   	// #5
  403004:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403008:	mov	x0, #0x0                   	// #0
  40300c:	add	x1, x1, #0xa00
  403010:	bl	401be0 <dcgettext@plt>
  403014:	mov	x25, x0
  403018:	mov	x1, x23
  40301c:	mov	w0, #0x4                   	// #4
  403020:	bl	404690 <__fxstatat@plt+0x2a00>
  403024:	mov	x2, x0
  403028:	mov	x1, x25
  40302c:	mov	w0, #0x1                   	// #1
  403030:	bl	4019c0 <__printf_chk@plt>
  403034:	mov	x0, x28
  403038:	bl	401b30 <free@plt>
  40303c:	mov	x0, x20
  403040:	bl	401b30 <free@plt>
  403044:	ldrb	w0, [x21, #4]
  403048:	cbnz	w0, 402980 <__fxstatat@plt+0xcf0>
  40304c:	mov	w2, #0x4                   	// #4
  403050:	b	4029ac <__fxstatat@plt+0xd1c>
  403054:	mov	w2, #0x1                   	// #1
  403058:	b	402fd8 <__fxstatat@plt+0x1348>
  40305c:	cbz	x3, 40306c <__fxstatat@plt+0x13dc>
  403060:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403064:	add	x1, x1, #0xa5f
  403068:	b	4031d0 <__fxstatat@plt+0x1540>
  40306c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403070:	add	x1, x1, #0xa82
  403074:	b	4031d0 <__fxstatat@plt+0x1540>
  403078:	mov	w2, #0x5                   	// #5
  40307c:	cbz	x0, 4030a8 <__fxstatat@plt+0x1418>
  403080:	cbz	x4, 403090 <__fxstatat@plt+0x1400>
  403084:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403088:	add	x1, x1, #0xaa0
  40308c:	b	4031d0 <__fxstatat@plt+0x1540>
  403090:	cbz	x3, 4030a0 <__fxstatat@plt+0x1410>
  403094:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403098:	add	x1, x1, #0xad0
  40309c:	b	4031d0 <__fxstatat@plt+0x1540>
  4030a0:	ldr	x1, [sp, #112]
  4030a4:	b	4031d0 <__fxstatat@plt+0x1540>
  4030a8:	cbz	x4, 403104 <__fxstatat@plt+0x1474>
  4030ac:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4030b0:	add	x1, x1, #0xb1e
  4030b4:	bl	401be0 <dcgettext@plt>
  4030b8:	mov	x5, x0
  4030bc:	mov	x27, x25
  4030c0:	mov	x25, #0x0                   	// #0
  4030c4:	mov	x1, x23
  4030c8:	mov	w0, #0x4                   	// #4
  4030cc:	str	x5, [sp, #128]
  4030d0:	bl	404690 <__fxstatat@plt+0x2a00>
  4030d4:	ldr	x5, [sp, #128]
  4030d8:	mov	x2, x0
  4030dc:	mov	x4, x25
  4030e0:	mov	x3, x27
  4030e4:	mov	x1, x5
  4030e8:	mov	w0, #0x1                   	// #1
  4030ec:	bl	4019c0 <__printf_chk@plt>
  4030f0:	mov	x0, x27
  4030f4:	bl	401b30 <free@plt>
  4030f8:	mov	x0, x25
  4030fc:	bl	401b30 <free@plt>
  403100:	b	403034 <__fxstatat@plt+0x13a4>
  403104:	cbz	x3, 403110 <__fxstatat@plt+0x1480>
  403108:	ldr	x1, [sp, #120]
  40310c:	b	4030b4 <__fxstatat@plt+0x1424>
  403110:	ldr	x1, [sp, #112]
  403114:	b	4030b4 <__fxstatat@plt+0x1424>
  403118:	cbz	x4, 403128 <__fxstatat@plt+0x1498>
  40311c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403120:	add	x1, x1, #0xb6a
  403124:	b	4031d0 <__fxstatat@plt+0x1540>
  403128:	cbz	x3, 403138 <__fxstatat@plt+0x14a8>
  40312c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403130:	add	x1, x1, #0xb8a
  403134:	b	4031d0 <__fxstatat@plt+0x1540>
  403138:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  40313c:	add	x1, x1, #0xba6
  403140:	b	4031d0 <__fxstatat@plt+0x1540>
  403144:	str	wzr, [sp, #96]
  403148:	b	4027d0 <__fxstatat@plt+0xb40>
  40314c:	cbnz	x20, 403054 <__fxstatat@plt+0x13c4>
  403150:	mov	x28, #0x0                   	// #0
  403154:	b	403000 <__fxstatat@plt+0x1370>
  403158:	mov	w2, #0x3                   	// #3
  40315c:	cbnz	x20, 402fd8 <__fxstatat@plt+0x1348>
  403160:	mov	x28, #0x0                   	// #0
  403164:	ldp	x4, x3, [x21, #24]
  403168:	str	x4, [sp, #128]
  40316c:	str	x3, [sp, #144]
  403170:	str	w2, [sp, #156]
  403174:	mov	x1, x3
  403178:	mov	x0, x4
  40317c:	bl	4025ac <__fxstatat@plt+0x91c>
  403180:	mov	x25, x0
  403184:	ldr	x4, [sp, #128]
  403188:	ldr	x3, [sp, #144]
  40318c:	cmp	x4, #0x0
  403190:	csel	x0, x28, xzr, ne  // ne = any
  403194:	stp	x3, x4, [sp, #128]
  403198:	cmp	x3, #0x0
  40319c:	csel	x1, x20, xzr, ne  // ne = any
  4031a0:	bl	4025ac <__fxstatat@plt+0x91c>
  4031a4:	mov	x27, x0
  4031a8:	ldr	w2, [sp, #156]
  4031ac:	ldp	x3, x4, [sp, #128]
  4031b0:	cmp	w2, #0x3
  4031b4:	b.eq	403078 <__fxstatat@plt+0x13e8>  // b.none
  4031b8:	cmp	w2, #0x4
  4031bc:	mov	w2, #0x5                   	// #5
  4031c0:	b.eq	403118 <__fxstatat@plt+0x1488>  // b.none
  4031c4:	cbz	x4, 40305c <__fxstatat@plt+0x13cc>
  4031c8:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4031cc:	add	x1, x1, #0xa38
  4031d0:	mov	x0, #0x0                   	// #0
  4031d4:	bl	401be0 <dcgettext@plt>
  4031d8:	mov	x5, x0
  4031dc:	b	4030c4 <__fxstatat@plt+0x1434>
  4031e0:	adrp	x1, 41c000 <__fxstatat@plt+0x1a370>
  4031e4:	str	x0, [x1, #776]
  4031e8:	ret
  4031ec:	adrp	x1, 41c000 <__fxstatat@plt+0x1a370>
  4031f0:	strb	w0, [x1, #784]
  4031f4:	ret
  4031f8:	stp	x29, x30, [sp, #-48]!
  4031fc:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  403200:	mov	x29, sp
  403204:	ldr	x0, [x0, #728]
  403208:	stp	x19, x20, [sp, #16]
  40320c:	stp	x21, x22, [sp, #32]
  403210:	bl	40749c <__fxstatat@plt+0x580c>
  403214:	cbz	w0, 4032a8 <__fxstatat@plt+0x1618>
  403218:	adrp	x21, 41c000 <__fxstatat@plt+0x1a370>
  40321c:	add	x0, x21, #0x308
  403220:	ldrb	w22, [x0, #8]
  403224:	bl	401c40 <__errno_location@plt>
  403228:	mov	x19, x0
  40322c:	cbz	w22, 40323c <__fxstatat@plt+0x15ac>
  403230:	ldr	w0, [x0]
  403234:	cmp	w0, #0x20
  403238:	b.eq	4032a8 <__fxstatat@plt+0x1618>  // b.none
  40323c:	mov	w2, #0x5                   	// #5
  403240:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403244:	mov	x0, #0x0                   	// #0
  403248:	add	x1, x1, #0xbed
  40324c:	bl	401be0 <dcgettext@plt>
  403250:	mov	x20, x0
  403254:	ldr	x0, [x21, #776]
  403258:	cbz	x0, 40328c <__fxstatat@plt+0x15fc>
  40325c:	ldr	w19, [x19]
  403260:	bl	404728 <__fxstatat@plt+0x2a98>
  403264:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  403268:	mov	x3, x0
  40326c:	mov	x4, x20
  403270:	add	x2, x2, #0x4f6
  403274:	mov	w1, w19
  403278:	mov	w0, #0x0                   	// #0
  40327c:	bl	4018a0 <error@plt>
  403280:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  403284:	ldr	w0, [x0, #600]
  403288:	bl	401850 <_exit@plt>
  40328c:	ldr	w1, [x19]
  403290:	mov	x3, x20
  403294:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  403298:	mov	w0, #0x0                   	// #0
  40329c:	add	x2, x2, #0x4fa
  4032a0:	bl	4018a0 <error@plt>
  4032a4:	b	403280 <__fxstatat@plt+0x15f0>
  4032a8:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4032ac:	ldr	x0, [x0, #704]
  4032b0:	bl	40749c <__fxstatat@plt+0x580c>
  4032b4:	cbnz	w0, 403280 <__fxstatat@plt+0x15f0>
  4032b8:	ldp	x19, x20, [sp, #16]
  4032bc:	ldp	x21, x22, [sp, #32]
  4032c0:	ldp	x29, x30, [sp], #48
  4032c4:	ret
  4032c8:	mov	w4, #0x0                   	// #0
  4032cc:	b	401b50 <fchownat@plt>
  4032d0:	mov	w4, #0x100                 	// #256
  4032d4:	b	401b50 <fchownat@plt>
  4032d8:	mov	x2, x0
  4032dc:	add	x0, x1, #0x14
  4032e0:	mov	x4, #0xa                   	// #10
  4032e4:	strb	wzr, [x1, #20]
  4032e8:	udiv	x3, x2, x4
  4032ec:	msub	x1, x3, x4, x2
  4032f0:	add	w1, w1, #0x30
  4032f4:	strb	w1, [x0, #-1]!
  4032f8:	mov	x1, x2
  4032fc:	mov	x2, x3
  403300:	cmp	x1, #0x9
  403304:	b.hi	4032e8 <__fxstatat@plt+0x1658>  // b.pmore
  403308:	ret
  40330c:	stp	x29, x30, [sp, #-48]!
  403310:	mov	x29, sp
  403314:	stp	x19, x20, [sp, #16]
  403318:	str	x21, [sp, #32]
  40331c:	cbnz	x0, 403338 <__fxstatat@plt+0x16a8>
  403320:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  403324:	ldr	x1, [x0, #704]
  403328:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  40332c:	add	x0, x0, #0xbf9
  403330:	bl	401880 <fputs@plt>
  403334:	bl	401a90 <abort@plt>
  403338:	mov	x19, x0
  40333c:	mov	w1, #0x2f                  	// #47
  403340:	bl	401a60 <strrchr@plt>
  403344:	mov	x20, x0
  403348:	cbz	x0, 403398 <__fxstatat@plt+0x1708>
  40334c:	add	x21, x0, #0x1
  403350:	sub	x0, x21, x19
  403354:	cmp	x0, #0x6
  403358:	b.le	403398 <__fxstatat@plt+0x1708>
  40335c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403360:	sub	x0, x20, #0x6
  403364:	add	x1, x1, #0xc31
  403368:	mov	x2, #0x7                   	// #7
  40336c:	bl	401990 <strncmp@plt>
  403370:	cbnz	w0, 403398 <__fxstatat@plt+0x1708>
  403374:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  403378:	mov	x0, x21
  40337c:	add	x1, x1, #0xc39
  403380:	mov	x2, #0x3                   	// #3
  403384:	bl	401990 <strncmp@plt>
  403388:	cbnz	w0, 4033b8 <__fxstatat@plt+0x1728>
  40338c:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  403390:	add	x19, x20, #0x4
  403394:	str	x19, [x0, #736]
  403398:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  40339c:	ldr	x21, [sp, #32]
  4033a0:	str	x19, [x0, #792]
  4033a4:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4033a8:	str	x19, [x0, #696]
  4033ac:	ldp	x19, x20, [sp, #16]
  4033b0:	ldp	x29, x30, [sp], #48
  4033b4:	ret
  4033b8:	mov	x19, x21
  4033bc:	b	403398 <__fxstatat@plt+0x1708>
  4033c0:	stp	xzr, xzr, [x8]
  4033c4:	cmp	w0, #0xa
  4033c8:	stp	xzr, xzr, [x8, #16]
  4033cc:	stp	xzr, xzr, [x8, #32]
  4033d0:	str	xzr, [x8, #48]
  4033d4:	b.ne	4033e4 <__fxstatat@plt+0x1754>  // b.any
  4033d8:	stp	x29, x30, [sp, #-16]!
  4033dc:	mov	x29, sp
  4033e0:	bl	401a90 <abort@plt>
  4033e4:	str	w0, [x8]
  4033e8:	ret
  4033ec:	stp	x29, x30, [sp, #-48]!
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	mov	x29, sp
  4033f8:	stp	x19, x20, [sp, #16]
  4033fc:	mov	x20, x0
  403400:	str	x21, [sp, #32]
  403404:	mov	w21, w1
  403408:	mov	x1, x0
  40340c:	mov	x0, #0x0                   	// #0
  403410:	bl	401be0 <dcgettext@plt>
  403414:	mov	x19, x0
  403418:	cmp	x20, x0
  40341c:	b.ne	403490 <__fxstatat@plt+0x1800>  // b.any
  403420:	bl	40842c <__fxstatat@plt+0x679c>
  403424:	ldrb	w2, [x0]
  403428:	and	w2, w2, #0xffffffdf
  40342c:	cmp	w2, #0x55
  403430:	b.ne	4034a4 <__fxstatat@plt+0x1814>  // b.any
  403434:	ldrb	w1, [x0, #1]
  403438:	and	w1, w1, #0xffffffdf
  40343c:	cmp	w1, #0x54
  403440:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  403444:	ldrb	w1, [x0, #2]
  403448:	and	w1, w1, #0xffffffdf
  40344c:	cmp	w1, #0x46
  403450:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  403454:	ldrb	w1, [x0, #3]
  403458:	cmp	w1, #0x2d
  40345c:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  403460:	ldrb	w1, [x0, #4]
  403464:	cmp	w1, #0x38
  403468:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  40346c:	ldrb	w0, [x0, #5]
  403470:	cbnz	w0, 40351c <__fxstatat@plt+0x188c>
  403474:	ldrb	w1, [x19]
  403478:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  40347c:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  403480:	add	x0, x0, #0xc3f
  403484:	cmp	w1, #0x60
  403488:	add	x19, x19, #0xc4a
  40348c:	csel	x19, x19, x0, eq  // eq = none
  403490:	mov	x0, x19
  403494:	ldp	x19, x20, [sp, #16]
  403498:	ldr	x21, [sp, #32]
  40349c:	ldp	x29, x30, [sp], #48
  4034a0:	ret
  4034a4:	cmp	w2, #0x47
  4034a8:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  4034ac:	ldrb	w1, [x0, #1]
  4034b0:	and	w1, w1, #0xffffffdf
  4034b4:	cmp	w1, #0x42
  4034b8:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  4034bc:	ldrb	w1, [x0, #2]
  4034c0:	cmp	w1, #0x31
  4034c4:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  4034c8:	ldrb	w1, [x0, #3]
  4034cc:	cmp	w1, #0x38
  4034d0:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  4034d4:	ldrb	w1, [x0, #4]
  4034d8:	cmp	w1, #0x30
  4034dc:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  4034e0:	ldrb	w1, [x0, #5]
  4034e4:	cmp	w1, #0x33
  4034e8:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  4034ec:	ldrb	w1, [x0, #6]
  4034f0:	cmp	w1, #0x30
  4034f4:	b.ne	40351c <__fxstatat@plt+0x188c>  // b.any
  4034f8:	ldrb	w0, [x0, #7]
  4034fc:	cbnz	w0, 40351c <__fxstatat@plt+0x188c>
  403500:	ldrb	w1, [x19]
  403504:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  403508:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  40350c:	add	x0, x0, #0xc43
  403510:	cmp	w1, #0x60
  403514:	add	x19, x19, #0xc46
  403518:	b	40348c <__fxstatat@plt+0x17fc>
  40351c:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  403520:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  403524:	cmp	w21, #0x9
  403528:	add	x0, x0, #0xc4e
  40352c:	add	x19, x19, #0xc3d
  403530:	b	40348c <__fxstatat@plt+0x17fc>
  403534:	sub	sp, sp, #0xf0
  403538:	stp	x29, x30, [sp, #16]
  40353c:	add	x29, sp, #0x10
  403540:	stp	x19, x20, [sp, #32]
  403544:	stp	x21, x22, [sp, #48]
  403548:	mov	x21, x2
  40354c:	stp	x23, x24, [sp, #64]
  403550:	mov	x24, x3
  403554:	stp	x25, x26, [sp, #80]
  403558:	mov	w25, w4
  40355c:	mov	x26, x0
  403560:	stp	x27, x28, [sp, #96]
  403564:	str	x1, [sp, #112]
  403568:	str	w5, [sp, #120]
  40356c:	str	x7, [sp, #128]
  403570:	str	x6, [sp, #152]
  403574:	bl	401b40 <__ctype_get_mb_cur_max@plt>
  403578:	str	x0, [sp, #160]
  40357c:	cmp	w25, #0xa
  403580:	ldr	x0, [sp, #120]
  403584:	str	xzr, [sp, #136]
  403588:	ubfx	x28, x0, #1, #1
  40358c:	mov	w0, #0x1                   	// #1
  403590:	str	w0, [sp, #148]
  403594:	b.hi	403790 <__fxstatat@plt+0x1b00>  // b.pmore
  403598:	mov	w20, #0x0                   	// #0
  40359c:	mov	w23, #0x0                   	// #0
  4035a0:	mov	w22, #0x0                   	// #0
  4035a4:	mov	x10, #0x0                   	// #0
  4035a8:	mov	x6, #0x0                   	// #0
  4035ac:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  4035b0:	add	x0, x0, #0xca0
  4035b4:	ldrb	w0, [x0, w25, uxtw]
  4035b8:	adr	x1, 4035c4 <__fxstatat@plt+0x1934>
  4035bc:	add	x0, x1, w0, sxtb #2
  4035c0:	br	x0
  4035c4:	ldr	x0, [sp, #112]
  4035c8:	mov	w28, #0x0                   	// #0
  4035cc:	str	x0, [sp, #136]
  4035d0:	b	4035ac <__fxstatat@plt+0x191c>
  4035d4:	mov	w28, #0x0                   	// #0
  4035d8:	mov	x19, #0x0                   	// #0
  4035dc:	b	4035fc <__fxstatat@plt+0x196c>
  4035e0:	mov	w28, #0x1                   	// #1
  4035e4:	adrp	x6, 409000 <__fxstatat@plt+0x7370>
  4035e8:	mov	w22, w28
  4035ec:	add	x6, x6, #0xc3d
  4035f0:	mov	x10, #0x1                   	// #1
  4035f4:	mov	x19, #0x0                   	// #0
  4035f8:	mov	w25, #0x5                   	// #5
  4035fc:	ldr	x0, [sp, #136]
  403600:	mov	x13, #0x0                   	// #0
  403604:	str	w20, [sp, #144]
  403608:	ldr	x27, [sp, #112]
  40360c:	str	x0, [sp, #112]
  403610:	cmn	x24, #0x1
  403614:	b.ne	404030 <__fxstatat@plt+0x23a0>  // b.any
  403618:	ldrb	w0, [x21, x13]
  40361c:	cmp	w0, #0x0
  403620:	cset	w14, ne  // ne = any
  403624:	cmp	w25, #0x2
  403628:	cbnz	w14, 4037b4 <__fxstatat@plt+0x1b24>
  40362c:	cset	w0, eq  // eq = none
  403630:	cmp	x19, #0x0
  403634:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403638:	b.eq	403640 <__fxstatat@plt+0x19b0>  // b.none
  40363c:	cbnz	w28, 4038c8 <__fxstatat@plt+0x1c38>
  403640:	eor	w5, w28, #0x1
  403644:	ands	w0, w0, w5
  403648:	b.eq	404094 <__fxstatat@plt+0x2404>  // b.none
  40364c:	ldr	w1, [sp, #144]
  403650:	cbz	w1, 404058 <__fxstatat@plt+0x23c8>
  403654:	ldr	w0, [sp, #148]
  403658:	cbz	w0, 404038 <__fxstatat@plt+0x23a8>
  40365c:	ldr	w5, [sp, #120]
  403660:	mov	x3, x24
  403664:	ldr	x1, [sp, #112]
  403668:	mov	x2, x21
  40366c:	ldr	x7, [sp, #128]
  403670:	mov	w4, #0x5                   	// #5
  403674:	ldr	x6, [sp, #152]
  403678:	ldr	x0, [sp, #240]
  40367c:	str	x0, [sp]
  403680:	mov	x0, x26
  403684:	bl	403534 <__fxstatat@plt+0x18a4>
  403688:	b	404074 <__fxstatat@plt+0x23e4>
  40368c:	adrp	x6, 409000 <__fxstatat@plt+0x7370>
  403690:	add	x6, x6, #0xc3d
  403694:	cbnz	w28, 4037a8 <__fxstatat@plt+0x1b18>
  403698:	ldr	x0, [sp, #112]
  40369c:	cbz	x0, 4036a8 <__fxstatat@plt+0x1a18>
  4036a0:	mov	w0, #0x22                  	// #34
  4036a4:	strb	w0, [x26]
  4036a8:	mov	x10, #0x1                   	// #1
  4036ac:	mov	w22, #0x1                   	// #1
  4036b0:	mov	x19, x10
  4036b4:	b	4035fc <__fxstatat@plt+0x196c>
  4036b8:	cmp	w25, #0xa
  4036bc:	b.eq	4036e8 <__fxstatat@plt+0x1a58>  // b.none
  4036c0:	mov	w1, w25
  4036c4:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  4036c8:	add	x0, x0, #0xc50
  4036cc:	bl	4033ec <__fxstatat@plt+0x175c>
  4036d0:	mov	w1, w25
  4036d4:	str	x0, [sp, #128]
  4036d8:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  4036dc:	add	x0, x0, #0xc4e
  4036e0:	bl	4033ec <__fxstatat@plt+0x175c>
  4036e4:	str	x0, [sp, #240]
  4036e8:	mov	x19, #0x0                   	// #0
  4036ec:	cbnz	w28, 4036fc <__fxstatat@plt+0x1a6c>
  4036f0:	ldr	x0, [sp, #128]
  4036f4:	ldrb	w0, [x0, x19]
  4036f8:	cbnz	w0, 403714 <__fxstatat@plt+0x1a84>
  4036fc:	ldr	x0, [sp, #240]
  403700:	mov	w22, #0x1                   	// #1
  403704:	bl	401870 <strlen@plt>
  403708:	mov	x10, x0
  40370c:	ldr	x6, [sp, #240]
  403710:	b	4035fc <__fxstatat@plt+0x196c>
  403714:	ldr	x1, [sp, #112]
  403718:	cmp	x1, x19
  40371c:	b.ls	403724 <__fxstatat@plt+0x1a94>  // b.plast
  403720:	strb	w0, [x26, x19]
  403724:	add	x19, x19, #0x1
  403728:	b	4036f0 <__fxstatat@plt+0x1a60>
  40372c:	cbnz	w28, 403778 <__fxstatat@plt+0x1ae8>
  403730:	mov	w22, #0x1                   	// #1
  403734:	ldr	x0, [sp, #112]
  403738:	adrp	x6, 409000 <__fxstatat@plt+0x7370>
  40373c:	add	x6, x6, #0xc4e
  403740:	cbz	x0, 40374c <__fxstatat@plt+0x1abc>
  403744:	mov	w0, #0x27                  	// #39
  403748:	strb	w0, [x26]
  40374c:	mov	x10, #0x1                   	// #1
  403750:	mov	w28, #0x0                   	// #0
  403754:	mov	x19, x10
  403758:	b	403788 <__fxstatat@plt+0x1af8>
  40375c:	cbz	w28, 403734 <__fxstatat@plt+0x1aa4>
  403760:	adrp	x6, 409000 <__fxstatat@plt+0x7370>
  403764:	mov	x10, #0x1                   	// #1
  403768:	add	x6, x6, #0xc4e
  40376c:	b	4035d8 <__fxstatat@plt+0x1948>
  403770:	mov	w28, #0x1                   	// #1
  403774:	mov	w22, w28
  403778:	adrp	x6, 409000 <__fxstatat@plt+0x7370>
  40377c:	add	x6, x6, #0xc4e
  403780:	mov	x10, #0x1                   	// #1
  403784:	mov	x19, #0x0                   	// #0
  403788:	mov	w25, #0x2                   	// #2
  40378c:	b	4035fc <__fxstatat@plt+0x196c>
  403790:	bl	401a90 <abort@plt>
  403794:	mov	w28, #0x0                   	// #0
  403798:	mov	w22, #0x1                   	// #1
  40379c:	b	4035d8 <__fxstatat@plt+0x1948>
  4037a0:	mov	w28, #0x1                   	// #1
  4037a4:	b	403778 <__fxstatat@plt+0x1ae8>
  4037a8:	mov	w22, w28
  4037ac:	mov	x10, #0x1                   	// #1
  4037b0:	b	4035d8 <__fxstatat@plt+0x1948>
  4037b4:	add	x0, x21, x13
  4037b8:	str	x0, [sp, #136]
  4037bc:	cset	w3, ne  // ne = any
  4037c0:	ands	w3, w22, w3
  4037c4:	b.eq	403878 <__fxstatat@plt+0x1be8>  // b.none
  4037c8:	cbz	x10, 403878 <__fxstatat@plt+0x1be8>
  4037cc:	cmp	x10, #0x1
  4037d0:	add	x20, x13, x10
  4037d4:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  4037d8:	b.ne	403808 <__fxstatat@plt+0x1b78>  // b.any
  4037dc:	mov	x0, x21
  4037e0:	stp	x13, x6, [sp, #168]
  4037e4:	str	x10, [sp, #184]
  4037e8:	str	w3, [sp, #192]
  4037ec:	str	w14, [sp, #200]
  4037f0:	bl	401870 <strlen@plt>
  4037f4:	ldp	x13, x6, [sp, #168]
  4037f8:	mov	x24, x0
  4037fc:	ldr	w3, [sp, #192]
  403800:	ldr	w14, [sp, #200]
  403804:	ldr	x10, [sp, #184]
  403808:	cmp	x20, x24
  40380c:	b.hi	403878 <__fxstatat@plt+0x1be8>  // b.pmore
  403810:	ldr	x0, [sp, #136]
  403814:	mov	x2, x10
  403818:	mov	x1, x6
  40381c:	stp	x6, x10, [sp, #168]
  403820:	str	x13, [sp, #184]
  403824:	str	w3, [sp, #192]
  403828:	str	w14, [sp, #200]
  40382c:	bl	401ab0 <memcmp@plt>
  403830:	ldr	w3, [sp, #192]
  403834:	ldr	w14, [sp, #200]
  403838:	ldp	x6, x10, [sp, #168]
  40383c:	ldr	x13, [sp, #184]
  403840:	cbnz	w0, 403878 <__fxstatat@plt+0x1be8>
  403844:	cbnz	w28, 4040c0 <__fxstatat@plt+0x2430>
  403848:	mov	w18, w3
  40384c:	ldr	x0, [sp, #136]
  403850:	ldrb	w7, [x0]
  403854:	cmp	w7, #0x3f
  403858:	b.ls	4038a0 <__fxstatat@plt+0x1c10>  // b.plast
  40385c:	cmp	w7, #0x5a
  403860:	b.hi	403954 <__fxstatat@plt+0x1cc4>  // b.pmore
  403864:	cmp	w7, #0x40
  403868:	b.eq	403964 <__fxstatat@plt+0x1cd4>  // b.none
  40386c:	mov	w20, w14
  403870:	mov	w3, #0x0                   	// #0
  403874:	b	403bb8 <__fxstatat@plt+0x1f28>
  403878:	mov	w18, #0x0                   	// #0
  40387c:	b	40384c <__fxstatat@plt+0x1bbc>
  403880:	cmp	w0, #0x23
  403884:	b.hi	403964 <__fxstatat@plt+0x1cd4>  // b.pmore
  403888:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  40388c:	add	x1, x1, #0xcac
  403890:	ldrh	w0, [x1, w0, uxtw #1]
  403894:	adr	x1, 4038a0 <__fxstatat@plt+0x1c10>
  403898:	add	x0, x1, w0, sxth #2
  40389c:	br	x0
  4038a0:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  4038a4:	add	x0, x0, #0xcf4
  4038a8:	ldrh	w0, [x0, w7, uxtw #1]
  4038ac:	adr	x1, 4038b8 <__fxstatat@plt+0x1c28>
  4038b0:	add	x0, x1, w0, sxth #2
  4038b4:	br	x0
  4038b8:	mov	w0, #0x72                  	// #114
  4038bc:	cmp	w28, #0x0
  4038c0:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4038c4:	b.ne	4038d4 <__fxstatat@plt+0x1c44>  // b.any
  4038c8:	mov	w25, #0x2                   	// #2
  4038cc:	b	403b10 <__fxstatat@plt+0x1e80>
  4038d0:	mov	w0, #0x62                  	// #98
  4038d4:	cbz	w22, 403a98 <__fxstatat@plt+0x1e08>
  4038d8:	mov	w7, w0
  4038dc:	mov	w20, #0x0                   	// #0
  4038e0:	cmp	w25, #0x2
  4038e4:	cset	w0, eq  // eq = none
  4038e8:	cbnz	w28, 403b10 <__fxstatat@plt+0x1e80>
  4038ec:	eor	w1, w23, #0x1
  4038f0:	ands	w0, w0, w1
  4038f4:	b.eq	403938 <__fxstatat@plt+0x1ca8>  // b.none
  4038f8:	cmp	x27, x19
  4038fc:	b.ls	403908 <__fxstatat@plt+0x1c78>  // b.plast
  403900:	mov	w1, #0x27                  	// #39
  403904:	strb	w1, [x26, x19]
  403908:	add	x1, x19, #0x1
  40390c:	cmp	x27, x1
  403910:	b.ls	40391c <__fxstatat@plt+0x1c8c>  // b.plast
  403914:	mov	w2, #0x24                  	// #36
  403918:	strb	w2, [x26, x1]
  40391c:	add	x1, x19, #0x2
  403920:	cmp	x27, x1
  403924:	b.ls	403930 <__fxstatat@plt+0x1ca0>  // b.plast
  403928:	mov	w2, #0x27                  	// #39
  40392c:	strb	w2, [x26, x1]
  403930:	add	x19, x19, #0x3
  403934:	mov	w23, w0
  403938:	cmp	x27, x19
  40393c:	b.ls	403948 <__fxstatat@plt+0x1cb8>  // b.plast
  403940:	mov	w0, #0x5c                  	// #92
  403944:	strb	w0, [x26, x19]
  403948:	add	x19, x19, #0x1
  40394c:	mov	w3, w14
  403950:	b	403bf4 <__fxstatat@plt+0x1f64>
  403954:	sub	w0, w7, #0x5b
  403958:	and	w1, w0, #0xff
  40395c:	cmp	w1, #0x23
  403960:	b.ls	403880 <__fxstatat@plt+0x1bf0>  // b.plast
  403964:	ldr	x0, [sp, #160]
  403968:	cmp	x0, #0x1
  40396c:	b.ne	403d64 <__fxstatat@plt+0x20d4>  // b.any
  403970:	str	x13, [sp, #136]
  403974:	stp	x6, x10, [sp, #168]
  403978:	str	w7, [sp, #184]
  40397c:	str	w18, [sp, #192]
  403980:	str	w14, [sp, #200]
  403984:	bl	401b10 <__ctype_b_loc@plt>
  403988:	ldr	w7, [sp, #184]
  40398c:	ldr	x0, [x0]
  403990:	ldp	x15, x6, [sp, #160]
  403994:	ldrh	w20, [x0, w7, uxtw #1]
  403998:	ldr	w18, [sp, #192]
  40399c:	ldr	w14, [sp, #200]
  4039a0:	ldr	x13, [sp, #136]
  4039a4:	ubfx	x20, x20, #14, #1
  4039a8:	ldr	x10, [sp, #176]
  4039ac:	eor	w3, w20, #0x1
  4039b0:	and	w3, w22, w3
  4039b4:	ands	w3, w3, #0xff
  4039b8:	b.eq	403bb8 <__fxstatat@plt+0x1f28>  // b.none
  4039bc:	mov	w20, #0x0                   	// #0
  4039c0:	b	403ed4 <__fxstatat@plt+0x2244>
  4039c4:	cbz	w22, 403a90 <__fxstatat@plt+0x1e00>
  4039c8:	cmp	w25, #0x2
  4039cc:	cset	w0, eq  // eq = none
  4039d0:	cbnz	w28, 4040c0 <__fxstatat@plt+0x2430>
  4039d4:	eor	w1, w23, #0x1
  4039d8:	ands	w1, w0, w1
  4039dc:	b.eq	403a88 <__fxstatat@plt+0x1df8>  // b.none
  4039e0:	cmp	x27, x19
  4039e4:	b.ls	4039f0 <__fxstatat@plt+0x1d60>  // b.plast
  4039e8:	mov	w0, #0x27                  	// #39
  4039ec:	strb	w0, [x26, x19]
  4039f0:	add	x0, x19, #0x1
  4039f4:	cmp	x27, x0
  4039f8:	b.ls	403a04 <__fxstatat@plt+0x1d74>  // b.plast
  4039fc:	mov	w2, #0x24                  	// #36
  403a00:	strb	w2, [x26, x0]
  403a04:	add	x0, x19, #0x2
  403a08:	cmp	x27, x0
  403a0c:	b.ls	403a18 <__fxstatat@plt+0x1d88>  // b.plast
  403a10:	mov	w2, #0x27                  	// #39
  403a14:	strb	w2, [x26, x0]
  403a18:	add	x0, x19, #0x3
  403a1c:	mov	w23, w1
  403a20:	cmp	x27, x0
  403a24:	b.ls	403a30 <__fxstatat@plt+0x1da0>  // b.plast
  403a28:	mov	w1, #0x5c                  	// #92
  403a2c:	strb	w1, [x26, x0]
  403a30:	add	x19, x0, #0x1
  403a34:	cbz	w3, 404004 <__fxstatat@plt+0x2374>
  403a38:	add	x1, x13, #0x1
  403a3c:	cmp	x1, x24
  403a40:	b.cs	403a80 <__fxstatat@plt+0x1df0>  // b.hs, b.nlast
  403a44:	ldrb	w1, [x21, x1]
  403a48:	sub	w1, w1, #0x30
  403a4c:	and	w1, w1, #0xff
  403a50:	cmp	w1, #0x9
  403a54:	b.hi	403a80 <__fxstatat@plt+0x1df0>  // b.pmore
  403a58:	cmp	x27, x19
  403a5c:	b.ls	403a68 <__fxstatat@plt+0x1dd8>  // b.plast
  403a60:	mov	w1, #0x30                  	// #48
  403a64:	strb	w1, [x26, x19]
  403a68:	add	x1, x0, #0x2
  403a6c:	cmp	x27, x1
  403a70:	b.ls	403a7c <__fxstatat@plt+0x1dec>  // b.plast
  403a74:	mov	w2, #0x30                  	// #48
  403a78:	strb	w2, [x26, x1]
  403a7c:	add	x19, x0, #0x3
  403a80:	mov	w20, #0x0                   	// #0
  403a84:	b	40400c <__fxstatat@plt+0x237c>
  403a88:	mov	x0, x19
  403a8c:	b	403a20 <__fxstatat@plt+0x1d90>
  403a90:	ldr	x0, [sp, #120]
  403a94:	tbnz	w0, #0, 403c4c <__fxstatat@plt+0x1fbc>
  403a98:	mov	w20, #0x0                   	// #0
  403a9c:	b	403870 <__fxstatat@plt+0x1be0>
  403aa0:	cmp	w25, #0x2
  403aa4:	b.eq	403b0c <__fxstatat@plt+0x1e7c>  // b.none
  403aa8:	cmp	w25, #0x5
  403aac:	b.ne	403a98 <__fxstatat@plt+0x1e08>  // b.any
  403ab0:	ldr	x0, [sp, #120]
  403ab4:	tbz	w0, #2, 403a98 <__fxstatat@plt+0x1e08>
  403ab8:	add	x1, x13, #0x2
  403abc:	cmp	x1, x24
  403ac0:	b.cs	403a98 <__fxstatat@plt+0x1e08>  // b.hs, b.nlast
  403ac4:	ldr	x0, [sp, #136]
  403ac8:	ldrb	w0, [x0, #1]
  403acc:	cmp	w0, #0x3f
  403ad0:	b.ne	403a98 <__fxstatat@plt+0x1e08>  // b.any
  403ad4:	ldrb	w7, [x21, x1]
  403ad8:	cmp	w7, #0x2f
  403adc:	b.hi	403b48 <__fxstatat@plt+0x1eb8>  // b.pmore
  403ae0:	cmp	w7, #0x20
  403ae4:	b.ls	40401c <__fxstatat@plt+0x238c>  // b.plast
  403ae8:	sub	w2, w7, #0x21
  403aec:	cmp	w2, #0xe
  403af0:	b.hi	404014 <__fxstatat@plt+0x2384>  // b.pmore
  403af4:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  403af8:	add	x0, x0, #0xd74
  403afc:	ldrh	w0, [x0, w2, uxtw #1]
  403b00:	adr	x2, 403b0c <__fxstatat@plt+0x1e7c>
  403b04:	add	x0, x2, w0, sxth #2
  403b08:	br	x0
  403b0c:	cbz	w28, 403a98 <__fxstatat@plt+0x1e08>
  403b10:	ldr	x0, [sp, #240]
  403b14:	cmp	w22, #0x0
  403b18:	str	x0, [sp]
  403b1c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403b20:	ldr	w0, [sp, #120]
  403b24:	mov	x3, x24
  403b28:	mov	x2, x21
  403b2c:	mov	x1, x27
  403b30:	and	w5, w0, #0xfffffffd
  403b34:	mov	x6, #0x0                   	// #0
  403b38:	mov	w0, #0x4                   	// #4
  403b3c:	csel	w4, w25, w0, ne  // ne = any
  403b40:	ldr	x7, [sp, #128]
  403b44:	b	403680 <__fxstatat@plt+0x19f0>
  403b48:	sub	w2, w7, #0x3c
  403b4c:	and	w2, w2, #0xff
  403b50:	cmp	w2, #0x2
  403b54:	b.hi	40401c <__fxstatat@plt+0x238c>  // b.pmore
  403b58:	cbnz	w28, 403b10 <__fxstatat@plt+0x1e80>
  403b5c:	cmp	x27, x19
  403b60:	b.ls	403b6c <__fxstatat@plt+0x1edc>  // b.plast
  403b64:	mov	w0, #0x3f                  	// #63
  403b68:	strb	w0, [x26, x19]
  403b6c:	add	x0, x19, #0x1
  403b70:	cmp	x27, x0
  403b74:	b.ls	403b80 <__fxstatat@plt+0x1ef0>  // b.plast
  403b78:	mov	w2, #0x22                  	// #34
  403b7c:	strb	w2, [x26, x0]
  403b80:	add	x0, x19, #0x2
  403b84:	cmp	x27, x0
  403b88:	b.ls	403b94 <__fxstatat@plt+0x1f04>  // b.plast
  403b8c:	mov	w2, #0x22                  	// #34
  403b90:	strb	w2, [x26, x0]
  403b94:	add	x0, x19, #0x3
  403b98:	cmp	x27, x0
  403b9c:	b.ls	403ba8 <__fxstatat@plt+0x1f18>  // b.plast
  403ba0:	mov	w2, #0x3f                  	// #63
  403ba4:	strb	w2, [x26, x0]
  403ba8:	add	x19, x19, #0x4
  403bac:	mov	x13, x1
  403bb0:	mov	w20, #0x0                   	// #0
  403bb4:	mov	w3, #0x0                   	// #0
  403bb8:	cmp	w25, #0x2
  403bbc:	eor	w0, w22, #0x1
  403bc0:	cset	w1, eq  // eq = none
  403bc4:	orr	w0, w1, w0
  403bc8:	tst	w0, #0xff
  403bcc:	b.eq	403bd4 <__fxstatat@plt+0x1f44>  // b.none
  403bd0:	cbz	w28, 403bf0 <__fxstatat@plt+0x1f60>
  403bd4:	ldr	x0, [sp, #152]
  403bd8:	cbz	x0, 403bf0 <__fxstatat@plt+0x1f60>
  403bdc:	ldr	x1, [sp, #152]
  403be0:	ubfx	x0, x7, #5, #8
  403be4:	ldr	w0, [x1, x0, lsl #2]
  403be8:	lsr	w0, w0, w7
  403bec:	tbnz	w0, #0, 4038e0 <__fxstatat@plt+0x1c50>
  403bf0:	cbnz	w18, 4038e0 <__fxstatat@plt+0x1c50>
  403bf4:	eor	w3, w3, #0x1
  403bf8:	tst	w23, w3
  403bfc:	b.eq	403c2c <__fxstatat@plt+0x1f9c>  // b.none
  403c00:	cmp	x27, x19
  403c04:	b.ls	403c10 <__fxstatat@plt+0x1f80>  // b.plast
  403c08:	mov	w0, #0x27                  	// #39
  403c0c:	strb	w0, [x26, x19]
  403c10:	add	x0, x19, #0x1
  403c14:	cmp	x27, x0
  403c18:	b.ls	403c24 <__fxstatat@plt+0x1f94>  // b.plast
  403c1c:	mov	w1, #0x27                  	// #39
  403c20:	strb	w1, [x26, x0]
  403c24:	add	x19, x19, #0x2
  403c28:	mov	w23, #0x0                   	// #0
  403c2c:	cmp	x27, x19
  403c30:	b.ls	403c38 <__fxstatat@plt+0x1fa8>  // b.plast
  403c34:	strb	w7, [x26, x19]
  403c38:	ldr	w0, [sp, #148]
  403c3c:	cmp	w20, #0x0
  403c40:	add	x19, x19, #0x1
  403c44:	csel	w0, w0, wzr, ne  // ne = any
  403c48:	str	w0, [sp, #148]
  403c4c:	add	x13, x13, #0x1
  403c50:	b	403610 <__fxstatat@plt+0x1980>
  403c54:	mov	w0, #0x74                  	// #116
  403c58:	b	4038bc <__fxstatat@plt+0x1c2c>
  403c5c:	mov	w0, #0x76                  	// #118
  403c60:	b	4038d4 <__fxstatat@plt+0x1c44>
  403c64:	cmp	w25, #0x2
  403c68:	b.ne	403c7c <__fxstatat@plt+0x1fec>  // b.any
  403c6c:	cbnz	w28, 403b10 <__fxstatat@plt+0x1e80>
  403c70:	mov	w20, #0x0                   	// #0
  403c74:	mov	w3, #0x0                   	// #0
  403c78:	b	403bf4 <__fxstatat@plt+0x1f64>
  403c7c:	cmp	w22, #0x0
  403c80:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  403c84:	b.eq	403c8c <__fxstatat@plt+0x1ffc>  // b.none
  403c88:	cbnz	x10, 403c70 <__fxstatat@plt+0x1fe0>
  403c8c:	mov	w0, w7
  403c90:	b	4038bc <__fxstatat@plt+0x1c2c>
  403c94:	mov	w0, #0x6e                  	// #110
  403c98:	b	4038bc <__fxstatat@plt+0x1c2c>
  403c9c:	mov	w0, #0x61                  	// #97
  403ca0:	b	4038d4 <__fxstatat@plt+0x1c44>
  403ca4:	mov	w0, #0x66                  	// #102
  403ca8:	b	4038d4 <__fxstatat@plt+0x1c44>
  403cac:	cmn	x24, #0x1
  403cb0:	b.ne	403cdc <__fxstatat@plt+0x204c>  // b.any
  403cb4:	ldrb	w0, [x21, #1]
  403cb8:	cmp	w0, #0x0
  403cbc:	cset	w0, ne  // ne = any
  403cc0:	cbnz	w0, 403a98 <__fxstatat@plt+0x1e08>
  403cc4:	cbnz	x13, 403a98 <__fxstatat@plt+0x1e08>
  403cc8:	mov	w20, w14
  403ccc:	cmp	w25, #0x2
  403cd0:	csel	w3, w28, wzr, eq  // eq = none
  403cd4:	cbz	w3, 403bb8 <__fxstatat@plt+0x1f28>
  403cd8:	b	4038c8 <__fxstatat@plt+0x1c38>
  403cdc:	cmp	x24, #0x1
  403ce0:	b	403cbc <__fxstatat@plt+0x202c>
  403ce4:	mov	w20, #0x0                   	// #0
  403ce8:	b	403ccc <__fxstatat@plt+0x203c>
  403cec:	cmp	w25, #0x2
  403cf0:	b.ne	404024 <__fxstatat@plt+0x2394>  // b.any
  403cf4:	cbnz	w28, 403b10 <__fxstatat@plt+0x1e80>
  403cf8:	ldr	x0, [sp, #112]
  403cfc:	cmp	x27, #0x0
  403d00:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  403d04:	b.eq	403d58 <__fxstatat@plt+0x20c8>  // b.none
  403d08:	cmp	x27, x19
  403d0c:	b.ls	403d18 <__fxstatat@plt+0x2088>  // b.plast
  403d10:	mov	w0, #0x27                  	// #39
  403d14:	strb	w0, [x26, x19]
  403d18:	add	x0, x19, #0x1
  403d1c:	cmp	x0, x27
  403d20:	b.cs	403d2c <__fxstatat@plt+0x209c>  // b.hs, b.nlast
  403d24:	mov	w1, #0x5c                  	// #92
  403d28:	strb	w1, [x26, x0]
  403d2c:	add	x0, x19, #0x2
  403d30:	cmp	x0, x27
  403d34:	b.cs	403d40 <__fxstatat@plt+0x20b0>  // b.hs, b.nlast
  403d38:	mov	w1, #0x27                  	// #39
  403d3c:	strb	w1, [x26, x0]
  403d40:	add	x19, x19, #0x3
  403d44:	mov	w20, w14
  403d48:	mov	w3, #0x0                   	// #0
  403d4c:	mov	w23, #0x0                   	// #0
  403d50:	str	w14, [sp, #144]
  403d54:	b	403bb8 <__fxstatat@plt+0x1f28>
  403d58:	str	x27, [sp, #112]
  403d5c:	mov	x27, #0x0                   	// #0
  403d60:	b	403d18 <__fxstatat@plt+0x2088>
  403d64:	str	xzr, [sp, #232]
  403d68:	cmn	x24, #0x1
  403d6c:	b.ne	403da4 <__fxstatat@plt+0x2114>  // b.any
  403d70:	mov	x0, x21
  403d74:	stp	x13, x6, [sp, #168]
  403d78:	str	x10, [sp, #184]
  403d7c:	str	w7, [sp, #192]
  403d80:	str	w18, [sp, #200]
  403d84:	str	w14, [sp, #208]
  403d88:	bl	401870 <strlen@plt>
  403d8c:	ldp	x13, x6, [sp, #168]
  403d90:	mov	x24, x0
  403d94:	ldr	w7, [sp, #192]
  403d98:	ldr	w18, [sp, #200]
  403d9c:	ldr	w14, [sp, #208]
  403da0:	ldr	x10, [sp, #184]
  403da4:	mov	w20, w14
  403da8:	mov	x15, #0x0                   	// #0
  403dac:	add	x2, x13, x15
  403db0:	add	x3, sp, #0xe8
  403db4:	add	x1, x21, x2
  403db8:	add	x0, sp, #0xe4
  403dbc:	sub	x2, x24, x2
  403dc0:	stp	x1, x13, [sp, #168]
  403dc4:	stp	x15, x6, [sp, #184]
  403dc8:	str	x10, [sp, #200]
  403dcc:	stp	w7, w18, [sp, #208]
  403dd0:	str	w14, [sp, #216]
  403dd4:	bl	407424 <__fxstatat@plt+0x5794>
  403dd8:	ldp	w7, w18, [sp, #208]
  403ddc:	mov	x3, x0
  403de0:	ldr	w14, [sp, #216]
  403de4:	ldp	x13, x15, [sp, #176]
  403de8:	ldp	x6, x10, [sp, #192]
  403dec:	cbz	x0, 403ecc <__fxstatat@plt+0x223c>
  403df0:	cmn	x0, #0x1
  403df4:	b.eq	403e1c <__fxstatat@plt+0x218c>  // b.none
  403df8:	cmn	x0, #0x2
  403dfc:	ldr	x1, [sp, #168]
  403e00:	b.ne	403e2c <__fxstatat@plt+0x219c>  // b.any
  403e04:	add	x0, x13, x15
  403e08:	cmp	x24, x0
  403e0c:	b.ls	403e1c <__fxstatat@plt+0x218c>  // b.plast
  403e10:	ldr	x0, [sp, #136]
  403e14:	ldrb	w0, [x0, x15]
  403e18:	cbnz	w0, 403e24 <__fxstatat@plt+0x2194>
  403e1c:	mov	w20, #0x0                   	// #0
  403e20:	b	403ecc <__fxstatat@plt+0x223c>
  403e24:	add	x15, x15, #0x1
  403e28:	b	403e04 <__fxstatat@plt+0x2174>
  403e2c:	cmp	w28, #0x0
  403e30:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403e34:	b.ne	403e78 <__fxstatat@plt+0x21e8>  // b.any
  403e38:	mov	x0, #0x1                   	// #1
  403e3c:	b	403e70 <__fxstatat@plt+0x21e0>
  403e40:	ldrb	w2, [x1, x0]
  403e44:	sub	w2, w2, #0x5b
  403e48:	and	w2, w2, #0xff
  403e4c:	cmp	w2, #0x21
  403e50:	b.hi	403e6c <__fxstatat@plt+0x21dc>  // b.pmore
  403e54:	mov	x4, #0x1                   	// #1
  403e58:	lsl	x2, x4, x2
  403e5c:	mov	x4, #0x2b                  	// #43
  403e60:	movk	x4, #0x2, lsl #32
  403e64:	tst	x2, x4
  403e68:	b.ne	4038c8 <__fxstatat@plt+0x1c38>  // b.any
  403e6c:	add	x0, x0, #0x1
  403e70:	cmp	x0, x3
  403e74:	b.ne	403e40 <__fxstatat@plt+0x21b0>  // b.any
  403e78:	ldr	w0, [sp, #228]
  403e7c:	stp	x15, x13, [sp, #168]
  403e80:	stp	x6, x10, [sp, #184]
  403e84:	str	w7, [sp, #200]
  403e88:	stp	w18, w14, [sp, #208]
  403e8c:	str	x3, [sp, #216]
  403e90:	bl	401c10 <iswprint@plt>
  403e94:	ldr	x15, [sp, #168]
  403e98:	cmp	w0, #0x0
  403e9c:	ldr	x3, [sp, #216]
  403ea0:	csel	w20, w20, wzr, ne  // ne = any
  403ea4:	add	x0, sp, #0xe8
  403ea8:	add	x15, x15, x3
  403eac:	str	x15, [sp, #168]
  403eb0:	str	x15, [sp, #216]
  403eb4:	bl	401aa0 <mbsinit@plt>
  403eb8:	ldr	w7, [sp, #200]
  403ebc:	ldp	w18, w14, [sp, #208]
  403ec0:	ldp	x15, x13, [sp, #168]
  403ec4:	ldp	x6, x10, [sp, #184]
  403ec8:	cbz	w0, 403dac <__fxstatat@plt+0x211c>
  403ecc:	cmp	x15, #0x1
  403ed0:	b.ls	4039ac <__fxstatat@plt+0x1d1c>  // b.plast
  403ed4:	eor	w0, w20, #0x1
  403ed8:	add	x15, x13, x15
  403edc:	and	w0, w22, w0
  403ee0:	mov	w3, #0x0                   	// #0
  403ee4:	and	w0, w0, #0xff
  403ee8:	mov	w16, #0x5c                  	// #92
  403eec:	mov	w1, #0x27                  	// #39
  403ef0:	mov	w17, #0x24                  	// #36
  403ef4:	cbz	w0, 403fe8 <__fxstatat@plt+0x2358>
  403ef8:	cmp	w25, #0x2
  403efc:	cset	w3, eq  // eq = none
  403f00:	cbnz	w28, 4040c0 <__fxstatat@plt+0x2430>
  403f04:	eor	w2, w23, #0x1
  403f08:	ands	w2, w3, w2
  403f0c:	b.eq	403f44 <__fxstatat@plt+0x22b4>  // b.none
  403f10:	cmp	x27, x19
  403f14:	b.ls	403f1c <__fxstatat@plt+0x228c>  // b.plast
  403f18:	strb	w1, [x26, x19]
  403f1c:	add	x3, x19, #0x1
  403f20:	cmp	x27, x3
  403f24:	b.ls	403f2c <__fxstatat@plt+0x229c>  // b.plast
  403f28:	strb	w17, [x26, x3]
  403f2c:	add	x3, x19, #0x2
  403f30:	cmp	x27, x3
  403f34:	b.ls	403f3c <__fxstatat@plt+0x22ac>  // b.plast
  403f38:	strb	w1, [x26, x3]
  403f3c:	add	x19, x19, #0x3
  403f40:	mov	w23, w2
  403f44:	cmp	x27, x19
  403f48:	b.ls	403f50 <__fxstatat@plt+0x22c0>  // b.plast
  403f4c:	strb	w16, [x26, x19]
  403f50:	add	x3, x19, #0x1
  403f54:	cmp	x27, x3
  403f58:	b.ls	403f68 <__fxstatat@plt+0x22d8>  // b.plast
  403f5c:	lsr	w2, w7, #6
  403f60:	add	w2, w2, #0x30
  403f64:	strb	w2, [x26, x3]
  403f68:	add	x3, x19, #0x2
  403f6c:	cmp	x27, x3
  403f70:	b.ls	403f80 <__fxstatat@plt+0x22f0>  // b.plast
  403f74:	ubfx	x2, x7, #3, #3
  403f78:	add	w2, w2, #0x30
  403f7c:	strb	w2, [x26, x3]
  403f80:	and	w7, w7, #0x7
  403f84:	add	x19, x19, #0x3
  403f88:	add	w7, w7, #0x30
  403f8c:	mov	w3, w0
  403f90:	add	x2, x13, #0x1
  403f94:	eor	w14, w3, #0x1
  403f98:	and	w14, w23, w14
  403f9c:	cmp	x2, x15
  403fa0:	b.cs	403bf4 <__fxstatat@plt+0x1f64>  // b.hs, b.nlast
  403fa4:	cbz	w14, 403fcc <__fxstatat@plt+0x233c>
  403fa8:	cmp	x27, x19
  403fac:	b.ls	403fb4 <__fxstatat@plt+0x2324>  // b.plast
  403fb0:	strb	w1, [x26, x19]
  403fb4:	add	x13, x19, #0x1
  403fb8:	cmp	x27, x13
  403fbc:	b.ls	403fc4 <__fxstatat@plt+0x2334>  // b.plast
  403fc0:	strb	w1, [x26, x13]
  403fc4:	add	x19, x19, #0x2
  403fc8:	mov	w23, #0x0                   	// #0
  403fcc:	cmp	x27, x19
  403fd0:	b.ls	403fd8 <__fxstatat@plt+0x2348>  // b.plast
  403fd4:	strb	w7, [x26, x19]
  403fd8:	ldrb	w7, [x21, x2]
  403fdc:	add	x19, x19, #0x1
  403fe0:	mov	x13, x2
  403fe4:	b	403ef4 <__fxstatat@plt+0x2264>
  403fe8:	cbz	w18, 403f90 <__fxstatat@plt+0x2300>
  403fec:	cmp	x27, x19
  403ff0:	b.ls	403ff8 <__fxstatat@plt+0x2368>  // b.plast
  403ff4:	strb	w16, [x26, x19]
  403ff8:	add	x19, x19, #0x1
  403ffc:	mov	w18, #0x0                   	// #0
  404000:	b	403f90 <__fxstatat@plt+0x2300>
  404004:	mov	w3, w22
  404008:	mov	w20, #0x0                   	// #0
  40400c:	mov	w7, #0x30                  	// #48
  404010:	b	403bb8 <__fxstatat@plt+0x1f28>
  404014:	mov	w7, #0x3f                  	// #63
  404018:	b	403a98 <__fxstatat@plt+0x1e08>
  40401c:	mov	w7, w0
  404020:	b	403a98 <__fxstatat@plt+0x1e08>
  404024:	mov	w20, w14
  404028:	str	w14, [sp, #144]
  40402c:	b	403870 <__fxstatat@plt+0x1be0>
  404030:	cmp	x24, x13
  404034:	b	403620 <__fxstatat@plt+0x1990>
  404038:	ldr	x0, [sp, #112]
  40403c:	cmp	x27, #0x0
  404040:	cset	w28, eq  // eq = none
  404044:	mov	w25, #0x2                   	// #2
  404048:	cmp	x0, #0x0
  40404c:	csel	w20, w28, wzr, ne  // ne = any
  404050:	cbnz	w20, 4035c4 <__fxstatat@plt+0x1934>
  404054:	ldr	w0, [sp, #144]
  404058:	cmp	x6, #0x0
  40405c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404060:	mov	x0, x19
  404064:	b.ne	4040b8 <__fxstatat@plt+0x2428>  // b.any
  404068:	cmp	x27, x0
  40406c:	b.ls	404074 <__fxstatat@plt+0x23e4>  // b.plast
  404070:	strb	wzr, [x26, x0]
  404074:	ldp	x29, x30, [sp, #16]
  404078:	ldp	x19, x20, [sp, #32]
  40407c:	ldp	x21, x22, [sp, #48]
  404080:	ldp	x23, x24, [sp, #64]
  404084:	ldp	x25, x26, [sp, #80]
  404088:	ldp	x27, x28, [sp, #96]
  40408c:	add	sp, sp, #0xf0
  404090:	ret
  404094:	mov	w0, w5
  404098:	b	404058 <__fxstatat@plt+0x23c8>
  40409c:	cmp	x27, x0
  4040a0:	b.ls	4040a8 <__fxstatat@plt+0x2418>  // b.plast
  4040a4:	strb	w1, [x26, x0]
  4040a8:	add	x0, x0, #0x1
  4040ac:	ldrb	w1, [x6, x0]
  4040b0:	cbnz	w1, 40409c <__fxstatat@plt+0x240c>
  4040b4:	b	404068 <__fxstatat@plt+0x23d8>
  4040b8:	sub	x6, x6, x19
  4040bc:	b	4040ac <__fxstatat@plt+0x241c>
  4040c0:	mov	w22, w28
  4040c4:	b	403b10 <__fxstatat@plt+0x1e80>
  4040c8:	sub	sp, sp, #0x80
  4040cc:	stp	x29, x30, [sp, #16]
  4040d0:	add	x29, sp, #0x10
  4040d4:	stp	x19, x20, [sp, #32]
  4040d8:	mov	w19, w0
  4040dc:	mov	x20, x3
  4040e0:	stp	x21, x22, [sp, #48]
  4040e4:	stp	x23, x24, [sp, #64]
  4040e8:	mov	x24, x1
  4040ec:	stp	x25, x26, [sp, #80]
  4040f0:	mov	x25, x2
  4040f4:	stp	x27, x28, [sp, #96]
  4040f8:	bl	401c40 <__errno_location@plt>
  4040fc:	mov	x23, x0
  404100:	ldr	w0, [x0]
  404104:	adrp	x27, 41c000 <__fxstatat@plt+0x1a370>
  404108:	str	w0, [sp, #116]
  40410c:	ldr	x28, [x27, #608]
  404110:	tbz	w19, #31, 404118 <__fxstatat@plt+0x2488>
  404114:	bl	401a90 <abort@plt>
  404118:	add	x22, x27, #0x260
  40411c:	ldr	w0, [x22, #8]
  404120:	cmp	w0, w19
  404124:	b.gt	404190 <__fxstatat@plt+0x2500>
  404128:	mov	w0, #0x7fffffff            	// #2147483647
  40412c:	cmp	w19, w0
  404130:	b.ne	404138 <__fxstatat@plt+0x24a8>  // b.any
  404134:	bl	4052b4 <__fxstatat@plt+0x3624>
  404138:	add	x2, x22, #0x10
  40413c:	add	w26, w19, #0x1
  404140:	cmp	x28, x2
  404144:	str	x2, [sp, #120]
  404148:	csel	x0, x28, xzr, ne  // ne = any
  40414c:	sbfiz	x1, x26, #4, #32
  404150:	bl	405120 <__fxstatat@plt+0x3490>
  404154:	str	x0, [x27, #608]
  404158:	ldr	x2, [sp, #120]
  40415c:	mov	x21, x0
  404160:	cmp	x28, x2
  404164:	b.ne	404170 <__fxstatat@plt+0x24e0>  // b.any
  404168:	ldp	x0, x1, [x22, #16]
  40416c:	stp	x0, x1, [x21]
  404170:	ldr	w0, [x22, #8]
  404174:	mov	x28, x21
  404178:	mov	w1, #0x0                   	// #0
  40417c:	sub	w2, w26, w0
  404180:	add	x0, x21, w0, sxtw #4
  404184:	sbfiz	x2, x2, #4, #32
  404188:	bl	4019e0 <memset@plt>
  40418c:	str	w26, [x22, #8]
  404190:	sbfiz	x9, x19, #4, #32
  404194:	add	x19, x28, w19, sxtw #4
  404198:	ldp	x7, x0, [x20, #40]
  40419c:	add	x27, x20, #0x8
  4041a0:	ldp	w4, w26, [x20]
  4041a4:	mov	x6, x27
  4041a8:	ldr	x22, [x28, x9]
  4041ac:	orr	w26, w26, #0x1
  4041b0:	ldr	x21, [x19, #8]
  4041b4:	str	x0, [sp]
  4041b8:	mov	x3, x25
  4041bc:	mov	x2, x24
  4041c0:	mov	x1, x22
  4041c4:	mov	w5, w26
  4041c8:	mov	x0, x21
  4041cc:	str	x9, [sp, #120]
  4041d0:	bl	403534 <__fxstatat@plt+0x18a4>
  4041d4:	cmp	x22, x0
  4041d8:	b.hi	404234 <__fxstatat@plt+0x25a4>  // b.pmore
  4041dc:	ldr	x9, [sp, #120]
  4041e0:	add	x22, x0, #0x1
  4041e4:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4041e8:	add	x0, x0, #0x320
  4041ec:	cmp	x21, x0
  4041f0:	str	x22, [x28, x9]
  4041f4:	b.eq	404200 <__fxstatat@plt+0x2570>  // b.none
  4041f8:	mov	x0, x21
  4041fc:	bl	401b30 <free@plt>
  404200:	mov	x0, x22
  404204:	bl	4050c0 <__fxstatat@plt+0x3430>
  404208:	ldp	x7, x1, [x20, #40]
  40420c:	mov	x21, x0
  404210:	ldr	w4, [x20]
  404214:	mov	x6, x27
  404218:	str	x0, [x19, #8]
  40421c:	mov	w5, w26
  404220:	str	x1, [sp]
  404224:	mov	x3, x25
  404228:	mov	x2, x24
  40422c:	mov	x1, x22
  404230:	bl	403534 <__fxstatat@plt+0x18a4>
  404234:	ldr	w0, [sp, #116]
  404238:	ldp	x29, x30, [sp, #16]
  40423c:	ldp	x19, x20, [sp, #32]
  404240:	ldp	x25, x26, [sp, #80]
  404244:	ldp	x27, x28, [sp, #96]
  404248:	str	w0, [x23]
  40424c:	mov	x0, x21
  404250:	ldp	x21, x22, [sp, #48]
  404254:	ldp	x23, x24, [sp, #64]
  404258:	add	sp, sp, #0x80
  40425c:	ret
  404260:	stp	x29, x30, [sp, #-48]!
  404264:	mov	x29, sp
  404268:	stp	x19, x20, [sp, #16]
  40426c:	mov	x19, x0
  404270:	str	x21, [sp, #32]
  404274:	bl	401c40 <__errno_location@plt>
  404278:	ldr	w21, [x0]
  40427c:	mov	x20, x0
  404280:	cbnz	x19, 404290 <__fxstatat@plt+0x2600>
  404284:	adrp	x19, 41c000 <__fxstatat@plt+0x1a370>
  404288:	add	x19, x19, #0x320
  40428c:	add	x19, x19, #0x100
  404290:	mov	x0, x19
  404294:	mov	x1, #0x38                  	// #56
  404298:	bl	40525c <__fxstatat@plt+0x35cc>
  40429c:	str	w21, [x20]
  4042a0:	ldp	x19, x20, [sp, #16]
  4042a4:	ldr	x21, [sp, #32]
  4042a8:	ldp	x29, x30, [sp], #48
  4042ac:	ret
  4042b0:	cbnz	x0, 4042c0 <__fxstatat@plt+0x2630>
  4042b4:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4042b8:	add	x0, x0, #0x320
  4042bc:	add	x0, x0, #0x100
  4042c0:	ldr	w0, [x0]
  4042c4:	ret
  4042c8:	cbnz	x0, 4042d8 <__fxstatat@plt+0x2648>
  4042cc:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4042d0:	add	x0, x0, #0x320
  4042d4:	add	x0, x0, #0x100
  4042d8:	str	w1, [x0]
  4042dc:	ret
  4042e0:	and	w1, w1, #0xff
  4042e4:	cbnz	x0, 4042f4 <__fxstatat@plt+0x2664>
  4042e8:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4042ec:	add	x0, x0, #0x320
  4042f0:	add	x0, x0, #0x100
  4042f4:	ubfx	x4, x1, #5, #3
  4042f8:	add	x0, x0, #0x8
  4042fc:	and	w3, w1, #0x1f
  404300:	lsl	x4, x4, #2
  404304:	ldr	w6, [x0, x4]
  404308:	lsr	w5, w6, w3
  40430c:	eor	w1, w5, w2
  404310:	and	w1, w1, #0x1
  404314:	lsl	w1, w1, w3
  404318:	eor	w1, w1, w6
  40431c:	str	w1, [x0, x4]
  404320:	and	w0, w5, #0x1
  404324:	ret
  404328:	mov	x2, x0
  40432c:	cbnz	x0, 40433c <__fxstatat@plt+0x26ac>
  404330:	adrp	x2, 41c000 <__fxstatat@plt+0x1a370>
  404334:	add	x2, x2, #0x320
  404338:	add	x2, x2, #0x100
  40433c:	ldr	w0, [x2, #4]
  404340:	str	w1, [x2, #4]
  404344:	ret
  404348:	cbnz	x0, 404358 <__fxstatat@plt+0x26c8>
  40434c:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  404350:	add	x0, x0, #0x320
  404354:	add	x0, x0, #0x100
  404358:	mov	w3, #0xa                   	// #10
  40435c:	str	w3, [x0]
  404360:	cmp	x1, #0x0
  404364:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404368:	b.ne	404378 <__fxstatat@plt+0x26e8>  // b.any
  40436c:	stp	x29, x30, [sp, #-16]!
  404370:	mov	x29, sp
  404374:	bl	401a90 <abort@plt>
  404378:	stp	x1, x2, [x0, #40]
  40437c:	ret
  404380:	sub	sp, sp, #0x60
  404384:	stp	x29, x30, [sp, #16]
  404388:	add	x29, sp, #0x10
  40438c:	stp	x19, x20, [sp, #32]
  404390:	stp	x21, x22, [sp, #48]
  404394:	mov	x21, x0
  404398:	mov	x22, x1
  40439c:	stp	x23, x24, [sp, #64]
  4043a0:	mov	x23, x2
  4043a4:	mov	x24, x3
  4043a8:	str	x25, [sp, #80]
  4043ac:	cbnz	x4, 404410 <__fxstatat@plt+0x2780>
  4043b0:	adrp	x19, 41c000 <__fxstatat@plt+0x1a370>
  4043b4:	add	x19, x19, #0x320
  4043b8:	add	x19, x19, #0x100
  4043bc:	bl	401c40 <__errno_location@plt>
  4043c0:	ldr	w25, [x0]
  4043c4:	mov	x20, x0
  4043c8:	add	x6, x19, #0x8
  4043cc:	ldr	x0, [x19, #48]
  4043d0:	str	x0, [sp]
  4043d4:	mov	x3, x24
  4043d8:	mov	x2, x23
  4043dc:	ldp	w4, w5, [x19]
  4043e0:	mov	x1, x22
  4043e4:	ldr	x7, [x19, #40]
  4043e8:	mov	x0, x21
  4043ec:	bl	403534 <__fxstatat@plt+0x18a4>
  4043f0:	ldp	x29, x30, [sp, #16]
  4043f4:	ldp	x21, x22, [sp, #48]
  4043f8:	ldp	x23, x24, [sp, #64]
  4043fc:	str	w25, [x20]
  404400:	ldp	x19, x20, [sp, #32]
  404404:	ldr	x25, [sp, #80]
  404408:	add	sp, sp, #0x60
  40440c:	ret
  404410:	mov	x19, x4
  404414:	b	4043bc <__fxstatat@plt+0x272c>
  404418:	sub	sp, sp, #0x80
  40441c:	stp	x29, x30, [sp, #16]
  404420:	add	x29, sp, #0x10
  404424:	stp	x19, x20, [sp, #32]
  404428:	mov	x20, x2
  40442c:	stp	x21, x22, [sp, #48]
  404430:	stp	x23, x24, [sp, #64]
  404434:	mov	x23, x0
  404438:	mov	x24, x1
  40443c:	stp	x25, x26, [sp, #80]
  404440:	stp	x27, x28, [sp, #96]
  404444:	cbnz	x3, 404514 <__fxstatat@plt+0x2884>
  404448:	adrp	x19, 41c000 <__fxstatat@plt+0x1a370>
  40444c:	add	x19, x19, #0x320
  404450:	add	x19, x19, #0x100
  404454:	bl	401c40 <__errno_location@plt>
  404458:	ldr	w8, [x0]
  40445c:	mov	x22, x0
  404460:	ldr	w5, [x19, #4]
  404464:	ldr	x0, [x19, #48]
  404468:	str	x0, [sp]
  40446c:	cmp	x20, #0x0
  404470:	add	x28, x19, #0x8
  404474:	cset	w25, eq  // eq = none
  404478:	ldr	w4, [x19]
  40447c:	ldr	x7, [x19, #40]
  404480:	orr	w25, w25, w5
  404484:	mov	x6, x28
  404488:	mov	x3, x24
  40448c:	mov	x2, x23
  404490:	mov	w5, w25
  404494:	mov	x1, #0x0                   	// #0
  404498:	mov	x0, #0x0                   	// #0
  40449c:	str	w8, [sp, #124]
  4044a0:	bl	403534 <__fxstatat@plt+0x18a4>
  4044a4:	add	x27, x0, #0x1
  4044a8:	mov	x21, x0
  4044ac:	mov	x0, x27
  4044b0:	bl	4050c0 <__fxstatat@plt+0x3430>
  4044b4:	ldr	x1, [x19, #48]
  4044b8:	str	x1, [sp]
  4044bc:	mov	x26, x0
  4044c0:	mov	x6, x28
  4044c4:	ldr	w4, [x19]
  4044c8:	mov	w5, w25
  4044cc:	ldr	x7, [x19, #40]
  4044d0:	mov	x3, x24
  4044d4:	mov	x2, x23
  4044d8:	mov	x1, x27
  4044dc:	bl	403534 <__fxstatat@plt+0x18a4>
  4044e0:	ldr	w8, [sp, #124]
  4044e4:	str	w8, [x22]
  4044e8:	cbz	x20, 4044f0 <__fxstatat@plt+0x2860>
  4044ec:	str	x21, [x20]
  4044f0:	mov	x0, x26
  4044f4:	ldp	x29, x30, [sp, #16]
  4044f8:	ldp	x19, x20, [sp, #32]
  4044fc:	ldp	x21, x22, [sp, #48]
  404500:	ldp	x23, x24, [sp, #64]
  404504:	ldp	x25, x26, [sp, #80]
  404508:	ldp	x27, x28, [sp, #96]
  40450c:	add	sp, sp, #0x80
  404510:	ret
  404514:	mov	x19, x3
  404518:	b	404454 <__fxstatat@plt+0x27c4>
  40451c:	mov	x3, x2
  404520:	mov	x2, #0x0                   	// #0
  404524:	b	404418 <__fxstatat@plt+0x2788>
  404528:	stp	x29, x30, [sp, #-64]!
  40452c:	mov	x29, sp
  404530:	stp	x19, x20, [sp, #16]
  404534:	adrp	x20, 41c000 <__fxstatat@plt+0x1a370>
  404538:	add	x19, x20, #0x260
  40453c:	stp	x21, x22, [sp, #32]
  404540:	mov	x22, #0x0                   	// #0
  404544:	ldr	x21, [x20, #608]
  404548:	str	x23, [sp, #48]
  40454c:	add	x23, x21, #0x8
  404550:	ldr	w0, [x19, #8]
  404554:	add	x22, x22, #0x1
  404558:	cmp	w0, w22
  40455c:	b.gt	4045b4 <__fxstatat@plt+0x2924>
  404560:	ldr	x0, [x21, #8]
  404564:	adrp	x22, 41c000 <__fxstatat@plt+0x1a370>
  404568:	add	x22, x22, #0x320
  40456c:	cmp	x0, x22
  404570:	b.eq	404580 <__fxstatat@plt+0x28f0>  // b.none
  404574:	bl	401b30 <free@plt>
  404578:	mov	x0, #0x100                 	// #256
  40457c:	stp	x0, x22, [x19, #16]
  404580:	add	x22, x19, #0x10
  404584:	cmp	x21, x22
  404588:	b.eq	404598 <__fxstatat@plt+0x2908>  // b.none
  40458c:	mov	x0, x21
  404590:	bl	401b30 <free@plt>
  404594:	str	x22, [x20, #608]
  404598:	mov	w0, #0x1                   	// #1
  40459c:	str	w0, [x19, #8]
  4045a0:	ldp	x19, x20, [sp, #16]
  4045a4:	ldp	x21, x22, [sp, #32]
  4045a8:	ldr	x23, [sp, #48]
  4045ac:	ldp	x29, x30, [sp], #64
  4045b0:	ret
  4045b4:	lsl	x0, x22, #4
  4045b8:	ldr	x0, [x23, x0]
  4045bc:	bl	401b30 <free@plt>
  4045c0:	b	404550 <__fxstatat@plt+0x28c0>
  4045c4:	adrp	x3, 41c000 <__fxstatat@plt+0x1a370>
  4045c8:	add	x3, x3, #0x320
  4045cc:	add	x3, x3, #0x100
  4045d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4045d4:	b	4040c8 <__fxstatat@plt+0x2438>
  4045d8:	adrp	x3, 41c000 <__fxstatat@plt+0x1a370>
  4045dc:	add	x3, x3, #0x320
  4045e0:	add	x3, x3, #0x100
  4045e4:	b	4040c8 <__fxstatat@plt+0x2438>
  4045e8:	mov	x1, x0
  4045ec:	mov	w0, #0x0                   	// #0
  4045f0:	b	4045c4 <__fxstatat@plt+0x2934>
  4045f4:	mov	x2, x1
  4045f8:	mov	x1, x0
  4045fc:	mov	w0, #0x0                   	// #0
  404600:	b	4045d8 <__fxstatat@plt+0x2948>
  404604:	stp	x29, x30, [sp, #-96]!
  404608:	add	x8, sp, #0x28
  40460c:	mov	x29, sp
  404610:	stp	x19, x20, [sp, #16]
  404614:	mov	x20, x2
  404618:	mov	w19, w0
  40461c:	mov	w0, w1
  404620:	bl	4033c0 <__fxstatat@plt+0x1730>
  404624:	add	x3, sp, #0x28
  404628:	mov	x1, x20
  40462c:	mov	w0, w19
  404630:	mov	x2, #0xffffffffffffffff    	// #-1
  404634:	bl	4040c8 <__fxstatat@plt+0x2438>
  404638:	ldp	x19, x20, [sp, #16]
  40463c:	ldp	x29, x30, [sp], #96
  404640:	ret
  404644:	stp	x29, x30, [sp, #-112]!
  404648:	add	x8, sp, #0x38
  40464c:	mov	x29, sp
  404650:	stp	x19, x20, [sp, #16]
  404654:	mov	x20, x2
  404658:	mov	w19, w0
  40465c:	mov	w0, w1
  404660:	str	x21, [sp, #32]
  404664:	mov	x21, x3
  404668:	bl	4033c0 <__fxstatat@plt+0x1730>
  40466c:	add	x3, sp, #0x38
  404670:	mov	x2, x21
  404674:	mov	x1, x20
  404678:	mov	w0, w19
  40467c:	bl	4040c8 <__fxstatat@plt+0x2438>
  404680:	ldp	x19, x20, [sp, #16]
  404684:	ldr	x21, [sp, #32]
  404688:	ldp	x29, x30, [sp], #112
  40468c:	ret
  404690:	mov	x2, x1
  404694:	mov	w1, w0
  404698:	mov	w0, #0x0                   	// #0
  40469c:	b	404604 <__fxstatat@plt+0x2974>
  4046a0:	mov	x3, x2
  4046a4:	mov	x2, x1
  4046a8:	mov	w1, w0
  4046ac:	mov	w0, #0x0                   	// #0
  4046b0:	b	404644 <__fxstatat@plt+0x29b4>
  4046b4:	stp	x29, x30, [sp, #-112]!
  4046b8:	mov	x29, sp
  4046bc:	stp	x19, x20, [sp, #16]
  4046c0:	mov	x20, x1
  4046c4:	adrp	x1, 41c000 <__fxstatat@plt+0x1a370>
  4046c8:	add	x1, x1, #0x320
  4046cc:	mov	x19, x0
  4046d0:	add	x1, x1, #0x100
  4046d4:	str	x21, [sp, #32]
  4046d8:	and	w21, w2, #0xff
  4046dc:	mov	x2, #0x38                  	// #56
  4046e0:	add	x0, sp, x2
  4046e4:	bl	401830 <memcpy@plt>
  4046e8:	mov	w1, w21
  4046ec:	add	x0, sp, #0x38
  4046f0:	mov	w2, #0x1                   	// #1
  4046f4:	bl	4042e0 <__fxstatat@plt+0x2650>
  4046f8:	add	x3, sp, #0x38
  4046fc:	mov	x2, x20
  404700:	mov	x1, x19
  404704:	mov	w0, #0x0                   	// #0
  404708:	bl	4040c8 <__fxstatat@plt+0x2438>
  40470c:	ldp	x19, x20, [sp, #16]
  404710:	ldr	x21, [sp, #32]
  404714:	ldp	x29, x30, [sp], #112
  404718:	ret
  40471c:	mov	w2, w1
  404720:	mov	x1, #0xffffffffffffffff    	// #-1
  404724:	b	4046b4 <__fxstatat@plt+0x2a24>
  404728:	mov	w1, #0x3a                  	// #58
  40472c:	b	40471c <__fxstatat@plt+0x2a8c>
  404730:	mov	w2, #0x3a                  	// #58
  404734:	b	4046b4 <__fxstatat@plt+0x2a24>
  404738:	stp	x29, x30, [sp, #-160]!
  40473c:	add	x8, sp, #0x20
  404740:	mov	x29, sp
  404744:	stp	x19, x20, [sp, #16]
  404748:	mov	x20, x2
  40474c:	mov	w19, w0
  404750:	mov	w0, w1
  404754:	bl	4033c0 <__fxstatat@plt+0x1730>
  404758:	add	x1, sp, #0x20
  40475c:	add	x0, sp, #0x68
  404760:	mov	x2, #0x38                  	// #56
  404764:	bl	401830 <memcpy@plt>
  404768:	add	x0, sp, #0x68
  40476c:	mov	w2, #0x1                   	// #1
  404770:	mov	w1, #0x3a                  	// #58
  404774:	bl	4042e0 <__fxstatat@plt+0x2650>
  404778:	add	x3, sp, #0x68
  40477c:	mov	x1, x20
  404780:	mov	w0, w19
  404784:	mov	x2, #0xffffffffffffffff    	// #-1
  404788:	bl	4040c8 <__fxstatat@plt+0x2438>
  40478c:	ldp	x19, x20, [sp, #16]
  404790:	ldp	x29, x30, [sp], #160
  404794:	ret
  404798:	stp	x29, x30, [sp, #-128]!
  40479c:	mov	x29, sp
  4047a0:	stp	x21, x22, [sp, #32]
  4047a4:	mov	x22, x1
  4047a8:	adrp	x1, 41c000 <__fxstatat@plt+0x1a370>
  4047ac:	add	x1, x1, #0x320
  4047b0:	mov	x21, x4
  4047b4:	add	x1, x1, #0x100
  4047b8:	stp	x19, x20, [sp, #16]
  4047bc:	mov	x20, x3
  4047c0:	mov	w19, w0
  4047c4:	add	x0, sp, #0x48
  4047c8:	str	x23, [sp, #48]
  4047cc:	mov	x23, x2
  4047d0:	mov	x2, #0x38                  	// #56
  4047d4:	bl	401830 <memcpy@plt>
  4047d8:	mov	x2, x23
  4047dc:	mov	x1, x22
  4047e0:	add	x0, sp, #0x48
  4047e4:	bl	404348 <__fxstatat@plt+0x26b8>
  4047e8:	add	x3, sp, #0x48
  4047ec:	mov	x2, x21
  4047f0:	mov	x1, x20
  4047f4:	mov	w0, w19
  4047f8:	bl	4040c8 <__fxstatat@plt+0x2438>
  4047fc:	ldp	x19, x20, [sp, #16]
  404800:	ldp	x21, x22, [sp, #32]
  404804:	ldr	x23, [sp, #48]
  404808:	ldp	x29, x30, [sp], #128
  40480c:	ret
  404810:	mov	x4, #0xffffffffffffffff    	// #-1
  404814:	b	404798 <__fxstatat@plt+0x2b08>
  404818:	mov	x3, x2
  40481c:	mov	x2, x1
  404820:	mov	x1, x0
  404824:	mov	w0, #0x0                   	// #0
  404828:	b	404810 <__fxstatat@plt+0x2b80>
  40482c:	mov	x4, x3
  404830:	mov	x3, x2
  404834:	mov	x2, x1
  404838:	mov	x1, x0
  40483c:	mov	w0, #0x0                   	// #0
  404840:	b	404798 <__fxstatat@plt+0x2b08>
  404844:	adrp	x3, 41c000 <__fxstatat@plt+0x1a370>
  404848:	add	x3, x3, #0x260
  40484c:	add	x3, x3, #0x20
  404850:	b	4040c8 <__fxstatat@plt+0x2438>
  404854:	mov	x2, x1
  404858:	mov	x1, x0
  40485c:	mov	w0, #0x0                   	// #0
  404860:	b	404844 <__fxstatat@plt+0x2bb4>
  404864:	mov	x2, #0xffffffffffffffff    	// #-1
  404868:	b	404844 <__fxstatat@plt+0x2bb4>
  40486c:	mov	x1, x0
  404870:	mov	w0, #0x0                   	// #0
  404874:	b	404864 <__fxstatat@plt+0x2bd4>
  404878:	stp	x29, x30, [sp, #-160]!
  40487c:	mov	x29, sp
  404880:	add	x1, sp, #0x20
  404884:	str	x19, [sp, #16]
  404888:	mov	x19, x0
  40488c:	adrp	x0, 409000 <__fxstatat@plt+0x7370>
  404890:	add	x0, x0, #0xc37
  404894:	bl	4089b0 <__fxstatat@plt+0x6d20>
  404898:	cbnz	w0, 4048bc <__fxstatat@plt+0x2c2c>
  40489c:	ldr	x0, [sp, #40]
  4048a0:	str	x0, [x19]
  4048a4:	ldr	x0, [sp, #32]
  4048a8:	str	x0, [x19, #8]
  4048ac:	mov	x0, x19
  4048b0:	ldr	x19, [sp, #16]
  4048b4:	ldp	x29, x30, [sp], #160
  4048b8:	ret
  4048bc:	mov	x19, #0x0                   	// #0
  4048c0:	b	4048ac <__fxstatat@plt+0x2c1c>
  4048c4:	stp	x29, x30, [sp, #-128]!
  4048c8:	mov	x29, sp
  4048cc:	stp	x19, x20, [sp, #16]
  4048d0:	mov	x19, x1
  4048d4:	stp	x21, x22, [sp, #32]
  4048d8:	stp	x23, x24, [sp, #48]
  4048dc:	mov	x23, x3
  4048e0:	mov	x24, x4
  4048e4:	stp	x25, x26, [sp, #64]
  4048e8:	mov	x26, x2
  4048ec:	mov	x25, x5
  4048f0:	stp	x27, x28, [sp, #80]
  4048f4:	ldr	w27, [x2]
  4048f8:	cbz	x3, 404a4c <__fxstatat@plt+0x2dbc>
  4048fc:	ldr	w22, [x3]
  404900:	cbz	x24, 404908 <__fxstatat@plt+0x2c78>
  404904:	str	xzr, [x24]
  404908:	cbz	x25, 404910 <__fxstatat@plt+0x2c80>
  40490c:	str	xzr, [x25]
  404910:	cbnz	x19, 404a54 <__fxstatat@plt+0x2dc4>
  404914:	ldrb	w1, [x0]
  404918:	cbz	w1, 404af0 <__fxstatat@plt+0x2e60>
  40491c:	bl	40528c <__fxstatat@plt+0x35fc>
  404920:	mov	x20, x0
  404924:	mov	x28, #0x0                   	// #0
  404928:	cbz	x20, 404b00 <__fxstatat@plt+0x2e70>
  40492c:	cmp	x28, #0x0
  404930:	cset	w0, eq  // eq = none
  404934:	cmp	x19, #0x0
  404938:	csel	w19, w0, wzr, ne  // ne = any
  40493c:	ldrb	w0, [x20]
  404940:	cmp	w0, #0x2b
  404944:	b.ne	404a80 <__fxstatat@plt+0x2df0>  // b.any
  404948:	cbnz	w19, 404ad8 <__fxstatat@plt+0x2e48>
  40494c:	adrp	x4, 409000 <__fxstatat@plt+0x7370>
  404950:	add	x3, sp, #0x68
  404954:	add	x4, x4, #0x211
  404958:	mov	x0, x20
  40495c:	mov	w2, #0xa                   	// #10
  404960:	mov	x1, #0x0                   	// #0
  404964:	bl	4053c8 <__fxstatat@plt+0x3738>
  404968:	cbnz	w0, 40497c <__fxstatat@plt+0x2cec>
  40496c:	ldr	x0, [sp, #104]
  404970:	mov	x1, #0xfffffffe            	// #4294967294
  404974:	cmp	x0, x1
  404978:	b.ls	404abc <__fxstatat@plt+0x2e2c>  // b.plast
  40497c:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  404980:	add	x19, x19, #0xe18
  404984:	mov	x21, #0x0                   	// #0
  404988:	bl	401bb0 <endpwent@plt>
  40498c:	cmp	x28, #0x0
  404990:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  404994:	b.ne	4049dc <__fxstatat@plt+0x2d4c>  // b.any
  404998:	ldrb	w0, [x28]
  40499c:	cmp	w0, #0x2b
  4049a0:	b.ne	404b0c <__fxstatat@plt+0x2e7c>  // b.any
  4049a4:	adrp	x4, 409000 <__fxstatat@plt+0x7370>
  4049a8:	add	x3, sp, #0x68
  4049ac:	add	x4, x4, #0x211
  4049b0:	mov	x0, x28
  4049b4:	mov	w2, #0xa                   	// #10
  4049b8:	mov	x1, #0x0                   	// #0
  4049bc:	bl	4053c8 <__fxstatat@plt+0x3738>
  4049c0:	cbz	w0, 404b20 <__fxstatat@plt+0x2e90>
  4049c4:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  4049c8:	add	x19, x19, #0xe32
  4049cc:	bl	401900 <endgrent@plt>
  4049d0:	mov	x0, x28
  4049d4:	bl	40528c <__fxstatat@plt+0x35fc>
  4049d8:	mov	x21, x0
  4049dc:	cbnz	x19, 404a04 <__fxstatat@plt+0x2d74>
  4049e0:	str	w27, [x26]
  4049e4:	cbz	x23, 4049ec <__fxstatat@plt+0x2d5c>
  4049e8:	str	w22, [x23]
  4049ec:	cbz	x24, 4049f8 <__fxstatat@plt+0x2d68>
  4049f0:	str	x20, [x24]
  4049f4:	mov	x20, #0x0                   	// #0
  4049f8:	cbz	x25, 404a04 <__fxstatat@plt+0x2d74>
  4049fc:	str	x21, [x25]
  404a00:	mov	x21, #0x0                   	// #0
  404a04:	mov	x0, x20
  404a08:	bl	401b30 <free@plt>
  404a0c:	mov	x0, x21
  404a10:	bl	401b30 <free@plt>
  404a14:	cbz	x19, 404a2c <__fxstatat@plt+0x2d9c>
  404a18:	mov	x1, x19
  404a1c:	mov	w2, #0x5                   	// #5
  404a20:	mov	x0, #0x0                   	// #0
  404a24:	bl	401be0 <dcgettext@plt>
  404a28:	mov	x19, x0
  404a2c:	mov	x0, x19
  404a30:	ldp	x19, x20, [sp, #16]
  404a34:	ldp	x21, x22, [sp, #32]
  404a38:	ldp	x23, x24, [sp, #48]
  404a3c:	ldp	x25, x26, [sp, #64]
  404a40:	ldp	x27, x28, [sp, #80]
  404a44:	ldp	x29, x30, [sp], #128
  404a48:	ret
  404a4c:	mov	w22, #0xffffffff            	// #-1
  404a50:	b	404900 <__fxstatat@plt+0x2c70>
  404a54:	subs	x21, x19, x0
  404a58:	b.eq	404b3c <__fxstatat@plt+0x2eac>  // b.none
  404a5c:	add	x1, x21, #0x1
  404a60:	bl	40525c <__fxstatat@plt+0x35cc>
  404a64:	mov	x20, x0
  404a68:	strb	wzr, [x0, x21]
  404a6c:	mov	x28, x19
  404a70:	ldrb	w0, [x28, #1]!
  404a74:	cmp	w0, #0x0
  404a78:	csel	x28, x28, xzr, ne  // ne = any
  404a7c:	b	404928 <__fxstatat@plt+0x2c98>
  404a80:	mov	x0, x20
  404a84:	bl	4019f0 <getpwnam@plt>
  404a88:	cbz	x0, 404948 <__fxstatat@plt+0x2cb8>
  404a8c:	ldr	w27, [x0, #16]
  404a90:	cbz	w19, 404ae8 <__fxstatat@plt+0x2e58>
  404a94:	ldr	w22, [x0, #20]
  404a98:	mov	w0, w22
  404a9c:	bl	401c60 <getgrgid@plt>
  404aa0:	cbz	x0, 404ac8 <__fxstatat@plt+0x2e38>
  404aa4:	ldr	x0, [x0]
  404aa8:	bl	40528c <__fxstatat@plt+0x35fc>
  404aac:	mov	x21, x0
  404ab0:	bl	401900 <endgrent@plt>
  404ab4:	mov	x19, #0x0                   	// #0
  404ab8:	b	404988 <__fxstatat@plt+0x2cf8>
  404abc:	mov	w27, w0
  404ac0:	mov	x19, #0x0                   	// #0
  404ac4:	b	404984 <__fxstatat@plt+0x2cf4>
  404ac8:	add	x1, sp, #0x68
  404acc:	mov	w0, w22
  404ad0:	bl	4032d8 <__fxstatat@plt+0x1648>
  404ad4:	b	404aa8 <__fxstatat@plt+0x2e18>
  404ad8:	adrp	x19, 409000 <__fxstatat@plt+0x7370>
  404adc:	mov	x21, #0x0                   	// #0
  404ae0:	add	x19, x19, #0xe25
  404ae4:	b	404988 <__fxstatat@plt+0x2cf8>
  404ae8:	mov	x21, #0x0                   	// #0
  404aec:	b	404ab4 <__fxstatat@plt+0x2e24>
  404af0:	mov	x20, #0x0                   	// #0
  404af4:	mov	x28, #0x0                   	// #0
  404af8:	mov	x21, #0x0                   	// #0
  404afc:	b	40498c <__fxstatat@plt+0x2cfc>
  404b00:	mov	x21, #0x0                   	// #0
  404b04:	mov	x19, #0x0                   	// #0
  404b08:	b	40498c <__fxstatat@plt+0x2cfc>
  404b0c:	mov	x0, x28
  404b10:	bl	4018c0 <getgrnam@plt>
  404b14:	cbz	x0, 4049a4 <__fxstatat@plt+0x2d14>
  404b18:	ldr	w22, [x0, #16]
  404b1c:	b	404b34 <__fxstatat@plt+0x2ea4>
  404b20:	ldr	x0, [sp, #104]
  404b24:	mov	x1, #0xfffffffe            	// #4294967294
  404b28:	cmp	x0, x1
  404b2c:	b.hi	4049c4 <__fxstatat@plt+0x2d34>  // b.pmore
  404b30:	mov	w22, w0
  404b34:	mov	x19, #0x0                   	// #0
  404b38:	b	4049cc <__fxstatat@plt+0x2d3c>
  404b3c:	mov	x20, #0x0                   	// #0
  404b40:	b	404a6c <__fxstatat@plt+0x2ddc>
  404b44:	stp	x29, x30, [sp, #-80]!
  404b48:	mov	x29, sp
  404b4c:	stp	x19, x20, [sp, #16]
  404b50:	mov	x19, x2
  404b54:	stp	x21, x22, [sp, #32]
  404b58:	mov	x21, x0
  404b5c:	stp	x23, x24, [sp, #48]
  404b60:	mov	x23, x1
  404b64:	mov	x24, x3
  404b68:	str	x25, [sp, #64]
  404b6c:	mov	x25, x4
  404b70:	cbz	x2, 404c00 <__fxstatat@plt+0x2f70>
  404b74:	mov	w1, #0x3a                  	// #58
  404b78:	bl	401b60 <strchr@plt>
  404b7c:	mov	x22, x0
  404b80:	mov	x5, x25
  404b84:	mov	x4, x24
  404b88:	mov	x3, x19
  404b8c:	mov	x2, x23
  404b90:	mov	x1, x22
  404b94:	mov	x0, x21
  404b98:	bl	4048c4 <__fxstatat@plt+0x2c34>
  404b9c:	mov	x20, x0
  404ba0:	cmp	x19, #0x0
  404ba4:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  404ba8:	b.ne	404be4 <__fxstatat@plt+0x2f54>  // b.any
  404bac:	cbz	x0, 404be0 <__fxstatat@plt+0x2f50>
  404bb0:	mov	w1, #0x2e                  	// #46
  404bb4:	mov	x0, x21
  404bb8:	bl	401b60 <strchr@plt>
  404bbc:	mov	x1, x0
  404bc0:	cbz	x0, 404be4 <__fxstatat@plt+0x2f54>
  404bc4:	mov	x5, x25
  404bc8:	mov	x4, x24
  404bcc:	mov	x3, x19
  404bd0:	mov	x2, x23
  404bd4:	mov	x0, x21
  404bd8:	bl	4048c4 <__fxstatat@plt+0x2c34>
  404bdc:	cbnz	x0, 404be4 <__fxstatat@plt+0x2f54>
  404be0:	mov	x20, #0x0                   	// #0
  404be4:	mov	x0, x20
  404be8:	ldp	x19, x20, [sp, #16]
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x23, x24, [sp, #48]
  404bf4:	ldr	x25, [sp, #64]
  404bf8:	ldp	x29, x30, [sp], #80
  404bfc:	ret
  404c00:	mov	x22, #0x0                   	// #0
  404c04:	b	404b80 <__fxstatat@plt+0x2ef0>
  404c08:	sub	sp, sp, #0x50
  404c0c:	stp	x29, x30, [sp, #32]
  404c10:	add	x29, sp, #0x20
  404c14:	stp	x19, x20, [sp, #48]
  404c18:	mov	x20, x0
  404c1c:	mov	x19, x4
  404c20:	str	x21, [sp, #64]
  404c24:	mov	x21, x5
  404c28:	cbz	x1, 404cbc <__fxstatat@plt+0x302c>
  404c2c:	mov	x5, x3
  404c30:	mov	x4, x2
  404c34:	mov	x3, x1
  404c38:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  404c3c:	mov	w1, #0x1                   	// #1
  404c40:	add	x2, x2, #0xe40
  404c44:	bl	401ae0 <__fprintf_chk@plt>
  404c48:	mov	w2, #0x5                   	// #5
  404c4c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404c50:	mov	x0, #0x0                   	// #0
  404c54:	add	x1, x1, #0xe53
  404c58:	bl	401be0 <dcgettext@plt>
  404c5c:	mov	x3, x0
  404c60:	mov	w4, #0x7e3                 	// #2019
  404c64:	mov	w1, #0x1                   	// #1
  404c68:	mov	x0, x20
  404c6c:	adrp	x2, 40a000 <__fxstatat@plt+0x8370>
  404c70:	add	x2, x2, #0x134
  404c74:	bl	401ae0 <__fprintf_chk@plt>
  404c78:	mov	w2, #0x5                   	// #5
  404c7c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404c80:	mov	x0, #0x0                   	// #0
  404c84:	add	x1, x1, #0xe57
  404c88:	bl	401be0 <dcgettext@plt>
  404c8c:	mov	x1, x20
  404c90:	bl	401bf0 <fputs_unlocked@plt>
  404c94:	cmp	x21, #0x9
  404c98:	b.hi	404f2c <__fxstatat@plt+0x329c>  // b.pmore
  404c9c:	cmp	w21, #0x9
  404ca0:	b.hi	404f2c <__fxstatat@plt+0x329c>  // b.pmore
  404ca4:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  404ca8:	add	x0, x0, #0x120
  404cac:	ldrh	w0, [x0, w21, uxtw #1]
  404cb0:	adr	x1, 404cbc <__fxstatat@plt+0x302c>
  404cb4:	add	x0, x1, w0, sxth #2
  404cb8:	br	x0
  404cbc:	mov	x4, x3
  404cc0:	mov	w1, #0x1                   	// #1
  404cc4:	mov	x3, x2
  404cc8:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  404ccc:	add	x2, x2, #0xe4c
  404cd0:	bl	401ae0 <__fprintf_chk@plt>
  404cd4:	b	404c48 <__fxstatat@plt+0x2fb8>
  404cd8:	mov	w2, #0x5                   	// #5
  404cdc:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404ce0:	mov	x0, #0x0                   	// #0
  404ce4:	add	x1, x1, #0xf23
  404ce8:	bl	401be0 <dcgettext@plt>
  404cec:	mov	x2, x0
  404cf0:	mov	x0, x20
  404cf4:	mov	w1, #0x1                   	// #1
  404cf8:	ldr	x3, [x19]
  404cfc:	ldp	x29, x30, [sp, #32]
  404d00:	ldp	x19, x20, [sp, #48]
  404d04:	ldr	x21, [sp, #64]
  404d08:	add	sp, sp, #0x50
  404d0c:	b	401ae0 <__fprintf_chk@plt>
  404d10:	mov	w2, #0x5                   	// #5
  404d14:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404d18:	mov	x0, #0x0                   	// #0
  404d1c:	add	x1, x1, #0xf33
  404d20:	bl	401be0 <dcgettext@plt>
  404d24:	mov	x2, x0
  404d28:	mov	x0, x20
  404d2c:	mov	w1, #0x1                   	// #1
  404d30:	ldp	x3, x4, [x19]
  404d34:	ldp	x29, x30, [sp, #32]
  404d38:	ldp	x19, x20, [sp, #48]
  404d3c:	ldr	x21, [sp, #64]
  404d40:	add	sp, sp, #0x50
  404d44:	b	401ae0 <__fprintf_chk@plt>
  404d48:	mov	w2, #0x5                   	// #5
  404d4c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404d50:	mov	x0, #0x0                   	// #0
  404d54:	add	x1, x1, #0xf4a
  404d58:	bl	401be0 <dcgettext@plt>
  404d5c:	mov	x2, x0
  404d60:	mov	x0, x20
  404d64:	mov	w1, #0x1                   	// #1
  404d68:	ldp	x3, x4, [x19]
  404d6c:	ldr	x5, [x19, #16]
  404d70:	ldp	x29, x30, [sp, #32]
  404d74:	ldp	x19, x20, [sp, #48]
  404d78:	ldr	x21, [sp, #64]
  404d7c:	add	sp, sp, #0x50
  404d80:	b	401ae0 <__fprintf_chk@plt>
  404d84:	mov	w2, #0x5                   	// #5
  404d88:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404d8c:	mov	x0, #0x0                   	// #0
  404d90:	add	x1, x1, #0xf66
  404d94:	bl	401be0 <dcgettext@plt>
  404d98:	mov	x2, x0
  404d9c:	mov	x0, x20
  404da0:	mov	w1, #0x1                   	// #1
  404da4:	ldp	x3, x4, [x19]
  404da8:	ldp	x5, x6, [x19, #16]
  404dac:	ldp	x29, x30, [sp, #32]
  404db0:	ldp	x19, x20, [sp, #48]
  404db4:	ldr	x21, [sp, #64]
  404db8:	add	sp, sp, #0x50
  404dbc:	b	401ae0 <__fprintf_chk@plt>
  404dc0:	mov	w2, #0x5                   	// #5
  404dc4:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404dc8:	mov	x0, #0x0                   	// #0
  404dcc:	add	x1, x1, #0xf86
  404dd0:	bl	401be0 <dcgettext@plt>
  404dd4:	mov	x2, x0
  404dd8:	mov	x0, x20
  404ddc:	mov	w1, #0x1                   	// #1
  404de0:	ldp	x3, x4, [x19]
  404de4:	ldp	x5, x6, [x19, #16]
  404de8:	ldp	x29, x30, [sp, #32]
  404dec:	ldr	x7, [x19, #32]
  404df0:	ldp	x19, x20, [sp, #48]
  404df4:	ldr	x21, [sp, #64]
  404df8:	add	sp, sp, #0x50
  404dfc:	b	401ae0 <__fprintf_chk@plt>
  404e00:	mov	w2, #0x5                   	// #5
  404e04:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404e08:	mov	x0, #0x0                   	// #0
  404e0c:	add	x1, x1, #0xfaa
  404e10:	bl	401be0 <dcgettext@plt>
  404e14:	mov	x2, x0
  404e18:	ldp	x3, x4, [x19]
  404e1c:	mov	x0, x20
  404e20:	ldp	x5, x6, [x19, #16]
  404e24:	ldp	x7, x1, [x19, #32]
  404e28:	str	x1, [sp]
  404e2c:	mov	w1, #0x1                   	// #1
  404e30:	bl	401ae0 <__fprintf_chk@plt>
  404e34:	ldp	x29, x30, [sp, #32]
  404e38:	ldp	x19, x20, [sp, #48]
  404e3c:	ldr	x21, [sp, #64]
  404e40:	add	sp, sp, #0x50
  404e44:	ret
  404e48:	mov	w2, #0x5                   	// #5
  404e4c:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404e50:	mov	x0, #0x0                   	// #0
  404e54:	add	x1, x1, #0xfd2
  404e58:	bl	401be0 <dcgettext@plt>
  404e5c:	mov	x2, x0
  404e60:	ldp	x3, x4, [x19]
  404e64:	mov	x0, x20
  404e68:	ldp	x5, x6, [x19, #16]
  404e6c:	ldr	x1, [x19, #48]
  404e70:	ldr	x7, [x19, #32]
  404e74:	str	x1, [sp, #8]
  404e78:	ldr	x1, [x19, #40]
  404e7c:	str	x1, [sp]
  404e80:	mov	w1, #0x1                   	// #1
  404e84:	bl	401ae0 <__fprintf_chk@plt>
  404e88:	b	404e34 <__fxstatat@plt+0x31a4>
  404e8c:	mov	w2, #0x5                   	// #5
  404e90:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  404e94:	mov	x0, #0x0                   	// #0
  404e98:	add	x1, x1, #0xffe
  404e9c:	bl	401be0 <dcgettext@plt>
  404ea0:	mov	x2, x0
  404ea4:	ldr	x1, [x19, #56]
  404ea8:	mov	x0, x20
  404eac:	ldp	x3, x4, [x19]
  404eb0:	ldp	x5, x6, [x19, #16]
  404eb4:	ldr	x7, [x19, #32]
  404eb8:	str	x1, [sp, #16]
  404ebc:	ldr	x1, [x19, #48]
  404ec0:	str	x1, [sp, #8]
  404ec4:	ldr	x1, [x19, #40]
  404ec8:	str	x1, [sp]
  404ecc:	mov	w1, #0x1                   	// #1
  404ed0:	bl	401ae0 <__fprintf_chk@plt>
  404ed4:	b	404e34 <__fxstatat@plt+0x31a4>
  404ed8:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  404edc:	add	x1, x1, #0x2e
  404ee0:	mov	w2, #0x5                   	// #5
  404ee4:	mov	x0, #0x0                   	// #0
  404ee8:	bl	401be0 <dcgettext@plt>
  404eec:	ldr	x1, [x19, #64]
  404ef0:	mov	x2, x0
  404ef4:	ldp	x3, x4, [x19]
  404ef8:	mov	x0, x20
  404efc:	ldp	x5, x6, [x19, #16]
  404f00:	ldr	x7, [x19, #32]
  404f04:	str	x1, [sp, #24]
  404f08:	ldr	x1, [x19, #56]
  404f0c:	str	x1, [sp, #16]
  404f10:	ldr	x1, [x19, #48]
  404f14:	str	x1, [sp, #8]
  404f18:	ldr	x1, [x19, #40]
  404f1c:	str	x1, [sp]
  404f20:	mov	w1, #0x1                   	// #1
  404f24:	bl	401ae0 <__fprintf_chk@plt>
  404f28:	b	404e34 <__fxstatat@plt+0x31a4>
  404f2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  404f30:	mov	w2, #0x5                   	// #5
  404f34:	add	x1, x1, #0x62
  404f38:	b	404ee4 <__fxstatat@plt+0x3254>
  404f3c:	mov	x5, #0x0                   	// #0
  404f40:	ldr	x6, [x4, x5, lsl #3]
  404f44:	cbnz	x6, 404f4c <__fxstatat@plt+0x32bc>
  404f48:	b	404c08 <__fxstatat@plt+0x2f78>
  404f4c:	add	x5, x5, #0x1
  404f50:	b	404f40 <__fxstatat@plt+0x32b0>
  404f54:	stp	x29, x30, [sp, #-96]!
  404f58:	mov	x5, #0x0                   	// #0
  404f5c:	mov	x29, sp
  404f60:	ldr	w7, [x4, #24]
  404f64:	ldp	x6, x10, [x4]
  404f68:	add	x4, sp, #0x10
  404f6c:	tbnz	w7, #31, 404fa0 <__fxstatat@plt+0x3310>
  404f70:	add	x9, x6, #0xf
  404f74:	mov	x8, x6
  404f78:	and	x6, x9, #0xfffffffffffffff8
  404f7c:	ldr	x8, [x8]
  404f80:	str	x8, [x4, x5, lsl #3]
  404f84:	cbz	x8, 404f94 <__fxstatat@plt+0x3304>
  404f88:	add	x5, x5, #0x1
  404f8c:	cmp	x5, #0xa
  404f90:	b.ne	404f6c <__fxstatat@plt+0x32dc>  // b.any
  404f94:	bl	404c08 <__fxstatat@plt+0x2f78>
  404f98:	ldp	x29, x30, [sp], #96
  404f9c:	ret
  404fa0:	add	w9, w7, #0x8
  404fa4:	cmp	w9, #0x0
  404fa8:	b.le	404fc0 <__fxstatat@plt+0x3330>
  404fac:	add	x11, x6, #0xf
  404fb0:	mov	x8, x6
  404fb4:	mov	w7, w9
  404fb8:	and	x6, x11, #0xfffffffffffffff8
  404fbc:	b	404f7c <__fxstatat@plt+0x32ec>
  404fc0:	add	x8, x10, w7, sxtw
  404fc4:	mov	w7, w9
  404fc8:	b	404f7c <__fxstatat@plt+0x32ec>
  404fcc:	stp	x29, x30, [sp, #-240]!
  404fd0:	mov	x29, sp
  404fd4:	stp	x4, x5, [sp, #208]
  404fd8:	add	x4, sp, #0xf0
  404fdc:	stp	x4, x4, [sp, #48]
  404fe0:	add	x4, sp, #0xd0
  404fe4:	str	x4, [sp, #64]
  404fe8:	mov	w4, #0xffffffe0            	// #-32
  404fec:	str	w4, [sp, #72]
  404ff0:	mov	w4, #0xffffff80            	// #-128
  404ff4:	str	w4, [sp, #76]
  404ff8:	ldp	x4, x5, [sp, #48]
  404ffc:	stp	x4, x5, [sp, #16]
  405000:	ldp	x4, x5, [sp, #64]
  405004:	stp	x4, x5, [sp, #32]
  405008:	add	x4, sp, #0x10
  40500c:	str	q0, [sp, #80]
  405010:	str	q1, [sp, #96]
  405014:	str	q2, [sp, #112]
  405018:	str	q3, [sp, #128]
  40501c:	str	q4, [sp, #144]
  405020:	str	q5, [sp, #160]
  405024:	str	q6, [sp, #176]
  405028:	str	q7, [sp, #192]
  40502c:	stp	x6, x7, [sp, #224]
  405030:	bl	404f54 <__fxstatat@plt+0x32c4>
  405034:	ldp	x29, x30, [sp], #240
  405038:	ret
  40503c:	stp	x29, x30, [sp, #-16]!
  405040:	mov	w2, #0x5                   	// #5
  405044:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  405048:	mov	x29, sp
  40504c:	add	x1, x1, #0x9e
  405050:	mov	x0, #0x0                   	// #0
  405054:	bl	401be0 <dcgettext@plt>
  405058:	mov	x1, x0
  40505c:	adrp	x2, 40a000 <__fxstatat@plt+0x8370>
  405060:	mov	w0, #0x1                   	// #1
  405064:	add	x2, x2, #0xb3
  405068:	bl	4019c0 <__printf_chk@plt>
  40506c:	mov	w2, #0x5                   	// #5
  405070:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  405074:	mov	x0, #0x0                   	// #0
  405078:	add	x1, x1, #0xc9
  40507c:	bl	401be0 <dcgettext@plt>
  405080:	mov	x1, x0
  405084:	adrp	x3, 409000 <__fxstatat@plt+0x7370>
  405088:	add	x3, x3, #0x415
  40508c:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  405090:	mov	w0, #0x1                   	// #1
  405094:	add	x2, x2, #0x43d
  405098:	bl	4019c0 <__printf_chk@plt>
  40509c:	mov	w2, #0x5                   	// #5
  4050a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  4050a4:	mov	x0, #0x0                   	// #0
  4050a8:	add	x1, x1, #0xdd
  4050ac:	bl	401be0 <dcgettext@plt>
  4050b0:	ldp	x29, x30, [sp], #16
  4050b4:	adrp	x1, 41c000 <__fxstatat@plt+0x1a370>
  4050b8:	ldr	x1, [x1, #728]
  4050bc:	b	401bf0 <fputs_unlocked@plt>
  4050c0:	stp	x29, x30, [sp, #-32]!
  4050c4:	mov	x29, sp
  4050c8:	str	x19, [sp, #16]
  4050cc:	mov	x19, x0
  4050d0:	bl	401970 <malloc@plt>
  4050d4:	cmp	x0, #0x0
  4050d8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4050dc:	b.eq	4050e4 <__fxstatat@plt+0x3454>  // b.none
  4050e0:	bl	4052b4 <__fxstatat@plt+0x3624>
  4050e4:	ldr	x19, [sp, #16]
  4050e8:	ldp	x29, x30, [sp], #32
  4050ec:	ret
  4050f0:	mov	x2, x0
  4050f4:	mul	x0, x0, x1
  4050f8:	umulh	x2, x2, x1
  4050fc:	cmp	x2, #0x0
  405100:	cset	x1, ne  // ne = any
  405104:	tbnz	x0, #63, 40510c <__fxstatat@plt+0x347c>
  405108:	cbz	x1, 405118 <__fxstatat@plt+0x3488>
  40510c:	stp	x29, x30, [sp, #-16]!
  405110:	mov	x29, sp
  405114:	bl	4052b4 <__fxstatat@plt+0x3624>
  405118:	b	4050c0 <__fxstatat@plt+0x3430>
  40511c:	b	4050c0 <__fxstatat@plt+0x3430>
  405120:	stp	x29, x30, [sp, #-32]!
  405124:	cmp	x1, #0x0
  405128:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40512c:	mov	x29, sp
  405130:	str	x19, [sp, #16]
  405134:	b.eq	40514c <__fxstatat@plt+0x34bc>  // b.none
  405138:	bl	401b30 <free@plt>
  40513c:	mov	x0, #0x0                   	// #0
  405140:	ldr	x19, [sp, #16]
  405144:	ldp	x29, x30, [sp], #32
  405148:	ret
  40514c:	mov	x19, x1
  405150:	bl	401a20 <realloc@plt>
  405154:	cmp	x0, #0x0
  405158:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40515c:	b.eq	405140 <__fxstatat@plt+0x34b0>  // b.none
  405160:	bl	4052b4 <__fxstatat@plt+0x3624>
  405164:	mov	x3, x1
  405168:	mul	x1, x1, x2
  40516c:	umulh	x3, x3, x2
  405170:	cmp	x3, #0x0
  405174:	cset	x2, ne  // ne = any
  405178:	tbnz	x1, #63, 405180 <__fxstatat@plt+0x34f0>
  40517c:	cbz	x2, 40518c <__fxstatat@plt+0x34fc>
  405180:	stp	x29, x30, [sp, #-16]!
  405184:	mov	x29, sp
  405188:	bl	4052b4 <__fxstatat@plt+0x3624>
  40518c:	b	405120 <__fxstatat@plt+0x3490>
  405190:	ldr	x3, [x1]
  405194:	cbnz	x0, 4051d0 <__fxstatat@plt+0x3540>
  405198:	cbnz	x3, 4051ac <__fxstatat@plt+0x351c>
  40519c:	mov	x3, #0x80                  	// #128
  4051a0:	cmp	x2, #0x80
  4051a4:	udiv	x3, x3, x2
  4051a8:	cinc	x3, x3, hi  // hi = pmore
  4051ac:	umulh	x5, x3, x2
  4051b0:	mul	x4, x3, x2
  4051b4:	cmp	x5, #0x0
  4051b8:	cset	x5, ne  // ne = any
  4051bc:	tbnz	x4, #63, 4051c4 <__fxstatat@plt+0x3534>
  4051c0:	cbz	x5, 4051ec <__fxstatat@plt+0x355c>
  4051c4:	stp	x29, x30, [sp, #-16]!
  4051c8:	mov	x29, sp
  4051cc:	bl	4052b4 <__fxstatat@plt+0x3624>
  4051d0:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  4051d4:	movk	x4, #0x5554
  4051d8:	udiv	x4, x4, x2
  4051dc:	cmp	x4, x3
  4051e0:	b.ls	4051c4 <__fxstatat@plt+0x3534>  // b.plast
  4051e4:	add	x4, x3, #0x1
  4051e8:	add	x3, x4, x3, lsr #1
  4051ec:	str	x3, [x1]
  4051f0:	mul	x1, x3, x2
  4051f4:	b	405120 <__fxstatat@plt+0x3490>
  4051f8:	mov	x2, #0x1                   	// #1
  4051fc:	b	405190 <__fxstatat@plt+0x3500>
  405200:	stp	x29, x30, [sp, #-32]!
  405204:	mov	x29, sp
  405208:	str	x19, [sp, #16]
  40520c:	mov	x19, x0
  405210:	bl	4050c0 <__fxstatat@plt+0x3430>
  405214:	mov	x2, x19
  405218:	mov	w1, #0x0                   	// #0
  40521c:	ldr	x19, [sp, #16]
  405220:	ldp	x29, x30, [sp], #32
  405224:	b	4019e0 <memset@plt>
  405228:	umulh	x2, x0, x1
  40522c:	stp	x29, x30, [sp, #-16]!
  405230:	mul	x4, x0, x1
  405234:	cmp	x2, #0x0
  405238:	mov	x29, sp
  40523c:	cset	x2, ne  // ne = any
  405240:	tbnz	x4, #63, 405248 <__fxstatat@plt+0x35b8>
  405244:	cbz	x2, 40524c <__fxstatat@plt+0x35bc>
  405248:	bl	4052b4 <__fxstatat@plt+0x3624>
  40524c:	bl	401a00 <calloc@plt>
  405250:	cbz	x0, 405248 <__fxstatat@plt+0x35b8>
  405254:	ldp	x29, x30, [sp], #16
  405258:	ret
  40525c:	stp	x29, x30, [sp, #-32]!
  405260:	mov	x29, sp
  405264:	stp	x19, x20, [sp, #16]
  405268:	mov	x19, x1
  40526c:	mov	x20, x0
  405270:	mov	x0, x1
  405274:	bl	4050c0 <__fxstatat@plt+0x3430>
  405278:	mov	x2, x19
  40527c:	mov	x1, x20
  405280:	ldp	x19, x20, [sp, #16]
  405284:	ldp	x29, x30, [sp], #32
  405288:	b	401830 <memcpy@plt>
  40528c:	stp	x29, x30, [sp, #-32]!
  405290:	mov	x29, sp
  405294:	str	x19, [sp, #16]
  405298:	mov	x19, x0
  40529c:	bl	401870 <strlen@plt>
  4052a0:	add	x1, x0, #0x1
  4052a4:	mov	x0, x19
  4052a8:	ldr	x19, [sp, #16]
  4052ac:	ldp	x29, x30, [sp], #32
  4052b0:	b	40525c <__fxstatat@plt+0x35cc>
  4052b4:	stp	x29, x30, [sp, #-32]!
  4052b8:	adrp	x0, 41c000 <__fxstatat@plt+0x1a370>
  4052bc:	mov	w2, #0x5                   	// #5
  4052c0:	mov	x29, sp
  4052c4:	str	x19, [sp, #16]
  4052c8:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  4052cc:	ldr	w19, [x0, #600]
  4052d0:	add	x1, x1, #0x163
  4052d4:	mov	x0, #0x0                   	// #0
  4052d8:	bl	401be0 <dcgettext@plt>
  4052dc:	adrp	x2, 409000 <__fxstatat@plt+0x7370>
  4052e0:	mov	x3, x0
  4052e4:	add	x2, x2, #0x4fa
  4052e8:	mov	w0, w19
  4052ec:	mov	w1, #0x0                   	// #0
  4052f0:	bl	4018a0 <error@plt>
  4052f4:	bl	401a90 <abort@plt>
  4052f8:	stp	x29, x30, [sp, #-16]!
  4052fc:	orr	w1, w1, #0x200
  405300:	mov	x29, sp
  405304:	bl	406900 <__fxstatat@plt+0x4c70>
  405308:	cbnz	x0, 405340 <__fxstatat@plt+0x36b0>
  40530c:	bl	401c40 <__errno_location@plt>
  405310:	ldr	w0, [x0]
  405314:	cmp	w0, #0x16
  405318:	b.ne	40533c <__fxstatat@plt+0x36ac>  // b.any
  40531c:	adrp	x3, 40a000 <__fxstatat@plt+0x8370>
  405320:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  405324:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  405328:	add	x3, x3, #0x18f
  40532c:	add	x1, x1, #0x174
  405330:	add	x0, x0, #0x17f
  405334:	mov	w2, #0x29                  	// #41
  405338:	bl	401c30 <__assert_fail@plt>
  40533c:	bl	4052b4 <__fxstatat@plt+0x3624>
  405340:	ldp	x29, x30, [sp], #16
  405344:	ret
  405348:	ldr	w0, [x0, #72]
  40534c:	mov	w2, #0x11                  	// #17
  405350:	and	w0, w0, w2
  405354:	cmp	w0, #0x10
  405358:	b.eq	405374 <__fxstatat@plt+0x36e4>  // b.none
  40535c:	cmp	w0, w2
  405360:	b.ne	40537c <__fxstatat@plt+0x36ec>  // b.any
  405364:	ldr	x0, [x1, #88]
  405368:	cmp	x0, #0x0
  40536c:	cset	w0, ne  // ne = any
  405370:	ret
  405374:	mov	w0, #0x1                   	// #1
  405378:	b	405370 <__fxstatat@plt+0x36e0>
  40537c:	mov	w0, #0x0                   	// #0
  405380:	b	405370 <__fxstatat@plt+0x36e0>
  405384:	sxtw	x1, w1
  405388:	mov	x4, x0
  40538c:	mov	w0, #0x0                   	// #0
  405390:	sub	w2, w2, #0x1
  405394:	cmn	w2, #0x1
  405398:	b.ne	4053a0 <__fxstatat@plt+0x3710>  // b.any
  40539c:	ret
  4053a0:	ldr	x3, [x4]
  4053a4:	umulh	x5, x3, x1
  4053a8:	cbnz	x5, 4053bc <__fxstatat@plt+0x372c>
  4053ac:	mul	x3, x3, x1
  4053b0:	orr	w0, w0, w5
  4053b4:	str	x3, [x4]
  4053b8:	b	405390 <__fxstatat@plt+0x3700>
  4053bc:	mov	x3, #0xffffffffffffffff    	// #-1
  4053c0:	mov	w5, #0x1                   	// #1
  4053c4:	b	4053b0 <__fxstatat@plt+0x3720>
  4053c8:	stp	x29, x30, [sp, #-96]!
  4053cc:	cmp	w2, #0x24
  4053d0:	mov	x29, sp
  4053d4:	stp	x19, x20, [sp, #16]
  4053d8:	stp	x21, x22, [sp, #32]
  4053dc:	stp	x23, x24, [sp, #48]
  4053e0:	str	x25, [sp, #64]
  4053e4:	b.ls	405408 <__fxstatat@plt+0x3778>  // b.plast
  4053e8:	adrp	x3, 40a000 <__fxstatat@plt+0x8370>
  4053ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  4053f0:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  4053f4:	add	x3, x3, #0x211
  4053f8:	add	x1, x1, #0x199
  4053fc:	add	x0, x0, #0x1a7
  405400:	mov	w2, #0x54                  	// #84
  405404:	bl	401c30 <__assert_fail@plt>
  405408:	mov	x19, x0
  40540c:	mov	x20, x1
  405410:	mov	w24, w2
  405414:	mov	x21, x3
  405418:	mov	x23, x4
  40541c:	cbnz	x1, 405424 <__fxstatat@plt+0x3794>
  405420:	add	x20, sp, #0x50
  405424:	bl	401c40 <__errno_location@plt>
  405428:	str	wzr, [x0]
  40542c:	mov	x22, x0
  405430:	ldrb	w25, [x19]
  405434:	bl	401b10 <__ctype_b_loc@plt>
  405438:	ldr	x2, [x0]
  40543c:	mov	x0, x19
  405440:	ubfiz	x1, x25, #1, #8
  405444:	ldrh	w1, [x2, x1]
  405448:	tbnz	w1, #13, 405474 <__fxstatat@plt+0x37e4>
  40544c:	cmp	w25, #0x2d
  405450:	b.ne	40547c <__fxstatat@plt+0x37ec>  // b.any
  405454:	mov	w19, #0x4                   	// #4
  405458:	mov	w0, w19
  40545c:	ldp	x19, x20, [sp, #16]
  405460:	ldp	x21, x22, [sp, #32]
  405464:	ldp	x23, x24, [sp, #48]
  405468:	ldr	x25, [sp, #64]
  40546c:	ldp	x29, x30, [sp], #96
  405470:	ret
  405474:	ldrb	w25, [x0, #1]!
  405478:	b	405440 <__fxstatat@plt+0x37b0>
  40547c:	mov	w2, w24
  405480:	mov	x1, x20
  405484:	mov	x0, x19
  405488:	bl	401860 <strtoul@plt>
  40548c:	ldr	x24, [x20]
  405490:	str	x0, [sp, #88]
  405494:	cmp	x24, x19
  405498:	b.ne	4054e8 <__fxstatat@plt+0x3858>  // b.any
  40549c:	cbz	x23, 405454 <__fxstatat@plt+0x37c4>
  4054a0:	ldrb	w1, [x19]
  4054a4:	cbz	w1, 405454 <__fxstatat@plt+0x37c4>
  4054a8:	mov	x0, x23
  4054ac:	bl	401b60 <strchr@plt>
  4054b0:	cbz	x0, 405454 <__fxstatat@plt+0x37c4>
  4054b4:	mov	x0, #0x1                   	// #1
  4054b8:	mov	w19, #0x0                   	// #0
  4054bc:	str	x0, [sp, #88]
  4054c0:	ldrb	w22, [x24]
  4054c4:	cbz	w22, 4056b0 <__fxstatat@plt+0x3a20>
  4054c8:	mov	w1, w22
  4054cc:	mov	x0, x23
  4054d0:	bl	401b60 <strchr@plt>
  4054d4:	cbnz	x0, 405510 <__fxstatat@plt+0x3880>
  4054d8:	ldr	x0, [sp, #88]
  4054dc:	orr	w19, w19, #0x2
  4054e0:	str	x0, [x21]
  4054e4:	b	405458 <__fxstatat@plt+0x37c8>
  4054e8:	ldr	w1, [x22]
  4054ec:	cbz	w1, 405508 <__fxstatat@plt+0x3878>
  4054f0:	cmp	w1, #0x22
  4054f4:	b.ne	405454 <__fxstatat@plt+0x37c4>  // b.any
  4054f8:	mov	w19, #0x1                   	// #1
  4054fc:	cbnz	x23, 4054c0 <__fxstatat@plt+0x3830>
  405500:	str	x0, [x21]
  405504:	b	405458 <__fxstatat@plt+0x37c8>
  405508:	mov	w19, #0x0                   	// #0
  40550c:	b	4054fc <__fxstatat@plt+0x386c>
  405510:	cmp	w22, #0x5a
  405514:	b.hi	4055fc <__fxstatat@plt+0x396c>  // b.pmore
  405518:	cmp	w22, #0x44
  40551c:	b.hi	4055d8 <__fxstatat@plt+0x3948>  // b.pmore
  405520:	mov	w6, #0x1                   	// #1
  405524:	mov	w1, #0x400                 	// #1024
  405528:	cmp	w22, #0x58
  40552c:	b.hi	40561c <__fxstatat@plt+0x398c>  // b.pmore
  405530:	sub	w22, w22, #0x42
  405534:	and	w0, w22, #0xff
  405538:	cmp	w0, #0x12
  40553c:	b.hi	4054d8 <__fxstatat@plt+0x3848>  // b.pmore
  405540:	cmp	w22, #0x12
  405544:	b.hi	4054d8 <__fxstatat@plt+0x3848>  // b.pmore
  405548:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  40554c:	add	x0, x0, #0x1d0
  405550:	ldrb	w0, [x0, w22, uxtw]
  405554:	adr	x2, 405560 <__fxstatat@plt+0x38d0>
  405558:	add	x0, x2, w0, sxtb #2
  40555c:	br	x0
  405560:	mov	x1, #0x1                   	// #1
  405564:	lsl	x0, x1, x0
  405568:	mov	x1, #0x2051                	// #8273
  40556c:	tst	x0, x1
  405570:	b.eq	40560c <__fxstatat@plt+0x397c>  // b.none
  405574:	mov	x0, x23
  405578:	mov	w1, #0x30                  	// #48
  40557c:	bl	401b60 <strchr@plt>
  405580:	cbz	x0, 405658 <__fxstatat@plt+0x39c8>
  405584:	ldrb	w0, [x24, #1]
  405588:	cmp	w0, #0x44
  40558c:	b.eq	405660 <__fxstatat@plt+0x39d0>  // b.none
  405590:	cmp	w0, #0x69
  405594:	b.eq	405640 <__fxstatat@plt+0x39b0>  // b.none
  405598:	cmp	w0, #0x42
  40559c:	mov	w6, #0x2                   	// #2
  4055a0:	mov	w1, #0x400                 	// #1024
  4055a4:	mov	w0, #0x3e8                 	// #1000
  4055a8:	csinc	w6, w6, wzr, eq  // eq = none
  4055ac:	csel	w1, w1, w0, ne  // ne = any
  4055b0:	cmp	w22, #0x6d
  4055b4:	b.ls	405528 <__fxstatat@plt+0x3898>  // b.plast
  4055b8:	cmp	w22, #0x74
  4055bc:	b.eq	4056fc <__fxstatat@plt+0x3a6c>  // b.none
  4055c0:	cmp	w22, #0x77
  4055c4:	b.ne	4054d8 <__fxstatat@plt+0x3848>  // b.any
  4055c8:	ldr	x0, [sp, #88]
  4055cc:	tbnz	x0, #63, 405688 <__fxstatat@plt+0x39f8>
  4055d0:	lsl	x0, x0, #1
  4055d4:	b	40567c <__fxstatat@plt+0x39ec>
  4055d8:	sub	w1, w22, #0x45
  4055dc:	cmp	w1, #0x15
  4055e0:	b.hi	405658 <__fxstatat@plt+0x39c8>  // b.pmore
  4055e4:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  4055e8:	add	x0, x0, #0x1e4
  4055ec:	ldrb	w0, [x0, w1, uxtw]
  4055f0:	adr	x1, 4055fc <__fxstatat@plt+0x396c>
  4055f4:	add	x0, x1, w0, sxtb #2
  4055f8:	br	x0
  4055fc:	sub	w0, w22, #0x67
  405600:	and	w0, w0, #0xff
  405604:	cmp	w0, #0xd
  405608:	b.ls	405560 <__fxstatat@plt+0x38d0>  // b.plast
  40560c:	cmp	w22, #0x6d
  405610:	mov	w6, #0x1                   	// #1
  405614:	mov	w1, #0x400                 	// #1024
  405618:	b.hi	4055b8 <__fxstatat@plt+0x3928>  // b.pmore
  40561c:	sub	w22, w22, #0x59
  405620:	cmp	w22, #0x14
  405624:	b.hi	4054d8 <__fxstatat@plt+0x3848>  // b.pmore
  405628:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  40562c:	add	x0, x0, #0x1fc
  405630:	ldrb	w0, [x0, w22, uxtw]
  405634:	adr	x2, 405640 <__fxstatat@plt+0x39b0>
  405638:	add	x0, x2, w0, sxtb #2
  40563c:	br	x0
  405640:	ldrb	w0, [x24, #2]
  405644:	mov	w6, #0x3                   	// #3
  405648:	cmp	w0, #0x42
  40564c:	csinc	w6, w6, wzr, eq  // eq = none
  405650:	mov	w1, #0x400                 	// #1024
  405654:	b	4055b0 <__fxstatat@plt+0x3920>
  405658:	mov	w6, #0x1                   	// #1
  40565c:	b	405650 <__fxstatat@plt+0x39c0>
  405660:	mov	w6, #0x2                   	// #2
  405664:	mov	w1, #0x3e8                 	// #1000
  405668:	b	4055b0 <__fxstatat@plt+0x3920>
  40566c:	ldr	x0, [sp, #88]
  405670:	cmp	xzr, x0, lsr #55
  405674:	b.ne	405688 <__fxstatat@plt+0x39f8>  // b.any
  405678:	lsl	x0, x0, #9
  40567c:	str	x0, [sp, #88]
  405680:	mov	w0, #0x0                   	// #0
  405684:	b	405694 <__fxstatat@plt+0x3a04>
  405688:	mov	x0, #0xffffffffffffffff    	// #-1
  40568c:	str	x0, [sp, #88]
  405690:	mov	w0, #0x1                   	// #1
  405694:	orr	w19, w19, w0
  405698:	ldr	x0, [x20]
  40569c:	add	x1, x0, w6, sxtw
  4056a0:	str	x1, [x20]
  4056a4:	ldrb	w0, [x0, w6, sxtw]
  4056a8:	cbz	w0, 4056b0 <__fxstatat@plt+0x3a20>
  4056ac:	orr	w19, w19, #0x2
  4056b0:	ldr	x0, [sp, #88]
  4056b4:	b	405500 <__fxstatat@plt+0x3870>
  4056b8:	ldr	x0, [sp, #88]
  4056bc:	cmp	xzr, x0, lsr #54
  4056c0:	b.ne	405688 <__fxstatat@plt+0x39f8>  // b.any
  4056c4:	lsl	x0, x0, #10
  4056c8:	b	40567c <__fxstatat@plt+0x39ec>
  4056cc:	mov	w2, #0x6                   	// #6
  4056d0:	add	x0, sp, #0x58
  4056d4:	bl	405384 <__fxstatat@plt+0x36f4>
  4056d8:	b	405694 <__fxstatat@plt+0x3a04>
  4056dc:	mov	w2, #0x3                   	// #3
  4056e0:	b	4056d0 <__fxstatat@plt+0x3a40>
  4056e4:	mov	w2, #0x1                   	// #1
  4056e8:	b	4056d0 <__fxstatat@plt+0x3a40>
  4056ec:	mov	w2, #0x2                   	// #2
  4056f0:	b	4056d0 <__fxstatat@plt+0x3a40>
  4056f4:	mov	w2, #0x5                   	// #5
  4056f8:	b	4056d0 <__fxstatat@plt+0x3a40>
  4056fc:	mov	w2, #0x4                   	// #4
  405700:	b	4056d0 <__fxstatat@plt+0x3a40>
  405704:	mov	w2, #0x8                   	// #8
  405708:	b	4056d0 <__fxstatat@plt+0x3a40>
  40570c:	mov	w2, #0x7                   	// #7
  405710:	b	4056d0 <__fxstatat@plt+0x3a40>
  405714:	ldr	x3, [x0, #8]
  405718:	ldr	x2, [x1, #8]
  40571c:	cmp	x3, x2
  405720:	b.ne	405738 <__fxstatat@plt+0x3aa8>  // b.any
  405724:	ldr	x2, [x0]
  405728:	ldr	x0, [x1]
  40572c:	cmp	x2, x0
  405730:	cset	w0, eq  // eq = none
  405734:	ret
  405738:	mov	w0, #0x0                   	// #0
  40573c:	b	405734 <__fxstatat@plt+0x3aa4>
  405740:	ldr	x0, [x0, #8]
  405744:	udiv	x2, x0, x1
  405748:	msub	x0, x2, x1, x0
  40574c:	ret
  405750:	ldr	x0, [x0]
  405754:	udiv	x2, x0, x1
  405758:	msub	x0, x2, x1, x0
  40575c:	ret
  405760:	ldr	x2, [x0]
  405764:	ldr	x0, [x1]
  405768:	cmp	x2, x0
  40576c:	cset	w0, eq  // eq = none
  405770:	ret
  405774:	ldr	x0, [x0]
  405778:	ldr	x2, [x0, #128]
  40577c:	ldr	x0, [x1]
  405780:	ldr	x1, [x0, #128]
  405784:	cmp	x2, x1
  405788:	cset	w0, hi  // hi = pmore
  40578c:	csinv	w0, w0, wzr, cs  // cs = hs, nlast
  405790:	ret
  405794:	stp	x29, x30, [sp, #-48]!
  405798:	and	w2, w2, #0xff
  40579c:	mov	x29, sp
  4057a0:	stp	x19, x20, [sp, #16]
  4057a4:	mov	x19, x1
  4057a8:	add	x20, x1, #0x78
  4057ac:	ldr	w1, [x0, #72]
  4057b0:	str	x21, [sp, #32]
  4057b4:	mov	x21, x0
  4057b8:	ldr	x0, [x19, #88]
  4057bc:	cbnz	x0, 4057c8 <__fxstatat@plt+0x3b38>
  4057c0:	tst	x1, #0x1
  4057c4:	csinc	w2, w2, wzr, eq  // eq = none
  4057c8:	ldr	x0, [x19, #48]
  4057cc:	tbnz	w1, #1, 4057d4 <__fxstatat@plt+0x3b44>
  4057d0:	cbz	w2, 40583c <__fxstatat@plt+0x3bac>
  4057d4:	mov	x1, x20
  4057d8:	bl	408990 <__fxstatat@plt+0x6d00>
  4057dc:	cbz	w0, 405860 <__fxstatat@plt+0x3bd0>
  4057e0:	bl	401c40 <__errno_location@plt>
  4057e4:	mov	x21, x0
  4057e8:	ldr	w0, [x0]
  4057ec:	cmp	w0, #0x2
  4057f0:	b.ne	40581c <__fxstatat@plt+0x3b8c>  // b.any
  4057f4:	ldr	x0, [x19, #48]
  4057f8:	mov	x1, x20
  4057fc:	bl	4089b0 <__fxstatat@plt+0x6d20>
  405800:	cbnz	w0, 40581c <__fxstatat@plt+0x3b8c>
  405804:	mov	w0, #0xd                   	// #13
  405808:	str	wzr, [x21]
  40580c:	ldp	x19, x20, [sp, #16]
  405810:	ldr	x21, [sp, #32]
  405814:	ldp	x29, x30, [sp], #48
  405818:	ret
  40581c:	ldr	w0, [x21]
  405820:	str	w0, [x19, #64]
  405824:	mov	x2, #0x80                  	// #128
  405828:	mov	x0, x20
  40582c:	mov	w1, #0x0                   	// #0
  405830:	bl	4019e0 <memset@plt>
  405834:	mov	w0, #0xa                   	// #10
  405838:	b	40580c <__fxstatat@plt+0x3b7c>
  40583c:	mov	x1, x0
  405840:	ldr	w0, [x21, #44]
  405844:	mov	x2, x20
  405848:	mov	w3, #0x100                 	// #256
  40584c:	bl	4089c0 <__fxstatat@plt+0x6d30>
  405850:	cbz	w0, 405860 <__fxstatat@plt+0x3bd0>
  405854:	bl	401c40 <__errno_location@plt>
  405858:	ldr	w0, [x0]
  40585c:	b	405820 <__fxstatat@plt+0x3b90>
  405860:	ldr	w1, [x20, #16]
  405864:	and	w1, w1, #0xf000
  405868:	cmp	w1, #0x4, lsl #12
  40586c:	b.ne	4058e0 <__fxstatat@plt+0x3c50>  // b.any
  405870:	ldr	w1, [x20, #20]
  405874:	cmp	w1, #0x1
  405878:	b.ls	4058d8 <__fxstatat@plt+0x3c48>  // b.plast
  40587c:	ldr	x0, [x19, #88]
  405880:	cmp	x0, #0x0
  405884:	b.le	4058d8 <__fxstatat@plt+0x3c48>
  405888:	ldr	w0, [x21, #72]
  40588c:	tst	x0, #0x20
  405890:	cset	w0, eq  // eq = none
  405894:	sub	w0, w1, w0, lsl #1
  405898:	str	w0, [x19, #104]
  40589c:	ldrb	w0, [x19, #248]
  4058a0:	cmp	w0, #0x2e
  4058a4:	b.ne	4058fc <__fxstatat@plt+0x3c6c>  // b.any
  4058a8:	ldrb	w0, [x19, #249]
  4058ac:	cbz	w0, 4058c4 <__fxstatat@plt+0x3c34>
  4058b0:	ldr	w0, [x19, #248]
  4058b4:	mov	w1, #0x2e00                	// #11776
  4058b8:	and	w0, w0, #0xffff00
  4058bc:	cmp	w0, w1
  4058c0:	b.ne	4058fc <__fxstatat@plt+0x3c6c>  // b.any
  4058c4:	ldr	x0, [x19, #88]
  4058c8:	cmp	x0, #0x0
  4058cc:	mov	w0, #0x5                   	// #5
  4058d0:	csinc	w0, w0, wzr, ne  // ne = any
  4058d4:	b	40580c <__fxstatat@plt+0x3b7c>
  4058d8:	mov	w0, #0xffffffff            	// #-1
  4058dc:	b	405898 <__fxstatat@plt+0x3c08>
  4058e0:	cmp	w1, #0xa, lsl #12
  4058e4:	b.eq	405904 <__fxstatat@plt+0x3c74>  // b.none
  4058e8:	cmp	w1, #0x8, lsl #12
  4058ec:	mov	w0, #0x3                   	// #3
  4058f0:	mov	w1, #0x8                   	// #8
  4058f4:	csel	w0, w0, w1, ne  // ne = any
  4058f8:	b	40580c <__fxstatat@plt+0x3b7c>
  4058fc:	mov	w0, #0x1                   	// #1
  405900:	b	40580c <__fxstatat@plt+0x3b7c>
  405904:	mov	w0, #0xc                   	// #12
  405908:	b	40580c <__fxstatat@plt+0x3b7c>
  40590c:	stp	x29, x30, [sp, #-48]!
  405910:	mov	x29, sp
  405914:	stp	x19, x20, [sp, #16]
  405918:	mov	x19, x0
  40591c:	mov	x20, x1
  405920:	stp	x21, x22, [sp, #32]
  405924:	mov	x21, x2
  405928:	ldr	x22, [x0, #64]
  40592c:	ldr	x0, [x0, #56]
  405930:	cmp	x0, x2
  405934:	b.cs	405984 <__fxstatat@plt+0x3cf4>  // b.hs, b.nlast
  405938:	add	x1, x2, #0x28
  40593c:	str	x1, [x19, #56]
  405940:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405944:	cmp	x1, x2
  405948:	ldr	x0, [x19, #16]
  40594c:	b.ls	405974 <__fxstatat@plt+0x3ce4>  // b.plast
  405950:	ldr	x0, [x19, #16]
  405954:	bl	401b30 <free@plt>
  405958:	str	xzr, [x19, #16]
  40595c:	str	xzr, [x19, #56]
  405960:	mov	x0, x20
  405964:	ldp	x19, x20, [sp, #16]
  405968:	ldp	x21, x22, [sp, #32]
  40596c:	ldp	x29, x30, [sp], #48
  405970:	ret
  405974:	lsl	x1, x1, #3
  405978:	bl	401a20 <realloc@plt>
  40597c:	cbz	x0, 405950 <__fxstatat@plt+0x3cc0>
  405980:	str	x0, [x19, #16]
  405984:	ldr	x0, [x19, #16]
  405988:	mov	x1, x0
  40598c:	cbnz	x20, 4059c8 <__fxstatat@plt+0x3d38>
  405990:	mov	x3, x22
  405994:	mov	x1, x21
  405998:	mov	x2, #0x8                   	// #8
  40599c:	bl	4018f0 <qsort@plt>
  4059a0:	ldr	x3, [x19, #16]
  4059a4:	mov	x0, #0x0                   	// #0
  4059a8:	mov	x1, x3
  4059ac:	ldr	x20, [x1], #-8
  4059b0:	add	x0, x0, #0x1
  4059b4:	cmp	x0, x21
  4059b8:	ldr	x2, [x1, x0, lsl #3]
  4059bc:	b.ne	4059d4 <__fxstatat@plt+0x3d44>  // b.any
  4059c0:	str	xzr, [x2, #16]
  4059c4:	b	405960 <__fxstatat@plt+0x3cd0>
  4059c8:	str	x20, [x1], #8
  4059cc:	ldr	x20, [x20, #16]
  4059d0:	b	40598c <__fxstatat@plt+0x3cfc>
  4059d4:	ldr	x4, [x3, x0, lsl #3]
  4059d8:	str	x4, [x2, #16]
  4059dc:	b	4059b0 <__fxstatat@plt+0x3d20>
  4059e0:	stp	x29, x30, [sp, #-48]!
  4059e4:	mov	x29, sp
  4059e8:	stp	x21, x22, [sp, #32]
  4059ec:	mov	x21, x0
  4059f0:	add	x0, x2, #0x100
  4059f4:	mov	x22, x1
  4059f8:	and	x0, x0, #0xfffffffffffffff8
  4059fc:	stp	x19, x20, [sp, #16]
  405a00:	mov	x20, x2
  405a04:	bl	401970 <malloc@plt>
  405a08:	mov	x19, x0
  405a0c:	cbz	x0, 405a4c <__fxstatat@plt+0x3dbc>
  405a10:	mov	x2, x20
  405a14:	mov	x1, x22
  405a18:	add	x0, x0, #0xf8
  405a1c:	bl	401830 <memcpy@plt>
  405a20:	add	x0, x19, x20
  405a24:	strb	wzr, [x0, #248]
  405a28:	ldr	x0, [x21, #32]
  405a2c:	stp	xzr, xzr, [x19, #24]
  405a30:	str	xzr, [x19, #40]
  405a34:	str	x0, [x19, #56]
  405a38:	mov	w0, #0x30000               	// #196608
  405a3c:	str	wzr, [x19, #64]
  405a40:	str	x21, [x19, #80]
  405a44:	str	x20, [x19, #96]
  405a48:	stur	w0, [x19, #110]
  405a4c:	mov	x0, x19
  405a50:	ldp	x19, x20, [sp, #16]
  405a54:	ldp	x21, x22, [sp, #32]
  405a58:	ldp	x29, x30, [sp], #48
  405a5c:	ret
  405a60:	mov	x3, x0
  405a64:	mov	w5, #0x4900                	// #18688
  405a68:	movk	w5, #0x8, lsl #16
  405a6c:	mov	x0, x1
  405a70:	ldr	w4, [x3, #72]
  405a74:	lsl	w2, w4, #11
  405a78:	and	w2, w2, #0x8000
  405a7c:	orr	w2, w2, w5
  405a80:	tbz	w4, #9, 405a8c <__fxstatat@plt+0x3dfc>
  405a84:	ldr	w0, [x3, #44]
  405a88:	b	408458 <__fxstatat@plt+0x67c8>
  405a8c:	mov	w1, w2
  405a90:	b	4075b0 <__fxstatat@plt+0x5920>
  405a94:	stp	x29, x30, [sp, #-32]!
  405a98:	mov	x29, sp
  405a9c:	stp	x19, x20, [sp, #16]
  405aa0:	mov	x19, x0
  405aa4:	cbnz	x19, 405ab4 <__fxstatat@plt+0x3e24>
  405aa8:	ldp	x19, x20, [sp, #16]
  405aac:	ldp	x29, x30, [sp], #32
  405ab0:	ret
  405ab4:	ldp	x20, x0, [x19, #16]
  405ab8:	cbz	x0, 405ac0 <__fxstatat@plt+0x3e30>
  405abc:	bl	401a30 <closedir@plt>
  405ac0:	mov	x0, x19
  405ac4:	mov	x19, x20
  405ac8:	bl	401b30 <free@plt>
  405acc:	b	405aa4 <__fxstatat@plt+0x3e14>
  405ad0:	stp	x29, x30, [sp, #-32]!
  405ad4:	mov	x29, sp
  405ad8:	str	x19, [sp, #16]
  405adc:	mov	x19, x0
  405ae0:	mov	x0, x19
  405ae4:	bl	40838c <__fxstatat@plt+0x66fc>
  405ae8:	tst	w0, #0xff
  405aec:	b.eq	405afc <__fxstatat@plt+0x3e6c>  // b.none
  405af0:	ldr	x19, [sp, #16]
  405af4:	ldp	x29, x30, [sp], #32
  405af8:	ret
  405afc:	mov	x0, x19
  405b00:	bl	4083dc <__fxstatat@plt+0x674c>
  405b04:	tbnz	w0, #31, 405ae0 <__fxstatat@plt+0x3e50>
  405b08:	bl	401a50 <close@plt>
  405b0c:	b	405ae0 <__fxstatat@plt+0x3e50>
  405b10:	stp	x29, x30, [sp, #-176]!
  405b14:	mov	x29, sp
  405b18:	stp	x21, x22, [sp, #32]
  405b1c:	mov	x21, x0
  405b20:	ldr	x22, [x0, #80]
  405b24:	stp	x19, x20, [sp, #16]
  405b28:	ldr	w0, [x22, #72]
  405b2c:	tbnz	w0, #9, 405b44 <__fxstatat@plt+0x3eb4>
  405b30:	mov	x0, #0x0                   	// #0
  405b34:	ldp	x19, x20, [sp, #16]
  405b38:	ldp	x21, x22, [sp, #32]
  405b3c:	ldp	x29, x30, [sp], #176
  405b40:	ret
  405b44:	ldr	x19, [x22, #80]
  405b48:	mov	w20, w1
  405b4c:	cbnz	x19, 405b80 <__fxstatat@plt+0x3ef0>
  405b50:	adrp	x4, 401000 <mbrtowc@plt-0x820>
  405b54:	adrp	x3, 405000 <__fxstatat@plt+0x3370>
  405b58:	add	x4, x4, #0xb30
  405b5c:	add	x3, x3, #0x760
  405b60:	adrp	x2, 405000 <__fxstatat@plt+0x3370>
  405b64:	mov	x1, #0x0                   	// #0
  405b68:	add	x2, x2, #0x750
  405b6c:	mov	x0, #0xd                   	// #13
  405b70:	bl	407d84 <__fxstatat@plt+0x60f4>
  405b74:	str	x0, [x22, #80]
  405b78:	mov	x19, x0
  405b7c:	cbz	x0, 405ba0 <__fxstatat@plt+0x3f10>
  405b80:	ldr	x0, [x21, #120]
  405b84:	add	x1, sp, #0x38
  405b88:	str	x0, [sp, #56]
  405b8c:	mov	x0, x19
  405b90:	bl	407b5c <__fxstatat@plt+0x5ecc>
  405b94:	cbz	x0, 405ba0 <__fxstatat@plt+0x3f10>
  405b98:	ldr	x0, [x0, #8]
  405b9c:	b	405b34 <__fxstatat@plt+0x3ea4>
  405ba0:	tbnz	w20, #31, 405b30 <__fxstatat@plt+0x3ea0>
  405ba4:	add	x1, sp, #0x38
  405ba8:	mov	w0, w20
  405bac:	bl	4019d0 <fstatfs@plt>
  405bb0:	cbnz	w0, 405b30 <__fxstatat@plt+0x3ea0>
  405bb4:	cbz	x19, 405bf8 <__fxstatat@plt+0x3f68>
  405bb8:	mov	x0, #0x10                  	// #16
  405bbc:	ldr	x22, [sp, #56]
  405bc0:	bl	401970 <malloc@plt>
  405bc4:	mov	x20, x0
  405bc8:	cbz	x0, 405bf8 <__fxstatat@plt+0x3f68>
  405bcc:	mov	x1, x0
  405bd0:	ldr	x0, [x21, #120]
  405bd4:	stp	x0, x22, [x20]
  405bd8:	mov	x0, x19
  405bdc:	bl	408238 <__fxstatat@plt+0x65a8>
  405be0:	cbz	x0, 405bf0 <__fxstatat@plt+0x3f60>
  405be4:	cmp	x20, x0
  405be8:	b.eq	405bf8 <__fxstatat@plt+0x3f68>  // b.none
  405bec:	bl	401a90 <abort@plt>
  405bf0:	mov	x0, x20
  405bf4:	bl	401b30 <free@plt>
  405bf8:	ldr	x0, [sp, #56]
  405bfc:	b	405b34 <__fxstatat@plt+0x3ea4>
  405c00:	stp	x29, x30, [sp, #-16]!
  405c04:	mov	x29, sp
  405c08:	bl	405b10 <__fxstatat@plt+0x3e80>
  405c0c:	mov	x1, #0x4973                	// #18803
  405c10:	movk	x1, #0x5265, lsl #16
  405c14:	cmp	x0, x1
  405c18:	b.eq	405c78 <__fxstatat@plt+0x3fe8>  // b.none
  405c1c:	b.gt	405c48 <__fxstatat@plt+0x3fb8>
  405c20:	mov	x1, #0x6969                	// #26985
  405c24:	cmp	x0, x1
  405c28:	b.eq	405c80 <__fxstatat@plt+0x3ff0>  // b.none
  405c2c:	mov	x1, #0x9fa0                	// #40864
  405c30:	cmp	x0, x1
  405c34:	b.eq	405c80 <__fxstatat@plt+0x3ff0>  // b.none
  405c38:	cmp	x0, #0x0
  405c3c:	cset	w0, ne  // ne = any
  405c40:	ldp	x29, x30, [sp], #16
  405c44:	ret
  405c48:	mov	x1, #0x5342                	// #21314
  405c4c:	movk	x1, #0x5846, lsl #16
  405c50:	cmp	x0, x1
  405c54:	b.eq	405c78 <__fxstatat@plt+0x3fe8>  // b.none
  405c58:	mov	x1, #0x4d42                	// #19778
  405c5c:	movk	x1, #0xff53, lsl #16
  405c60:	cmp	x0, x1
  405c64:	b.eq	405c80 <__fxstatat@plt+0x3ff0>  // b.none
  405c68:	mov	x1, #0x414f                	// #16719
  405c6c:	movk	x1, #0x5346, lsl #16
  405c70:	cmp	x0, x1
  405c74:	b	405c3c <__fxstatat@plt+0x3fac>
  405c78:	mov	w0, #0x2                   	// #2
  405c7c:	b	405c40 <__fxstatat@plt+0x3fb0>
  405c80:	mov	w0, #0x0                   	// #0
  405c84:	b	405c40 <__fxstatat@plt+0x3fb0>
  405c88:	stp	x29, x30, [sp, #-32]!
  405c8c:	mov	x29, sp
  405c90:	stp	x19, x20, [sp, #16]
  405c94:	mov	x19, x0
  405c98:	ldr	w0, [x0, #44]
  405c9c:	mov	w20, w1
  405ca0:	cmp	w0, w1
  405ca4:	mov	w1, #0xffffff9c            	// #-100
  405ca8:	ccmp	w0, w1, #0x4, eq  // eq = none
  405cac:	b.eq	405cb4 <__fxstatat@plt+0x4024>  // b.none
  405cb0:	bl	401a90 <abort@plt>
  405cb4:	and	w2, w2, #0xff
  405cb8:	cbz	w2, 405cd4 <__fxstatat@plt+0x4044>
  405cbc:	mov	w1, w0
  405cc0:	add	x0, x19, #0x60
  405cc4:	bl	408394 <__fxstatat@plt+0x6704>
  405cc8:	tbnz	w0, #31, 405cdc <__fxstatat@plt+0x404c>
  405ccc:	bl	401a50 <close@plt>
  405cd0:	b	405cdc <__fxstatat@plt+0x404c>
  405cd4:	ldr	w1, [x19, #72]
  405cd8:	tbz	w1, #2, 405cc8 <__fxstatat@plt+0x4038>
  405cdc:	str	w20, [x19, #44]
  405ce0:	ldp	x19, x20, [sp, #16]
  405ce4:	ldp	x29, x30, [sp], #32
  405ce8:	ret
  405cec:	stp	x29, x30, [sp, #-32]!
  405cf0:	mov	x29, sp
  405cf4:	ldr	w1, [x0, #72]
  405cf8:	stp	x19, x20, [sp, #16]
  405cfc:	mov	x19, x0
  405d00:	tbnz	w1, #2, 405d44 <__fxstatat@plt+0x40b4>
  405d04:	tbz	w1, #9, 405d30 <__fxstatat@plt+0x40a0>
  405d08:	and	w20, w1, #0x4
  405d0c:	mov	w2, #0x1                   	// #1
  405d10:	mov	w1, #0xffffff9c            	// #-100
  405d14:	bl	405c88 <__fxstatat@plt+0x3ff8>
  405d18:	add	x0, x19, #0x60
  405d1c:	bl	405ad0 <__fxstatat@plt+0x3e40>
  405d20:	mov	w0, w20
  405d24:	ldp	x19, x20, [sp, #16]
  405d28:	ldp	x29, x30, [sp], #32
  405d2c:	ret
  405d30:	ldr	w0, [x0, #40]
  405d34:	bl	4018b0 <fchdir@plt>
  405d38:	cmp	w0, #0x0
  405d3c:	cset	w20, ne  // ne = any
  405d40:	b	405d18 <__fxstatat@plt+0x4088>
  405d44:	mov	w20, #0x0                   	// #0
  405d48:	b	405d18 <__fxstatat@plt+0x4088>
  405d4c:	stp	x29, x30, [sp, #-208]!
  405d50:	mov	x29, sp
  405d54:	stp	x19, x20, [sp, #16]
  405d58:	mov	w20, w2
  405d5c:	stp	x21, x22, [sp, #32]
  405d60:	mov	x22, x0
  405d64:	stp	x23, x24, [sp, #48]
  405d68:	mov	x24, x3
  405d6c:	stp	x25, x26, [sp, #64]
  405d70:	mov	x25, x1
  405d74:	cbz	x3, 405db8 <__fxstatat@plt+0x4128>
  405d78:	mov	x0, x3
  405d7c:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  405d80:	add	x1, x1, #0x21a
  405d84:	bl	401af0 <strcmp@plt>
  405d88:	cmp	w0, #0x0
  405d8c:	cset	w23, eq  // eq = none
  405d90:	ldr	w0, [x22, #72]
  405d94:	and	w21, w0, #0x4
  405d98:	tbz	w0, #2, 405dc0 <__fxstatat@plt+0x4130>
  405d9c:	and	w21, w0, #0x200
  405da0:	tbz	w0, #9, 405ec0 <__fxstatat@plt+0x4230>
  405da4:	tbnz	w20, #31, 405db0 <__fxstatat@plt+0x4120>
  405da8:	mov	w0, w20
  405dac:	bl	401a50 <close@plt>
  405db0:	mov	w21, #0x0                   	// #0
  405db4:	b	405ec0 <__fxstatat@plt+0x4230>
  405db8:	mov	w23, #0x0                   	// #0
  405dbc:	b	405d90 <__fxstatat@plt+0x4100>
  405dc0:	ands	w26, w23, w20, lsr #31
  405dc4:	b.eq	405e20 <__fxstatat@plt+0x4190>  // b.none
  405dc8:	tbnz	w0, #9, 405dec <__fxstatat@plt+0x415c>
  405dcc:	mov	w23, w26
  405dd0:	mov	x1, x24
  405dd4:	mov	x0, x22
  405dd8:	bl	405a60 <__fxstatat@plt+0x3dd0>
  405ddc:	mov	w19, w0
  405de0:	tbz	w0, #31, 405e28 <__fxstatat@plt+0x4198>
  405de4:	mov	w21, #0xffffffff            	// #-1
  405de8:	b	405ec0 <__fxstatat@plt+0x4230>
  405dec:	add	x19, x22, #0x60
  405df0:	mov	x0, x19
  405df4:	bl	40838c <__fxstatat@plt+0x66fc>
  405df8:	tst	w0, #0xff
  405dfc:	b.ne	405dcc <__fxstatat@plt+0x413c>  // b.any
  405e00:	mov	x0, x19
  405e04:	bl	4083dc <__fxstatat@plt+0x674c>
  405e08:	mov	w19, w0
  405e0c:	tbnz	w0, #31, 405dcc <__fxstatat@plt+0x413c>
  405e10:	mov	w23, w26
  405e14:	mov	w20, w0
  405e18:	mov	x24, #0x0                   	// #0
  405e1c:	b	405e28 <__fxstatat@plt+0x4198>
  405e20:	mov	w19, w20
  405e24:	tbnz	w20, #31, 405dd0 <__fxstatat@plt+0x4140>
  405e28:	ldr	w0, [x22, #72]
  405e2c:	tbnz	w0, #1, 405e48 <__fxstatat@plt+0x41b8>
  405e30:	cbz	x24, 405ea8 <__fxstatat@plt+0x4218>
  405e34:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  405e38:	mov	x0, x24
  405e3c:	add	x1, x1, #0x21a
  405e40:	bl	401af0 <strcmp@plt>
  405e44:	cbnz	w0, 405ea8 <__fxstatat@plt+0x4218>
  405e48:	add	x1, sp, #0x50
  405e4c:	mov	w0, w19
  405e50:	bl	4089a0 <__fxstatat@plt+0x6d10>
  405e54:	cbnz	w0, 405e84 <__fxstatat@plt+0x41f4>
  405e58:	ldr	x0, [sp, #80]
  405e5c:	ldr	x1, [x25, #120]
  405e60:	cmp	x1, x0
  405e64:	b.ne	405e78 <__fxstatat@plt+0x41e8>  // b.any
  405e68:	ldr	x0, [sp, #88]
  405e6c:	ldr	x1, [x25, #128]
  405e70:	cmp	x1, x0
  405e74:	b.eq	405ea8 <__fxstatat@plt+0x4218>  // b.none
  405e78:	bl	401c40 <__errno_location@plt>
  405e7c:	mov	w1, #0x2                   	// #2
  405e80:	str	w1, [x0]
  405e84:	mov	w21, #0xffffffff            	// #-1
  405e88:	tbz	w20, #31, 405ec0 <__fxstatat@plt+0x4230>
  405e8c:	bl	401c40 <__errno_location@plt>
  405e90:	mov	x20, x0
  405e94:	mov	w0, w19
  405e98:	ldr	w22, [x20]
  405e9c:	bl	401a50 <close@plt>
  405ea0:	str	w22, [x20]
  405ea4:	b	405ec0 <__fxstatat@plt+0x4230>
  405ea8:	ldr	w0, [x22, #72]
  405eac:	tbz	w0, #9, 405edc <__fxstatat@plt+0x424c>
  405eb0:	eor	w2, w23, #0x1
  405eb4:	mov	w1, w19
  405eb8:	mov	x0, x22
  405ebc:	bl	405c88 <__fxstatat@plt+0x3ff8>
  405ec0:	mov	w0, w21
  405ec4:	ldp	x19, x20, [sp, #16]
  405ec8:	ldp	x21, x22, [sp, #32]
  405ecc:	ldp	x23, x24, [sp, #48]
  405ed0:	ldp	x25, x26, [sp, #64]
  405ed4:	ldp	x29, x30, [sp], #208
  405ed8:	ret
  405edc:	mov	w0, w19
  405ee0:	bl	4018b0 <fchdir@plt>
  405ee4:	mov	w21, w0
  405ee8:	b	405e88 <__fxstatat@plt+0x41f8>
  405eec:	stp	x29, x30, [sp, #-32]!
  405ef0:	add	x1, x1, #0x100
  405ef4:	mov	x29, sp
  405ef8:	ldr	x2, [x0, #48]
  405efc:	str	x19, [sp, #16]
  405f00:	mov	x19, x0
  405f04:	adds	x1, x2, x1
  405f08:	ldr	x0, [x0, #32]
  405f0c:	b.cc	405f34 <__fxstatat@plt+0x42a4>  // b.lo, b.ul, b.last
  405f10:	bl	401b30 <free@plt>
  405f14:	str	xzr, [x19, #32]
  405f18:	bl	401c40 <__errno_location@plt>
  405f1c:	mov	w1, #0x24                  	// #36
  405f20:	str	w1, [x0]
  405f24:	mov	w0, #0x0                   	// #0
  405f28:	ldr	x19, [sp, #16]
  405f2c:	ldp	x29, x30, [sp], #32
  405f30:	ret
  405f34:	str	x1, [x19, #48]
  405f38:	bl	401a20 <realloc@plt>
  405f3c:	cbnz	x0, 405f50 <__fxstatat@plt+0x42c0>
  405f40:	ldr	x0, [x19, #32]
  405f44:	bl	401b30 <free@plt>
  405f48:	str	xzr, [x19, #32]
  405f4c:	b	405f24 <__fxstatat@plt+0x4294>
  405f50:	str	x0, [x19, #32]
  405f54:	mov	w0, #0x1                   	// #1
  405f58:	b	405f28 <__fxstatat@plt+0x4298>
  405f5c:	stp	x29, x30, [sp, #-32]!
  405f60:	mov	x29, sp
  405f64:	ldr	w1, [x0, #72]
  405f68:	str	x19, [sp, #16]
  405f6c:	mov	x19, x0
  405f70:	mov	w0, #0x102                 	// #258
  405f74:	tst	w1, w0
  405f78:	b.eq	405fb8 <__fxstatat@plt+0x4328>  // b.none
  405f7c:	adrp	x4, 401000 <mbrtowc@plt-0x820>
  405f80:	adrp	x3, 405000 <__fxstatat@plt+0x3370>
  405f84:	add	x4, x4, #0xb30
  405f88:	add	x3, x3, #0x714
  405f8c:	adrp	x2, 405000 <__fxstatat@plt+0x3370>
  405f90:	mov	x1, #0x0                   	// #0
  405f94:	add	x2, x2, #0x740
  405f98:	mov	x0, #0x1f                  	// #31
  405f9c:	bl	407d84 <__fxstatat@plt+0x60f4>
  405fa0:	cmp	x0, #0x0
  405fa4:	str	x0, [x19, #88]
  405fa8:	cset	w0, ne  // ne = any
  405fac:	ldr	x19, [sp, #16]
  405fb0:	ldp	x29, x30, [sp], #32
  405fb4:	ret
  405fb8:	mov	x0, #0x20                  	// #32
  405fbc:	bl	401970 <malloc@plt>
  405fc0:	str	x0, [x19, #88]
  405fc4:	cbz	x0, 405fd4 <__fxstatat@plt+0x4344>
  405fc8:	bl	40750c <__fxstatat@plt+0x587c>
  405fcc:	mov	w0, #0x1                   	// #1
  405fd0:	b	405fac <__fxstatat@plt+0x431c>
  405fd4:	mov	w0, #0x0                   	// #0
  405fd8:	b	405fac <__fxstatat@plt+0x431c>
  405fdc:	ldr	w2, [x0, #72]
  405fe0:	mov	w1, #0x102                 	// #258
  405fe4:	ldr	x0, [x0, #88]
  405fe8:	tst	w2, w1
  405fec:	b.eq	405ff8 <__fxstatat@plt+0x4368>  // b.none
  405ff0:	cbz	x0, 405ffc <__fxstatat@plt+0x436c>
  405ff4:	b	407ee4 <__fxstatat@plt+0x6254>
  405ff8:	b	401b30 <free@plt>
  405ffc:	ret
  406000:	stp	x29, x30, [sp, #-48]!
  406004:	mov	x29, sp
  406008:	stp	x19, x20, [sp, #16]
  40600c:	mov	x19, x1
  406010:	ldr	w1, [x0, #72]
  406014:	str	x21, [sp, #32]
  406018:	mov	x21, x0
  40601c:	mov	w0, #0x102                 	// #258
  406020:	tst	w1, w0
  406024:	b.eq	4060a0 <__fxstatat@plt+0x4410>  // b.none
  406028:	mov	x0, #0x18                  	// #24
  40602c:	bl	401970 <malloc@plt>
  406030:	mov	x20, x0
  406034:	cbnz	x0, 40604c <__fxstatat@plt+0x43bc>
  406038:	mov	w0, #0x0                   	// #0
  40603c:	ldp	x19, x20, [sp, #16]
  406040:	ldr	x21, [sp, #32]
  406044:	ldp	x29, x30, [sp], #48
  406048:	ret
  40604c:	mov	x1, x0
  406050:	str	x19, [x20, #16]
  406054:	ldr	x0, [x19, #120]
  406058:	str	x0, [x20]
  40605c:	ldr	x0, [x19, #128]
  406060:	str	x0, [x20, #8]
  406064:	ldr	x0, [x21, #88]
  406068:	bl	408238 <__fxstatat@plt+0x65a8>
  40606c:	mov	x21, x0
  406070:	cmp	x20, x0
  406074:	b.ne	406080 <__fxstatat@plt+0x43f0>  // b.any
  406078:	mov	w0, #0x1                   	// #1
  40607c:	b	40603c <__fxstatat@plt+0x43ac>
  406080:	mov	x0, x20
  406084:	bl	401b30 <free@plt>
  406088:	cbz	x21, 406038 <__fxstatat@plt+0x43a8>
  40608c:	ldr	x0, [x21, #16]
  406090:	str	x0, [x19]
  406094:	mov	w0, #0x2                   	// #2
  406098:	strh	w0, [x19, #108]
  40609c:	b	406078 <__fxstatat@plt+0x43e8>
  4060a0:	ldr	x0, [x21, #88]
  4060a4:	add	x1, x19, #0x78
  4060a8:	bl	407520 <__fxstatat@plt+0x5890>
  4060ac:	ands	w0, w0, #0xff
  4060b0:	b.eq	406078 <__fxstatat@plt+0x43e8>  // b.none
  4060b4:	mov	w1, #0x2                   	// #2
  4060b8:	str	x19, [x19]
  4060bc:	strh	w1, [x19, #108]
  4060c0:	b	40603c <__fxstatat@plt+0x43ac>
  4060c4:	stp	x29, x30, [sp, #-48]!
  4060c8:	mov	w2, #0x102                 	// #258
  4060cc:	mov	x29, sp
  4060d0:	ldr	w3, [x0, #72]
  4060d4:	tst	w3, w2
  4060d8:	b.eq	406104 <__fxstatat@plt+0x4474>  // b.none
  4060dc:	ldp	x2, x1, [x1, #120]
  4060e0:	stp	x2, x1, [sp, #24]
  4060e4:	ldr	x0, [x0, #88]
  4060e8:	add	x1, sp, #0x18
  4060ec:	bl	408278 <__fxstatat@plt+0x65e8>
  4060f0:	cbnz	x0, 4060f8 <__fxstatat@plt+0x4468>
  4060f4:	bl	401a90 <abort@plt>
  4060f8:	bl	401b30 <free@plt>
  4060fc:	ldp	x29, x30, [sp], #48
  406100:	ret
  406104:	ldr	x2, [x1, #8]
  406108:	cbz	x2, 4060fc <__fxstatat@plt+0x446c>
  40610c:	ldr	x3, [x2, #88]
  406110:	tbnz	x3, #63, 4060fc <__fxstatat@plt+0x446c>
  406114:	ldr	x0, [x0, #88]
  406118:	ldr	x3, [x0, #16]
  40611c:	cbz	x3, 4060f4 <__fxstatat@plt+0x4464>
  406120:	ldr	x4, [x0]
  406124:	ldr	x3, [x1, #128]
  406128:	cmp	x4, x3
  40612c:	b.ne	4060fc <__fxstatat@plt+0x446c>  // b.any
  406130:	ldr	x3, [x0, #8]
  406134:	ldr	x1, [x1, #120]
  406138:	cmp	x3, x1
  40613c:	b.ne	4060fc <__fxstatat@plt+0x446c>  // b.any
  406140:	ldr	x1, [x2, #120]
  406144:	str	x1, [x0, #8]
  406148:	ldr	x1, [x2, #128]
  40614c:	str	x1, [x0]
  406150:	b	4060fc <__fxstatat@plt+0x446c>
  406154:	stp	x29, x30, [sp, #-192]!
  406158:	mov	x29, sp
  40615c:	stp	x27, x28, [sp, #80]
  406160:	ldr	x27, [x0]
  406164:	stp	x25, x26, [sp, #64]
  406168:	mov	x26, x0
  40616c:	stp	x19, x20, [sp, #16]
  406170:	mov	w20, w1
  406174:	ldr	x25, [x27, #24]
  406178:	stp	x21, x22, [sp, #32]
  40617c:	stp	x23, x24, [sp, #48]
  406180:	cbz	x25, 4061e4 <__fxstatat@plt+0x4554>
  406184:	mov	x0, x25
  406188:	bl	401ba0 <dirfd@plt>
  40618c:	str	w0, [sp, #188]
  406190:	tbz	w0, #31, 406280 <__fxstatat@plt+0x45f0>
  406194:	ldr	x0, [x27, #24]
  406198:	bl	401a30 <closedir@plt>
  40619c:	str	xzr, [x27, #24]
  4061a0:	cmp	w20, #0x3
  4061a4:	b.eq	4061cc <__fxstatat@plt+0x453c>  // b.none
  4061a8:	mov	x28, #0x0                   	// #0
  4061ac:	mov	x0, x28
  4061b0:	ldp	x19, x20, [sp, #16]
  4061b4:	ldp	x21, x22, [sp, #32]
  4061b8:	ldp	x23, x24, [sp, #48]
  4061bc:	ldp	x25, x26, [sp, #64]
  4061c0:	ldp	x27, x28, [sp, #80]
  4061c4:	ldp	x29, x30, [sp], #192
  4061c8:	ret
  4061cc:	mov	w0, #0x4                   	// #4
  4061d0:	strh	w0, [x27, #108]
  4061d4:	bl	401c40 <__errno_location@plt>
  4061d8:	ldr	w0, [x0]
  4061dc:	str	w0, [x27, #64]
  4061e0:	b	4061a8 <__fxstatat@plt+0x4518>
  4061e4:	ldr	w3, [x26, #72]
  4061e8:	mov	w0, #0x204                 	// #516
  4061ec:	and	w0, w3, w0
  4061f0:	cmp	w0, #0x200
  4061f4:	b.ne	406250 <__fxstatat@plt+0x45c0>  // b.any
  4061f8:	ldr	w0, [x26, #44]
  4061fc:	and	w2, w3, #0x10
  406200:	ldr	x1, [x27, #48]
  406204:	tbz	w3, #4, 40621c <__fxstatat@plt+0x458c>
  406208:	tbz	w3, #0, 406258 <__fxstatat@plt+0x45c8>
  40620c:	ldr	x2, [x27, #88]
  406210:	cmp	x2, #0x0
  406214:	cset	w2, ne  // ne = any
  406218:	lsl	w2, w2, #15
  40621c:	add	x3, sp, #0xbc
  406220:	bl	4084a0 <__fxstatat@plt+0x6810>
  406224:	str	x0, [x27, #24]
  406228:	mov	x28, x0
  40622c:	cbnz	x0, 406260 <__fxstatat@plt+0x45d0>
  406230:	cmp	w20, #0x3
  406234:	b.ne	4061a8 <__fxstatat@plt+0x4518>  // b.any
  406238:	mov	w0, #0x4                   	// #4
  40623c:	strh	w0, [x27, #108]
  406240:	bl	401c40 <__errno_location@plt>
  406244:	ldr	w0, [x0]
  406248:	str	w0, [x27, #64]
  40624c:	b	4061ac <__fxstatat@plt+0x451c>
  406250:	mov	w0, #0xffffff9c            	// #-100
  406254:	b	4061fc <__fxstatat@plt+0x456c>
  406258:	mov	w2, #0x8000                	// #32768
  40625c:	b	40621c <__fxstatat@plt+0x458c>
  406260:	ldrh	w0, [x27, #108]
  406264:	cmp	w0, #0xb
  406268:	b.ne	4063e4 <__fxstatat@plt+0x4754>  // b.any
  40626c:	mov	x1, x27
  406270:	mov	x0, x26
  406274:	mov	w2, #0x0                   	// #0
  406278:	bl	405794 <__fxstatat@plt+0x3b04>
  40627c:	strh	w0, [x27, #108]
  406280:	ldr	x0, [x26, #64]
  406284:	cmp	x0, #0x0
  406288:	mov	x0, #0x86a0                	// #34464
  40628c:	movk	x0, #0x1, lsl #16
  406290:	csinv	x0, x0, xzr, eq  // eq = none
  406294:	str	x0, [sp, #136]
  406298:	cbz	x25, 40642c <__fxstatat@plt+0x479c>
  40629c:	mov	w0, #0x1                   	// #1
  4062a0:	str	w0, [sp, #112]
  4062a4:	ldr	x0, [x27, #72]
  4062a8:	ldr	x1, [x27, #56]
  4062ac:	sub	x23, x0, #0x1
  4062b0:	ldrb	w1, [x1, x23]
  4062b4:	cmp	w1, #0x2f
  4062b8:	csel	x23, x23, x0, eq  // eq = none
  4062bc:	ldr	w0, [x26, #72]
  4062c0:	tbz	w0, #2, 40651c <__fxstatat@plt+0x488c>
  4062c4:	ldr	x0, [x26, #32]
  4062c8:	mov	w1, #0x2f                  	// #47
  4062cc:	add	x21, x0, x23
  4062d0:	add	x21, x21, #0x1
  4062d4:	strb	w1, [x0, x23]
  4062d8:	add	x0, x23, #0x1
  4062dc:	str	x0, [sp, #104]
  4062e0:	ldr	x0, [x26, #48]
  4062e4:	add	x1, x23, #0x1
  4062e8:	mov	x19, #0x0                   	// #0
  4062ec:	mov	x28, #0x0                   	// #0
  4062f0:	sub	x0, x0, x1
  4062f4:	str	x0, [sp, #128]
  4062f8:	ldr	x0, [x27, #88]
  4062fc:	str	wzr, [sp, #100]
  406300:	str	wzr, [sp, #116]
  406304:	add	x0, x0, #0x1
  406308:	str	xzr, [sp, #120]
  40630c:	str	x0, [sp, #144]
  406310:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  406314:	add	x0, x0, #0x21e
  406318:	str	x0, [sp, #152]
  40631c:	ldr	x1, [x27, #24]
  406320:	cbz	x1, 40636c <__fxstatat@plt+0x46dc>
  406324:	str	x1, [sp, #160]
  406328:	bl	401c40 <__errno_location@plt>
  40632c:	mov	x24, x0
  406330:	ldr	x1, [sp, #160]
  406334:	str	wzr, [x24]
  406338:	mov	x0, x1
  40633c:	bl	401a10 <readdir@plt>
  406340:	mov	x7, x0
  406344:	cbnz	x0, 406524 <__fxstatat@plt+0x4894>
  406348:	ldr	w0, [x24]
  40634c:	cbz	w0, 40636c <__fxstatat@plt+0x46dc>
  406350:	str	w0, [x27, #64]
  406354:	orr	x0, x25, x19
  406358:	cmp	x0, #0x0
  40635c:	mov	w1, #0x7                   	// #7
  406360:	mov	w0, #0x4                   	// #4
  406364:	csel	w0, w0, w1, eq  // eq = none
  406368:	strh	w0, [x27, #108]
  40636c:	ldr	x0, [x27, #24]
  406370:	cbz	x0, 40637c <__fxstatat@plt+0x46ec>
  406374:	bl	401a30 <closedir@plt>
  406378:	str	xzr, [x27, #24]
  40637c:	ldr	w0, [sp, #116]
  406380:	cbnz	w0, 4067c4 <__fxstatat@plt+0x4b34>
  406384:	ldr	w0, [x26, #72]
  406388:	tbnz	w0, #2, 406840 <__fxstatat@plt+0x4bb0>
  40638c:	ldr	w0, [sp, #112]
  406390:	cmp	x25, #0x0
  406394:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406398:	b.eq	40687c <__fxstatat@plt+0x4bec>  // b.none
  40639c:	cmp	x19, #0x0
  4063a0:	ccmp	w20, #0x1, #0x4, ne  // ne = any
  4063a4:	b.ne	4068a8 <__fxstatat@plt+0x4c18>  // b.any
  4063a8:	ldr	x0, [x27, #88]
  4063ac:	cbnz	x0, 406860 <__fxstatat@plt+0x4bd0>
  4063b0:	mov	x0, x26
  4063b4:	bl	405cec <__fxstatat@plt+0x405c>
  4063b8:	cmp	w0, #0x0
  4063bc:	cset	w0, ne  // ne = any
  4063c0:	cbz	w0, 40687c <__fxstatat@plt+0x4bec>
  4063c4:	mov	w0, #0x7                   	// #7
  4063c8:	strh	w0, [x27, #108]
  4063cc:	ldr	w0, [x26, #72]
  4063d0:	orr	w0, w0, #0x2000
  4063d4:	str	w0, [x26, #72]
  4063d8:	mov	x0, x28
  4063dc:	bl	405a94 <__fxstatat@plt+0x3e04>
  4063e0:	b	4061a8 <__fxstatat@plt+0x4518>
  4063e4:	ldr	w0, [x26, #72]
  4063e8:	tbz	w0, #8, 406280 <__fxstatat@plt+0x45f0>
  4063ec:	mov	x1, x27
  4063f0:	mov	x0, x26
  4063f4:	bl	4060c4 <__fxstatat@plt+0x4434>
  4063f8:	mov	w2, #0x0                   	// #0
  4063fc:	mov	x1, x27
  406400:	mov	x0, x26
  406404:	bl	405794 <__fxstatat@plt+0x3b04>
  406408:	mov	x1, x27
  40640c:	mov	x0, x26
  406410:	bl	406000 <__fxstatat@plt+0x4370>
  406414:	tst	w0, #0xff
  406418:	b.ne	406280 <__fxstatat@plt+0x45f0>  // b.any
  40641c:	bl	401c40 <__errno_location@plt>
  406420:	mov	w1, #0xc                   	// #12
  406424:	str	w1, [x0]
  406428:	b	4061a8 <__fxstatat@plt+0x4518>
  40642c:	cmp	w20, #0x2
  406430:	b.eq	4064e4 <__fxstatat@plt+0x4854>  // b.none
  406434:	ldr	w0, [x26, #72]
  406438:	and	w0, w0, #0x38
  40643c:	cmp	w0, #0x18
  406440:	b.ne	4064ec <__fxstatat@plt+0x485c>  // b.any
  406444:	ldr	w0, [x27, #140]
  406448:	cmp	w0, #0x2
  40644c:	b.ne	4064ec <__fxstatat@plt+0x485c>  // b.any
  406450:	ldr	w1, [sp, #188]
  406454:	mov	x0, x27
  406458:	bl	405c00 <__fxstatat@plt+0x3f70>
  40645c:	cmp	w0, #0x0
  406460:	cset	w0, eq  // eq = none
  406464:	cmp	w20, #0x3
  406468:	mov	w19, w0
  40646c:	cset	w21, eq  // eq = none
  406470:	orr	w0, w21, w0
  406474:	str	w0, [sp, #112]
  406478:	cbz	w0, 4062a4 <__fxstatat@plt+0x4614>
  40647c:	ldr	w0, [x26, #72]
  406480:	tbz	w0, #9, 406498 <__fxstatat@plt+0x4808>
  406484:	ldr	w0, [sp, #188]
  406488:	mov	w2, #0x3                   	// #3
  40648c:	mov	w1, #0x406                 	// #1030
  406490:	bl	4085fc <__fxstatat@plt+0x696c>
  406494:	str	w0, [sp, #188]
  406498:	ldr	w2, [sp, #188]
  40649c:	tbz	w2, #31, 4064f4 <__fxstatat@plt+0x4864>
  4064a0:	cmp	w21, #0x0
  4064a4:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  4064a8:	b.ne	40650c <__fxstatat@plt+0x487c>  // b.any
  4064ac:	ldrh	w0, [x27, #110]
  4064b0:	orr	w0, w0, #0x1
  4064b4:	strh	w0, [x27, #110]
  4064b8:	ldr	x0, [x27, #24]
  4064bc:	bl	401a30 <closedir@plt>
  4064c0:	ldr	w0, [x26, #72]
  4064c4:	str	xzr, [x27, #24]
  4064c8:	tbz	w0, #9, 4064d8 <__fxstatat@plt+0x4848>
  4064cc:	ldr	w0, [sp, #188]
  4064d0:	tbnz	w0, #31, 4064d8 <__fxstatat@plt+0x4848>
  4064d4:	bl	401a50 <close@plt>
  4064d8:	str	xzr, [x27, #24]
  4064dc:	str	wzr, [sp, #112]
  4064e0:	b	4062a4 <__fxstatat@plt+0x4614>
  4064e4:	mov	w0, #0x0                   	// #0
  4064e8:	b	406464 <__fxstatat@plt+0x47d4>
  4064ec:	mov	w0, #0x1                   	// #1
  4064f0:	b	406464 <__fxstatat@plt+0x47d4>
  4064f4:	mov	x1, x27
  4064f8:	mov	x0, x26
  4064fc:	mov	x3, #0x0                   	// #0
  406500:	bl	405d4c <__fxstatat@plt+0x40bc>
  406504:	cbnz	w0, 4064a0 <__fxstatat@plt+0x4810>
  406508:	b	40629c <__fxstatat@plt+0x460c>
  40650c:	bl	401c40 <__errno_location@plt>
  406510:	ldr	w0, [x0]
  406514:	str	w0, [x27, #64]
  406518:	b	4064ac <__fxstatat@plt+0x481c>
  40651c:	mov	x21, #0x0                   	// #0
  406520:	b	4062d8 <__fxstatat@plt+0x4648>
  406524:	ldr	w0, [x26, #72]
  406528:	tbnz	w0, #5, 40654c <__fxstatat@plt+0x48bc>
  40652c:	ldrb	w0, [x7, #19]
  406530:	cmp	w0, #0x2e
  406534:	b.ne	40654c <__fxstatat@plt+0x48bc>  // b.any
  406538:	ldrb	w0, [x7, #20]
  40653c:	cbz	w0, 40631c <__fxstatat@plt+0x468c>
  406540:	ldrh	w0, [x7, #20]
  406544:	cmp	w0, #0x2e
  406548:	b.eq	40631c <__fxstatat@plt+0x468c>  // b.none
  40654c:	add	x22, x7, #0x13
  406550:	str	x7, [sp, #168]
  406554:	mov	x0, x22
  406558:	bl	401870 <strlen@plt>
  40655c:	mov	x1, x22
  406560:	mov	x2, x0
  406564:	mov	x0, x26
  406568:	str	x2, [sp, #160]
  40656c:	bl	4059e0 <__fxstatat@plt+0x3d50>
  406570:	mov	x22, x0
  406574:	cbz	x0, 4065b4 <__fxstatat@plt+0x4924>
  406578:	ldp	x2, x7, [sp, #160]
  40657c:	ldr	x0, [sp, #128]
  406580:	cmp	x0, x2
  406584:	b.hi	406620 <__fxstatat@plt+0x4990>  // b.pmore
  406588:	ldr	x8, [x26, #32]
  40658c:	add	x1, x23, #0x2
  406590:	add	x1, x1, x2
  406594:	mov	x0, x26
  406598:	str	x2, [sp, #128]
  40659c:	str	x8, [sp, #160]
  4065a0:	bl	405eec <__fxstatat@plt+0x425c>
  4065a4:	ands	w0, w0, #0xff
  4065a8:	ldr	x2, [sp, #128]
  4065ac:	ldp	x8, x7, [sp, #160]
  4065b0:	b.ne	4065f0 <__fxstatat@plt+0x4960>  // b.any
  4065b4:	ldr	w19, [x24]
  4065b8:	mov	x0, x22
  4065bc:	bl	401b30 <free@plt>
  4065c0:	mov	x0, x28
  4065c4:	bl	405a94 <__fxstatat@plt+0x3e04>
  4065c8:	ldr	x0, [x27, #24]
  4065cc:	bl	401a30 <closedir@plt>
  4065d0:	mov	w0, #0x7                   	// #7
  4065d4:	strh	w0, [x27, #108]
  4065d8:	ldr	w0, [x26, #72]
  4065dc:	str	xzr, [x27, #24]
  4065e0:	orr	w0, w0, #0x2000
  4065e4:	str	w0, [x26, #72]
  4065e8:	str	w19, [x24]
  4065ec:	b	4061a8 <__fxstatat@plt+0x4518>
  4065f0:	ldr	x1, [x26, #32]
  4065f4:	cmp	x1, x8
  4065f8:	b.eq	406740 <__fxstatat@plt+0x4ab0>  // b.none
  4065fc:	ldr	w8, [x26, #72]
  406600:	tbz	w8, #2, 40660c <__fxstatat@plt+0x497c>
  406604:	ldr	x3, [sp, #104]
  406608:	add	x21, x1, x3
  40660c:	ldr	x1, [x26, #48]
  406610:	str	w0, [sp, #116]
  406614:	ldr	x3, [sp, #104]
  406618:	sub	x1, x1, x3
  40661c:	str	x1, [sp, #128]
  406620:	ldr	x0, [sp, #104]
  406624:	adds	x2, x0, x2
  406628:	b.cs	406748 <__fxstatat@plt+0x4ab8>  // b.hs, b.nlast
  40662c:	ldr	x0, [sp, #144]
  406630:	str	x0, [x22, #88]
  406634:	ldr	x0, [x26]
  406638:	str	x0, [x22, #8]
  40663c:	ldr	x0, [x7]
  406640:	str	x0, [x22, #128]
  406644:	ldr	w0, [x26, #72]
  406648:	add	x1, x22, #0xf8
  40664c:	str	x2, [x22, #72]
  406650:	tbz	w0, #2, 406784 <__fxstatat@plt+0x4af4>
  406654:	ldr	x0, [x22, #56]
  406658:	str	x0, [x22, #48]
  40665c:	ldr	x2, [x22, #96]
  406660:	mov	x0, x21
  406664:	str	x7, [sp, #160]
  406668:	add	x2, x2, #0x1
  40666c:	bl	401840 <memmove@plt>
  406670:	ldr	x7, [sp, #160]
  406674:	ldr	x0, [x26, #64]
  406678:	ldr	w1, [x26, #72]
  40667c:	cbz	x0, 406684 <__fxstatat@plt+0x49f4>
  406680:	tbz	w1, #10, 40679c <__fxstatat@plt+0x4b0c>
  406684:	and	w1, w1, #0x18
  406688:	ldrb	w0, [x7, #18]
  40668c:	cmp	w1, #0x18
  406690:	b.ne	40678c <__fxstatat@plt+0x4afc>  // b.any
  406694:	ands	w1, w0, #0xfffffffb
  406698:	cset	w1, ne  // ne = any
  40669c:	mov	w2, #0xb                   	// #11
  4066a0:	strh	w2, [x22, #108]
  4066a4:	sub	w0, w0, #0x1
  4066a8:	cmp	w0, #0xb
  4066ac:	b.hi	406794 <__fxstatat@plt+0x4b04>  // b.pmore
  4066b0:	ldr	x2, [sp, #152]
  4066b4:	ldrh	w0, [x2, w0, uxtw #1]
  4066b8:	str	w0, [x22, #136]
  4066bc:	mov	x0, #0x2                   	// #2
  4066c0:	sub	x0, x0, w1, sxtw
  4066c4:	str	x0, [x22, #168]
  4066c8:	str	xzr, [x22, #16]
  4066cc:	cbz	x28, 4067b4 <__fxstatat@plt+0x4b24>
  4066d0:	ldr	x0, [sp, #120]
  4066d4:	str	x22, [x0, #16]
  4066d8:	mov	x0, #0x2710                	// #10000
  4066dc:	cmp	x19, x0
  4066e0:	b.ne	406728 <__fxstatat@plt+0x4a98>  // b.any
  4066e4:	ldr	x0, [x26, #64]
  4066e8:	cbnz	x0, 406728 <__fxstatat@plt+0x4a98>
  4066ec:	ldr	w1, [sp, #188]
  4066f0:	mov	x0, x27
  4066f4:	bl	405b10 <__fxstatat@plt+0x3e80>
  4066f8:	mov	x1, #0x1994                	// #6548
  4066fc:	movk	x1, #0x102, lsl #16
  406700:	cmp	x0, x1
  406704:	b.eq	4067bc <__fxstatat@plt+0x4b2c>  // b.none
  406708:	mov	x1, #0x4d42                	// #19778
  40670c:	movk	x1, #0xff53, lsl #16
  406710:	cmp	x0, x1
  406714:	b.eq	4067bc <__fxstatat@plt+0x4b2c>  // b.none
  406718:	mov	x1, #0x6969                	// #26985
  40671c:	cmp	x0, x1
  406720:	cset	w0, ne  // ne = any
  406724:	str	w0, [sp, #100]
  406728:	ldr	x0, [sp, #136]
  40672c:	add	x19, x19, #0x1
  406730:	cmp	x0, x19
  406734:	b.ls	40637c <__fxstatat@plt+0x46ec>  // b.plast
  406738:	str	x22, [sp, #120]
  40673c:	b	40631c <__fxstatat@plt+0x468c>
  406740:	ldr	w0, [sp, #116]
  406744:	b	40660c <__fxstatat@plt+0x497c>
  406748:	mov	x0, x22
  40674c:	bl	401b30 <free@plt>
  406750:	mov	x0, x28
  406754:	bl	405a94 <__fxstatat@plt+0x3e04>
  406758:	ldr	x0, [x27, #24]
  40675c:	bl	401a30 <closedir@plt>
  406760:	mov	w0, #0x7                   	// #7
  406764:	strh	w0, [x27, #108]
  406768:	ldr	w0, [x26, #72]
  40676c:	str	xzr, [x27, #24]
  406770:	orr	w0, w0, #0x2000
  406774:	str	w0, [x26, #72]
  406778:	mov	w0, #0x24                  	// #36
  40677c:	str	w0, [x24]
  406780:	b	4061a8 <__fxstatat@plt+0x4518>
  406784:	str	x1, [x22, #48]
  406788:	b	406674 <__fxstatat@plt+0x49e4>
  40678c:	mov	w1, #0x0                   	// #0
  406790:	b	40669c <__fxstatat@plt+0x4a0c>
  406794:	mov	w0, #0x0                   	// #0
  406798:	b	4066b8 <__fxstatat@plt+0x4a28>
  40679c:	mov	x1, x22
  4067a0:	mov	x0, x26
  4067a4:	mov	w2, #0x0                   	// #0
  4067a8:	bl	405794 <__fxstatat@plt+0x3b04>
  4067ac:	strh	w0, [x22, #108]
  4067b0:	b	4066c8 <__fxstatat@plt+0x4a38>
  4067b4:	mov	x28, x22
  4067b8:	b	4066d8 <__fxstatat@plt+0x4a48>
  4067bc:	str	wzr, [sp, #100]
  4067c0:	b	406728 <__fxstatat@plt+0x4a98>
  4067c4:	ldr	x0, [x26, #8]
  4067c8:	ldr	x2, [x26, #32]
  4067cc:	cbnz	x0, 406814 <__fxstatat@plt+0x4b84>
  4067d0:	mov	x0, x28
  4067d4:	ldr	x1, [x0, #88]
  4067d8:	tbnz	x1, #63, 406384 <__fxstatat@plt+0x46f4>
  4067dc:	ldr	x1, [x0, #48]
  4067e0:	add	x3, x0, #0xf8
  4067e4:	cmp	x1, x3
  4067e8:	b.eq	4067fc <__fxstatat@plt+0x4b6c>  // b.none
  4067ec:	ldr	x3, [x0, #56]
  4067f0:	sub	x1, x1, x3
  4067f4:	add	x1, x2, x1
  4067f8:	str	x1, [x0, #48]
  4067fc:	ldr	x1, [x0, #16]
  406800:	str	x2, [x0, #56]
  406804:	cbnz	x1, 40680c <__fxstatat@plt+0x4b7c>
  406808:	ldr	x1, [x0, #8]
  40680c:	mov	x0, x1
  406810:	b	4067d4 <__fxstatat@plt+0x4b44>
  406814:	ldr	x1, [x0, #48]
  406818:	add	x3, x0, #0xf8
  40681c:	cmp	x1, x3
  406820:	b.eq	406834 <__fxstatat@plt+0x4ba4>  // b.none
  406824:	ldr	x3, [x0, #56]
  406828:	sub	x1, x1, x3
  40682c:	add	x1, x2, x1
  406830:	str	x1, [x0, #48]
  406834:	str	x2, [x0, #56]
  406838:	ldr	x0, [x0, #16]
  40683c:	b	4067cc <__fxstatat@plt+0x4b3c>
  406840:	ldr	x0, [x26, #48]
  406844:	ldr	x1, [sp, #104]
  406848:	cmp	x0, x1
  40684c:	b.eq	406854 <__fxstatat@plt+0x4bc4>  // b.none
  406850:	cbnz	x19, 406858 <__fxstatat@plt+0x4bc8>
  406854:	sub	x21, x21, #0x1
  406858:	strb	wzr, [x21]
  40685c:	b	40638c <__fxstatat@plt+0x46fc>
  406860:	ldr	x1, [x27, #8]
  406864:	mov	x0, x26
  406868:	adrp	x3, 40a000 <__fxstatat@plt+0x8370>
  40686c:	mov	w2, #0xffffffff            	// #-1
  406870:	add	x3, x3, #0x21a
  406874:	bl	405d4c <__fxstatat@plt+0x40bc>
  406878:	b	4063b8 <__fxstatat@plt+0x4728>
  40687c:	cbnz	x19, 4068a8 <__fxstatat@plt+0x4c18>
  406880:	cmp	w20, #0x3
  406884:	b.ne	4063d8 <__fxstatat@plt+0x4748>  // b.any
  406888:	ldrh	w0, [x27, #108]
  40688c:	cmp	w0, #0x4
  406890:	b.eq	4063d8 <__fxstatat@plt+0x4748>  // b.none
  406894:	cmp	w0, #0x7
  406898:	b.eq	4063d8 <__fxstatat@plt+0x4748>  // b.none
  40689c:	mov	w0, #0x6                   	// #6
  4068a0:	strh	w0, [x27, #108]
  4068a4:	b	4063d8 <__fxstatat@plt+0x4748>
  4068a8:	ldr	w0, [sp, #100]
  4068ac:	cbz	w0, 4068d8 <__fxstatat@plt+0x4c48>
  4068b0:	adrp	x0, 405000 <__fxstatat@plt+0x3370>
  4068b4:	add	x0, x0, #0x774
  4068b8:	str	x0, [x26, #64]
  4068bc:	mov	x1, x28
  4068c0:	mov	x2, x19
  4068c4:	mov	x0, x26
  4068c8:	bl	40590c <__fxstatat@plt+0x3c7c>
  4068cc:	mov	x28, x0
  4068d0:	str	xzr, [x26, #64]
  4068d4:	b	4061ac <__fxstatat@plt+0x451c>
  4068d8:	ldr	x0, [x26, #64]
  4068dc:	cbz	x0, 4061ac <__fxstatat@plt+0x451c>
  4068e0:	cmp	x19, #0x1
  4068e4:	b.eq	4061ac <__fxstatat@plt+0x451c>  // b.none
  4068e8:	mov	x1, x28
  4068ec:	mov	x2, x19
  4068f0:	mov	x0, x26
  4068f4:	bl	40590c <__fxstatat@plt+0x3c7c>
  4068f8:	mov	x28, x0
  4068fc:	b	4061ac <__fxstatat@plt+0x451c>
  406900:	stp	x29, x30, [sp, #-96]!
  406904:	tst	w1, #0xfffff000
  406908:	mov	x29, sp
  40690c:	stp	x19, x20, [sp, #16]
  406910:	stp	x21, x22, [sp, #32]
  406914:	stp	x23, x24, [sp, #48]
  406918:	stp	x25, x26, [sp, #64]
  40691c:	stp	x27, x28, [sp, #80]
  406920:	b.eq	406938 <__fxstatat@plt+0x4ca8>  // b.none
  406924:	bl	401c40 <__errno_location@plt>
  406928:	mov	w1, #0x16                  	// #22
  40692c:	str	w1, [x0]
  406930:	mov	x19, #0x0                   	// #0
  406934:	b	406ac0 <__fxstatat@plt+0x4e30>
  406938:	mov	x25, x0
  40693c:	mov	w0, #0x204                 	// #516
  406940:	and	w0, w1, w0
  406944:	mov	w21, w1
  406948:	cmp	w0, #0x204
  40694c:	b.eq	406924 <__fxstatat@plt+0x4c94>  // b.none
  406950:	mov	w0, #0x12                  	// #18
  406954:	tst	w1, w0
  406958:	b.eq	406924 <__fxstatat@plt+0x4c94>  // b.none
  40695c:	mov	x23, x2
  406960:	mov	x0, #0x80                  	// #128
  406964:	bl	401970 <malloc@plt>
  406968:	mov	x19, x0
  40696c:	cbz	x0, 406ac0 <__fxstatat@plt+0x4e30>
  406970:	mov	x2, #0x80                  	// #128
  406974:	mov	w1, #0x0                   	// #0
  406978:	bl	4019e0 <memset@plt>
  40697c:	mov	x22, x25
  406980:	and	w0, w21, #0xfffffdff
  406984:	tst	x21, #0x2
  406988:	orr	w0, w0, #0x4
  40698c:	mov	x20, #0x0                   	// #0
  406990:	csel	w0, w21, w0, eq  // eq = none
  406994:	str	x23, [x19, #64]
  406998:	str	w0, [x19, #72]
  40699c:	mov	w0, #0xffffff9c            	// #-100
  4069a0:	str	w0, [x19, #44]
  4069a4:	ldr	x0, [x22]
  4069a8:	cbnz	x0, 406ae0 <__fxstatat@plt+0x4e50>
  4069ac:	add	x20, x20, #0x1
  4069b0:	mov	x0, x19
  4069b4:	cmp	x20, #0x1, lsl #12
  4069b8:	mov	x1, #0x1000                	// #4096
  4069bc:	csel	x1, x20, x1, cs  // cs = hs, nlast
  4069c0:	bl	405eec <__fxstatat@plt+0x425c>
  4069c4:	tst	w0, #0xff
  4069c8:	b.eq	406be4 <__fxstatat@plt+0x4f54>  // b.none
  4069cc:	ldr	x22, [x25]
  4069d0:	cbz	x22, 4069fc <__fxstatat@plt+0x4d6c>
  4069d4:	mov	x0, x19
  4069d8:	mov	x2, #0x0                   	// #0
  4069dc:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  4069e0:	add	x1, x1, #0x211
  4069e4:	bl	4059e0 <__fxstatat@plt+0x3d50>
  4069e8:	mov	x22, x0
  4069ec:	cbz	x0, 406bdc <__fxstatat@plt+0x4f4c>
  4069f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4069f4:	str	x0, [x22, #88]
  4069f8:	str	w0, [x22, #104]
  4069fc:	cbz	x23, 406af4 <__fxstatat@plt+0x4e64>
  406a00:	ldr	w24, [x19, #72]
  406a04:	ubfx	x24, x24, #10, #1
  406a08:	and	w21, w21, #0x800
  406a0c:	mov	x26, #0x0                   	// #0
  406a10:	mov	x27, #0x0                   	// #0
  406a14:	mov	x28, #0x0                   	// #0
  406a18:	ldr	x20, [x25, x28, lsl #3]
  406a1c:	cbnz	x20, 406afc <__fxstatat@plt+0x4e6c>
  406a20:	cmp	x23, #0x0
  406a24:	ccmp	x28, #0x1, #0x0, ne  // ne = any
  406a28:	b.ls	406a40 <__fxstatat@plt+0x4db0>  // b.plast
  406a2c:	mov	x1, x27
  406a30:	mov	x2, x28
  406a34:	mov	x0, x19
  406a38:	bl	40590c <__fxstatat@plt+0x3c7c>
  406a3c:	mov	x27, x0
  406a40:	mov	x0, x19
  406a44:	mov	x2, #0x0                   	// #0
  406a48:	adrp	x1, 409000 <__fxstatat@plt+0x7370>
  406a4c:	add	x1, x1, #0x211
  406a50:	bl	4059e0 <__fxstatat@plt+0x3d50>
  406a54:	str	x0, [x19]
  406a58:	cbz	x0, 406bcc <__fxstatat@plt+0x4f3c>
  406a5c:	mov	w1, #0x9                   	// #9
  406a60:	str	x27, [x0, #16]
  406a64:	strh	w1, [x0, #108]
  406a68:	mov	x1, #0x1                   	// #1
  406a6c:	str	x1, [x0, #88]
  406a70:	mov	x0, x19
  406a74:	bl	405f5c <__fxstatat@plt+0x42cc>
  406a78:	tst	w0, #0xff
  406a7c:	b.eq	406bcc <__fxstatat@plt+0x4f3c>  // b.none
  406a80:	ldr	w1, [x19, #72]
  406a84:	mov	w0, #0x204                 	// #516
  406a88:	tst	w1, w0
  406a8c:	b.ne	406ab4 <__fxstatat@plt+0x4e24>  // b.any
  406a90:	mov	x0, x19
  406a94:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  406a98:	add	x1, x1, #0x21b
  406a9c:	bl	405a60 <__fxstatat@plt+0x3dd0>
  406aa0:	str	w0, [x19, #40]
  406aa4:	tbz	w0, #31, 406ab4 <__fxstatat@plt+0x4e24>
  406aa8:	ldr	w0, [x19, #72]
  406aac:	orr	w0, w0, #0x4
  406ab0:	str	w0, [x19, #72]
  406ab4:	add	x0, x19, #0x60
  406ab8:	mov	w1, #0xffffffff            	// #-1
  406abc:	bl	408370 <__fxstatat@plt+0x66e0>
  406ac0:	mov	x0, x19
  406ac4:	ldp	x19, x20, [sp, #16]
  406ac8:	ldp	x21, x22, [sp, #32]
  406acc:	ldp	x23, x24, [sp, #48]
  406ad0:	ldp	x25, x26, [sp, #64]
  406ad4:	ldp	x27, x28, [sp, #80]
  406ad8:	ldp	x29, x30, [sp], #96
  406adc:	ret
  406ae0:	bl	401870 <strlen@plt>
  406ae4:	cmp	x20, x0
  406ae8:	csel	x20, x20, x0, cs  // cs = hs, nlast
  406aec:	add	x22, x22, #0x8
  406af0:	b	4069a4 <__fxstatat@plt+0x4d14>
  406af4:	mov	w24, #0x1                   	// #1
  406af8:	b	406a08 <__fxstatat@plt+0x4d78>
  406afc:	mov	x0, x20
  406b00:	bl	401870 <strlen@plt>
  406b04:	mov	x2, x0
  406b08:	cbnz	w21, 406b40 <__fxstatat@plt+0x4eb0>
  406b0c:	cmp	x0, #0x2
  406b10:	b.ls	406b40 <__fxstatat@plt+0x4eb0>  // b.plast
  406b14:	add	x0, x20, x0
  406b18:	ldurb	w0, [x0, #-1]
  406b1c:	cmp	w0, #0x2f
  406b20:	b.ne	406b40 <__fxstatat@plt+0x4eb0>  // b.any
  406b24:	sub	x1, x20, #0x2
  406b28:	ldrb	w0, [x1, x2]
  406b2c:	cmp	w0, #0x2f
  406b30:	b.ne	406b40 <__fxstatat@plt+0x4eb0>  // b.any
  406b34:	sub	x2, x2, #0x1
  406b38:	cmp	x2, #0x1
  406b3c:	b.ne	406b28 <__fxstatat@plt+0x4e98>  // b.any
  406b40:	mov	x1, x20
  406b44:	mov	x0, x19
  406b48:	bl	4059e0 <__fxstatat@plt+0x3d50>
  406b4c:	mov	x20, x0
  406b50:	cbz	x0, 406bcc <__fxstatat@plt+0x4f3c>
  406b54:	add	x0, x0, #0xf8
  406b58:	str	x22, [x20, #8]
  406b5c:	str	x0, [x20, #48]
  406b60:	cmp	x27, #0x0
  406b64:	str	xzr, [x20, #88]
  406b68:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  406b6c:	b.eq	406b94 <__fxstatat@plt+0x4f04>  // b.none
  406b70:	mov	w0, #0xb                   	// #11
  406b74:	strh	w0, [x20, #108]
  406b78:	mov	x0, #0x2                   	// #2
  406b7c:	str	x0, [x20, #168]
  406b80:	cbz	x23, 406bac <__fxstatat@plt+0x4f1c>
  406b84:	str	x27, [x20, #16]
  406b88:	add	x28, x28, #0x1
  406b8c:	mov	x27, x20
  406b90:	b	406a18 <__fxstatat@plt+0x4d88>
  406b94:	mov	x1, x20
  406b98:	mov	x0, x19
  406b9c:	mov	w2, #0x0                   	// #0
  406ba0:	bl	405794 <__fxstatat@plt+0x3b04>
  406ba4:	strh	w0, [x20, #108]
  406ba8:	b	406b80 <__fxstatat@plt+0x4ef0>
  406bac:	str	xzr, [x20, #16]
  406bb0:	cbz	x27, 406bc4 <__fxstatat@plt+0x4f34>
  406bb4:	str	x20, [x26, #16]
  406bb8:	mov	x26, x20
  406bbc:	mov	x20, x27
  406bc0:	b	406b88 <__fxstatat@plt+0x4ef8>
  406bc4:	mov	x26, x20
  406bc8:	b	406b88 <__fxstatat@plt+0x4ef8>
  406bcc:	mov	x0, x27
  406bd0:	bl	405a94 <__fxstatat@plt+0x3e04>
  406bd4:	mov	x0, x22
  406bd8:	bl	401b30 <free@plt>
  406bdc:	ldr	x0, [x19, #32]
  406be0:	bl	401b30 <free@plt>
  406be4:	mov	x0, x19
  406be8:	bl	401b30 <free@plt>
  406bec:	b	406930 <__fxstatat@plt+0x4ca0>
  406bf0:	stp	x29, x30, [sp, #-32]!
  406bf4:	mov	x29, sp
  406bf8:	stp	x19, x20, [sp, #16]
  406bfc:	mov	x19, x0
  406c00:	ldr	x0, [x0]
  406c04:	cbnz	x0, 406c90 <__fxstatat@plt+0x5000>
  406c08:	ldr	x0, [x19, #8]
  406c0c:	cbz	x0, 406c14 <__fxstatat@plt+0x4f84>
  406c10:	bl	405a94 <__fxstatat@plt+0x3e04>
  406c14:	ldr	x0, [x19, #16]
  406c18:	bl	401b30 <free@plt>
  406c1c:	ldr	x0, [x19, #32]
  406c20:	bl	401b30 <free@plt>
  406c24:	ldr	w0, [x19, #72]
  406c28:	tbz	w0, #9, 406cb4 <__fxstatat@plt+0x5024>
  406c2c:	ldr	w0, [x19, #44]
  406c30:	tbz	w0, #31, 406ca0 <__fxstatat@plt+0x5010>
  406c34:	mov	w20, #0x0                   	// #0
  406c38:	add	x0, x19, #0x60
  406c3c:	bl	405ad0 <__fxstatat@plt+0x3e40>
  406c40:	ldr	x0, [x19, #80]
  406c44:	cbz	x0, 406c4c <__fxstatat@plt+0x4fbc>
  406c48:	bl	407ee4 <__fxstatat@plt+0x6254>
  406c4c:	mov	x0, x19
  406c50:	bl	405fdc <__fxstatat@plt+0x434c>
  406c54:	mov	x0, x19
  406c58:	bl	401b30 <free@plt>
  406c5c:	cbz	w20, 406c6c <__fxstatat@plt+0x4fdc>
  406c60:	bl	401c40 <__errno_location@plt>
  406c64:	str	w20, [x0]
  406c68:	mov	w20, #0xffffffff            	// #-1
  406c6c:	mov	w0, w20
  406c70:	ldp	x19, x20, [sp, #16]
  406c74:	ldp	x29, x30, [sp], #32
  406c78:	ret
  406c7c:	ldr	x20, [x0, #16]
  406c80:	cbnz	x20, 406c88 <__fxstatat@plt+0x4ff8>
  406c84:	ldr	x20, [x0, #8]
  406c88:	bl	401b30 <free@plt>
  406c8c:	mov	x0, x20
  406c90:	ldr	x1, [x0, #88]
  406c94:	tbz	x1, #63, 406c7c <__fxstatat@plt+0x4fec>
  406c98:	bl	401b30 <free@plt>
  406c9c:	b	406c08 <__fxstatat@plt+0x4f78>
  406ca0:	bl	401a50 <close@plt>
  406ca4:	cbz	w0, 406c34 <__fxstatat@plt+0x4fa4>
  406ca8:	bl	401c40 <__errno_location@plt>
  406cac:	ldr	w20, [x0]
  406cb0:	b	406c38 <__fxstatat@plt+0x4fa8>
  406cb4:	tbnz	w0, #2, 406c34 <__fxstatat@plt+0x4fa4>
  406cb8:	ldr	w0, [x19, #40]
  406cbc:	bl	4018b0 <fchdir@plt>
  406cc0:	mov	w20, w0
  406cc4:	cbz	w0, 406cd0 <__fxstatat@plt+0x5040>
  406cc8:	bl	401c40 <__errno_location@plt>
  406ccc:	ldr	w20, [x0]
  406cd0:	ldr	w0, [x19, #40]
  406cd4:	bl	401a50 <close@plt>
  406cd8:	cbz	w0, 406c38 <__fxstatat@plt+0x4fa8>
  406cdc:	cbnz	w20, 406c38 <__fxstatat@plt+0x4fa8>
  406ce0:	b	406ca8 <__fxstatat@plt+0x5018>
  406ce4:	stp	x29, x30, [sp, #-64]!
  406ce8:	mov	x29, sp
  406cec:	stp	x19, x20, [sp, #16]
  406cf0:	ldr	x19, [x0]
  406cf4:	stp	x21, x22, [sp, #32]
  406cf8:	str	x23, [sp, #48]
  406cfc:	cbnz	x19, 406d08 <__fxstatat@plt+0x5078>
  406d00:	mov	x19, #0x0                   	// #0
  406d04:	b	406d38 <__fxstatat@plt+0x50a8>
  406d08:	ldr	w1, [x0, #72]
  406d0c:	mov	x20, x0
  406d10:	tbnz	w1, #13, 406d00 <__fxstatat@plt+0x5070>
  406d14:	ldrh	w3, [x19, #112]
  406d18:	mov	w2, #0x3                   	// #3
  406d1c:	strh	w2, [x19, #112]
  406d20:	cmp	w3, #0x1
  406d24:	b.ne	406d50 <__fxstatat@plt+0x50c0>  // b.any
  406d28:	mov	x1, x19
  406d2c:	mov	w2, #0x0                   	// #0
  406d30:	bl	405794 <__fxstatat@plt+0x3b04>
  406d34:	strh	w0, [x19, #108]
  406d38:	mov	x0, x19
  406d3c:	ldp	x19, x20, [sp, #16]
  406d40:	ldp	x21, x22, [sp, #32]
  406d44:	ldr	x23, [sp, #48]
  406d48:	ldp	x29, x30, [sp], #64
  406d4c:	ret
  406d50:	ldrh	w2, [x19, #108]
  406d54:	cmp	w3, #0x2
  406d58:	b.ne	406e38 <__fxstatat@plt+0x51a8>  // b.any
  406d5c:	sub	w3, w2, #0xc
  406d60:	and	w3, w3, #0xffff
  406d64:	cmp	w3, #0x1
  406d68:	b.hi	407224 <__fxstatat@plt+0x5594>  // b.pmore
  406d6c:	mov	x1, x19
  406d70:	mov	w2, #0x1                   	// #1
  406d74:	bl	405794 <__fxstatat@plt+0x3b04>
  406d78:	strh	w0, [x19, #108]
  406d7c:	and	w1, w0, #0xffff
  406d80:	cmp	w1, #0x1
  406d84:	b.ne	406dbc <__fxstatat@plt+0x512c>  // b.any
  406d88:	ldr	w0, [x20, #72]
  406d8c:	tbnz	w0, #2, 406dbc <__fxstatat@plt+0x512c>
  406d90:	mov	x0, x20
  406d94:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  406d98:	add	x1, x1, #0x21b
  406d9c:	bl	405a60 <__fxstatat@plt+0x3dd0>
  406da0:	str	w0, [x19, #68]
  406da4:	tbz	w0, #31, 406e28 <__fxstatat@plt+0x5198>
  406da8:	bl	401c40 <__errno_location@plt>
  406dac:	ldr	w0, [x0]
  406db0:	str	w0, [x19, #64]
  406db4:	mov	w0, #0x7                   	// #7
  406db8:	strh	w0, [x19, #108]
  406dbc:	ldrh	w0, [x19, #108]
  406dc0:	str	x19, [x20]
  406dc4:	cmp	w0, #0xb
  406dc8:	b.ne	40705c <__fxstatat@plt+0x53cc>  // b.any
  406dcc:	ldr	x0, [x19, #168]
  406dd0:	cmp	x0, #0x2
  406dd4:	b.ne	40709c <__fxstatat@plt+0x540c>  // b.any
  406dd8:	ldr	x21, [x19, #8]
  406ddc:	ldr	w0, [x21, #104]
  406de0:	cbz	w0, 407038 <__fxstatat@plt+0x53a8>
  406de4:	mov	x1, x19
  406de8:	mov	x0, x20
  406dec:	mov	w2, #0x0                   	// #0
  406df0:	bl	405794 <__fxstatat@plt+0x3b04>
  406df4:	strh	w0, [x19, #108]
  406df8:	ldr	w0, [x19, #136]
  406dfc:	and	w0, w0, #0xf000
  406e00:	cmp	w0, #0x4, lsl #12
  406e04:	b.ne	40705c <__fxstatat@plt+0x53cc>  // b.any
  406e08:	ldr	x0, [x19, #88]
  406e0c:	cbz	x0, 40705c <__fxstatat@plt+0x53cc>
  406e10:	ldr	w0, [x21, #104]
  406e14:	sub	w0, w0, #0x1
  406e18:	cmn	w0, #0x3
  406e1c:	b.hi	40705c <__fxstatat@plt+0x53cc>  // b.pmore
  406e20:	str	w0, [x21, #104]
  406e24:	b	40705c <__fxstatat@plt+0x53cc>
  406e28:	ldrh	w0, [x19, #110]
  406e2c:	orr	w0, w0, #0x2
  406e30:	strh	w0, [x19, #110]
  406e34:	b	406dbc <__fxstatat@plt+0x512c>
  406e38:	cmp	w2, #0x1
  406e3c:	b.ne	40722c <__fxstatat@plt+0x559c>  // b.any
  406e40:	cmp	w3, #0x4
  406e44:	b.eq	406e5c <__fxstatat@plt+0x51cc>  // b.none
  406e48:	tbz	w1, #6, 406e94 <__fxstatat@plt+0x5204>
  406e4c:	ldr	x0, [x20, #24]
  406e50:	ldr	x2, [x19, #120]
  406e54:	cmp	x2, x0
  406e58:	b.eq	406e94 <__fxstatat@plt+0x5204>  // b.none
  406e5c:	ldrh	w0, [x19, #110]
  406e60:	tbz	w0, #1, 406e6c <__fxstatat@plt+0x51dc>
  406e64:	ldr	w0, [x19, #68]
  406e68:	bl	401a50 <close@plt>
  406e6c:	ldr	x0, [x20, #8]
  406e70:	cbz	x0, 406e7c <__fxstatat@plt+0x51ec>
  406e74:	bl	405a94 <__fxstatat@plt+0x3e04>
  406e78:	str	xzr, [x20, #8]
  406e7c:	mov	w0, #0x6                   	// #6
  406e80:	strh	w0, [x19, #108]
  406e84:	mov	x1, x19
  406e88:	mov	x0, x20
  406e8c:	bl	4060c4 <__fxstatat@plt+0x4434>
  406e90:	b	406d38 <__fxstatat@plt+0x50a8>
  406e94:	ldr	x0, [x20, #8]
  406e98:	cbz	x0, 406eb0 <__fxstatat@plt+0x5220>
  406e9c:	tbz	w1, #12, 4071a0 <__fxstatat@plt+0x5510>
  406ea0:	and	w1, w1, #0xffffefff
  406ea4:	str	w1, [x20, #72]
  406ea8:	bl	405a94 <__fxstatat@plt+0x3e04>
  406eac:	str	xzr, [x20, #8]
  406eb0:	mov	x0, x20
  406eb4:	mov	w1, #0x3                   	// #3
  406eb8:	bl	406154 <__fxstatat@plt+0x44c4>
  406ebc:	str	x0, [x20, #8]
  406ec0:	cbnz	x0, 4071d8 <__fxstatat@plt+0x5548>
  406ec4:	ldr	w0, [x20, #72]
  406ec8:	tbnz	w0, #13, 406d00 <__fxstatat@plt+0x5070>
  406ecc:	ldr	w0, [x19, #64]
  406ed0:	cbz	w0, 406e84 <__fxstatat@plt+0x51f4>
  406ed4:	ldrh	w0, [x19, #108]
  406ed8:	cmp	w0, #0x4
  406edc:	b.eq	406e84 <__fxstatat@plt+0x51f4>  // b.none
  406ee0:	mov	w0, #0x7                   	// #7
  406ee4:	b	406e80 <__fxstatat@plt+0x51f0>
  406ee8:	ldr	x1, [x0, #8]
  406eec:	ldr	x1, [x1, #48]
  406ef0:	str	x1, [x0, #48]
  406ef4:	ldr	x0, [x0, #16]
  406ef8:	b	4071d4 <__fxstatat@plt+0x5544>
  406efc:	mov	x0, x21
  406f00:	bl	401b30 <free@plt>
  406f04:	b	4071e0 <__fxstatat@plt+0x5550>
  406f08:	str	x19, [x20]
  406f0c:	mov	x0, x21
  406f10:	bl	401b30 <free@plt>
  406f14:	ldr	x0, [x19, #88]
  406f18:	cbnz	x0, 406fb4 <__fxstatat@plt+0x5324>
  406f1c:	mov	x0, x20
  406f20:	bl	405cec <__fxstatat@plt+0x405c>
  406f24:	cbz	w0, 406f38 <__fxstatat@plt+0x52a8>
  406f28:	ldr	w0, [x20, #72]
  406f2c:	orr	w0, w0, #0x2000
  406f30:	str	w0, [x20, #72]
  406f34:	b	406d00 <__fxstatat@plt+0x5070>
  406f38:	mov	x0, x20
  406f3c:	bl	405fdc <__fxstatat@plt+0x434c>
  406f40:	ldr	x2, [x19, #96]
  406f44:	add	x22, x19, #0xf8
  406f48:	ldr	x0, [x20, #32]
  406f4c:	str	x2, [x19, #72]
  406f50:	add	x2, x2, #0x1
  406f54:	mov	x1, x22
  406f58:	bl	401840 <memmove@plt>
  406f5c:	mov	x0, x22
  406f60:	mov	w1, #0x2f                  	// #47
  406f64:	bl	401a60 <strrchr@plt>
  406f68:	cbz	x0, 406fa0 <__fxstatat@plt+0x5310>
  406f6c:	cmp	x22, x0
  406f70:	b.ne	406f7c <__fxstatat@plt+0x52ec>  // b.any
  406f74:	ldrb	w1, [x22, #1]
  406f78:	cbz	w1, 406fa0 <__fxstatat@plt+0x5310>
  406f7c:	add	x21, x0, #0x1
  406f80:	mov	x0, x21
  406f84:	bl	401870 <strlen@plt>
  406f88:	mov	x1, x21
  406f8c:	mov	x23, x0
  406f90:	add	x2, x0, #0x1
  406f94:	mov	x0, x22
  406f98:	bl	401840 <memmove@plt>
  406f9c:	str	x23, [x19, #96]
  406fa0:	ldr	x0, [x20, #32]
  406fa4:	stp	x0, x0, [x19, #48]
  406fa8:	mov	x0, x20
  406fac:	bl	405f5c <__fxstatat@plt+0x42cc>
  406fb0:	b	406dbc <__fxstatat@plt+0x512c>
  406fb4:	ldrh	w0, [x19, #112]
  406fb8:	cmp	w0, #0x4
  406fbc:	b.eq	40722c <__fxstatat@plt+0x559c>  // b.none
  406fc0:	cmp	w0, #0x2
  406fc4:	b.ne	4071e0 <__fxstatat@plt+0x5550>  // b.any
  406fc8:	mov	x1, x19
  406fcc:	mov	x0, x20
  406fd0:	mov	w2, #0x1                   	// #1
  406fd4:	bl	405794 <__fxstatat@plt+0x3b04>
  406fd8:	strh	w0, [x19, #108]
  406fdc:	and	w1, w0, #0xffff
  406fe0:	cmp	w1, #0x1
  406fe4:	b.ne	40701c <__fxstatat@plt+0x538c>  // b.any
  406fe8:	ldr	w0, [x20, #72]
  406fec:	tbnz	w0, #2, 40701c <__fxstatat@plt+0x538c>
  406ff0:	mov	x0, x20
  406ff4:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  406ff8:	add	x1, x1, #0x21b
  406ffc:	bl	405a60 <__fxstatat@plt+0x3dd0>
  407000:	str	w0, [x19, #68]
  407004:	tbz	w0, #31, 407028 <__fxstatat@plt+0x5398>
  407008:	bl	401c40 <__errno_location@plt>
  40700c:	ldr	w0, [x0]
  407010:	str	w0, [x19, #64]
  407014:	mov	w0, #0x7                   	// #7
  407018:	strh	w0, [x19, #108]
  40701c:	mov	w0, #0x3                   	// #3
  407020:	strh	w0, [x19, #112]
  407024:	b	4071e0 <__fxstatat@plt+0x5550>
  407028:	ldrh	w0, [x19, #110]
  40702c:	orr	w0, w0, #0x2
  407030:	strh	w0, [x19, #110]
  407034:	b	40701c <__fxstatat@plt+0x538c>
  407038:	ldr	w0, [x20, #72]
  40703c:	and	w0, w0, #0x18
  407040:	cmp	w0, #0x18
  407044:	b.ne	406de4 <__fxstatat@plt+0x5154>  // b.any
  407048:	ldr	w1, [x20, #44]
  40704c:	mov	x0, x21
  407050:	bl	405c00 <__fxstatat@plt+0x3f70>
  407054:	cmp	w0, #0x2
  407058:	b.ne	406de4 <__fxstatat@plt+0x5154>  // b.any
  40705c:	ldrh	w0, [x19, #108]
  407060:	cmp	w0, #0x1
  407064:	b.ne	406d38 <__fxstatat@plt+0x50a8>  // b.any
  407068:	ldr	x0, [x19, #88]
  40706c:	cbnz	x0, 407078 <__fxstatat@plt+0x53e8>
  407070:	ldr	x0, [x19, #120]
  407074:	str	x0, [x20, #24]
  407078:	mov	x1, x19
  40707c:	mov	x0, x20
  407080:	bl	406000 <__fxstatat@plt+0x4370>
  407084:	tst	w0, #0xff
  407088:	b.ne	406d38 <__fxstatat@plt+0x50a8>  // b.any
  40708c:	bl	401c40 <__errno_location@plt>
  407090:	mov	w1, #0xc                   	// #12
  407094:	str	w1, [x0]
  407098:	b	406d00 <__fxstatat@plt+0x5070>
  40709c:	cmp	x0, #0x1
  4070a0:	b.eq	406d38 <__fxstatat@plt+0x50a8>  // b.none
  4070a4:	bl	401a90 <abort@plt>
  4070a8:	ldrh	w0, [x19, #108]
  4070ac:	cmp	w0, #0xb
  4070b0:	b.eq	4070a4 <__fxstatat@plt+0x5414>  // b.none
  4070b4:	ldr	x1, [x20, #32]
  4070b8:	ldr	x0, [x19, #72]
  4070bc:	strb	wzr, [x1, x0]
  4070c0:	ldr	x0, [x19, #88]
  4070c4:	cbnz	x0, 4070f0 <__fxstatat@plt+0x5460>
  4070c8:	mov	x0, x20
  4070cc:	bl	405cec <__fxstatat@plt+0x405c>
  4070d0:	cbz	w0, 407120 <__fxstatat@plt+0x5490>
  4070d4:	bl	401c40 <__errno_location@plt>
  4070d8:	ldr	w0, [x0]
  4070dc:	str	w0, [x19, #64]
  4070e0:	ldr	w0, [x20, #72]
  4070e4:	orr	w0, w0, #0x2000
  4070e8:	str	w0, [x20, #72]
  4070ec:	b	407120 <__fxstatat@plt+0x5490>
  4070f0:	ldrh	w0, [x19, #110]
  4070f4:	tbz	w0, #1, 407180 <__fxstatat@plt+0x54f0>
  4070f8:	ldr	w1, [x20, #72]
  4070fc:	tbnz	w1, #2, 407118 <__fxstatat@plt+0x5488>
  407100:	ldr	w0, [x19, #68]
  407104:	tbz	w1, #9, 40715c <__fxstatat@plt+0x54cc>
  407108:	mov	w1, w0
  40710c:	mov	w2, #0x1                   	// #1
  407110:	mov	x0, x20
  407114:	bl	405c88 <__fxstatat@plt+0x3ff8>
  407118:	ldr	w0, [x19, #68]
  40711c:	bl	401a50 <close@plt>
  407120:	ldrh	w0, [x19, #108]
  407124:	cmp	w0, #0x2
  407128:	b.eq	407150 <__fxstatat@plt+0x54c0>  // b.none
  40712c:	ldr	w1, [x19, #64]
  407130:	cmp	w1, #0x0
  407134:	cset	w0, ne  // ne = any
  407138:	add	w0, w0, #0x6
  40713c:	strh	w0, [x19, #108]
  407140:	cbnz	w1, 407150 <__fxstatat@plt+0x54c0>
  407144:	mov	x1, x19
  407148:	mov	x0, x20
  40714c:	bl	4060c4 <__fxstatat@plt+0x4434>
  407150:	ldr	w0, [x20, #72]
  407154:	tbz	w0, #13, 406d38 <__fxstatat@plt+0x50a8>
  407158:	b	406d00 <__fxstatat@plt+0x5070>
  40715c:	bl	4018b0 <fchdir@plt>
  407160:	cbz	w0, 407118 <__fxstatat@plt+0x5488>
  407164:	bl	401c40 <__errno_location@plt>
  407168:	ldr	w0, [x0]
  40716c:	str	w0, [x19, #64]
  407170:	ldr	w0, [x20, #72]
  407174:	orr	w0, w0, #0x2000
  407178:	str	w0, [x20, #72]
  40717c:	b	407118 <__fxstatat@plt+0x5488>
  407180:	tbnz	w0, #0, 407120 <__fxstatat@plt+0x5490>
  407184:	ldr	x1, [x19, #8]
  407188:	mov	x0, x20
  40718c:	adrp	x3, 40a000 <__fxstatat@plt+0x8370>
  407190:	mov	w2, #0xffffffff            	// #-1
  407194:	add	x3, x3, #0x21a
  407198:	bl	405d4c <__fxstatat@plt+0x40bc>
  40719c:	b	4070d0 <__fxstatat@plt+0x5440>
  4071a0:	ldr	x3, [x19, #48]
  4071a4:	mov	x1, x19
  4071a8:	mov	x0, x20
  4071ac:	mov	w2, #0xffffffff            	// #-1
  4071b0:	bl	405d4c <__fxstatat@plt+0x40bc>
  4071b4:	cbz	w0, 4071d8 <__fxstatat@plt+0x5548>
  4071b8:	bl	401c40 <__errno_location@plt>
  4071bc:	ldr	w0, [x0]
  4071c0:	str	w0, [x19, #64]
  4071c4:	ldrh	w0, [x19, #110]
  4071c8:	orr	w0, w0, #0x1
  4071cc:	strh	w0, [x19, #110]
  4071d0:	ldr	x0, [x20, #8]
  4071d4:	cbnz	x0, 406ee8 <__fxstatat@plt+0x5258>
  4071d8:	ldr	x19, [x20, #8]
  4071dc:	str	xzr, [x20, #8]
  4071e0:	ldr	x3, [x19, #8]
  4071e4:	ldr	x2, [x20, #32]
  4071e8:	ldr	x0, [x3, #72]
  4071ec:	ldr	x3, [x3, #56]
  4071f0:	sub	x1, x0, #0x1
  4071f4:	ldrb	w3, [x3, x1]
  4071f8:	cmp	w3, #0x2f
  4071fc:	mov	w3, #0x2f                  	// #47
  407200:	csel	x1, x1, x0, eq  // eq = none
  407204:	add	x0, x2, x1
  407208:	add	x0, x0, #0x1
  40720c:	strb	w3, [x2, x1]
  407210:	add	x1, x19, #0xf8
  407214:	ldr	x2, [x19, #96]
  407218:	add	x2, x2, #0x1
  40721c:	bl	401840 <memmove@plt>
  407220:	b	406dbc <__fxstatat@plt+0x512c>
  407224:	cmp	w2, #0x1
  407228:	b.eq	406e48 <__fxstatat@plt+0x51b8>  // b.none
  40722c:	mov	x21, x19
  407230:	ldr	x19, [x19, #16]
  407234:	cbnz	x19, 406f08 <__fxstatat@plt+0x5278>
  407238:	ldr	x0, [x21, #8]
  40723c:	ldr	x1, [x0, #24]
  407240:	cbz	x1, 407270 <__fxstatat@plt+0x55e0>
  407244:	str	x0, [x20]
  407248:	ldr	x1, [x20, #32]
  40724c:	ldr	x0, [x0, #72]
  407250:	strb	wzr, [x1, x0]
  407254:	mov	x0, x20
  407258:	mov	w1, #0x3                   	// #3
  40725c:	bl	406154 <__fxstatat@plt+0x44c4>
  407260:	mov	x19, x0
  407264:	cbnz	x0, 406efc <__fxstatat@plt+0x526c>
  407268:	ldr	w0, [x20, #72]
  40726c:	tbnz	w0, #13, 406d00 <__fxstatat@plt+0x5070>
  407270:	ldr	x19, [x21, #8]
  407274:	str	x19, [x20]
  407278:	mov	x0, x21
  40727c:	bl	401b30 <free@plt>
  407280:	ldr	x0, [x19, #88]
  407284:	cmn	x0, #0x1
  407288:	b.ne	4070a8 <__fxstatat@plt+0x5418>  // b.any
  40728c:	mov	x0, x19
  407290:	bl	401b30 <free@plt>
  407294:	bl	401c40 <__errno_location@plt>
  407298:	str	wzr, [x0]
  40729c:	str	xzr, [x20]
  4072a0:	b	406d00 <__fxstatat@plt+0x5070>
  4072a4:	cmp	w2, #0x4
  4072a8:	b.ls	4072cc <__fxstatat@plt+0x563c>  // b.plast
  4072ac:	stp	x29, x30, [sp, #-16]!
  4072b0:	mov	x29, sp
  4072b4:	bl	401c40 <__errno_location@plt>
  4072b8:	mov	w1, #0x16                  	// #22
  4072bc:	str	w1, [x0]
  4072c0:	mov	w0, #0x1                   	// #1
  4072c4:	ldp	x29, x30, [sp], #16
  4072c8:	ret
  4072cc:	mov	w0, #0x0                   	// #0
  4072d0:	strh	w2, [x1, #112]
  4072d4:	ret
  4072d8:	stp	x29, x30, [sp, #-48]!
  4072dc:	mov	x29, sp
  4072e0:	stp	x19, x20, [sp, #16]
  4072e4:	mov	x19, x0
  4072e8:	stp	x21, x22, [sp, #32]
  4072ec:	mov	w22, w1
  4072f0:	bl	401c40 <__errno_location@plt>
  4072f4:	tst	w22, #0xffffefff
  4072f8:	mov	x21, x0
  4072fc:	b.eq	407310 <__fxstatat@plt+0x5680>  // b.none
  407300:	mov	w0, #0x16                  	// #22
  407304:	str	w0, [x21]
  407308:	mov	x0, #0x0                   	// #0
  40730c:	b	407330 <__fxstatat@plt+0x56a0>
  407310:	ldr	x20, [x19]
  407314:	str	wzr, [x0]
  407318:	ldr	w0, [x19, #72]
  40731c:	tbnz	w0, #13, 407308 <__fxstatat@plt+0x5678>
  407320:	ldrh	w0, [x20, #108]
  407324:	cmp	w0, #0x9
  407328:	b.ne	407340 <__fxstatat@plt+0x56b0>  // b.any
  40732c:	ldr	x0, [x20, #16]
  407330:	ldp	x19, x20, [sp, #16]
  407334:	ldp	x21, x22, [sp, #32]
  407338:	ldp	x29, x30, [sp], #48
  40733c:	ret
  407340:	cmp	w0, #0x1
  407344:	b.ne	407308 <__fxstatat@plt+0x5678>  // b.any
  407348:	ldr	x0, [x19, #8]
  40734c:	cbz	x0, 407354 <__fxstatat@plt+0x56c4>
  407350:	bl	405a94 <__fxstatat@plt+0x3e04>
  407354:	cmp	w22, #0x1, lsl #12
  407358:	b.ne	4073a0 <__fxstatat@plt+0x5710>  // b.any
  40735c:	ldr	w0, [x19, #72]
  407360:	mov	w22, #0x2                   	// #2
  407364:	orr	w0, w0, #0x1000
  407368:	str	w0, [x19, #72]
  40736c:	ldr	x0, [x20, #88]
  407370:	cbnz	x0, 40738c <__fxstatat@plt+0x56fc>
  407374:	ldr	x0, [x20, #48]
  407378:	ldrb	w0, [x0]
  40737c:	cmp	w0, #0x2f
  407380:	b.eq	40738c <__fxstatat@plt+0x56fc>  // b.none
  407384:	ldr	w0, [x19, #72]
  407388:	tbz	w0, #2, 4073a8 <__fxstatat@plt+0x5718>
  40738c:	mov	w1, w22
  407390:	mov	x0, x19
  407394:	bl	406154 <__fxstatat@plt+0x44c4>
  407398:	str	x0, [x19, #8]
  40739c:	b	407330 <__fxstatat@plt+0x56a0>
  4073a0:	mov	w22, #0x1                   	// #1
  4073a4:	b	40736c <__fxstatat@plt+0x56dc>
  4073a8:	mov	x0, x19
  4073ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  4073b0:	add	x1, x1, #0x21b
  4073b4:	bl	405a60 <__fxstatat@plt+0x3dd0>
  4073b8:	mov	w20, w0
  4073bc:	tbz	w0, #31, 4073c8 <__fxstatat@plt+0x5738>
  4073c0:	str	xzr, [x19, #8]
  4073c4:	b	407308 <__fxstatat@plt+0x5678>
  4073c8:	mov	w1, w22
  4073cc:	mov	x0, x19
  4073d0:	bl	406154 <__fxstatat@plt+0x44c4>
  4073d4:	str	x0, [x19, #8]
  4073d8:	ldr	w0, [x19, #72]
  4073dc:	tbz	w0, #9, 4073f8 <__fxstatat@plt+0x5768>
  4073e0:	mov	w1, w20
  4073e4:	mov	x0, x19
  4073e8:	mov	w2, #0x1                   	// #1
  4073ec:	bl	405c88 <__fxstatat@plt+0x3ff8>
  4073f0:	ldr	x0, [x19, #8]
  4073f4:	b	407330 <__fxstatat@plt+0x56a0>
  4073f8:	mov	w0, w20
  4073fc:	bl	4018b0 <fchdir@plt>
  407400:	cbz	w0, 407418 <__fxstatat@plt+0x5788>
  407404:	ldr	w19, [x21]
  407408:	mov	w0, w20
  40740c:	bl	401a50 <close@plt>
  407410:	str	w19, [x21]
  407414:	b	407308 <__fxstatat@plt+0x5678>
  407418:	mov	w0, w20
  40741c:	bl	401a50 <close@plt>
  407420:	b	4073f0 <__fxstatat@plt+0x5760>
  407424:	stp	x29, x30, [sp, #-64]!
  407428:	mov	x29, sp
  40742c:	stp	x19, x20, [sp, #16]
  407430:	stp	x21, x22, [sp, #32]
  407434:	mov	x21, x1
  407438:	mov	x22, x2
  40743c:	cbnz	x0, 407494 <__fxstatat@plt+0x5804>
  407440:	add	x19, sp, #0x3c
  407444:	mov	x2, x22
  407448:	mov	x1, x21
  40744c:	mov	x0, x19
  407450:	bl	401820 <mbrtowc@plt>
  407454:	cmp	x22, #0x0
  407458:	mov	x20, x0
  40745c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407460:	b.ls	407480 <__fxstatat@plt+0x57f0>  // b.plast
  407464:	mov	w0, #0x0                   	// #0
  407468:	bl	4075f8 <__fxstatat@plt+0x5968>
  40746c:	tst	w0, #0xff
  407470:	b.ne	407480 <__fxstatat@plt+0x57f0>  // b.any
  407474:	ldrb	w0, [x21]
  407478:	mov	x20, #0x1                   	// #1
  40747c:	str	w0, [x19]
  407480:	mov	x0, x20
  407484:	ldp	x19, x20, [sp, #16]
  407488:	ldp	x21, x22, [sp, #32]
  40748c:	ldp	x29, x30, [sp], #64
  407490:	ret
  407494:	mov	x19, x0
  407498:	b	407444 <__fxstatat@plt+0x57b4>
  40749c:	stp	x29, x30, [sp, #-48]!
  4074a0:	mov	x29, sp
  4074a4:	stp	x19, x20, [sp, #16]
  4074a8:	mov	x19, x0
  4074ac:	str	x21, [sp, #32]
  4074b0:	bl	401920 <__fpending@plt>
  4074b4:	mov	x20, x0
  4074b8:	mov	x0, x19
  4074bc:	bl	4018d0 <ferror_unlocked@plt>
  4074c0:	mov	w21, w0
  4074c4:	mov	x0, x19
  4074c8:	bl	408568 <__fxstatat@plt+0x68d8>
  4074cc:	cbnz	w21, 4074f8 <__fxstatat@plt+0x5868>
  4074d0:	cbz	w0, 4074e8 <__fxstatat@plt+0x5858>
  4074d4:	cbnz	x20, 407504 <__fxstatat@plt+0x5874>
  4074d8:	bl	401c40 <__errno_location@plt>
  4074dc:	ldr	w0, [x0]
  4074e0:	cmp	w0, #0x9
  4074e4:	csetm	w0, ne  // ne = any
  4074e8:	ldp	x19, x20, [sp, #16]
  4074ec:	ldr	x21, [sp, #32]
  4074f0:	ldp	x29, x30, [sp], #48
  4074f4:	ret
  4074f8:	cbnz	w0, 407504 <__fxstatat@plt+0x5874>
  4074fc:	bl	401c40 <__errno_location@plt>
  407500:	str	wzr, [x0]
  407504:	mov	w0, #0xffffffff            	// #-1
  407508:	b	4074e8 <__fxstatat@plt+0x5858>
  40750c:	mov	w1, #0xf616                	// #62998
  407510:	str	xzr, [x0, #16]
  407514:	movk	w1, #0x95, lsl #16
  407518:	str	w1, [x0, #24]
  40751c:	ret
  407520:	ldr	w3, [x0, #24]
  407524:	mov	w2, #0xf616                	// #62998
  407528:	movk	w2, #0x95, lsl #16
  40752c:	cmp	w3, w2
  407530:	b.eq	40755c <__fxstatat@plt+0x58cc>  // b.none
  407534:	stp	x29, x30, [sp, #-16]!
  407538:	adrp	x3, 40a000 <__fxstatat@plt+0x8370>
  40753c:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  407540:	mov	x29, sp
  407544:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  407548:	add	x3, x3, #0x260
  40754c:	add	x1, x1, #0x236
  407550:	add	x0, x0, #0x248
  407554:	mov	w2, #0x3c                  	// #60
  407558:	bl	401c30 <__assert_fail@plt>
  40755c:	ldr	x3, [x0, #16]
  407560:	cbz	x3, 40758c <__fxstatat@plt+0x58fc>
  407564:	ldr	x2, [x0]
  407568:	ldr	x4, [x1, #8]
  40756c:	cmp	x4, x2
  407570:	b.ne	40758c <__fxstatat@plt+0x58fc>  // b.any
  407574:	ldr	x4, [x1]
  407578:	ldr	x2, [x0, #8]
  40757c:	cmp	x4, x2
  407580:	b.ne	40758c <__fxstatat@plt+0x58fc>  // b.any
  407584:	mov	w0, #0x1                   	// #1
  407588:	ret
  40758c:	add	x2, x3, #0x1
  407590:	str	x2, [x0, #16]
  407594:	tst	x3, x2
  407598:	b.ne	4075a8 <__fxstatat@plt+0x5918>  // b.any
  40759c:	cbz	x2, 407584 <__fxstatat@plt+0x58f4>
  4075a0:	ldp	x2, x1, [x1]
  4075a4:	stp	x1, x2, [x0]
  4075a8:	mov	w0, #0x0                   	// #0
  4075ac:	ret
  4075b0:	stp	x29, x30, [sp, #-64]!
  4075b4:	mov	x29, sp
  4075b8:	str	x2, [sp, #56]
  4075bc:	tbz	w1, #6, 4075f0 <__fxstatat@plt+0x5960>
  4075c0:	add	x2, sp, #0x40
  4075c4:	stp	x2, x2, [sp, #16]
  4075c8:	add	x2, sp, #0x30
  4075cc:	str	x2, [sp, #32]
  4075d0:	mov	w2, #0xfffffff8            	// #-8
  4075d4:	str	w2, [sp, #40]
  4075d8:	ldr	w2, [sp, #56]
  4075dc:	str	wzr, [sp, #44]
  4075e0:	bl	401980 <open@plt>
  4075e4:	bl	408514 <__fxstatat@plt+0x6884>
  4075e8:	ldp	x29, x30, [sp], #64
  4075ec:	ret
  4075f0:	mov	w2, #0x0                   	// #0
  4075f4:	b	4075e0 <__fxstatat@plt+0x5950>
  4075f8:	stp	x29, x30, [sp, #-32]!
  4075fc:	mov	x1, #0x0                   	// #0
  407600:	mov	x29, sp
  407604:	str	x19, [sp, #16]
  407608:	bl	401c80 <setlocale@plt>
  40760c:	cbz	x0, 407648 <__fxstatat@plt+0x59b8>
  407610:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  407614:	mov	x19, x0
  407618:	add	x1, x1, #0x26c
  40761c:	bl	401af0 <strcmp@plt>
  407620:	cbz	w0, 407650 <__fxstatat@plt+0x59c0>
  407624:	mov	x0, x19
  407628:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  40762c:	add	x1, x1, #0x26e
  407630:	bl	401af0 <strcmp@plt>
  407634:	cmp	w0, #0x0
  407638:	cset	w0, ne  // ne = any
  40763c:	ldr	x19, [sp, #16]
  407640:	ldp	x29, x30, [sp], #32
  407644:	ret
  407648:	mov	w0, #0x1                   	// #1
  40764c:	b	40763c <__fxstatat@plt+0x59ac>
  407650:	mov	w0, #0x0                   	// #0
  407654:	b	40763c <__fxstatat@plt+0x59ac>
  407658:	ror	x2, x0, #3
  40765c:	udiv	x0, x2, x1
  407660:	msub	x0, x0, x1, x2
  407664:	ret
  407668:	cmp	x1, x0
  40766c:	cset	w0, eq  // eq = none
  407670:	ret
  407674:	ldrb	w2, [x1, #16]
  407678:	cbnz	w2, 40769c <__fxstatat@plt+0x5a0c>
  40767c:	ucvtf	s0, x0
  407680:	ldr	s1, [x1, #8]
  407684:	mov	w0, #0x5f800000            	// #1602224128
  407688:	fdiv	s0, s0, s1
  40768c:	fmov	s1, w0
  407690:	fcmpe	s0, s1
  407694:	b.ge	4076b4 <__fxstatat@plt+0x5a24>  // b.tcont
  407698:	fcvtzu	x0, s0
  40769c:	cmp	x0, #0xa
  4076a0:	mov	x1, #0xa                   	// #10
  4076a4:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4076a8:	orr	x0, x0, #0x1
  4076ac:	cmn	x0, #0x1
  4076b0:	b.ne	4076e4 <__fxstatat@plt+0x5a54>  // b.any
  4076b4:	mov	x0, #0x0                   	// #0
  4076b8:	b	407704 <__fxstatat@plt+0x5a74>
  4076bc:	add	x2, x1, #0x1
  4076c0:	add	x1, x1, #0x2
  4076c4:	add	x3, x3, x2, lsl #2
  4076c8:	udiv	x2, x0, x1
  4076cc:	cmp	x0, x3
  4076d0:	msub	x2, x2, x1, x0
  4076d4:	b.ls	4076f0 <__fxstatat@plt+0x5a60>  // b.plast
  4076d8:	cbnz	x2, 4076bc <__fxstatat@plt+0x5a2c>
  4076dc:	add	x0, x0, #0x2
  4076e0:	b	4076ac <__fxstatat@plt+0x5a1c>
  4076e4:	mov	x3, #0x9                   	// #9
  4076e8:	mov	x1, #0x3                   	// #3
  4076ec:	b	4076c8 <__fxstatat@plt+0x5a38>
  4076f0:	cbz	x2, 4076dc <__fxstatat@plt+0x5a4c>
  4076f4:	cmp	xzr, x0, lsr #61
  4076f8:	cset	x1, ne  // ne = any
  4076fc:	tbnz	x0, #60, 4076b4 <__fxstatat@plt+0x5a24>
  407700:	cbnz	x1, 4076b4 <__fxstatat@plt+0x5a24>
  407704:	ret
  407708:	stp	x29, x30, [sp, #-32]!
  40770c:	mov	x29, sp
  407710:	str	x19, [sp, #16]
  407714:	mov	x19, x0
  407718:	mov	x0, x1
  40771c:	ldr	x1, [x19, #16]
  407720:	ldr	x2, [x19, #48]
  407724:	blr	x2
  407728:	ldr	x1, [x19, #16]
  40772c:	cmp	x1, x0
  407730:	b.hi	407738 <__fxstatat@plt+0x5aa8>  // b.pmore
  407734:	bl	401a90 <abort@plt>
  407738:	ldr	x1, [x19]
  40773c:	ldr	x19, [sp, #16]
  407740:	add	x0, x1, x0, lsl #4
  407744:	ldp	x29, x30, [sp], #32
  407748:	ret
  40774c:	stp	x29, x30, [sp, #-64]!
  407750:	mov	x29, sp
  407754:	stp	x21, x22, [sp, #32]
  407758:	mov	x22, x2
  40775c:	mov	x21, x1
  407760:	stp	x19, x20, [sp, #16]
  407764:	mov	x20, x0
  407768:	str	x23, [sp, #48]
  40776c:	and	w23, w3, #0xff
  407770:	bl	407708 <__fxstatat@plt+0x5a78>
  407774:	str	x0, [x22]
  407778:	ldr	x1, [x0]
  40777c:	cbnz	x1, 407798 <__fxstatat@plt+0x5b08>
  407780:	mov	x0, #0x0                   	// #0
  407784:	ldp	x19, x20, [sp, #16]
  407788:	ldp	x21, x22, [sp, #32]
  40778c:	ldr	x23, [sp, #48]
  407790:	ldp	x29, x30, [sp], #64
  407794:	ret
  407798:	mov	x19, x0
  40779c:	cmp	x1, x21
  4077a0:	b.eq	4077b8 <__fxstatat@plt+0x5b28>  // b.none
  4077a4:	ldr	x2, [x20, #56]
  4077a8:	mov	x0, x21
  4077ac:	blr	x2
  4077b0:	tst	w0, #0xff
  4077b4:	b.eq	407804 <__fxstatat@plt+0x5b74>  // b.none
  4077b8:	ldr	x0, [x19]
  4077bc:	cbz	w23, 407784 <__fxstatat@plt+0x5af4>
  4077c0:	ldr	x1, [x19, #8]
  4077c4:	cbz	x1, 4077e4 <__fxstatat@plt+0x5b54>
  4077c8:	ldp	x2, x3, [x1]
  4077cc:	stp	x2, x3, [x19]
  4077d0:	str	xzr, [x1]
  4077d4:	ldr	x2, [x20, #72]
  4077d8:	str	x2, [x1, #8]
  4077dc:	str	x1, [x20, #72]
  4077e0:	b	407784 <__fxstatat@plt+0x5af4>
  4077e4:	str	xzr, [x19]
  4077e8:	b	407784 <__fxstatat@plt+0x5af4>
  4077ec:	ldr	x2, [x20, #56]
  4077f0:	mov	x0, x21
  4077f4:	blr	x2
  4077f8:	tst	w0, #0xff
  4077fc:	b.ne	407818 <__fxstatat@plt+0x5b88>  // b.any
  407800:	ldr	x19, [x19, #8]
  407804:	ldr	x0, [x19, #8]
  407808:	cbz	x0, 407780 <__fxstatat@plt+0x5af0>
  40780c:	ldr	x1, [x0]
  407810:	cmp	x1, x21
  407814:	b.ne	4077ec <__fxstatat@plt+0x5b5c>  // b.any
  407818:	ldr	x1, [x19, #8]
  40781c:	ldr	x0, [x1]
  407820:	cbz	w23, 407784 <__fxstatat@plt+0x5af4>
  407824:	ldr	x2, [x1, #8]
  407828:	str	x2, [x19, #8]
  40782c:	b	4077d0 <__fxstatat@plt+0x5b40>
  407830:	ldr	x1, [x0]
  407834:	adrp	x2, 40a000 <__fxstatat@plt+0x8370>
  407838:	add	x2, x2, #0x2e4
  40783c:	cmp	x1, x2
  407840:	b.eq	4078c0 <__fxstatat@plt+0x5c30>  // b.none
  407844:	adrp	x3, 40a000 <__fxstatat@plt+0x8370>
  407848:	ldr	s1, [x1, #8]
  40784c:	ldr	s2, [x3, #736]
  407850:	fcmpe	s1, s2
  407854:	b.le	4078b4 <__fxstatat@plt+0x5c24>
  407858:	mov	w3, #0x6666                	// #26214
  40785c:	movk	w3, #0x3f66, lsl #16
  407860:	fmov	s0, w3
  407864:	fcmpe	s1, s0
  407868:	b.pl	4078b4 <__fxstatat@plt+0x5c24>  // b.nfrst
  40786c:	mov	w3, #0xcccd                	// #52429
  407870:	ldr	s3, [x1, #12]
  407874:	movk	w3, #0x3f8c, lsl #16
  407878:	fmov	s0, w3
  40787c:	fcmpe	s3, s0
  407880:	b.le	4078b4 <__fxstatat@plt+0x5c24>
  407884:	ldr	s0, [x1]
  407888:	fcmpe	s0, #0.0
  40788c:	b.lt	4078b4 <__fxstatat@plt+0x5c24>  // b.tstop
  407890:	fadd	s0, s0, s2
  407894:	ldr	s2, [x1, #4]
  407898:	fcmpe	s0, s2
  40789c:	b.pl	4078b4 <__fxstatat@plt+0x5c24>  // b.nfrst
  4078a0:	fmov	s3, #1.000000000000000000e+00
  4078a4:	fcmpe	s2, s3
  4078a8:	b.hi	4078b4 <__fxstatat@plt+0x5c24>  // b.pmore
  4078ac:	fcmpe	s1, s0
  4078b0:	b.gt	4078c0 <__fxstatat@plt+0x5c30>
  4078b4:	str	x2, [x0]
  4078b8:	mov	w0, #0x0                   	// #0
  4078bc:	ret
  4078c0:	mov	w0, #0x1                   	// #1
  4078c4:	b	4078bc <__fxstatat@plt+0x5c2c>
  4078c8:	stp	x29, x30, [sp, #-64]!
  4078cc:	mov	x29, sp
  4078d0:	stp	x21, x22, [sp, #32]
  4078d4:	mov	x22, x1
  4078d8:	ldr	x21, [x1]
  4078dc:	stp	x19, x20, [sp, #16]
  4078e0:	mov	x19, x0
  4078e4:	stp	x23, x24, [sp, #48]
  4078e8:	and	w23, w2, #0xff
  4078ec:	ldr	x0, [x22, #8]
  4078f0:	cmp	x0, x21
  4078f4:	b.hi	407900 <__fxstatat@plt+0x5c70>  // b.pmore
  4078f8:	mov	w23, #0x1                   	// #1
  4078fc:	b	4079c8 <__fxstatat@plt+0x5d38>
  407900:	ldr	x0, [x21]
  407904:	cbz	x0, 407960 <__fxstatat@plt+0x5cd0>
  407908:	ldr	x20, [x21, #8]
  40790c:	cbnz	x20, 407968 <__fxstatat@plt+0x5cd8>
  407910:	str	xzr, [x21, #8]
  407914:	ldr	x24, [x21]
  407918:	cbnz	w23, 407960 <__fxstatat@plt+0x5cd0>
  40791c:	mov	x1, x24
  407920:	mov	x0, x19
  407924:	bl	407708 <__fxstatat@plt+0x5a78>
  407928:	mov	x20, x0
  40792c:	ldr	x0, [x0]
  407930:	cbz	x0, 4079e0 <__fxstatat@plt+0x5d50>
  407934:	ldr	x0, [x19, #72]
  407938:	cbz	x0, 4079bc <__fxstatat@plt+0x5d2c>
  40793c:	ldr	x1, [x0, #8]
  407940:	str	x1, [x19, #72]
  407944:	ldr	x1, [x20, #8]
  407948:	stp	x24, x1, [x0]
  40794c:	str	x0, [x20, #8]
  407950:	ldr	x0, [x22, #24]
  407954:	str	xzr, [x21]
  407958:	sub	x0, x0, #0x1
  40795c:	str	x0, [x22, #24]
  407960:	add	x21, x21, #0x10
  407964:	b	4078ec <__fxstatat@plt+0x5c5c>
  407968:	ldr	x24, [x20]
  40796c:	mov	x0, x19
  407970:	mov	x1, x24
  407974:	bl	407708 <__fxstatat@plt+0x5a78>
  407978:	ldr	x2, [x0]
  40797c:	ldr	x1, [x20, #8]
  407980:	cbz	x2, 407998 <__fxstatat@plt+0x5d08>
  407984:	ldr	x2, [x0, #8]
  407988:	str	x2, [x20, #8]
  40798c:	str	x20, [x0, #8]
  407990:	mov	x20, x1
  407994:	b	40790c <__fxstatat@plt+0x5c7c>
  407998:	str	x24, [x0]
  40799c:	ldr	x0, [x19, #24]
  4079a0:	add	x0, x0, #0x1
  4079a4:	str	x0, [x19, #24]
  4079a8:	str	xzr, [x20]
  4079ac:	ldr	x0, [x19, #72]
  4079b0:	str	x0, [x20, #8]
  4079b4:	str	x20, [x19, #72]
  4079b8:	b	407990 <__fxstatat@plt+0x5d00>
  4079bc:	mov	x0, #0x10                  	// #16
  4079c0:	bl	401970 <malloc@plt>
  4079c4:	cbnz	x0, 407944 <__fxstatat@plt+0x5cb4>
  4079c8:	mov	w0, w23
  4079cc:	ldp	x19, x20, [sp, #16]
  4079d0:	ldp	x21, x22, [sp, #32]
  4079d4:	ldp	x23, x24, [sp, #48]
  4079d8:	ldp	x29, x30, [sp], #64
  4079dc:	ret
  4079e0:	ldr	x0, [x19, #24]
  4079e4:	str	x24, [x20]
  4079e8:	add	x0, x0, #0x1
  4079ec:	str	x0, [x19, #24]
  4079f0:	b	407950 <__fxstatat@plt+0x5cc0>
  4079f4:	ldr	x0, [x0, #16]
  4079f8:	ret
  4079fc:	ldr	x0, [x0, #24]
  407a00:	ret
  407a04:	ldr	x0, [x0, #32]
  407a08:	ret
  407a0c:	ldp	x1, x4, [x0]
  407a10:	mov	x0, #0x0                   	// #0
  407a14:	cmp	x4, x1
  407a18:	b.hi	407a20 <__fxstatat@plt+0x5d90>  // b.pmore
  407a1c:	ret
  407a20:	ldr	x2, [x1]
  407a24:	cbz	x2, 407a48 <__fxstatat@plt+0x5db8>
  407a28:	mov	x3, x1
  407a2c:	mov	x2, #0x1                   	// #1
  407a30:	b	407a38 <__fxstatat@plt+0x5da8>
  407a34:	add	x2, x2, #0x1
  407a38:	ldr	x3, [x3, #8]
  407a3c:	cbnz	x3, 407a34 <__fxstatat@plt+0x5da4>
  407a40:	cmp	x0, x2
  407a44:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407a48:	add	x1, x1, #0x10
  407a4c:	b	407a14 <__fxstatat@plt+0x5d84>
  407a50:	ldp	x2, x5, [x0]
  407a54:	mov	x1, #0x0                   	// #0
  407a58:	mov	x3, #0x0                   	// #0
  407a5c:	cmp	x5, x2
  407a60:	b.hi	407a80 <__fxstatat@plt+0x5df0>  // b.pmore
  407a64:	ldr	x2, [x0, #24]
  407a68:	cmp	x2, x3
  407a6c:	b.ne	407aac <__fxstatat@plt+0x5e1c>  // b.any
  407a70:	ldr	x0, [x0, #32]
  407a74:	cmp	x0, x1
  407a78:	cset	w0, eq  // eq = none
  407a7c:	ret
  407a80:	ldr	x4, [x2]
  407a84:	cbz	x4, 407a9c <__fxstatat@plt+0x5e0c>
  407a88:	add	x3, x3, #0x1
  407a8c:	add	x1, x1, #0x1
  407a90:	mov	x4, x2
  407a94:	ldr	x4, [x4, #8]
  407a98:	cbnz	x4, 407aa4 <__fxstatat@plt+0x5e14>
  407a9c:	add	x2, x2, #0x10
  407aa0:	b	407a5c <__fxstatat@plt+0x5dcc>
  407aa4:	add	x1, x1, #0x1
  407aa8:	b	407a94 <__fxstatat@plt+0x5e04>
  407aac:	mov	w0, #0x0                   	// #0
  407ab0:	b	407a7c <__fxstatat@plt+0x5dec>
  407ab4:	stp	x29, x30, [sp, #-48]!
  407ab8:	mov	x5, x0
  407abc:	mov	x29, sp
  407ac0:	stp	x19, x20, [sp, #16]
  407ac4:	mov	x19, x1
  407ac8:	stp	x21, x22, [sp, #32]
  407acc:	ldp	x20, x22, [x0, #16]
  407ad0:	bl	407a0c <__fxstatat@plt+0x5d7c>
  407ad4:	ldr	x3, [x5, #32]
  407ad8:	mov	x21, x0
  407adc:	mov	w1, #0x1                   	// #1
  407ae0:	mov	x0, x19
  407ae4:	adrp	x2, 40a000 <__fxstatat@plt+0x8370>
  407ae8:	add	x2, x2, #0x274
  407aec:	bl	401ae0 <__fprintf_chk@plt>
  407af0:	mov	x3, x20
  407af4:	mov	x0, x19
  407af8:	mov	w1, #0x1                   	// #1
  407afc:	adrp	x2, 40a000 <__fxstatat@plt+0x8370>
  407b00:	add	x2, x2, #0x28c
  407b04:	bl	401ae0 <__fprintf_chk@plt>
  407b08:	ucvtf	d1, x22
  407b0c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  407b10:	fmov	d0, x0
  407b14:	mov	x3, x22
  407b18:	mov	x0, x19
  407b1c:	mov	w1, #0x1                   	// #1
  407b20:	adrp	x2, 40a000 <__fxstatat@plt+0x8370>
  407b24:	add	x2, x2, #0x2a4
  407b28:	fmul	d1, d1, d0
  407b2c:	ucvtf	d0, x20
  407b30:	fdiv	d0, d1, d0
  407b34:	bl	401ae0 <__fprintf_chk@plt>
  407b38:	mov	x3, x21
  407b3c:	mov	x0, x19
  407b40:	ldp	x19, x20, [sp, #16]
  407b44:	adrp	x2, 40a000 <__fxstatat@plt+0x8370>
  407b48:	ldp	x21, x22, [sp, #32]
  407b4c:	add	x2, x2, #0x2c5
  407b50:	ldp	x29, x30, [sp], #48
  407b54:	mov	w1, #0x1                   	// #1
  407b58:	b	401ae0 <__fprintf_chk@plt>
  407b5c:	stp	x29, x30, [sp, #-48]!
  407b60:	mov	x29, sp
  407b64:	stp	x19, x20, [sp, #16]
  407b68:	mov	x20, x1
  407b6c:	str	x21, [sp, #32]
  407b70:	mov	x21, x0
  407b74:	bl	407708 <__fxstatat@plt+0x5a78>
  407b78:	mov	x19, x0
  407b7c:	ldr	x0, [x0]
  407b80:	cbz	x0, 407bc0 <__fxstatat@plt+0x5f30>
  407b84:	ldr	x1, [x19]
  407b88:	cmp	x1, x20
  407b8c:	b.ne	407ba4 <__fxstatat@plt+0x5f14>  // b.any
  407b90:	ldr	x0, [x19]
  407b94:	ldp	x19, x20, [sp, #16]
  407b98:	ldr	x21, [sp, #32]
  407b9c:	ldp	x29, x30, [sp], #48
  407ba0:	ret
  407ba4:	ldr	x2, [x21, #56]
  407ba8:	mov	x0, x20
  407bac:	blr	x2
  407bb0:	tst	w0, #0xff
  407bb4:	b.ne	407b90 <__fxstatat@plt+0x5f00>  // b.any
  407bb8:	ldr	x19, [x19, #8]
  407bbc:	cbnz	x19, 407b84 <__fxstatat@plt+0x5ef4>
  407bc0:	mov	x0, #0x0                   	// #0
  407bc4:	b	407b94 <__fxstatat@plt+0x5f04>
  407bc8:	ldr	x1, [x0, #32]
  407bcc:	cbz	x1, 407bf8 <__fxstatat@plt+0x5f68>
  407bd0:	ldp	x1, x2, [x0]
  407bd4:	cmp	x2, x1
  407bd8:	b.hi	407be8 <__fxstatat@plt+0x5f58>  // b.pmore
  407bdc:	stp	x29, x30, [sp, #-16]!
  407be0:	mov	x29, sp
  407be4:	bl	401a90 <abort@plt>
  407be8:	ldr	x0, [x1]
  407bec:	cbnz	x0, 407bfc <__fxstatat@plt+0x5f6c>
  407bf0:	add	x1, x1, #0x10
  407bf4:	b	407bd4 <__fxstatat@plt+0x5f44>
  407bf8:	mov	x0, #0x0                   	// #0
  407bfc:	ret
  407c00:	stp	x29, x30, [sp, #-32]!
  407c04:	mov	x29, sp
  407c08:	stp	x19, x20, [sp, #16]
  407c0c:	mov	x19, x0
  407c10:	mov	x20, x1
  407c14:	bl	407708 <__fxstatat@plt+0x5a78>
  407c18:	mov	x2, x0
  407c1c:	mov	x3, x0
  407c20:	ldp	x0, x3, [x3]
  407c24:	cmp	x0, x20
  407c28:	b.ne	407c40 <__fxstatat@plt+0x5fb0>  // b.any
  407c2c:	cbz	x3, 407c44 <__fxstatat@plt+0x5fb4>
  407c30:	ldr	x0, [x3]
  407c34:	ldp	x19, x20, [sp, #16]
  407c38:	ldp	x29, x30, [sp], #32
  407c3c:	ret
  407c40:	cbnz	x3, 407c20 <__fxstatat@plt+0x5f90>
  407c44:	ldr	x1, [x19, #8]
  407c48:	add	x2, x2, #0x10
  407c4c:	cmp	x1, x2
  407c50:	b.hi	407c5c <__fxstatat@plt+0x5fcc>  // b.pmore
  407c54:	mov	x0, #0x0                   	// #0
  407c58:	b	407c34 <__fxstatat@plt+0x5fa4>
  407c5c:	ldr	x0, [x2]
  407c60:	cbz	x0, 407c48 <__fxstatat@plt+0x5fb8>
  407c64:	b	407c34 <__fxstatat@plt+0x5fa4>
  407c68:	mov	x4, x0
  407c6c:	sub	x1, x1, #0x8
  407c70:	mov	x0, #0x0                   	// #0
  407c74:	ldr	x3, [x4]
  407c78:	ldr	x5, [x4, #8]
  407c7c:	cmp	x5, x3
  407c80:	b.hi	407c88 <__fxstatat@plt+0x5ff8>  // b.pmore
  407c84:	ret
  407c88:	ldr	x5, [x3]
  407c8c:	cbz	x5, 407cb0 <__fxstatat@plt+0x6020>
  407c90:	mov	x5, x3
  407c94:	cmp	x2, x0
  407c98:	b.ls	407c84 <__fxstatat@plt+0x5ff4>  // b.plast
  407c9c:	add	x0, x0, #0x1
  407ca0:	ldr	x6, [x5]
  407ca4:	str	x6, [x1, x0, lsl #3]
  407ca8:	ldr	x5, [x5, #8]
  407cac:	cbnz	x5, 407c94 <__fxstatat@plt+0x6004>
  407cb0:	add	x3, x3, #0x10
  407cb4:	b	407c78 <__fxstatat@plt+0x5fe8>
  407cb8:	stp	x29, x30, [sp, #-64]!
  407cbc:	mov	x29, sp
  407cc0:	stp	x19, x20, [sp, #16]
  407cc4:	mov	x20, x0
  407cc8:	ldr	x19, [x0]
  407ccc:	stp	x23, x24, [sp, #48]
  407cd0:	mov	x23, x1
  407cd4:	mov	x24, x2
  407cd8:	stp	x21, x22, [sp, #32]
  407cdc:	mov	x22, #0x0                   	// #0
  407ce0:	ldr	x0, [x20, #8]
  407ce4:	cmp	x0, x19
  407ce8:	b.hi	407d04 <__fxstatat@plt+0x6074>  // b.pmore
  407cec:	mov	x0, x22
  407cf0:	ldp	x19, x20, [sp, #16]
  407cf4:	ldp	x21, x22, [sp, #32]
  407cf8:	ldp	x23, x24, [sp, #48]
  407cfc:	ldp	x29, x30, [sp], #64
  407d00:	ret
  407d04:	ldr	x0, [x19]
  407d08:	cbz	x0, 407d30 <__fxstatat@plt+0x60a0>
  407d0c:	mov	x21, x19
  407d10:	ldr	x0, [x21]
  407d14:	mov	x1, x24
  407d18:	blr	x23
  407d1c:	tst	w0, #0xff
  407d20:	b.eq	407cec <__fxstatat@plt+0x605c>  // b.none
  407d24:	ldr	x21, [x21, #8]
  407d28:	add	x22, x22, #0x1
  407d2c:	cbnz	x21, 407d10 <__fxstatat@plt+0x6080>
  407d30:	add	x19, x19, #0x10
  407d34:	b	407ce0 <__fxstatat@plt+0x6050>
  407d38:	mov	x3, x0
  407d3c:	mov	x4, #0x1f                  	// #31
  407d40:	mov	x0, #0x0                   	// #0
  407d44:	ldrb	w2, [x3]
  407d48:	cbnz	w2, 407d50 <__fxstatat@plt+0x60c0>
  407d4c:	ret
  407d50:	and	x2, x2, #0xff
  407d54:	add	x3, x3, #0x1
  407d58:	madd	x2, x0, x4, x2
  407d5c:	udiv	x0, x2, x1
  407d60:	msub	x0, x0, x1, x2
  407d64:	b	407d44 <__fxstatat@plt+0x60b4>
  407d68:	adrp	x1, 40a000 <__fxstatat@plt+0x8370>
  407d6c:	add	x1, x1, #0x2e4
  407d70:	ldp	x2, x3, [x1]
  407d74:	stp	x2, x3, [x0]
  407d78:	ldr	w1, [x1, #16]
  407d7c:	str	w1, [x0, #16]
  407d80:	ret
  407d84:	stp	x29, x30, [sp, #-64]!
  407d88:	mov	x29, sp
  407d8c:	stp	x19, x20, [sp, #16]
  407d90:	mov	x20, x1
  407d94:	stp	x21, x22, [sp, #32]
  407d98:	mov	x21, x3
  407d9c:	stp	x23, x24, [sp, #48]
  407da0:	mov	x24, x0
  407da4:	mov	x23, x4
  407da8:	cbnz	x2, 407e44 <__fxstatat@plt+0x61b4>
  407dac:	adrp	x22, 407000 <__fxstatat@plt+0x5370>
  407db0:	add	x22, x22, #0x658
  407db4:	cbnz	x21, 407dc0 <__fxstatat@plt+0x6130>
  407db8:	adrp	x21, 407000 <__fxstatat@plt+0x5370>
  407dbc:	add	x21, x21, #0x668
  407dc0:	mov	x0, #0x50                  	// #80
  407dc4:	bl	401970 <malloc@plt>
  407dc8:	mov	x19, x0
  407dcc:	cbz	x0, 407e2c <__fxstatat@plt+0x619c>
  407dd0:	cbnz	x20, 407ddc <__fxstatat@plt+0x614c>
  407dd4:	adrp	x20, 40a000 <__fxstatat@plt+0x8370>
  407dd8:	add	x20, x20, #0x2e4
  407ddc:	mov	x0, x19
  407de0:	str	x20, [x0, #40]!
  407de4:	bl	407830 <__fxstatat@plt+0x5ba0>
  407de8:	tst	w0, #0xff
  407dec:	b.eq	407e4c <__fxstatat@plt+0x61bc>  // b.none
  407df0:	mov	x1, x20
  407df4:	mov	x0, x24
  407df8:	bl	407674 <__fxstatat@plt+0x59e4>
  407dfc:	str	x0, [x19, #16]
  407e00:	mov	x20, x0
  407e04:	cbz	x0, 407e4c <__fxstatat@plt+0x61bc>
  407e08:	mov	x1, #0x10                  	// #16
  407e0c:	bl	401a00 <calloc@plt>
  407e10:	str	x0, [x19]
  407e14:	cbz	x0, 407e4c <__fxstatat@plt+0x61bc>
  407e18:	add	x20, x0, x20, lsl #4
  407e1c:	str	x20, [x19, #8]
  407e20:	stp	xzr, xzr, [x19, #24]
  407e24:	stp	x22, x21, [x19, #48]
  407e28:	stp	x23, xzr, [x19, #64]
  407e2c:	mov	x0, x19
  407e30:	ldp	x19, x20, [sp, #16]
  407e34:	ldp	x21, x22, [sp, #32]
  407e38:	ldp	x23, x24, [sp, #48]
  407e3c:	ldp	x29, x30, [sp], #64
  407e40:	ret
  407e44:	mov	x22, x2
  407e48:	b	407db4 <__fxstatat@plt+0x6124>
  407e4c:	mov	x0, x19
  407e50:	mov	x19, #0x0                   	// #0
  407e54:	bl	401b30 <free@plt>
  407e58:	b	407e2c <__fxstatat@plt+0x619c>
  407e5c:	stp	x29, x30, [sp, #-48]!
  407e60:	mov	x29, sp
  407e64:	stp	x19, x20, [sp, #16]
  407e68:	mov	x19, x0
  407e6c:	ldr	x20, [x0]
  407e70:	str	x21, [sp, #32]
  407e74:	ldr	x0, [x19, #8]
  407e78:	cmp	x0, x20
  407e7c:	b.hi	407e94 <__fxstatat@plt+0x6204>  // b.pmore
  407e80:	ldr	x21, [sp, #32]
  407e84:	stp	xzr, xzr, [x19, #24]
  407e88:	ldp	x19, x20, [sp, #16]
  407e8c:	ldp	x29, x30, [sp], #48
  407e90:	ret
  407e94:	ldr	x0, [x20]
  407e98:	cbz	x0, 407eb8 <__fxstatat@plt+0x6228>
  407e9c:	ldr	x21, [x20, #8]
  407ea0:	ldr	x1, [x19, #64]
  407ea4:	cbnz	x21, 407ec0 <__fxstatat@plt+0x6230>
  407ea8:	cbz	x1, 407eb4 <__fxstatat@plt+0x6224>
  407eac:	ldr	x0, [x20]
  407eb0:	blr	x1
  407eb4:	stp	xzr, xzr, [x20]
  407eb8:	add	x20, x20, #0x10
  407ebc:	b	407e74 <__fxstatat@plt+0x61e4>
  407ec0:	cbz	x1, 407ecc <__fxstatat@plt+0x623c>
  407ec4:	ldr	x0, [x21]
  407ec8:	blr	x1
  407ecc:	ldr	x0, [x21, #8]
  407ed0:	ldr	x1, [x19, #72]
  407ed4:	stp	xzr, x1, [x21]
  407ed8:	str	x21, [x19, #72]
  407edc:	mov	x21, x0
  407ee0:	b	407ea0 <__fxstatat@plt+0x6210>
  407ee4:	stp	x29, x30, [sp, #-48]!
  407ee8:	mov	x29, sp
  407eec:	stp	x19, x20, [sp, #16]
  407ef0:	mov	x19, x0
  407ef4:	ldr	x0, [x0, #64]
  407ef8:	str	x21, [sp, #32]
  407efc:	cbnz	x0, 407f34 <__fxstatat@plt+0x62a4>
  407f00:	ldr	x20, [x19]
  407f04:	ldr	x0, [x19, #8]
  407f08:	cmp	x0, x20
  407f0c:	b.hi	407f78 <__fxstatat@plt+0x62e8>  // b.pmore
  407f10:	ldr	x0, [x19, #72]
  407f14:	cbnz	x0, 407f98 <__fxstatat@plt+0x6308>
  407f18:	ldr	x0, [x19]
  407f1c:	bl	401b30 <free@plt>
  407f20:	mov	x0, x19
  407f24:	ldp	x19, x20, [sp, #16]
  407f28:	ldr	x21, [sp, #32]
  407f2c:	ldp	x29, x30, [sp], #48
  407f30:	b	401b30 <free@plt>
  407f34:	ldr	x0, [x19, #32]
  407f38:	cbz	x0, 407f00 <__fxstatat@plt+0x6270>
  407f3c:	ldr	x20, [x19]
  407f40:	ldr	x0, [x19, #8]
  407f44:	cmp	x0, x20
  407f48:	b.ls	407f00 <__fxstatat@plt+0x6270>  // b.plast
  407f4c:	ldr	x0, [x20]
  407f50:	cbnz	x0, 407f5c <__fxstatat@plt+0x62cc>
  407f54:	add	x20, x20, #0x10
  407f58:	b	407f40 <__fxstatat@plt+0x62b0>
  407f5c:	mov	x21, x20
  407f60:	ldr	x0, [x21]
  407f64:	ldr	x1, [x19, #64]
  407f68:	blr	x1
  407f6c:	ldr	x21, [x21, #8]
  407f70:	cbnz	x21, 407f60 <__fxstatat@plt+0x62d0>
  407f74:	b	407f54 <__fxstatat@plt+0x62c4>
  407f78:	ldr	x0, [x20, #8]
  407f7c:	cbnz	x0, 407f88 <__fxstatat@plt+0x62f8>
  407f80:	add	x20, x20, #0x10
  407f84:	b	407f04 <__fxstatat@plt+0x6274>
  407f88:	ldr	x21, [x0, #8]
  407f8c:	bl	401b30 <free@plt>
  407f90:	mov	x0, x21
  407f94:	b	407f7c <__fxstatat@plt+0x62ec>
  407f98:	ldr	x20, [x0, #8]
  407f9c:	bl	401b30 <free@plt>
  407fa0:	mov	x0, x20
  407fa4:	b	407f14 <__fxstatat@plt+0x6284>
  407fa8:	stp	x29, x30, [sp, #-128]!
  407fac:	mov	x29, sp
  407fb0:	stp	x19, x20, [sp, #16]
  407fb4:	mov	x19, x0
  407fb8:	mov	x0, x1
  407fbc:	str	x21, [sp, #32]
  407fc0:	ldr	x21, [x19, #40]
  407fc4:	mov	x1, x21
  407fc8:	bl	407674 <__fxstatat@plt+0x59e4>
  407fcc:	cbnz	x0, 407fe8 <__fxstatat@plt+0x6358>
  407fd0:	mov	w20, #0x0                   	// #0
  407fd4:	mov	w0, w20
  407fd8:	ldp	x19, x20, [sp, #16]
  407fdc:	ldr	x21, [sp, #32]
  407fe0:	ldp	x29, x30, [sp], #128
  407fe4:	ret
  407fe8:	ldr	x1, [x19, #16]
  407fec:	mov	x20, x0
  407ff0:	cmp	x1, x0
  407ff4:	b.eq	4080cc <__fxstatat@plt+0x643c>  // b.none
  407ff8:	mov	x1, #0x10                  	// #16
  407ffc:	bl	401a00 <calloc@plt>
  408000:	str	x0, [sp, #48]
  408004:	cbz	x0, 407fd0 <__fxstatat@plt+0x6340>
  408008:	stp	x20, xzr, [sp, #64]
  40800c:	add	x20, x0, x20, lsl #4
  408010:	mov	x1, x19
  408014:	ldr	x0, [x19, #48]
  408018:	str	x0, [sp, #96]
  40801c:	ldr	x0, [x19, #56]
  408020:	str	x0, [sp, #104]
  408024:	ldr	x0, [x19, #64]
  408028:	str	x0, [sp, #112]
  40802c:	ldr	x0, [x19, #72]
  408030:	mov	w2, #0x0                   	// #0
  408034:	str	x20, [sp, #56]
  408038:	stp	xzr, x21, [sp, #80]
  40803c:	str	x0, [sp, #120]
  408040:	add	x0, sp, #0x30
  408044:	bl	4078c8 <__fxstatat@plt+0x5c38>
  408048:	ands	w20, w0, #0xff
  40804c:	b.eq	408084 <__fxstatat@plt+0x63f4>  // b.none
  408050:	ldr	x0, [x19]
  408054:	bl	401b30 <free@plt>
  408058:	ldr	x0, [sp, #48]
  40805c:	str	x0, [x19]
  408060:	ldr	x0, [sp, #56]
  408064:	str	x0, [x19, #8]
  408068:	ldr	x0, [sp, #64]
  40806c:	str	x0, [x19, #16]
  408070:	ldr	x0, [sp, #72]
  408074:	str	x0, [x19, #24]
  408078:	ldr	x0, [sp, #120]
  40807c:	str	x0, [x19, #72]
  408080:	b	407fd4 <__fxstatat@plt+0x6344>
  408084:	ldr	x0, [sp, #120]
  408088:	str	x0, [x19, #72]
  40808c:	add	x1, sp, #0x30
  408090:	mov	x0, x19
  408094:	mov	w2, #0x1                   	// #1
  408098:	bl	4078c8 <__fxstatat@plt+0x5c38>
  40809c:	tst	w0, #0xff
  4080a0:	b.ne	4080a8 <__fxstatat@plt+0x6418>  // b.any
  4080a4:	bl	401a90 <abort@plt>
  4080a8:	add	x1, sp, #0x30
  4080ac:	mov	x0, x19
  4080b0:	mov	w2, #0x0                   	// #0
  4080b4:	bl	4078c8 <__fxstatat@plt+0x5c38>
  4080b8:	tst	w0, #0xff
  4080bc:	b.eq	4080a4 <__fxstatat@plt+0x6414>  // b.none
  4080c0:	ldr	x0, [sp, #48]
  4080c4:	bl	401b30 <free@plt>
  4080c8:	b	407fd4 <__fxstatat@plt+0x6344>
  4080cc:	mov	w20, #0x1                   	// #1
  4080d0:	b	407fd4 <__fxstatat@plt+0x6344>
  4080d4:	stp	x29, x30, [sp, #-64]!
  4080d8:	mov	x29, sp
  4080dc:	stp	x19, x20, [sp, #16]
  4080e0:	str	x21, [sp, #32]
  4080e4:	cbnz	x1, 4080ec <__fxstatat@plt+0x645c>
  4080e8:	bl	401a90 <abort@plt>
  4080ec:	mov	x21, x2
  4080f0:	mov	x19, x0
  4080f4:	mov	x20, x1
  4080f8:	add	x2, sp, #0x38
  4080fc:	mov	w3, #0x0                   	// #0
  408100:	bl	40774c <__fxstatat@plt+0x5abc>
  408104:	cbz	x0, 408118 <__fxstatat@plt+0x6488>
  408108:	cbz	x21, 408110 <__fxstatat@plt+0x6480>
  40810c:	str	x0, [x21]
  408110:	mov	w0, #0x0                   	// #0
  408114:	b	408190 <__fxstatat@plt+0x6500>
  408118:	ldr	x0, [x19, #24]
  40811c:	ldr	x1, [x19, #40]
  408120:	ucvtf	s1, x0
  408124:	ldr	x0, [x19, #16]
  408128:	ldr	s2, [x1, #8]
  40812c:	ucvtf	s0, x0
  408130:	fmul	s0, s0, s2
  408134:	fcmpe	s1, s0
  408138:	b.le	4081cc <__fxstatat@plt+0x653c>
  40813c:	add	x0, x19, #0x28
  408140:	bl	407830 <__fxstatat@plt+0x5ba0>
  408144:	ldr	x0, [x19, #16]
  408148:	ldr	x1, [x19, #40]
  40814c:	ucvtf	s0, x0
  408150:	ldr	x0, [x19, #24]
  408154:	ldr	s2, [x1, #8]
  408158:	ucvtf	s1, x0
  40815c:	fmul	s3, s2, s0
  408160:	fcmpe	s1, s3
  408164:	b.le	4081cc <__fxstatat@plt+0x653c>
  408168:	ldrb	w0, [x1, #16]
  40816c:	ldr	s1, [x1, #12]
  408170:	fmul	s0, s0, s1
  408174:	cbnz	w0, 40817c <__fxstatat@plt+0x64ec>
  408178:	fmul	s0, s0, s2
  40817c:	mov	w0, #0x5f800000            	// #1602224128
  408180:	fmov	s1, w0
  408184:	fcmpe	s0, s1
  408188:	b.lt	4081a0 <__fxstatat@plt+0x6510>  // b.tstop
  40818c:	mov	w0, #0xffffffff            	// #-1
  408190:	ldp	x19, x20, [sp, #16]
  408194:	ldr	x21, [sp, #32]
  408198:	ldp	x29, x30, [sp], #64
  40819c:	ret
  4081a0:	fcvtzu	x1, s0
  4081a4:	mov	x0, x19
  4081a8:	bl	407fa8 <__fxstatat@plt+0x6318>
  4081ac:	tst	w0, #0xff
  4081b0:	b.eq	40818c <__fxstatat@plt+0x64fc>  // b.none
  4081b4:	add	x2, sp, #0x38
  4081b8:	mov	x1, x20
  4081bc:	mov	x0, x19
  4081c0:	mov	w3, #0x0                   	// #0
  4081c4:	bl	40774c <__fxstatat@plt+0x5abc>
  4081c8:	cbnz	x0, 4080e8 <__fxstatat@plt+0x6458>
  4081cc:	ldr	x21, [sp, #56]
  4081d0:	ldr	x0, [x21]
  4081d4:	cbz	x0, 408218 <__fxstatat@plt+0x6588>
  4081d8:	ldr	x0, [x19, #72]
  4081dc:	cbz	x0, 408208 <__fxstatat@plt+0x6578>
  4081e0:	ldr	x1, [x0, #8]
  4081e4:	str	x1, [x19, #72]
  4081e8:	ldr	x1, [x21, #8]
  4081ec:	stp	x20, x1, [x0]
  4081f0:	str	x0, [x21, #8]
  4081f4:	ldr	x0, [x19, #32]
  4081f8:	add	x0, x0, #0x1
  4081fc:	str	x0, [x19, #32]
  408200:	mov	w0, #0x1                   	// #1
  408204:	b	408190 <__fxstatat@plt+0x6500>
  408208:	mov	x0, #0x10                  	// #16
  40820c:	bl	401970 <malloc@plt>
  408210:	cbz	x0, 40818c <__fxstatat@plt+0x64fc>
  408214:	b	4081e8 <__fxstatat@plt+0x6558>
  408218:	ldr	x0, [x19, #32]
  40821c:	str	x20, [x21]
  408220:	add	x0, x0, #0x1
  408224:	str	x0, [x19, #32]
  408228:	ldr	x0, [x19, #24]
  40822c:	add	x0, x0, #0x1
  408230:	str	x0, [x19, #24]
  408234:	b	408200 <__fxstatat@plt+0x6570>
  408238:	stp	x29, x30, [sp, #-48]!
  40823c:	mov	x29, sp
  408240:	add	x2, sp, #0x28
  408244:	str	x19, [sp, #16]
  408248:	mov	x19, x1
  40824c:	bl	4080d4 <__fxstatat@plt+0x6444>
  408250:	cmn	w0, #0x1
  408254:	b.eq	408270 <__fxstatat@plt+0x65e0>  // b.none
  408258:	cbnz	w0, 408260 <__fxstatat@plt+0x65d0>
  40825c:	ldr	x19, [sp, #40]
  408260:	mov	x0, x19
  408264:	ldr	x19, [sp, #16]
  408268:	ldp	x29, x30, [sp], #48
  40826c:	ret
  408270:	mov	x19, #0x0                   	// #0
  408274:	b	408260 <__fxstatat@plt+0x65d0>
  408278:	stp	x29, x30, [sp, #-64]!
  40827c:	mov	w3, #0x1                   	// #1
  408280:	mov	x29, sp
  408284:	add	x2, sp, #0x38
  408288:	stp	x19, x20, [sp, #16]
  40828c:	mov	x19, x0
  408290:	str	x21, [sp, #32]
  408294:	bl	40774c <__fxstatat@plt+0x5abc>
  408298:	mov	x20, x0
  40829c:	cbz	x0, 408340 <__fxstatat@plt+0x66b0>
  4082a0:	ldr	x0, [x19, #32]
  4082a4:	sub	x0, x0, #0x1
  4082a8:	str	x0, [x19, #32]
  4082ac:	ldr	x0, [sp, #56]
  4082b0:	ldr	x0, [x0]
  4082b4:	cbnz	x0, 408340 <__fxstatat@plt+0x66b0>
  4082b8:	ldr	x1, [x19, #24]
  4082bc:	ldr	x0, [x19, #40]
  4082c0:	sub	x1, x1, #0x1
  4082c4:	ucvtf	s0, x1
  4082c8:	ldr	s2, [x0]
  4082cc:	str	x1, [x19, #24]
  4082d0:	ldr	x1, [x19, #16]
  4082d4:	ucvtf	s1, x1
  4082d8:	fmul	s1, s1, s2
  4082dc:	fcmpe	s0, s1
  4082e0:	b.pl	408340 <__fxstatat@plt+0x66b0>  // b.nfrst
  4082e4:	add	x0, x19, #0x28
  4082e8:	bl	407830 <__fxstatat@plt+0x5ba0>
  4082ec:	ldr	x1, [x19, #16]
  4082f0:	ldr	x0, [x19, #40]
  4082f4:	ucvtf	s0, x1
  4082f8:	ldr	x1, [x19, #24]
  4082fc:	ldr	s1, [x0]
  408300:	ucvtf	s2, x1
  408304:	fmul	s1, s0, s1
  408308:	fcmpe	s2, s1
  40830c:	b.pl	408340 <__fxstatat@plt+0x66b0>  // b.nfrst
  408310:	ldrb	w1, [x0, #16]
  408314:	ldr	s1, [x0, #4]
  408318:	fmul	s0, s0, s1
  40831c:	cbz	w1, 408354 <__fxstatat@plt+0x66c4>
  408320:	fcvtzu	x1, s0
  408324:	mov	x0, x19
  408328:	bl	407fa8 <__fxstatat@plt+0x6318>
  40832c:	tst	w0, #0xff
  408330:	b.ne	408340 <__fxstatat@plt+0x66b0>  // b.any
  408334:	ldr	x0, [x19, #72]
  408338:	cbnz	x0, 408360 <__fxstatat@plt+0x66d0>
  40833c:	str	xzr, [x19, #72]
  408340:	mov	x0, x20
  408344:	ldp	x19, x20, [sp, #16]
  408348:	ldr	x21, [sp, #32]
  40834c:	ldp	x29, x30, [sp], #64
  408350:	ret
  408354:	ldr	s1, [x0, #8]
  408358:	fmul	s0, s0, s1
  40835c:	b	408320 <__fxstatat@plt+0x6690>
  408360:	ldr	x21, [x0, #8]
  408364:	bl	401b30 <free@plt>
  408368:	mov	x0, x21
  40836c:	b	408338 <__fxstatat@plt+0x66a8>
  408370:	mov	w2, #0x1                   	// #1
  408374:	stp	w1, w1, [x0]
  408378:	stp	w1, w1, [x0, #8]
  40837c:	str	w1, [x0, #16]
  408380:	stur	xzr, [x0, #20]
  408384:	strb	w2, [x0, #28]
  408388:	ret
  40838c:	ldrb	w0, [x0, #28]
  408390:	ret
  408394:	ldrb	w3, [x0, #28]
  408398:	mov	x2, x0
  40839c:	ldr	w4, [x0, #20]
  4083a0:	eor	w3, w3, #0x1
  4083a4:	add	w4, w3, w4
  4083a8:	and	w5, w4, #0x3
  4083ac:	ubfiz	x4, x4, #2, #2
  4083b0:	ldr	w0, [x0, x4]
  4083b4:	str	w1, [x2, x4]
  4083b8:	str	w5, [x2, #20]
  4083bc:	ldr	w1, [x2, #24]
  4083c0:	cmp	w1, w5
  4083c4:	b.ne	4083d4 <__fxstatat@plt+0x6744>  // b.any
  4083c8:	add	w3, w3, w1
  4083cc:	and	w3, w3, #0x3
  4083d0:	str	w3, [x2, #24]
  4083d4:	strb	wzr, [x2, #28]
  4083d8:	ret
  4083dc:	mov	x1, x0
  4083e0:	ldrb	w0, [x0, #28]
  4083e4:	cbz	w0, 4083f4 <__fxstatat@plt+0x6764>
  4083e8:	stp	x29, x30, [sp, #-16]!
  4083ec:	mov	x29, sp
  4083f0:	bl	401a90 <abort@plt>
  4083f4:	ldp	w4, w2, [x1, #16]
  4083f8:	ubfiz	x3, x2, #2, #32
  4083fc:	ldr	w0, [x1, x3]
  408400:	str	w4, [x1, x3]
  408404:	ldr	w3, [x1, #24]
  408408:	cmp	w2, w3
  40840c:	b.ne	40841c <__fxstatat@plt+0x678c>  // b.any
  408410:	mov	w2, #0x1                   	// #1
  408414:	strb	w2, [x1, #28]
  408418:	ret
  40841c:	add	w2, w2, #0x3
  408420:	and	w2, w2, #0x3
  408424:	str	w2, [x1, #20]
  408428:	ret
  40842c:	stp	x29, x30, [sp, #-16]!
  408430:	mov	w0, #0xe                   	// #14
  408434:	mov	x29, sp
  408438:	bl	401960 <nl_langinfo@plt>
  40843c:	cbz	x0, 408448 <__fxstatat@plt+0x67b8>
  408440:	ldrb	w1, [x0]
  408444:	cbnz	w1, 408450 <__fxstatat@plt+0x67c0>
  408448:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  40844c:	add	x0, x0, #0x2f8
  408450:	ldp	x29, x30, [sp], #16
  408454:	ret
  408458:	stp	x29, x30, [sp, #-64]!
  40845c:	mov	x29, sp
  408460:	str	x3, [sp, #56]
  408464:	tbz	w2, #6, 408498 <__fxstatat@plt+0x6808>
  408468:	add	x3, sp, #0x40
  40846c:	stp	x3, x3, [sp, #16]
  408470:	add	x3, sp, #0x30
  408474:	str	x3, [sp, #32]
  408478:	mov	w3, #0xfffffff8            	// #-8
  40847c:	str	w3, [sp, #40]
  408480:	ldr	w3, [sp, #56]
  408484:	str	wzr, [sp, #44]
  408488:	bl	401c20 <openat@plt>
  40848c:	bl	408514 <__fxstatat@plt+0x6884>
  408490:	ldp	x29, x30, [sp], #64
  408494:	ret
  408498:	mov	w3, #0x0                   	// #0
  40849c:	b	408488 <__fxstatat@plt+0x67f8>
  4084a0:	stp	x29, x30, [sp, #-48]!
  4084a4:	mov	x29, sp
  4084a8:	stp	x21, x22, [sp, #32]
  4084ac:	mov	x21, x3
  4084b0:	mov	w3, #0x4900                	// #18688
  4084b4:	movk	w3, #0x8, lsl #16
  4084b8:	orr	w2, w2, w3
  4084bc:	stp	x19, x20, [sp, #16]
  4084c0:	bl	408458 <__fxstatat@plt+0x67c8>
  4084c4:	tbnz	w0, #31, 40850c <__fxstatat@plt+0x687c>
  4084c8:	mov	w20, w0
  4084cc:	bl	401a80 <fdopendir@plt>
  4084d0:	mov	x19, x0
  4084d4:	cbz	x0, 4084f0 <__fxstatat@plt+0x6860>
  4084d8:	str	w20, [x21]
  4084dc:	mov	x0, x19
  4084e0:	ldp	x19, x20, [sp, #16]
  4084e4:	ldp	x21, x22, [sp, #32]
  4084e8:	ldp	x29, x30, [sp], #48
  4084ec:	ret
  4084f0:	bl	401c40 <__errno_location@plt>
  4084f4:	mov	x21, x0
  4084f8:	mov	w0, w20
  4084fc:	ldr	w22, [x21]
  408500:	bl	401a50 <close@plt>
  408504:	str	w22, [x21]
  408508:	b	4084dc <__fxstatat@plt+0x684c>
  40850c:	mov	x19, #0x0                   	// #0
  408510:	b	4084dc <__fxstatat@plt+0x684c>
  408514:	stp	x29, x30, [sp, #-48]!
  408518:	cmp	w0, #0x2
  40851c:	mov	x29, sp
  408520:	stp	x19, x20, [sp, #16]
  408524:	mov	w19, w0
  408528:	stp	x21, x22, [sp, #32]
  40852c:	b.hi	408554 <__fxstatat@plt+0x68c4>  // b.pmore
  408530:	bl	4088e8 <__fxstatat@plt+0x6c58>
  408534:	mov	w21, w0
  408538:	bl	401c40 <__errno_location@plt>
  40853c:	mov	x20, x0
  408540:	mov	w0, w19
  408544:	mov	w19, w21
  408548:	ldr	w22, [x20]
  40854c:	bl	401a50 <close@plt>
  408550:	str	w22, [x20]
  408554:	mov	w0, w19
  408558:	ldp	x19, x20, [sp, #16]
  40855c:	ldp	x21, x22, [sp, #32]
  408560:	ldp	x29, x30, [sp], #48
  408564:	ret
  408568:	stp	x29, x30, [sp, #-32]!
  40856c:	mov	x29, sp
  408570:	stp	x19, x20, [sp, #16]
  408574:	mov	x19, x0
  408578:	bl	401940 <fileno@plt>
  40857c:	tbz	w0, #31, 408590 <__fxstatat@plt+0x6900>
  408580:	mov	x0, x19
  408584:	ldp	x19, x20, [sp, #16]
  408588:	ldp	x29, x30, [sp], #32
  40858c:	b	401950 <fclose@plt>
  408590:	mov	x0, x19
  408594:	bl	401c00 <__freading@plt>
  408598:	cbnz	w0, 4085d0 <__fxstatat@plt+0x6940>
  40859c:	mov	x0, x19
  4085a0:	bl	408808 <__fxstatat@plt+0x6b78>
  4085a4:	cbnz	w0, 4085f0 <__fxstatat@plt+0x6960>
  4085a8:	mov	w20, #0x0                   	// #0
  4085ac:	mov	x0, x19
  4085b0:	bl	401950 <fclose@plt>
  4085b4:	cbz	w20, 4085c4 <__fxstatat@plt+0x6934>
  4085b8:	bl	401c40 <__errno_location@plt>
  4085bc:	str	w20, [x0]
  4085c0:	mov	w0, #0xffffffff            	// #-1
  4085c4:	ldp	x19, x20, [sp, #16]
  4085c8:	ldp	x29, x30, [sp], #32
  4085cc:	ret
  4085d0:	mov	x0, x19
  4085d4:	bl	401940 <fileno@plt>
  4085d8:	mov	w2, #0x1                   	// #1
  4085dc:	mov	x1, #0x0                   	// #0
  4085e0:	bl	401910 <lseek@plt>
  4085e4:	cmn	x0, #0x1
  4085e8:	b.ne	40859c <__fxstatat@plt+0x690c>  // b.any
  4085ec:	b	4085a8 <__fxstatat@plt+0x6918>
  4085f0:	bl	401c40 <__errno_location@plt>
  4085f4:	ldr	w20, [x0]
  4085f8:	b	4085ac <__fxstatat@plt+0x691c>
  4085fc:	stp	x29, x30, [sp, #-128]!
  408600:	mov	x29, sp
  408604:	stp	x2, x3, [sp, #96]
  408608:	add	x2, sp, #0x80
  40860c:	stp	x2, x2, [sp, #64]
  408610:	add	x2, sp, #0x60
  408614:	stp	x19, x20, [sp, #16]
  408618:	stp	x21, x22, [sp, #32]
  40861c:	str	x23, [sp, #48]
  408620:	str	x2, [sp, #80]
  408624:	mov	w2, #0xffffffe0            	// #-32
  408628:	str	w2, [sp, #88]
  40862c:	str	wzr, [sp, #92]
  408630:	stp	x4, x5, [sp, #112]
  408634:	cbz	w1, 40867c <__fxstatat@plt+0x69ec>
  408638:	mov	w20, w0
  40863c:	mov	w6, w1
  408640:	cmp	w1, #0x406
  408644:	b.eq	408688 <__fxstatat@plt+0x69f8>  // b.none
  408648:	cmp	w1, #0xb
  40864c:	b.gt	40878c <__fxstatat@plt+0x6afc>
  408650:	cmp	w1, #0x0
  408654:	b.le	408798 <__fxstatat@plt+0x6b08>
  408658:	sub	w1, w1, #0x1
  40865c:	cmp	w1, #0xa
  408660:	b.hi	408798 <__fxstatat@plt+0x6b08>  // b.pmore
  408664:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  408668:	add	x0, x0, #0x300
  40866c:	ldrb	w0, [x0, w1, uxtw]
  408670:	adr	x1, 40867c <__fxstatat@plt+0x69ec>
  408674:	add	x0, x1, w0, sxtb #2
  408678:	br	x0
  40867c:	ldr	w2, [sp, #96]
  408680:	bl	401b70 <fcntl@plt>
  408684:	b	4087d4 <__fxstatat@plt+0x6b44>
  408688:	adrp	x21, 41c000 <__fxstatat@plt+0x1a370>
  40868c:	mov	w2, #0xffffffe8            	// #-24
  408690:	str	w2, [sp, #88]
  408694:	mov	x23, x21
  408698:	ldr	w2, [x21, #1112]
  40869c:	ldr	w22, [sp, #96]
  4086a0:	tbnz	w2, #31, 408734 <__fxstatat@plt+0x6aa4>
  4086a4:	mov	w2, w22
  4086a8:	bl	401b70 <fcntl@plt>
  4086ac:	mov	w19, w0
  4086b0:	tbz	w0, #31, 4086c4 <__fxstatat@plt+0x6a34>
  4086b4:	bl	401c40 <__errno_location@plt>
  4086b8:	ldr	w0, [x0]
  4086bc:	cmp	w0, #0x16
  4086c0:	b.eq	4086e4 <__fxstatat@plt+0x6a54>  // b.none
  4086c4:	mov	w0, #0x1                   	// #1
  4086c8:	str	w0, [x23, #1112]
  4086cc:	mov	w0, w19
  4086d0:	ldp	x19, x20, [sp, #16]
  4086d4:	ldp	x21, x22, [sp, #32]
  4086d8:	ldr	x23, [sp, #48]
  4086dc:	ldp	x29, x30, [sp], #128
  4086e0:	ret
  4086e4:	mov	w2, w22
  4086e8:	mov	w0, w20
  4086ec:	mov	w1, #0x0                   	// #0
  4086f0:	bl	401b70 <fcntl@plt>
  4086f4:	mov	w19, w0
  4086f8:	tbnz	w0, #31, 4086cc <__fxstatat@plt+0x6a3c>
  4086fc:	mov	w0, #0xffffffff            	// #-1
  408700:	str	w0, [x21, #1112]
  408704:	mov	w0, w19
  408708:	mov	w1, #0x1                   	// #1
  40870c:	bl	401b70 <fcntl@plt>
  408710:	tbz	w0, #31, 408758 <__fxstatat@plt+0x6ac8>
  408714:	bl	401c40 <__errno_location@plt>
  408718:	mov	x20, x0
  40871c:	mov	w0, w19
  408720:	mov	w19, #0xffffffff            	// #-1
  408724:	ldr	w21, [x20]
  408728:	bl	401a50 <close@plt>
  40872c:	str	w21, [x20]
  408730:	b	4086cc <__fxstatat@plt+0x6a3c>
  408734:	mov	w2, w22
  408738:	mov	w1, #0x0                   	// #0
  40873c:	bl	401b70 <fcntl@plt>
  408740:	mov	w19, w0
  408744:	tbnz	w0, #31, 4086cc <__fxstatat@plt+0x6a3c>
  408748:	ldr	w0, [x21, #1112]
  40874c:	cmn	w0, #0x1
  408750:	b.ne	4086cc <__fxstatat@plt+0x6a3c>  // b.any
  408754:	b	408704 <__fxstatat@plt+0x6a74>
  408758:	orr	w2, w0, #0x1
  40875c:	mov	w1, #0x2                   	// #2
  408760:	mov	w0, w19
  408764:	bl	401b70 <fcntl@plt>
  408768:	cmn	w0, #0x1
  40876c:	b.ne	4086cc <__fxstatat@plt+0x6a3c>  // b.any
  408770:	b	408714 <__fxstatat@plt+0x6a84>
  408774:	adrp	x0, 40a000 <__fxstatat@plt+0x8370>
  408778:	add	x0, x0, #0x30c
  40877c:	ldrb	w0, [x0, w1, uxtw]
  408780:	adr	x1, 40878c <__fxstatat@plt+0x6afc>
  408784:	add	x0, x1, w0, sxtb #2
  408788:	br	x0
  40878c:	sub	w1, w1, #0x400
  408790:	cmp	w1, #0xa
  408794:	b.ls	408774 <__fxstatat@plt+0x6ae4>  // b.plast
  408798:	ldr	w1, [sp, #88]
  40879c:	ldr	x0, [sp, #64]
  4087a0:	tbz	w1, #31, 4087b4 <__fxstatat@plt+0x6b24>
  4087a4:	cmn	w1, #0x7
  4087a8:	b.ge	4087b4 <__fxstatat@plt+0x6b24>  // b.tcont
  4087ac:	ldr	x0, [sp, #72]
  4087b0:	add	x0, x0, w1, sxtw
  4087b4:	ldr	x2, [x0]
  4087b8:	mov	w1, w6
  4087bc:	mov	w0, w20
  4087c0:	bl	401b70 <fcntl@plt>
  4087c4:	b	4087d4 <__fxstatat@plt+0x6b44>
  4087c8:	mov	w1, w6
  4087cc:	mov	w0, w20
  4087d0:	bl	401b70 <fcntl@plt>
  4087d4:	mov	w19, w0
  4087d8:	b	4086cc <__fxstatat@plt+0x6a3c>
  4087dc:	ldr	w1, [sp, #88]
  4087e0:	ldr	x0, [sp, #64]
  4087e4:	tbz	w1, #31, 4087f8 <__fxstatat@plt+0x6b68>
  4087e8:	cmn	w1, #0x7
  4087ec:	b.ge	4087f8 <__fxstatat@plt+0x6b68>  // b.tcont
  4087f0:	ldr	x0, [sp, #72]
  4087f4:	add	x0, x0, w1, sxtw
  4087f8:	ldr	w2, [x0]
  4087fc:	mov	w1, w6
  408800:	mov	w0, w20
  408804:	b	408680 <__fxstatat@plt+0x69f0>
  408808:	stp	x29, x30, [sp, #-32]!
  40880c:	mov	x29, sp
  408810:	str	x19, [sp, #16]
  408814:	mov	x19, x0
  408818:	cbnz	x0, 40882c <__fxstatat@plt+0x6b9c>
  40881c:	mov	x0, x19
  408820:	ldr	x19, [sp, #16]
  408824:	ldp	x29, x30, [sp], #32
  408828:	b	401b80 <fflush@plt>
  40882c:	bl	401c00 <__freading@plt>
  408830:	cbz	w0, 40881c <__fxstatat@plt+0x6b8c>
  408834:	ldr	w0, [x19]
  408838:	tbz	w0, #8, 40881c <__fxstatat@plt+0x6b8c>
  40883c:	mov	x0, x19
  408840:	mov	w2, #0x1                   	// #1
  408844:	mov	x1, #0x0                   	// #0
  408848:	bl	408850 <__fxstatat@plt+0x6bc0>
  40884c:	b	40881c <__fxstatat@plt+0x6b8c>
  408850:	stp	x29, x30, [sp, #-48]!
  408854:	mov	x29, sp
  408858:	stp	x19, x20, [sp, #16]
  40885c:	mov	x20, x1
  408860:	mov	x19, x0
  408864:	ldr	x1, [x0, #8]
  408868:	str	x21, [sp, #32]
  40886c:	mov	w21, w2
  408870:	ldr	x2, [x0, #16]
  408874:	cmp	x2, x1
  408878:	b.ne	4088cc <__fxstatat@plt+0x6c3c>  // b.any
  40887c:	ldp	x1, x2, [x0, #32]
  408880:	cmp	x2, x1
  408884:	b.ne	4088cc <__fxstatat@plt+0x6c3c>  // b.any
  408888:	ldr	x1, [x0, #72]
  40888c:	cbnz	x1, 4088cc <__fxstatat@plt+0x6c3c>
  408890:	bl	401940 <fileno@plt>
  408894:	mov	w2, w21
  408898:	mov	x1, x20
  40889c:	bl	401910 <lseek@plt>
  4088a0:	cmn	x0, #0x1
  4088a4:	b.eq	4088bc <__fxstatat@plt+0x6c2c>  // b.none
  4088a8:	ldr	w1, [x19]
  4088ac:	str	x0, [x19, #144]
  4088b0:	mov	w0, #0x0                   	// #0
  4088b4:	and	w1, w1, #0xffffffef
  4088b8:	str	w1, [x19]
  4088bc:	ldp	x19, x20, [sp, #16]
  4088c0:	ldr	x21, [sp, #32]
  4088c4:	ldp	x29, x30, [sp], #48
  4088c8:	ret
  4088cc:	mov	w2, w21
  4088d0:	mov	x1, x20
  4088d4:	mov	x0, x19
  4088d8:	ldp	x19, x20, [sp, #16]
  4088dc:	ldr	x21, [sp, #32]
  4088e0:	ldp	x29, x30, [sp], #48
  4088e4:	b	401b20 <fseeko@plt>
  4088e8:	mov	w2, #0x3                   	// #3
  4088ec:	mov	w1, #0x0                   	// #0
  4088f0:	b	4085fc <__fxstatat@plt+0x696c>
  4088f4:	nop
  4088f8:	stp	x29, x30, [sp, #-64]!
  4088fc:	mov	x29, sp
  408900:	stp	x19, x20, [sp, #16]
  408904:	adrp	x20, 41b000 <__fxstatat@plt+0x19370>
  408908:	add	x20, x20, #0xdf0
  40890c:	stp	x21, x22, [sp, #32]
  408910:	adrp	x21, 41b000 <__fxstatat@plt+0x19370>
  408914:	add	x21, x21, #0xde8
  408918:	sub	x20, x20, x21
  40891c:	mov	w22, w0
  408920:	stp	x23, x24, [sp, #48]
  408924:	mov	x23, x1
  408928:	mov	x24, x2
  40892c:	bl	4017e0 <mbrtowc@plt-0x40>
  408930:	cmp	xzr, x20, asr #3
  408934:	b.eq	408960 <__fxstatat@plt+0x6cd0>  // b.none
  408938:	asr	x20, x20, #3
  40893c:	mov	x19, #0x0                   	// #0
  408940:	ldr	x3, [x21, x19, lsl #3]
  408944:	mov	x2, x24
  408948:	add	x19, x19, #0x1
  40894c:	mov	x1, x23
  408950:	mov	w0, w22
  408954:	blr	x3
  408958:	cmp	x20, x19
  40895c:	b.ne	408940 <__fxstatat@plt+0x6cb0>  // b.any
  408960:	ldp	x19, x20, [sp, #16]
  408964:	ldp	x21, x22, [sp, #32]
  408968:	ldp	x23, x24, [sp, #48]
  40896c:	ldp	x29, x30, [sp], #64
  408970:	ret
  408974:	nop
  408978:	ret
  40897c:	nop
  408980:	adrp	x2, 41c000 <__fxstatat@plt+0x1a370>
  408984:	mov	x1, #0x0                   	// #0
  408988:	ldr	x2, [x2, #584]
  40898c:	b	4018e0 <__cxa_atexit@plt>
  408990:	mov	x2, x1
  408994:	mov	x1, x0
  408998:	mov	w0, #0x0                   	// #0
  40899c:	b	401c50 <__xstat@plt>
  4089a0:	mov	x2, x1
  4089a4:	mov	w1, w0
  4089a8:	mov	w0, #0x0                   	// #0
  4089ac:	b	401bd0 <__fxstat@plt>
  4089b0:	mov	x2, x1
  4089b4:	mov	x1, x0
  4089b8:	mov	w0, #0x0                   	// #0
  4089bc:	b	401bc0 <__lxstat@plt>
  4089c0:	mov	x4, x1
  4089c4:	mov	x5, x2
  4089c8:	mov	w1, w0
  4089cc:	mov	x2, x4
  4089d0:	mov	w0, #0x0                   	// #0
  4089d4:	mov	w4, w3
  4089d8:	mov	x3, x5
  4089dc:	b	401c90 <__fxstatat@plt>

Disassembly of section .fini:

00000000004089e0 <.fini>:
  4089e0:	stp	x29, x30, [sp, #-16]!
  4089e4:	mov	x29, sp
  4089e8:	ldp	x29, x30, [sp], #16
  4089ec:	ret
