module contador (input clock, in, output logic t0, t1, t2, t3);

always_ff @(posedge clock) begin
	t0 <= in;
end;

always_ff begin
	t1 <= t0;
	t2 <= t1;
	t3 <= t2;
end

endmodule 