/*
 * LG Electronics MT6765 HDK panel device tree source
 *
 * Copyright (c) 2018 LG Electronics Co., Ltd.
 *              http://www.lge.com
 *
 */

&odm {
	led0:led@0 {
		status = "disabled";
	};
	led1:led@1 {
		status = "disabled";
	};
	led2:led@2 {
		status = "disabled";
	};
	led3:led@3 {
		status = "disabled";
	};
	led4:led@4 {
		status = "disabled";
	};
	led5:led@5 {
		status = "disabled";
	};
	led6:led@6 {
		compatible = "mediatek,lcd-backlight";
		led_mode = <5>;
		data = <1>;
		pwm_config = <0 14 0 0 0>;
		lge.blmap-size = <256>;

		lge.blmap = <
			0	7	7	7	7	7	7	7	7	7		/* 0 ~ 9 */
			7	7	8	8	9	9	10	11	11	12		/* 10 ~ 19 */
			12	13	13	14	15	15	16	16	17	17		/* 20 ~ 29 */
			18	19	19	20	20	21	21	22	23	23		/* 30 ~ 39 */
			24	24	25	25	26	27	27	28	28	29		/* 40 ~ 49 */
			29	30	31	31	32	32	33	33	34	35		/* 50 ~ 59 */
			36	38	40	42	44	46	48	50	52	54		/* 60 ~ 69 */
			56	58	60	62	64	66	67	69	71	73		/* 70 ~ 79 */
			75	77	79	81	83	85	87	89	91	93		/* 80 ~ 89 */
			95	97	99	100	102	104	106	108	110	112		/* 90 ~ 99 */
			114	116	118	120	122	124	126	128	130	132		/* 100 ~ 109 */
			136	140	144	148	152	156	160	164	168	172		/* 110 ~ 119 */
			176	180	184	188	192	196	200	204	208	212		/* 120 ~ 129 */
			216	221	225	229	233	237	241	245	249	253		/* 130 ~ 139 */
			257	261	265	269	273	277	281	285	289	293		/* 140 ~ 149 */
			297	301	306	310	314	318	322	326	313	318		/* 150 ~ 159 */
			324	330	336	342	348	354	360	366	372	377		/* 160 ~ 169 */
			383	389	395	401	407	413	419	425	431	436		/* 170 ~ 179 */
			442	448	454	460	466	472	478	484	490	495		/* 180 ~ 189 */
			501	507	513	519	525	531	537	543	549	554		/* 190 ~ 199 */
			560	566	572	578	584	590	596	602	608	616		/* 200 ~ 209 */
			625	634	642	651	660	668	677	686	695	703		/* 210 ~ 219 */
			712	721	729	738	747	755	764	773	782	790		/* 220 ~ 229 */
			799	808	816	825	834	842	851	860	869	877		/* 230 ~ 239 */
			886	895	903	912	921	929	938	947	956	964		/* 240 ~ 249 */
			973	982	990	999	1008	1017						/* 250 ~ 255 */
		>;

		lge.pwm_default_brightness = <501>;
	};
	vibrator0:vibrator@0 {
		compatible = "mediatek,vibrator";
		vib_timer = <25>;
		vib_limit = <9>;
		vib_vol= <11>;
	};
};

&i2c6 {
	lcd_bias@3e {
		compatible = "mediatek,I2C_LCD_BIAS";
		reg = <0x3e>;
		status = "okay";
	};
};

/*LCM start*/
&lcm {
	compatible = "mediatek,lcm_gpio";
	pinctrl-names = "state_enp_output0","state_enp_output1", "state_enn_output0",
		"state_enn_output1","state_reset_output0", "state_reset_output1";
	pinctrl-0 = <&lcm_pins_enp_output0>;
	pinctrl-1 = <&lcm_pins_enp_output1>;
	pinctrl-2 = <&lcm_pins_enn_output0>;
	pinctrl-3 = <&lcm_pins_enn_output1>;
	pinctrl-4 = <&lcm_pins_rst_output0>;
	pinctrl-5 = <&lcm_pins_rst_output1>;
	status = "okay";
};

&pio {
	lcm_pins_enp_output0: enpoutput0 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO16__FUNC_GPIO16>;
			slew-rate = <1>;
			output-low;
		};
	};
	lcm_pins_enp_output1: enpoutput1 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO16__FUNC_GPIO16>;
			slew-rate = <1>;
			output-high;
		};
	};
	lcm_pins_enn_output0: ennoutput0 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO14__FUNC_GPIO14>;
			slew-rate = <1>;
			output-low;
		};
	};
	lcm_pins_enn_output1: ennoutput1 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO14__FUNC_GPIO14>;
			slew-rate = <1>;
			output-high;
		};
	};
	lcm_pins_rst_output0: resetoutput0 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO45__FUNC_GPIO45>;
			slew-rate = <1>;
			output-low;
		};
	};
	lcm_pins_rst_output1: resetoutput1 {
		pins_cmd_dat {
			pinmux = <PINMUX_GPIO45__FUNC_GPIO45>;
			slew-rate = <1>;
			output-high;
		};
	};
};

&mt6370_pmu {
	bled {
		/* mt,ext_en_pin; */
		mt,chan_en  = <0xf>; /* bit 0 1 2 3 -> chan 1 2 3 4 */
		mt,map_linear;
		mt,bl_ovp_level = <3>;	/* 0: 17v */
					/* 1: 21v */
					/* 2: 25v */
					/* 3: 29v */
		mt,bl_ocp_level = <2>;	/* 0: 900mA */
					/* 1: 1200mA */
					/* 2: 1500mA */
					/* 3: 1800mA */
		mt,use_pwm;
		mt,pwm_fsample = <2>;	/* 0: 1MHz */
					/* 1: 4MHz */
					/* 2: or 3: 24mHz */
		mt,pwm_deglitch = <1>;	/* 0: no filter */
					/* 1: 100ns */
					/* 2: 160ns */
					/* 3: 200ns */
		mt,pwm_avg_cycle = <0>; /* 0: disable avg */
					/* 1: avg 2 cycle */
					/* 2: avg 4 cycle */
					/* 3: avg 8 cycle */
					/* 4: avg 16 cycle */
					/* 5: avg 32 cycle */
		mt,bled_ramptime = <3>; /* 0, 500us, 750us, 1ms, 2ms */
					/* 5ms, 10ms, 20ms, 50ms */
					/* 100ms, 250ms, 800ms */
					/* 1s, 2s, 4s, 8s */
		mt,bled_flash_ramp = <1>;	/* 0, 500us, 750us */
						/* 1ms, 2ms, 5ms */

		/* we have 11 bit resolution, quantize in driver */
		mt,max_bled_brightness = <730>; /* maximum 2047 */
	};
};
