# Pipeline-IITB-RISC
VHDL implementation of a 6 stage pipelined RISC
