{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685613350065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685613350075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 17:55:49 2023 " "Processing started: Thu Jun 01 17:55:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685613350075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613350075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Electric_Piano -c Electric_Piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off Electric_Piano -c Electric_Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613350075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685613350451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685613350451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "electric_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file electric_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 Electric_Piano " "Found entity 1: Electric_Piano" {  } { { "Electric_Piano.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Electric_Piano.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685613358096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613358096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file array_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Array_KeyBoard " "Found entity 1: Array_KeyBoard" {  } { { "Array_KeyBoard.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Array_KeyBoard.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685613358099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613358099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beeper.v 1 1 " "Found 1 design units, including 1 entities, in source file beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beeper " "Found entity 1: Beeper" {  } { { "Beeper.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Beeper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685613358100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613358100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tone.v 1 1 " "Found 1 design units, including 1 entities, in source file tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "tone.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/tone.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685613358102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613358102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/PWM.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685613358104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613358104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Electric_Piano " "Elaborating entity \"Electric_Piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685613358131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_KeyBoard Array_KeyBoard:u1 " "Elaborating entity \"Array_KeyBoard\" for hierarchy \"Array_KeyBoard:u1\"" {  } { { "Electric_Piano.v" "u1" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Electric_Piano.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685613358132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beeper Beeper:u2 " "Elaborating entity \"Beeper\" for hierarchy \"Beeper:u2\"" {  } { { "Electric_Piano.v" "u2" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Electric_Piano.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685613358134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone Beeper:u2\|tone:u1 " "Elaborating entity \"tone\" for hierarchy \"Beeper:u2\|tone:u1\"" {  } { { "Beeper.v" "u1" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Beeper.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685613358135 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tone.v(29) " "Verilog HDL Case Statement information at tone.v(29): all case item expressions in this case statement are onehot" {  } { { "tone.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/tone.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685613358136 "|Electric_Piano|Beeper:u2|tone:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Beeper:u2\|PWM:u2 " "Elaborating entity \"PWM\" for hierarchy \"Beeper:u2\|PWM:u2\"" {  } { { "Beeper.v" "u2" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Beeper.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685613358137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Array_KeyBoard.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Array_KeyBoard.v" 68 -1 0 } } { "PWM.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/PWM.v" 28 -1 0 } } { "Array_KeyBoard.v" "" { Text "E:/FPGA/STEP-MAX10-08SAM/LAB2_Electric_Piano/Array_KeyBoard.v" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685613358459 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685613358459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685613358540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685613358804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685613358898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685613358898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685613358928 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685613358928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685613358928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685613358928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685613358940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 17:55:58 2023 " "Processing ended: Thu Jun 01 17:55:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685613358940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685613358940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685613358940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685613358940 ""}
