ðŸš€ RISC-V SoC Tapeout Program â€“ VSD Week 1

This repository contains my learnings, notes, and lab work from VSD Workshop (Week 1) focusing on RTL Design, Logic Synthesis, and Gate-Level Simulations using open-source tools and the Sky130 PDK.

ðŸ“… Weekly Overview
âœ… Day 1 â€“ Introduction to Verilog RTL Design & Synthesis
Introduction to Icarus Verilog (iverilog) simulator
Writing Verilog testbenches
Using GTKWave for waveform analysis
Introduction to Yosys & logic synthesis basics
Lab: Good MUX design using Yosys

âœ… Day 2 â€“ Timing Libraries, Hierarchical vs Flat Synthesis & Flop Coding Styles
Understanding timing .lib files
Difference between Hierarchical vs Flat synthesis
Various flop coding styles in Verilog
Labs on flop synthesis & optimizations

âœ… Day 3 â€“ Combinational & Sequential Optimizations
Introduction to logic optimizations
Combinational logic optimization techniques
Sequential logic optimizations & removing unused outputs
Labs on optimizing designs using Yosys

âœ… Day 4 â€“ GLS, Blocking vs Non-Blocking & Simulation-Synthesis Mismatch
Concepts of Gate-Level Simulation (GLS)
Causes of synthesis vs simulation mismatch
Blocking (=) vs Non-Blocking (<=) assignments in Verilog
Labs on GLS & mismatches in blocking statements

âœ… Day 5 â€“ Optimizations in Synthesis
If-Else & Case constructs in Verilog
Handling incomplete if & overlapping case statements
For loop & For-generate constructs in RTL
Labs on loops & generate blocks

ðŸ›  Tools Used
Icarus Verilog (iverilog) â€“ RTL simulation
GTKWave â€“ Waveform viewing
Yosys â€“ Logic synthesis
Sky130 PDK â€“ Open-source process design kit
