; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_convolution_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 2, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = and i32 %8, 64, !dbg !12
  %.lobit = lshr exact i32 %9, 6, !dbg !12
  %10 = and i32 %8, 3, !dbg !12
  %11 = or disjoint i32 %7, %.lobit, !dbg !13
  %12 = or disjoint i32 %11, 2, !dbg !13
  %13 = or disjoint i32 %7, %10, !dbg !13
  %14 = icmp slt i32 %11, 49, !dbg !14
  %15 = icmp slt i32 %12, 49, !dbg !14
  %16 = icmp slt i32 %13, 49, !dbg !14
  %17 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %18 = shl i32 %17, 6, !dbg !16
  %19 = and i32 %8, 63, !dbg !17
  %20 = lshr i32 %8, 2, !dbg !17
  %21 = and i32 %20, 15, !dbg !17
  %22 = lshr exact i32 %9, 2, !dbg !17
  %23 = or disjoint i32 %21, %22, !dbg !17
  %24 = or disjoint i32 %18, %19, !dbg !18
  %25 = or disjoint i32 %18, %23, !dbg !18
  %26 = or disjoint i32 %25, 32, !dbg !18
  %27 = icmp slt i32 %24, 49, !dbg !19
  %28 = icmp slt i32 %25, 49, !dbg !19
  %29 = icmp slt i32 %26, 49, !dbg !19
  %30 = mul i32 %25, 49, !dbg !20
  %31 = mul i32 %26, 49, !dbg !20
  %32 = add i32 %30, %13, !dbg !21
  %33 = add i32 %13, %31, !dbg !21
  %34 = sext i32 %32 to i64, !dbg !22
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !22
  %36 = sext i32 %33 to i64, !dbg !22
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !22
  %38 = and i1 %14, %27, !dbg !23
  %39 = and i1 %15, %27, !dbg !23
  %40 = and i1 %16, %28, !dbg !23
  %41 = and i1 %29, %16, !dbg !23
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %40) #2, !dbg !24
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %41) #2, !dbg !24
  %44 = mul i32 %11, 49, !dbg !25
  %45 = mul i32 %12, 49, !dbg !25
  %46 = add i32 %24, %44, !dbg !26
  %47 = add i32 %24, %45, !dbg !26
  %48 = sext i32 %46 to i64, !dbg !27
  %49 = getelementptr float, ptr addrspace(1) %1, i64 %48, !dbg !27
  %50 = sext i32 %47 to i64, !dbg !27
  %51 = getelementptr float, ptr addrspace(1) %1, i64 %50, !dbg !27
  %52 = shl i32 %8, 6, !dbg !28
  %53 = and i32 %52, 192, !dbg !28
  %54 = or disjoint i32 %53, %21, !dbg !28
  %55 = or disjoint i32 %54, %22, !dbg !28
  %56 = and i32 %8, 127, !dbg !28
  %57 = lshr exact i32 %53, 4, !dbg !28
  %58 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %57, !dbg !28
  %59 = getelementptr float, ptr addrspace(3) %58, i32 %55, !dbg !28
  %60 = insertelement <1 x i32> poison, i32 %42, i64 0, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %59, <1 x i32> %60, i1 true) #2, !dbg !28
  %61 = or disjoint i32 %55, 32, !dbg !28
  %62 = getelementptr float, ptr addrspace(3) %58, i32 %61, !dbg !28
  %63 = insertelement <1 x i32> poison, i32 %43, i64 0, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %62, <1 x i32> %63, i1 true) #2, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %64 = lshr i32 %56, 6, !dbg !28
  %65 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %64, !dbg !28
  %66 = getelementptr inbounds float, ptr addrspace(3) %65, i32 %56, !dbg !28
  %67 = load i32, ptr addrspace(3) %66, align 4, !dbg !28
  %68 = or disjoint i32 %56, 128, !dbg !28
  %69 = lshr i32 %68, 6, !dbg !28
  %70 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %69, !dbg !28
  %71 = getelementptr inbounds float, ptr addrspace(3) %70, i32 %68, !dbg !28
  %72 = load i32, ptr addrspace(3) %71, align 4, !dbg !28
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %67, ptr addrspace(1) %49, i1 %38) #2, !dbg !28
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %72, ptr addrspace(1) %51, i1 %39) #2, !dbg !28
  %73 = getelementptr float, ptr addrspace(1) %2, i64 %48, !dbg !29
  %74 = getelementptr float, ptr addrspace(1) %2, i64 %50, !dbg !29
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %67, ptr addrspace(1) %73, i1 %38) #2, !dbg !30
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %72, ptr addrspace(1) %74, i1 %39) #2, !dbg !30
  ret void, !dbg !31
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ck7vlwvj6uo6rhbprqxipic7or7w5qjnrigio76pkvaswqwsymli.py", directory: "inductor_cache/k7")
!4 = !{ptr @triton_poi_fused_convolution_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_1", linkageName: "triton_poi_fused_convolution_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 38, scope: !7)
!21 = !DILocation(line: 30, column: 35, scope: !7)
!22 = !DILocation(line: 30, column: 30, scope: !7)
!23 = !DILocation(line: 30, column: 51, scope: !7)
!24 = !DILocation(line: 30, column: 43, scope: !7)
!25 = !DILocation(line: 31, column: 33, scope: !7)
!26 = !DILocation(line: 31, column: 30, scope: !7)
!27 = !DILocation(line: 31, column: 25, scope: !7)
!28 = !DILocation(line: 31, column: 44, scope: !7)
!29 = !DILocation(line: 32, column: 25, scope: !7)
!30 = !DILocation(line: 32, column: 44, scope: !7)
!31 = !DILocation(line: 32, column: 4, scope: !7)
