
001Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ba0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08003d30  08003d30  00013d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003dfc  08003dfc  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08003dfc  08003dfc  00013dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e04  08003e04  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e04  08003e04  00013e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e08  08003e08  00013e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003e0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00012db0  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012e28  20012e28  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fb75  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000243d  00000000  00000000  0002fc1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d18  00000000  00000000  00032060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c10  00000000  00000000  00032d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229e1  00000000  00000000  00033988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e624  00000000  00000000  00056369  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1b18  00000000  00000000  0006498d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001364a5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c2c  00000000  00000000  001364f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003d18 	.word	0x08003d18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08003d18 	.word	0x08003d18

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96e 	b.w	80004c4 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468c      	mov	ip, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	f040 8083 	bne.w	8000316 <__udivmoddi4+0x116>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d947      	bls.n	80002a6 <__udivmoddi4+0xa6>
 8000216:	fab2 f282 	clz	r2, r2
 800021a:	b142      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021c:	f1c2 0020 	rsb	r0, r2, #32
 8000220:	fa24 f000 	lsr.w	r0, r4, r0
 8000224:	4091      	lsls	r1, r2
 8000226:	4097      	lsls	r7, r2
 8000228:	ea40 0c01 	orr.w	ip, r0, r1
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbbc f6f8 	udiv	r6, ip, r8
 8000238:	fa1f fe87 	uxth.w	lr, r7
 800023c:	fb08 c116 	mls	r1, r8, r6, ip
 8000240:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000244:	fb06 f10e 	mul.w	r1, r6, lr
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18fb      	adds	r3, r7, r3
 800024e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000252:	f080 8119 	bcs.w	8000488 <__udivmoddi4+0x288>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8116 	bls.w	8000488 <__udivmoddi4+0x288>
 800025c:	3e02      	subs	r6, #2
 800025e:	443b      	add	r3, r7
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0f8 	udiv	r0, r3, r8
 8000268:	fb08 3310 	mls	r3, r8, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fe0e 	mul.w	lr, r0, lr
 8000274:	45a6      	cmp	lr, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	193c      	adds	r4, r7, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295
 800027e:	f080 8105 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000282:	45a6      	cmp	lr, r4
 8000284:	f240 8102 	bls.w	800048c <__udivmoddi4+0x28c>
 8000288:	3802      	subs	r0, #2
 800028a:	443c      	add	r4, r7
 800028c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000290:	eba4 040e 	sub.w	r4, r4, lr
 8000294:	2600      	movs	r6, #0
 8000296:	b11d      	cbz	r5, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c5 4300 	strd	r4, r3, [r5]
 80002a0:	4631      	mov	r1, r6
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	b902      	cbnz	r2, 80002aa <__udivmoddi4+0xaa>
 80002a8:	deff      	udf	#255	; 0xff
 80002aa:	fab2 f282 	clz	r2, r2
 80002ae:	2a00      	cmp	r2, #0
 80002b0:	d150      	bne.n	8000354 <__udivmoddi4+0x154>
 80002b2:	1bcb      	subs	r3, r1, r7
 80002b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b8:	fa1f f887 	uxth.w	r8, r7
 80002bc:	2601      	movs	r6, #1
 80002be:	fbb3 fcfe 	udiv	ip, r3, lr
 80002c2:	0c21      	lsrs	r1, r4, #16
 80002c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002cc:	fb08 f30c 	mul.w	r3, r8, ip
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xe4>
 80002d4:	1879      	adds	r1, r7, r1
 80002d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002da:	d202      	bcs.n	80002e2 <__udivmoddi4+0xe2>
 80002dc:	428b      	cmp	r3, r1
 80002de:	f200 80e9 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 80002e2:	4684      	mov	ip, r0
 80002e4:	1ac9      	subs	r1, r1, r3
 80002e6:	b2a3      	uxth	r3, r4
 80002e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002ec:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f4:	fb08 f800 	mul.w	r8, r8, r0
 80002f8:	45a0      	cmp	r8, r4
 80002fa:	d907      	bls.n	800030c <__udivmoddi4+0x10c>
 80002fc:	193c      	adds	r4, r7, r4
 80002fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000302:	d202      	bcs.n	800030a <__udivmoddi4+0x10a>
 8000304:	45a0      	cmp	r8, r4
 8000306:	f200 80d9 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 800030a:	4618      	mov	r0, r3
 800030c:	eba4 0408 	sub.w	r4, r4, r8
 8000310:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000314:	e7bf      	b.n	8000296 <__udivmoddi4+0x96>
 8000316:	428b      	cmp	r3, r1
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x12e>
 800031a:	2d00      	cmp	r5, #0
 800031c:	f000 80b1 	beq.w	8000482 <__udivmoddi4+0x282>
 8000320:	2600      	movs	r6, #0
 8000322:	e9c5 0100 	strd	r0, r1, [r5]
 8000326:	4630      	mov	r0, r6
 8000328:	4631      	mov	r1, r6
 800032a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032e:	fab3 f683 	clz	r6, r3
 8000332:	2e00      	cmp	r6, #0
 8000334:	d14a      	bne.n	80003cc <__udivmoddi4+0x1cc>
 8000336:	428b      	cmp	r3, r1
 8000338:	d302      	bcc.n	8000340 <__udivmoddi4+0x140>
 800033a:	4282      	cmp	r2, r0
 800033c:	f200 80b8 	bhi.w	80004b0 <__udivmoddi4+0x2b0>
 8000340:	1a84      	subs	r4, r0, r2
 8000342:	eb61 0103 	sbc.w	r1, r1, r3
 8000346:	2001      	movs	r0, #1
 8000348:	468c      	mov	ip, r1
 800034a:	2d00      	cmp	r5, #0
 800034c:	d0a8      	beq.n	80002a0 <__udivmoddi4+0xa0>
 800034e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000354:	f1c2 0320 	rsb	r3, r2, #32
 8000358:	fa20 f603 	lsr.w	r6, r0, r3
 800035c:	4097      	lsls	r7, r2
 800035e:	fa01 f002 	lsl.w	r0, r1, r2
 8000362:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000366:	40d9      	lsrs	r1, r3
 8000368:	4330      	orrs	r0, r6
 800036a:	0c03      	lsrs	r3, r0, #16
 800036c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000370:	fa1f f887 	uxth.w	r8, r7
 8000374:	fb0e 1116 	mls	r1, lr, r6, r1
 8000378:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037c:	fb06 f108 	mul.w	r1, r6, r8
 8000380:	4299      	cmp	r1, r3
 8000382:	fa04 f402 	lsl.w	r4, r4, r2
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x19c>
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	f106 3cff 	add.w	ip, r6, #4294967295
 800038e:	f080 808d 	bcs.w	80004ac <__udivmoddi4+0x2ac>
 8000392:	4299      	cmp	r1, r3
 8000394:	f240 808a 	bls.w	80004ac <__udivmoddi4+0x2ac>
 8000398:	3e02      	subs	r6, #2
 800039a:	443b      	add	r3, r7
 800039c:	1a5b      	subs	r3, r3, r1
 800039e:	b281      	uxth	r1, r0
 80003a0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb00 f308 	mul.w	r3, r0, r8
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x1c4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ba:	d273      	bcs.n	80004a4 <__udivmoddi4+0x2a4>
 80003bc:	428b      	cmp	r3, r1
 80003be:	d971      	bls.n	80004a4 <__udivmoddi4+0x2a4>
 80003c0:	3802      	subs	r0, #2
 80003c2:	4439      	add	r1, r7
 80003c4:	1acb      	subs	r3, r1, r3
 80003c6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003ca:	e778      	b.n	80002be <__udivmoddi4+0xbe>
 80003cc:	f1c6 0c20 	rsb	ip, r6, #32
 80003d0:	fa03 f406 	lsl.w	r4, r3, r6
 80003d4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d8:	431c      	orrs	r4, r3
 80003da:	fa20 f70c 	lsr.w	r7, r0, ip
 80003de:	fa01 f306 	lsl.w	r3, r1, r6
 80003e2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003e6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003ea:	431f      	orrs	r7, r3
 80003ec:	0c3b      	lsrs	r3, r7, #16
 80003ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80003f2:	fa1f f884 	uxth.w	r8, r4
 80003f6:	fb0e 1119 	mls	r1, lr, r9, r1
 80003fa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003fe:	fb09 fa08 	mul.w	sl, r9, r8
 8000402:	458a      	cmp	sl, r1
 8000404:	fa02 f206 	lsl.w	r2, r2, r6
 8000408:	fa00 f306 	lsl.w	r3, r0, r6
 800040c:	d908      	bls.n	8000420 <__udivmoddi4+0x220>
 800040e:	1861      	adds	r1, r4, r1
 8000410:	f109 30ff 	add.w	r0, r9, #4294967295
 8000414:	d248      	bcs.n	80004a8 <__udivmoddi4+0x2a8>
 8000416:	458a      	cmp	sl, r1
 8000418:	d946      	bls.n	80004a8 <__udivmoddi4+0x2a8>
 800041a:	f1a9 0902 	sub.w	r9, r9, #2
 800041e:	4421      	add	r1, r4
 8000420:	eba1 010a 	sub.w	r1, r1, sl
 8000424:	b2bf      	uxth	r7, r7
 8000426:	fbb1 f0fe 	udiv	r0, r1, lr
 800042a:	fb0e 1110 	mls	r1, lr, r0, r1
 800042e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000432:	fb00 f808 	mul.w	r8, r0, r8
 8000436:	45b8      	cmp	r8, r7
 8000438:	d907      	bls.n	800044a <__udivmoddi4+0x24a>
 800043a:	19e7      	adds	r7, r4, r7
 800043c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000440:	d22e      	bcs.n	80004a0 <__udivmoddi4+0x2a0>
 8000442:	45b8      	cmp	r8, r7
 8000444:	d92c      	bls.n	80004a0 <__udivmoddi4+0x2a0>
 8000446:	3802      	subs	r0, #2
 8000448:	4427      	add	r7, r4
 800044a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044e:	eba7 0708 	sub.w	r7, r7, r8
 8000452:	fba0 8902 	umull	r8, r9, r0, r2
 8000456:	454f      	cmp	r7, r9
 8000458:	46c6      	mov	lr, r8
 800045a:	4649      	mov	r1, r9
 800045c:	d31a      	bcc.n	8000494 <__udivmoddi4+0x294>
 800045e:	d017      	beq.n	8000490 <__udivmoddi4+0x290>
 8000460:	b15d      	cbz	r5, 800047a <__udivmoddi4+0x27a>
 8000462:	ebb3 020e 	subs.w	r2, r3, lr
 8000466:	eb67 0701 	sbc.w	r7, r7, r1
 800046a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800046e:	40f2      	lsrs	r2, r6
 8000470:	ea4c 0202 	orr.w	r2, ip, r2
 8000474:	40f7      	lsrs	r7, r6
 8000476:	e9c5 2700 	strd	r2, r7, [r5]
 800047a:	2600      	movs	r6, #0
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	462e      	mov	r6, r5
 8000484:	4628      	mov	r0, r5
 8000486:	e70b      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000488:	4606      	mov	r6, r0
 800048a:	e6e9      	b.n	8000260 <__udivmoddi4+0x60>
 800048c:	4618      	mov	r0, r3
 800048e:	e6fd      	b.n	800028c <__udivmoddi4+0x8c>
 8000490:	4543      	cmp	r3, r8
 8000492:	d2e5      	bcs.n	8000460 <__udivmoddi4+0x260>
 8000494:	ebb8 0e02 	subs.w	lr, r8, r2
 8000498:	eb69 0104 	sbc.w	r1, r9, r4
 800049c:	3801      	subs	r0, #1
 800049e:	e7df      	b.n	8000460 <__udivmoddi4+0x260>
 80004a0:	4608      	mov	r0, r1
 80004a2:	e7d2      	b.n	800044a <__udivmoddi4+0x24a>
 80004a4:	4660      	mov	r0, ip
 80004a6:	e78d      	b.n	80003c4 <__udivmoddi4+0x1c4>
 80004a8:	4681      	mov	r9, r0
 80004aa:	e7b9      	b.n	8000420 <__udivmoddi4+0x220>
 80004ac:	4666      	mov	r6, ip
 80004ae:	e775      	b.n	800039c <__udivmoddi4+0x19c>
 80004b0:	4630      	mov	r0, r6
 80004b2:	e74a      	b.n	800034a <__udivmoddi4+0x14a>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	4439      	add	r1, r7
 80004ba:	e713      	b.n	80002e4 <__udivmoddi4+0xe4>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	e724      	b.n	800030c <__udivmoddi4+0x10c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b088      	sub	sp, #32
 80004cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ce:	f000 fbaf 	bl	8000c30 <HAL_Init>

  /* USER CODE BEGIN Init */


  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello World from Task-1", 2, &task1_handle);
 80004d2:	f107 0308 	add.w	r3, r7, #8
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	2302      	movs	r3, #2
 80004da:	9300      	str	r3, [sp, #0]
 80004dc:	4b1b      	ldr	r3, [pc, #108]	; (800054c <main+0x84>)
 80004de:	22c8      	movs	r2, #200	; 0xc8
 80004e0:	491b      	ldr	r1, [pc, #108]	; (8000550 <main+0x88>)
 80004e2:	481c      	ldr	r0, [pc, #112]	; (8000554 <main+0x8c>)
 80004e4:	f001 fe15 	bl	8002112 <xTaskCreate>
 80004e8:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d00a      	beq.n	8000506 <main+0x3e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80004f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004f4:	f383 8811 	msr	BASEPRI, r3
 80004f8:	f3bf 8f6f 	isb	sy
 80004fc:	f3bf 8f4f 	dsb	sy
 8000500:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000502:	bf00      	nop
 8000504:	e7fe      	b.n	8000504 <main+0x3c>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello World from Task-2", 2, &task2_handle);
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	2302      	movs	r3, #2
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	4b12      	ldr	r3, [pc, #72]	; (8000558 <main+0x90>)
 8000510:	22c8      	movs	r2, #200	; 0xc8
 8000512:	4912      	ldr	r1, [pc, #72]	; (800055c <main+0x94>)
 8000514:	4812      	ldr	r0, [pc, #72]	; (8000560 <main+0x98>)
 8000516:	f001 fdfc 	bl	8002112 <xTaskCreate>
 800051a:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	2b01      	cmp	r3, #1
 8000520:	d00a      	beq.n	8000538 <main+0x70>
        __asm volatile
 8000522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000526:	f383 8811 	msr	BASEPRI, r3
 800052a:	f3bf 8f6f 	isb	sy
 800052e:	f3bf 8f4f 	dsb	sy
 8000532:	60fb      	str	r3, [r7, #12]
    }
 8000534:	bf00      	nop
 8000536:	e7fe      	b.n	8000536 <main+0x6e>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000538:	f000 f816 	bl	8000568 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  printf("test\n");
 800053c:	4809      	ldr	r0, [pc, #36]	; (8000564 <main+0x9c>)
 800053e:	f002 ff85 	bl	800344c <puts>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000542:	f000 f87b 	bl	800063c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  // start the freeRTOS schedular
  vTaskStartScheduler();
 8000546:	f001 ff5f 	bl	8002408 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800054a:	e7fe      	b.n	800054a <main+0x82>
 800054c:	08003d30 	.word	0x08003d30
 8000550:	08003d48 	.word	0x08003d48
 8000554:	080008f9 	.word	0x080008f9
 8000558:	08003d50 	.word	0x08003d50
 800055c:	08003d68 	.word	0x08003d68
 8000560:	08000909 	.word	0x08000909
 8000564:	08003d70 	.word	0x08003d70

08000568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b094      	sub	sp, #80	; 0x50
 800056c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056e:	f107 0320 	add.w	r3, r7, #32
 8000572:	2230      	movs	r2, #48	; 0x30
 8000574:	2100      	movs	r1, #0
 8000576:	4618      	mov	r0, r3
 8000578:	f002 fef2 	bl	8003360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057c:	f107 030c 	add.w	r3, r7, #12
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
 800058a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800058c:	2300      	movs	r3, #0
 800058e:	60bb      	str	r3, [r7, #8]
 8000590:	4b28      	ldr	r3, [pc, #160]	; (8000634 <SystemClock_Config+0xcc>)
 8000592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000594:	4a27      	ldr	r2, [pc, #156]	; (8000634 <SystemClock_Config+0xcc>)
 8000596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800059a:	6413      	str	r3, [r2, #64]	; 0x40
 800059c:	4b25      	ldr	r3, [pc, #148]	; (8000634 <SystemClock_Config+0xcc>)
 800059e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a4:	60bb      	str	r3, [r7, #8]
 80005a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a8:	2300      	movs	r3, #0
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	4b22      	ldr	r3, [pc, #136]	; (8000638 <SystemClock_Config+0xd0>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a21      	ldr	r2, [pc, #132]	; (8000638 <SystemClock_Config+0xd0>)
 80005b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005b6:	6013      	str	r3, [r2, #0]
 80005b8:	4b1f      	ldr	r3, [pc, #124]	; (8000638 <SystemClock_Config+0xd0>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005c4:	2302      	movs	r3, #2
 80005c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c8:	2301      	movs	r3, #1
 80005ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005cc:	2310      	movs	r3, #16
 80005ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d0:	2302      	movs	r3, #2
 80005d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d4:	2300      	movs	r3, #0
 80005d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005d8:	2308      	movs	r3, #8
 80005da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80005dc:	2332      	movs	r3, #50	; 0x32
 80005de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005e0:	2304      	movs	r3, #4
 80005e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005e4:	2307      	movs	r3, #7
 80005e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e8:	f107 0320 	add.w	r3, r7, #32
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 fdf9 	bl	80011e4 <HAL_RCC_OscConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005f8:	f000 f9a0 	bl	800093c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fc:	230f      	movs	r3, #15
 80005fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000600:	2302      	movs	r3, #2
 8000602:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000608:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800060c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800060e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000612:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f001 f85a 	bl	80016d4 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000626:	f000 f989 	bl	800093c <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3750      	adds	r7, #80	; 0x50
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	40023800 	.word	0x40023800
 8000638:	40007000 	.word	0x40007000

0800063c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08c      	sub	sp, #48	; 0x30
 8000640:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	609a      	str	r2, [r3, #8]
 800064e:	60da      	str	r2, [r3, #12]
 8000650:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	61bb      	str	r3, [r7, #24]
 8000656:	4ba2      	ldr	r3, [pc, #648]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	4aa1      	ldr	r2, [pc, #644]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 800065c:	f043 0310 	orr.w	r3, r3, #16
 8000660:	6313      	str	r3, [r2, #48]	; 0x30
 8000662:	4b9f      	ldr	r3, [pc, #636]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	f003 0310 	and.w	r3, r3, #16
 800066a:	61bb      	str	r3, [r7, #24]
 800066c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	4b9b      	ldr	r3, [pc, #620]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	4a9a      	ldr	r2, [pc, #616]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 8000678:	f043 0304 	orr.w	r3, r3, #4
 800067c:	6313      	str	r3, [r2, #48]	; 0x30
 800067e:	4b98      	ldr	r3, [pc, #608]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	f003 0304 	and.w	r3, r3, #4
 8000686:	617b      	str	r3, [r7, #20]
 8000688:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	613b      	str	r3, [r7, #16]
 800068e:	4b94      	ldr	r3, [pc, #592]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a93      	ldr	r2, [pc, #588]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 8000694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b91      	ldr	r3, [pc, #580]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a2:	613b      	str	r3, [r7, #16]
 80006a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	4b8d      	ldr	r3, [pc, #564]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	4a8c      	ldr	r2, [pc, #560]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	6313      	str	r3, [r2, #48]	; 0x30
 80006b6:	4b8a      	ldr	r3, [pc, #552]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b86      	ldr	r3, [pc, #536]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ca:	4a85      	ldr	r2, [pc, #532]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006cc:	f043 0302 	orr.w	r3, r3, #2
 80006d0:	6313      	str	r3, [r2, #48]	; 0x30
 80006d2:	4b83      	ldr	r3, [pc, #524]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	f003 0302 	and.w	r3, r3, #2
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b7f      	ldr	r3, [pc, #508]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	4a7e      	ldr	r2, [pc, #504]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006e8:	f043 0308 	orr.w	r3, r3, #8
 80006ec:	6313      	str	r3, [r2, #48]	; 0x30
 80006ee:	4b7c      	ldr	r3, [pc, #496]	; (80008e0 <MX_GPIO_Init+0x2a4>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	f003 0308 	and.w	r3, r3, #8
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2108      	movs	r1, #8
 80006fe:	4879      	ldr	r0, [pc, #484]	; (80008e4 <MX_GPIO_Init+0x2a8>)
 8000700:	f000 fd56 	bl	80011b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000704:	2201      	movs	r2, #1
 8000706:	2101      	movs	r1, #1
 8000708:	4877      	ldr	r0, [pc, #476]	; (80008e8 <MX_GPIO_Init+0x2ac>)
 800070a:	f000 fd51 	bl	80011b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800070e:	2200      	movs	r2, #0
 8000710:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000714:	4875      	ldr	r0, [pc, #468]	; (80008ec <MX_GPIO_Init+0x2b0>)
 8000716:	f000 fd4b 	bl	80011b0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800071a:	2308      	movs	r3, #8
 800071c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071e:	2301      	movs	r3, #1
 8000720:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000726:	2300      	movs	r3, #0
 8000728:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800072a:	f107 031c 	add.w	r3, r7, #28
 800072e:	4619      	mov	r1, r3
 8000730:	486c      	ldr	r0, [pc, #432]	; (80008e4 <MX_GPIO_Init+0x2a8>)
 8000732:	f000 fba1 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000736:	2301      	movs	r3, #1
 8000738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073a:	2301      	movs	r3, #1
 800073c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000742:	2300      	movs	r3, #0
 8000744:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	4619      	mov	r1, r3
 800074c:	4866      	ldr	r0, [pc, #408]	; (80008e8 <MX_GPIO_Init+0x2ac>)
 800074e:	f000 fb93 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000752:	2308      	movs	r3, #8
 8000754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000756:	2302      	movs	r3, #2
 8000758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075e:	2300      	movs	r3, #0
 8000760:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000762:	2305      	movs	r3, #5
 8000764:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000766:	f107 031c 	add.w	r3, r7, #28
 800076a:	4619      	mov	r1, r3
 800076c:	485e      	ldr	r0, [pc, #376]	; (80008e8 <MX_GPIO_Init+0x2ac>)
 800076e:	f000 fb83 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000772:	2301      	movs	r3, #1
 8000774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000776:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800077a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000780:	f107 031c 	add.w	r3, r7, #28
 8000784:	4619      	mov	r1, r3
 8000786:	485a      	ldr	r0, [pc, #360]	; (80008f0 <MX_GPIO_Init+0x2b4>)
 8000788:	f000 fb76 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800078c:	2310      	movs	r3, #16
 800078e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000790:	2302      	movs	r3, #2
 8000792:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	2300      	movs	r3, #0
 8000796:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	2300      	movs	r3, #0
 800079a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800079c:	2306      	movs	r3, #6
 800079e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80007a0:	f107 031c 	add.w	r3, r7, #28
 80007a4:	4619      	mov	r1, r3
 80007a6:	4852      	ldr	r0, [pc, #328]	; (80008f0 <MX_GPIO_Init+0x2b4>)
 80007a8:	f000 fb66 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80007ac:	23e0      	movs	r3, #224	; 0xe0
 80007ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b0:	2302      	movs	r3, #2
 80007b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80007bc:	2305      	movs	r3, #5
 80007be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c0:	f107 031c 	add.w	r3, r7, #28
 80007c4:	4619      	mov	r1, r3
 80007c6:	484a      	ldr	r0, [pc, #296]	; (80008f0 <MX_GPIO_Init+0x2b4>)
 80007c8:	f000 fb56 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80007cc:	2304      	movs	r3, #4
 80007ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	4845      	ldr	r0, [pc, #276]	; (80008f4 <MX_GPIO_Init+0x2b8>)
 80007e0:	f000 fb4a 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80007e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ea:	2302      	movs	r3, #2
 80007ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007f6:	2305      	movs	r3, #5
 80007f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	4619      	mov	r1, r3
 8000800:	483c      	ldr	r0, [pc, #240]	; (80008f4 <MX_GPIO_Init+0x2b8>)
 8000802:	f000 fb39 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000806:	f24f 0310 	movw	r3, #61456	; 0xf010
 800080a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080c:	2301      	movs	r3, #1
 800080e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	2300      	movs	r3, #0
 8000816:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000818:	f107 031c 	add.w	r3, r7, #28
 800081c:	4619      	mov	r1, r3
 800081e:	4833      	ldr	r0, [pc, #204]	; (80008ec <MX_GPIO_Init+0x2b0>)
 8000820:	f000 fb2a 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000824:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082a:	2302      	movs	r3, #2
 800082c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2300      	movs	r3, #0
 8000834:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000836:	2306      	movs	r3, #6
 8000838:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	4619      	mov	r1, r3
 8000840:	4829      	ldr	r0, [pc, #164]	; (80008e8 <MX_GPIO_Init+0x2ac>)
 8000842:	f000 fb19 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000846:	f44f 7300 	mov.w	r3, #512	; 0x200
 800084a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800084c:	2300      	movs	r3, #0
 800084e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000854:	f107 031c 	add.w	r3, r7, #28
 8000858:	4619      	mov	r1, r3
 800085a:	4825      	ldr	r0, [pc, #148]	; (80008f0 <MX_GPIO_Init+0x2b4>)
 800085c:	f000 fb0c 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000860:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	2302      	movs	r3, #2
 8000868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086e:	2300      	movs	r3, #0
 8000870:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000872:	230a      	movs	r3, #10
 8000874:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	4619      	mov	r1, r3
 800087c:	481c      	ldr	r0, [pc, #112]	; (80008f0 <MX_GPIO_Init+0x2b4>)
 800087e:	f000 fafb 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000882:	2320      	movs	r3, #32
 8000884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000886:	2300      	movs	r3, #0
 8000888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800088e:	f107 031c 	add.w	r3, r7, #28
 8000892:	4619      	mov	r1, r3
 8000894:	4815      	ldr	r0, [pc, #84]	; (80008ec <MX_GPIO_Init+0x2b0>)
 8000896:	f000 faef 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800089a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008a0:	2312      	movs	r3, #18
 80008a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008ac:	2304      	movs	r3, #4
 80008ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	f107 031c 	add.w	r3, r7, #28
 80008b4:	4619      	mov	r1, r3
 80008b6:	480f      	ldr	r0, [pc, #60]	; (80008f4 <MX_GPIO_Init+0x2b8>)
 80008b8:	f000 fade 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008bc:	2302      	movs	r3, #2
 80008be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008c0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	4619      	mov	r1, r3
 80008d0:	4804      	ldr	r0, [pc, #16]	; (80008e4 <MX_GPIO_Init+0x2a8>)
 80008d2:	f000 fad1 	bl	8000e78 <HAL_GPIO_Init>

}
 80008d6:	bf00      	nop
 80008d8:	3730      	adds	r7, #48	; 0x30
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40021000 	.word	0x40021000
 80008e8:	40020800 	.word	0x40020800
 80008ec:	40020c00 	.word	0x40020c00
 80008f0:	40020000 	.word	0x40020000
 80008f4:	40020400 	.word	0x40020400

080008f8 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void *parameters)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f002 fda3 	bl	800344c <puts>
 8000906:	e7fb      	b.n	8000900 <task1_handler+0x8>

08000908 <task2_handler>:
	}
}

static void task2_handler(void *parameters)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f002 fd9b 	bl	800344c <puts>
 8000916:	e7fb      	b.n	8000910 <task2_handler+0x8>

08000918 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a04      	ldr	r2, [pc, #16]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d101      	bne.n	800092e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800092a:	f000 f9a3 	bl	8000c74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40001000 	.word	0x40001000

0800093c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000940:	b672      	cpsid	i
}
 8000942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000944:	e7fe      	b.n	8000944 <Error_Handler+0x8>
	...

08000948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	4b10      	ldr	r3, [pc, #64]	; (8000994 <HAL_MspInit+0x4c>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000956:	4a0f      	ldr	r2, [pc, #60]	; (8000994 <HAL_MspInit+0x4c>)
 8000958:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800095c:	6453      	str	r3, [r2, #68]	; 0x44
 800095e:	4b0d      	ldr	r3, [pc, #52]	; (8000994 <HAL_MspInit+0x4c>)
 8000960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	603b      	str	r3, [r7, #0]
 800096e:	4b09      	ldr	r3, [pc, #36]	; (8000994 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000972:	4a08      	ldr	r2, [pc, #32]	; (8000994 <HAL_MspInit+0x4c>)
 8000974:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000978:	6413      	str	r3, [r2, #64]	; 0x40
 800097a:	4b06      	ldr	r3, [pc, #24]	; (8000994 <HAL_MspInit+0x4c>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800

08000998 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08c      	sub	sp, #48	; 0x30
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80009a8:	2200      	movs	r2, #0
 80009aa:	6879      	ldr	r1, [r7, #4]
 80009ac:	2036      	movs	r0, #54	; 0x36
 80009ae:	f000 fa39 	bl	8000e24 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009b2:	2036      	movs	r0, #54	; 0x36
 80009b4:	f000 fa52 	bl	8000e5c <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009b8:	2300      	movs	r3, #0
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <HAL_InitTick+0xa4>)
 80009be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c0:	4a1e      	ldr	r2, [pc, #120]	; (8000a3c <HAL_InitTick+0xa4>)
 80009c2:	f043 0310 	orr.w	r3, r3, #16
 80009c6:	6413      	str	r3, [r2, #64]	; 0x40
 80009c8:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <HAL_InitTick+0xa4>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	f003 0310 	and.w	r3, r3, #16
 80009d0:	60fb      	str	r3, [r7, #12]
 80009d2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009d4:	f107 0210 	add.w	r2, r7, #16
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	4611      	mov	r1, r2
 80009de:	4618      	mov	r0, r3
 80009e0:	f001 f860 	bl	8001aa4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80009e4:	f001 f84a 	bl	8001a7c <HAL_RCC_GetPCLK1Freq>
 80009e8:	4603      	mov	r3, r0
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009f0:	4a13      	ldr	r2, [pc, #76]	; (8000a40 <HAL_InitTick+0xa8>)
 80009f2:	fba2 2303 	umull	r2, r3, r2, r3
 80009f6:	0c9b      	lsrs	r3, r3, #18
 80009f8:	3b01      	subs	r3, #1
 80009fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80009fc:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <HAL_InitTick+0xac>)
 80009fe:	4a12      	ldr	r2, [pc, #72]	; (8000a48 <HAL_InitTick+0xb0>)
 8000a00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a02:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <HAL_InitTick+0xac>)
 8000a04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a08:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	; (8000a44 <HAL_InitTick+0xac>)
 8000a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a0e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <HAL_InitTick+0xac>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a16:	4b0b      	ldr	r3, [pc, #44]	; (8000a44 <HAL_InitTick+0xac>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000a1c:	4809      	ldr	r0, [pc, #36]	; (8000a44 <HAL_InitTick+0xac>)
 8000a1e:	f001 f873 	bl	8001b08 <HAL_TIM_Base_Init>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d104      	bne.n	8000a32 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000a28:	4806      	ldr	r0, [pc, #24]	; (8000a44 <HAL_InitTick+0xac>)
 8000a2a:	f001 f8c7 	bl	8001bbc <HAL_TIM_Base_Start_IT>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	e000      	b.n	8000a34 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a32:	2301      	movs	r3, #1
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3730      	adds	r7, #48	; 0x30
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	431bde83 	.word	0x431bde83
 8000a44:	20012dcc 	.word	0x20012dcc
 8000a48:	40001000 	.word	0x40001000

08000a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <NMI_Handler+0x4>

08000a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a56:	e7fe      	b.n	8000a56 <HardFault_Handler+0x4>

08000a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <MemManage_Handler+0x4>

08000a5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a62:	e7fe      	b.n	8000a62 <BusFault_Handler+0x4>

08000a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <UsageFault_Handler+0x4>

08000a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a7c:	4802      	ldr	r0, [pc, #8]	; (8000a88 <TIM6_DAC_IRQHandler+0x10>)
 8000a7e:	f001 f90d 	bl	8001c9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20012dcc 	.word	0x20012dcc

08000a8c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000a96:	4b0f      	ldr	r3, [pc, #60]	; (8000ad4 <ITM_SendChar+0x48>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a0e      	ldr	r2, [pc, #56]	; (8000ad4 <ITM_SendChar+0x48>)
 8000a9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000aa0:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	; (8000ad8 <ITM_SendChar+0x4c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a0c      	ldr	r2, [pc, #48]	; (8000ad8 <ITM_SendChar+0x4c>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000aae:	bf00      	nop
 8000ab0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d0f8      	beq.n	8000ab0 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000abe:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	6013      	str	r3, [r2, #0]
}
 8000ac6:	bf00      	nop
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000edfc 	.word	0xe000edfc
 8000ad8:	e0000e00 	.word	0xe0000e00

08000adc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	e00a      	b.n	8000b04 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000aee:	f3af 8000 	nop.w
 8000af2:	4601      	mov	r1, r0
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	1c5a      	adds	r2, r3, #1
 8000af8:	60ba      	str	r2, [r7, #8]
 8000afa:	b2ca      	uxtb	r2, r1
 8000afc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	3301      	adds	r3, #1
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	697a      	ldr	r2, [r7, #20]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	dbf0      	blt.n	8000aee <_read+0x12>
	}

return len;
 8000b0c:	687b      	ldr	r3, [r7, #4]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b086      	sub	sp, #24
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b22:	2300      	movs	r3, #0
 8000b24:	617b      	str	r3, [r7, #20]
 8000b26:	e009      	b.n	8000b3c <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	1c5a      	adds	r2, r3, #1
 8000b2c:	60ba      	str	r2, [r7, #8]
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ffab 	bl	8000a8c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	617b      	str	r3, [r7, #20]
 8000b3c:	697a      	ldr	r2, [r7, #20]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	dbf1      	blt.n	8000b28 <_write+0x12>
	}
	return len;
 8000b44:	687b      	ldr	r3, [r7, #4]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <_close>:

int _close(int file)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	b083      	sub	sp, #12
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
	return -1;
 8000b56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b66:	b480      	push	{r7}
 8000b68:	b083      	sub	sp, #12
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
 8000b6e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b76:	605a      	str	r2, [r3, #4]
	return 0;
 8000b78:	2300      	movs	r3, #0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <_isatty>:

int _isatty(int file)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b083      	sub	sp, #12
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
	return 1;
 8000b8e:	2301      	movs	r3, #1
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
	return 0;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3714      	adds	r7, #20
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
	...

08000bb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <SystemInit+0x20>)
 8000bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <SystemInit+0x20>)
 8000bc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000bdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000be0:	480d      	ldr	r0, [pc, #52]	; (8000c18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000be2:	490e      	ldr	r1, [pc, #56]	; (8000c1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000be4:	4a0e      	ldr	r2, [pc, #56]	; (8000c20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be8:	e002      	b.n	8000bf0 <LoopCopyDataInit>

08000bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bee:	3304      	adds	r3, #4

08000bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf4:	d3f9      	bcc.n	8000bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf6:	4a0b      	ldr	r2, [pc, #44]	; (8000c24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bf8:	4c0b      	ldr	r4, [pc, #44]	; (8000c28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bfc:	e001      	b.n	8000c02 <LoopFillZerobss>

08000bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c00:	3204      	adds	r2, #4

08000c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c04:	d3fb      	bcc.n	8000bfe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c06:	f7ff ffd7 	bl	8000bb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c0a:	f002 fb85 	bl	8003318 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c0e:	f7ff fc5b 	bl	80004c8 <main>
  bx  lr    
 8000c12:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c1c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000c20:	08003e0c 	.word	0x08003e0c
  ldr r2, =_sbss
 8000c24:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000c28:	20012e28 	.word	0x20012e28

08000c2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c2c:	e7fe      	b.n	8000c2c <ADC_IRQHandler>
	...

08000c30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c34:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <HAL_Init+0x40>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a0d      	ldr	r2, [pc, #52]	; (8000c70 <HAL_Init+0x40>)
 8000c3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <HAL_Init+0x40>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a0a      	ldr	r2, [pc, #40]	; (8000c70 <HAL_Init+0x40>)
 8000c46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <HAL_Init+0x40>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a07      	ldr	r2, [pc, #28]	; (8000c70 <HAL_Init+0x40>)
 8000c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c58:	2003      	movs	r0, #3
 8000c5a:	f000 f8d8 	bl	8000e0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff fe9a 	bl	8000998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c64:	f7ff fe70 	bl	8000948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023c00 	.word	0x40023c00

08000c74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <HAL_IncTick+0x20>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_IncTick+0x24>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4413      	add	r3, r2
 8000c84:	4a04      	ldr	r2, [pc, #16]	; (8000c98 <HAL_IncTick+0x24>)
 8000c86:	6013      	str	r3, [r2, #0]
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	20000008 	.word	0x20000008
 8000c98:	20012e14 	.word	0x20012e14

08000c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca0:	4b03      	ldr	r3, [pc, #12]	; (8000cb0 <HAL_GetTick+0x14>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20012e14 	.word	0x20012e14

08000cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f003 0307 	and.w	r3, r3, #7
 8000cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cca:	68ba      	ldr	r2, [r7, #8]
 8000ccc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ce6:	4a04      	ldr	r2, [pc, #16]	; (8000cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	60d3      	str	r3, [r2, #12]
}
 8000cec:	bf00      	nop
 8000cee:	3714      	adds	r7, #20
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d00:	4b04      	ldr	r3, [pc, #16]	; (8000d14 <__NVIC_GetPriorityGrouping+0x18>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	0a1b      	lsrs	r3, r3, #8
 8000d06:	f003 0307 	and.w	r3, r3, #7
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	db0b      	blt.n	8000d42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	f003 021f 	and.w	r2, r3, #31
 8000d30:	4907      	ldr	r1, [pc, #28]	; (8000d50 <__NVIC_EnableIRQ+0x38>)
 8000d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d36:	095b      	lsrs	r3, r3, #5
 8000d38:	2001      	movs	r0, #1
 8000d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	e000e100 	.word	0xe000e100

08000d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	6039      	str	r1, [r7, #0]
 8000d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	db0a      	blt.n	8000d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	490c      	ldr	r1, [pc, #48]	; (8000da0 <__NVIC_SetPriority+0x4c>)
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	0112      	lsls	r2, r2, #4
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	440b      	add	r3, r1
 8000d78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d7c:	e00a      	b.n	8000d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	b2da      	uxtb	r2, r3
 8000d82:	4908      	ldr	r1, [pc, #32]	; (8000da4 <__NVIC_SetPriority+0x50>)
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	f003 030f 	and.w	r3, r3, #15
 8000d8a:	3b04      	subs	r3, #4
 8000d8c:	0112      	lsls	r2, r2, #4
 8000d8e:	b2d2      	uxtb	r2, r2
 8000d90:	440b      	add	r3, r1
 8000d92:	761a      	strb	r2, [r3, #24]
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000e100 	.word	0xe000e100
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b089      	sub	sp, #36	; 0x24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	f1c3 0307 	rsb	r3, r3, #7
 8000dc2:	2b04      	cmp	r3, #4
 8000dc4:	bf28      	it	cs
 8000dc6:	2304      	movcs	r3, #4
 8000dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	2b06      	cmp	r3, #6
 8000dd0:	d902      	bls.n	8000dd8 <NVIC_EncodePriority+0x30>
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3b03      	subs	r3, #3
 8000dd6:	e000      	b.n	8000dda <NVIC_EncodePriority+0x32>
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8000de0:	69bb      	ldr	r3, [r7, #24]
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	43da      	mvns	r2, r3
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	401a      	ands	r2, r3
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df0:	f04f 31ff 	mov.w	r1, #4294967295
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfa:	43d9      	mvns	r1, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e00:	4313      	orrs	r3, r2
         );
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3724      	adds	r7, #36	; 0x24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b082      	sub	sp, #8
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff ff4c 	bl	8000cb4 <__NVIC_SetPriorityGrouping>
}
 8000e1c:	bf00      	nop
 8000e1e:	3708      	adds	r7, #8
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b086      	sub	sp, #24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
 8000e30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e36:	f7ff ff61 	bl	8000cfc <__NVIC_GetPriorityGrouping>
 8000e3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	68b9      	ldr	r1, [r7, #8]
 8000e40:	6978      	ldr	r0, [r7, #20]
 8000e42:	f7ff ffb1 	bl	8000da8 <NVIC_EncodePriority>
 8000e46:	4602      	mov	r2, r0
 8000e48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e4c:	4611      	mov	r1, r2
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff ff80 	bl	8000d54 <__NVIC_SetPriority>
}
 8000e54:	bf00      	nop
 8000e56:	3718      	adds	r7, #24
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ff54 	bl	8000d18 <__NVIC_EnableIRQ>
}
 8000e70:	bf00      	nop
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b089      	sub	sp, #36	; 0x24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e86:	2300      	movs	r3, #0
 8000e88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61fb      	str	r3, [r7, #28]
 8000e92:	e16b      	b.n	800116c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e94:	2201      	movs	r2, #1
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	697a      	ldr	r2, [r7, #20]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	f040 815a 	bne.w	8001166 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f003 0303 	and.w	r3, r3, #3
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d005      	beq.n	8000eca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d130      	bne.n	8000f2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	43db      	mvns	r3, r3
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	68da      	ldr	r2, [r3, #12]
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f00:	2201      	movs	r2, #1
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	091b      	lsrs	r3, r3, #4
 8000f16:	f003 0201 	and.w	r2, r3, #1
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 0303 	and.w	r3, r3, #3
 8000f34:	2b03      	cmp	r3, #3
 8000f36:	d017      	beq.n	8000f68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	2203      	movs	r2, #3
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f003 0303 	and.w	r3, r3, #3
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d123      	bne.n	8000fbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	08da      	lsrs	r2, r3, #3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3208      	adds	r2, #8
 8000f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	f003 0307 	and.w	r3, r3, #7
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	220f      	movs	r2, #15
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4013      	ands	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	691a      	ldr	r2, [r3, #16]
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	08da      	lsrs	r2, r3, #3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	3208      	adds	r2, #8
 8000fb6:	69b9      	ldr	r1, [r7, #24]
 8000fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 0203 	and.w	r2, r3, #3
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	f000 80b4 	beq.w	8001166 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	4b60      	ldr	r3, [pc, #384]	; (8001184 <HAL_GPIO_Init+0x30c>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001006:	4a5f      	ldr	r2, [pc, #380]	; (8001184 <HAL_GPIO_Init+0x30c>)
 8001008:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800100c:	6453      	str	r3, [r2, #68]	; 0x44
 800100e:	4b5d      	ldr	r3, [pc, #372]	; (8001184 <HAL_GPIO_Init+0x30c>)
 8001010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800101a:	4a5b      	ldr	r2, [pc, #364]	; (8001188 <HAL_GPIO_Init+0x310>)
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	089b      	lsrs	r3, r3, #2
 8001020:	3302      	adds	r3, #2
 8001022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001026:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	f003 0303 	and.w	r3, r3, #3
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	220f      	movs	r2, #15
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	43db      	mvns	r3, r3
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	4013      	ands	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a52      	ldr	r2, [pc, #328]	; (800118c <HAL_GPIO_Init+0x314>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d02b      	beq.n	800109e <HAL_GPIO_Init+0x226>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a51      	ldr	r2, [pc, #324]	; (8001190 <HAL_GPIO_Init+0x318>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d025      	beq.n	800109a <HAL_GPIO_Init+0x222>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a50      	ldr	r2, [pc, #320]	; (8001194 <HAL_GPIO_Init+0x31c>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d01f      	beq.n	8001096 <HAL_GPIO_Init+0x21e>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a4f      	ldr	r2, [pc, #316]	; (8001198 <HAL_GPIO_Init+0x320>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d019      	beq.n	8001092 <HAL_GPIO_Init+0x21a>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a4e      	ldr	r2, [pc, #312]	; (800119c <HAL_GPIO_Init+0x324>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d013      	beq.n	800108e <HAL_GPIO_Init+0x216>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a4d      	ldr	r2, [pc, #308]	; (80011a0 <HAL_GPIO_Init+0x328>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d00d      	beq.n	800108a <HAL_GPIO_Init+0x212>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a4c      	ldr	r2, [pc, #304]	; (80011a4 <HAL_GPIO_Init+0x32c>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d007      	beq.n	8001086 <HAL_GPIO_Init+0x20e>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a4b      	ldr	r2, [pc, #300]	; (80011a8 <HAL_GPIO_Init+0x330>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d101      	bne.n	8001082 <HAL_GPIO_Init+0x20a>
 800107e:	2307      	movs	r3, #7
 8001080:	e00e      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 8001082:	2308      	movs	r3, #8
 8001084:	e00c      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 8001086:	2306      	movs	r3, #6
 8001088:	e00a      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 800108a:	2305      	movs	r3, #5
 800108c:	e008      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 800108e:	2304      	movs	r3, #4
 8001090:	e006      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 8001092:	2303      	movs	r3, #3
 8001094:	e004      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 8001096:	2302      	movs	r3, #2
 8001098:	e002      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 800109a:	2301      	movs	r3, #1
 800109c:	e000      	b.n	80010a0 <HAL_GPIO_Init+0x228>
 800109e:	2300      	movs	r3, #0
 80010a0:	69fa      	ldr	r2, [r7, #28]
 80010a2:	f002 0203 	and.w	r2, r2, #3
 80010a6:	0092      	lsls	r2, r2, #2
 80010a8:	4093      	lsls	r3, r2
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010b0:	4935      	ldr	r1, [pc, #212]	; (8001188 <HAL_GPIO_Init+0x310>)
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	089b      	lsrs	r3, r3, #2
 80010b6:	3302      	adds	r3, #2
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010be:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <HAL_GPIO_Init+0x334>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	43db      	mvns	r3, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4013      	ands	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010e2:	4a32      	ldr	r2, [pc, #200]	; (80011ac <HAL_GPIO_Init+0x334>)
 80010e4:	69bb      	ldr	r3, [r7, #24]
 80010e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80010e8:	4b30      	ldr	r3, [pc, #192]	; (80011ac <HAL_GPIO_Init+0x334>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	43db      	mvns	r3, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4013      	ands	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	4313      	orrs	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800110c:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_GPIO_Init+0x334>)
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001112:	4b26      	ldr	r3, [pc, #152]	; (80011ac <HAL_GPIO_Init+0x334>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	43db      	mvns	r3, r3
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	4013      	ands	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	4313      	orrs	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001136:	4a1d      	ldr	r2, [pc, #116]	; (80011ac <HAL_GPIO_Init+0x334>)
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800113c:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <HAL_GPIO_Init+0x334>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	43db      	mvns	r3, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4013      	ands	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4313      	orrs	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001160:	4a12      	ldr	r2, [pc, #72]	; (80011ac <HAL_GPIO_Init+0x334>)
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	3301      	adds	r3, #1
 800116a:	61fb      	str	r3, [r7, #28]
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	2b0f      	cmp	r3, #15
 8001170:	f67f ae90 	bls.w	8000e94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001174:	bf00      	nop
 8001176:	bf00      	nop
 8001178:	3724      	adds	r7, #36	; 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800
 8001188:	40013800 	.word	0x40013800
 800118c:	40020000 	.word	0x40020000
 8001190:	40020400 	.word	0x40020400
 8001194:	40020800 	.word	0x40020800
 8001198:	40020c00 	.word	0x40020c00
 800119c:	40021000 	.word	0x40021000
 80011a0:	40021400 	.word	0x40021400
 80011a4:	40021800 	.word	0x40021800
 80011a8:	40021c00 	.word	0x40021c00
 80011ac:	40013c00 	.word	0x40013c00

080011b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	807b      	strh	r3, [r7, #2]
 80011bc:	4613      	mov	r3, r2
 80011be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011c0:	787b      	ldrb	r3, [r7, #1]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011c6:	887a      	ldrh	r2, [r7, #2]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011cc:	e003      	b.n	80011d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011ce:	887b      	ldrh	r3, [r7, #2]
 80011d0:	041a      	lsls	r2, r3, #16
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	619a      	str	r2, [r3, #24]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
	...

080011e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e264      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d075      	beq.n	80012ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001202:	4ba3      	ldr	r3, [pc, #652]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f003 030c 	and.w	r3, r3, #12
 800120a:	2b04      	cmp	r3, #4
 800120c:	d00c      	beq.n	8001228 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800120e:	4ba0      	ldr	r3, [pc, #640]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001216:	2b08      	cmp	r3, #8
 8001218:	d112      	bne.n	8001240 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800121a:	4b9d      	ldr	r3, [pc, #628]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001222:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001226:	d10b      	bne.n	8001240 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001228:	4b99      	ldr	r3, [pc, #612]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d05b      	beq.n	80012ec <HAL_RCC_OscConfig+0x108>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d157      	bne.n	80012ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	e23f      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001248:	d106      	bne.n	8001258 <HAL_RCC_OscConfig+0x74>
 800124a:	4b91      	ldr	r3, [pc, #580]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a90      	ldr	r2, [pc, #576]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001254:	6013      	str	r3, [r2, #0]
 8001256:	e01d      	b.n	8001294 <HAL_RCC_OscConfig+0xb0>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001260:	d10c      	bne.n	800127c <HAL_RCC_OscConfig+0x98>
 8001262:	4b8b      	ldr	r3, [pc, #556]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a8a      	ldr	r2, [pc, #552]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001268:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	4b88      	ldr	r3, [pc, #544]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a87      	ldr	r2, [pc, #540]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001278:	6013      	str	r3, [r2, #0]
 800127a:	e00b      	b.n	8001294 <HAL_RCC_OscConfig+0xb0>
 800127c:	4b84      	ldr	r3, [pc, #528]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a83      	ldr	r2, [pc, #524]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001282:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001286:	6013      	str	r3, [r2, #0]
 8001288:	4b81      	ldr	r3, [pc, #516]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a80      	ldr	r2, [pc, #512]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 800128e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001292:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d013      	beq.n	80012c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129c:	f7ff fcfe 	bl	8000c9c <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012a4:	f7ff fcfa 	bl	8000c9c <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b64      	cmp	r3, #100	; 0x64
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e204      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b6:	4b76      	ldr	r3, [pc, #472]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d0f0      	beq.n	80012a4 <HAL_RCC_OscConfig+0xc0>
 80012c2:	e014      	b.n	80012ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c4:	f7ff fcea 	bl	8000c9c <HAL_GetTick>
 80012c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012cc:	f7ff fce6 	bl	8000c9c <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b64      	cmp	r3, #100	; 0x64
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e1f0      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012de:	4b6c      	ldr	r3, [pc, #432]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f0      	bne.n	80012cc <HAL_RCC_OscConfig+0xe8>
 80012ea:	e000      	b.n	80012ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d063      	beq.n	80013c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012fa:	4b65      	ldr	r3, [pc, #404]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f003 030c 	and.w	r3, r3, #12
 8001302:	2b00      	cmp	r3, #0
 8001304:	d00b      	beq.n	800131e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001306:	4b62      	ldr	r3, [pc, #392]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800130e:	2b08      	cmp	r3, #8
 8001310:	d11c      	bne.n	800134c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001312:	4b5f      	ldr	r3, [pc, #380]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d116      	bne.n	800134c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800131e:	4b5c      	ldr	r3, [pc, #368]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d005      	beq.n	8001336 <HAL_RCC_OscConfig+0x152>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d001      	beq.n	8001336 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e1c4      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001336:	4b56      	ldr	r3, [pc, #344]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	691b      	ldr	r3, [r3, #16]
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	4952      	ldr	r1, [pc, #328]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001346:	4313      	orrs	r3, r2
 8001348:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134a:	e03a      	b.n	80013c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d020      	beq.n	8001396 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001354:	4b4f      	ldr	r3, [pc, #316]	; (8001494 <HAL_RCC_OscConfig+0x2b0>)
 8001356:	2201      	movs	r2, #1
 8001358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800135a:	f7ff fc9f 	bl	8000c9c <HAL_GetTick>
 800135e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001360:	e008      	b.n	8001374 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001362:	f7ff fc9b 	bl	8000c9c <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	2b02      	cmp	r3, #2
 800136e:	d901      	bls.n	8001374 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001370:	2303      	movs	r3, #3
 8001372:	e1a5      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001374:	4b46      	ldr	r3, [pc, #280]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	2b00      	cmp	r3, #0
 800137e:	d0f0      	beq.n	8001362 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001380:	4b43      	ldr	r3, [pc, #268]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	00db      	lsls	r3, r3, #3
 800138e:	4940      	ldr	r1, [pc, #256]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001390:	4313      	orrs	r3, r2
 8001392:	600b      	str	r3, [r1, #0]
 8001394:	e015      	b.n	80013c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001396:	4b3f      	ldr	r3, [pc, #252]	; (8001494 <HAL_RCC_OscConfig+0x2b0>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139c:	f7ff fc7e 	bl	8000c9c <HAL_GetTick>
 80013a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013a4:	f7ff fc7a 	bl	8000c9c <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e184      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013b6:	4b36      	ldr	r3, [pc, #216]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d1f0      	bne.n	80013a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0308 	and.w	r3, r3, #8
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d030      	beq.n	8001430 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	695b      	ldr	r3, [r3, #20]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d016      	beq.n	8001404 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013d6:	4b30      	ldr	r3, [pc, #192]	; (8001498 <HAL_RCC_OscConfig+0x2b4>)
 80013d8:	2201      	movs	r2, #1
 80013da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013dc:	f7ff fc5e 	bl	8000c9c <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013e4:	f7ff fc5a 	bl	8000c9c <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e164      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013f6:	4b26      	ldr	r3, [pc, #152]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 80013f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d0f0      	beq.n	80013e4 <HAL_RCC_OscConfig+0x200>
 8001402:	e015      	b.n	8001430 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001404:	4b24      	ldr	r3, [pc, #144]	; (8001498 <HAL_RCC_OscConfig+0x2b4>)
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800140a:	f7ff fc47 	bl	8000c9c <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001412:	f7ff fc43 	bl	8000c9c <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e14d      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001424:	4b1a      	ldr	r3, [pc, #104]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	2b00      	cmp	r3, #0
 800142e:	d1f0      	bne.n	8001412 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	2b00      	cmp	r3, #0
 800143a:	f000 80a0 	beq.w	800157e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800143e:	2300      	movs	r3, #0
 8001440:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001442:	4b13      	ldr	r3, [pc, #76]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10f      	bne.n	800146e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	4a0e      	ldr	r2, [pc, #56]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800145c:	6413      	str	r3, [r2, #64]	; 0x40
 800145e:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <HAL_RCC_OscConfig+0x2ac>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800146a:	2301      	movs	r3, #1
 800146c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <HAL_RCC_OscConfig+0x2b8>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001476:	2b00      	cmp	r3, #0
 8001478:	d121      	bne.n	80014be <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <HAL_RCC_OscConfig+0x2b8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a07      	ldr	r2, [pc, #28]	; (800149c <HAL_RCC_OscConfig+0x2b8>)
 8001480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001484:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001486:	f7ff fc09 	bl	8000c9c <HAL_GetTick>
 800148a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800148c:	e011      	b.n	80014b2 <HAL_RCC_OscConfig+0x2ce>
 800148e:	bf00      	nop
 8001490:	40023800 	.word	0x40023800
 8001494:	42470000 	.word	0x42470000
 8001498:	42470e80 	.word	0x42470e80
 800149c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014a0:	f7ff fbfc 	bl	8000c9c <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e106      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b2:	4b85      	ldr	r3, [pc, #532]	; (80016c8 <HAL_RCC_OscConfig+0x4e4>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d106      	bne.n	80014d4 <HAL_RCC_OscConfig+0x2f0>
 80014c6:	4b81      	ldr	r3, [pc, #516]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ca:	4a80      	ldr	r2, [pc, #512]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6713      	str	r3, [r2, #112]	; 0x70
 80014d2:	e01c      	b.n	800150e <HAL_RCC_OscConfig+0x32a>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	2b05      	cmp	r3, #5
 80014da:	d10c      	bne.n	80014f6 <HAL_RCC_OscConfig+0x312>
 80014dc:	4b7b      	ldr	r3, [pc, #492]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014e0:	4a7a      	ldr	r2, [pc, #488]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014e2:	f043 0304 	orr.w	r3, r3, #4
 80014e6:	6713      	str	r3, [r2, #112]	; 0x70
 80014e8:	4b78      	ldr	r3, [pc, #480]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ec:	4a77      	ldr	r2, [pc, #476]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	6713      	str	r3, [r2, #112]	; 0x70
 80014f4:	e00b      	b.n	800150e <HAL_RCC_OscConfig+0x32a>
 80014f6:	4b75      	ldr	r3, [pc, #468]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fa:	4a74      	ldr	r2, [pc, #464]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80014fc:	f023 0301 	bic.w	r3, r3, #1
 8001500:	6713      	str	r3, [r2, #112]	; 0x70
 8001502:	4b72      	ldr	r3, [pc, #456]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001506:	4a71      	ldr	r2, [pc, #452]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001508:	f023 0304 	bic.w	r3, r3, #4
 800150c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d015      	beq.n	8001542 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001516:	f7ff fbc1 	bl	8000c9c <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800151c:	e00a      	b.n	8001534 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800151e:	f7ff fbbd 	bl	8000c9c <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	f241 3288 	movw	r2, #5000	; 0x1388
 800152c:	4293      	cmp	r3, r2
 800152e:	d901      	bls.n	8001534 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	e0c5      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001534:	4b65      	ldr	r3, [pc, #404]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001538:	f003 0302 	and.w	r3, r3, #2
 800153c:	2b00      	cmp	r3, #0
 800153e:	d0ee      	beq.n	800151e <HAL_RCC_OscConfig+0x33a>
 8001540:	e014      	b.n	800156c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001542:	f7ff fbab 	bl	8000c9c <HAL_GetTick>
 8001546:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001548:	e00a      	b.n	8001560 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800154a:	f7ff fba7 	bl	8000c9c <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	f241 3288 	movw	r2, #5000	; 0x1388
 8001558:	4293      	cmp	r3, r2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e0af      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001560:	4b5a      	ldr	r3, [pc, #360]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1ee      	bne.n	800154a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800156c:	7dfb      	ldrb	r3, [r7, #23]
 800156e:	2b01      	cmp	r3, #1
 8001570:	d105      	bne.n	800157e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001572:	4b56      	ldr	r3, [pc, #344]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	4a55      	ldr	r2, [pc, #340]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001578:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800157c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	2b00      	cmp	r3, #0
 8001584:	f000 809b 	beq.w	80016be <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001588:	4b50      	ldr	r3, [pc, #320]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f003 030c 	and.w	r3, r3, #12
 8001590:	2b08      	cmp	r3, #8
 8001592:	d05c      	beq.n	800164e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	2b02      	cmp	r3, #2
 800159a:	d141      	bne.n	8001620 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800159c:	4b4c      	ldr	r3, [pc, #304]	; (80016d0 <HAL_RCC_OscConfig+0x4ec>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a2:	f7ff fb7b 	bl	8000c9c <HAL_GetTick>
 80015a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a8:	e008      	b.n	80015bc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015aa:	f7ff fb77 	bl	8000c9c <HAL_GetTick>
 80015ae:	4602      	mov	r2, r0
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d901      	bls.n	80015bc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e081      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015bc:	4b43      	ldr	r3, [pc, #268]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1f0      	bne.n	80015aa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	69da      	ldr	r2, [r3, #28]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a1b      	ldr	r3, [r3, #32]
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d6:	019b      	lsls	r3, r3, #6
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015de:	085b      	lsrs	r3, r3, #1
 80015e0:	3b01      	subs	r3, #1
 80015e2:	041b      	lsls	r3, r3, #16
 80015e4:	431a      	orrs	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ea:	061b      	lsls	r3, r3, #24
 80015ec:	4937      	ldr	r1, [pc, #220]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 80015ee:	4313      	orrs	r3, r2
 80015f0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f2:	4b37      	ldr	r3, [pc, #220]	; (80016d0 <HAL_RCC_OscConfig+0x4ec>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f8:	f7ff fb50 	bl	8000c9c <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001600:	f7ff fb4c 	bl	8000c9c <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e056      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001612:	4b2e      	ldr	r3, [pc, #184]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0f0      	beq.n	8001600 <HAL_RCC_OscConfig+0x41c>
 800161e:	e04e      	b.n	80016be <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001620:	4b2b      	ldr	r3, [pc, #172]	; (80016d0 <HAL_RCC_OscConfig+0x4ec>)
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001626:	f7ff fb39 	bl	8000c9c <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800162e:	f7ff fb35 	bl	8000c9c <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e03f      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001640:	4b22      	ldr	r3, [pc, #136]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f0      	bne.n	800162e <HAL_RCC_OscConfig+0x44a>
 800164c:	e037      	b.n	80016be <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d101      	bne.n	800165a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e032      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800165a:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <HAL_RCC_OscConfig+0x4e8>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d028      	beq.n	80016ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001672:	429a      	cmp	r2, r3
 8001674:	d121      	bne.n	80016ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001680:	429a      	cmp	r2, r3
 8001682:	d11a      	bne.n	80016ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800168a:	4013      	ands	r3, r2
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001690:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001692:	4293      	cmp	r3, r2
 8001694:	d111      	bne.n	80016ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a0:	085b      	lsrs	r3, r3, #1
 80016a2:	3b01      	subs	r3, #1
 80016a4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d107      	bne.n	80016ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d001      	beq.n	80016be <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e000      	b.n	80016c0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80016be:	2300      	movs	r3, #0
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40007000 	.word	0x40007000
 80016cc:	40023800 	.word	0x40023800
 80016d0:	42470060 	.word	0x42470060

080016d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e0cc      	b.n	8001882 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016e8:	4b68      	ldr	r3, [pc, #416]	; (800188c <HAL_RCC_ClockConfig+0x1b8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0307 	and.w	r3, r3, #7
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d90c      	bls.n	8001710 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f6:	4b65      	ldr	r3, [pc, #404]	; (800188c <HAL_RCC_ClockConfig+0x1b8>)
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fe:	4b63      	ldr	r3, [pc, #396]	; (800188c <HAL_RCC_ClockConfig+0x1b8>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	429a      	cmp	r2, r3
 800170a:	d001      	beq.n	8001710 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e0b8      	b.n	8001882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0302 	and.w	r3, r3, #2
 8001718:	2b00      	cmp	r3, #0
 800171a:	d020      	beq.n	800175e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	2b00      	cmp	r3, #0
 8001726:	d005      	beq.n	8001734 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001728:	4b59      	ldr	r3, [pc, #356]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	4a58      	ldr	r2, [pc, #352]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 800172e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001732:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b00      	cmp	r3, #0
 800173e:	d005      	beq.n	800174c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001740:	4b53      	ldr	r3, [pc, #332]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	4a52      	ldr	r2, [pc, #328]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001746:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800174a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800174c:	4b50      	ldr	r3, [pc, #320]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	494d      	ldr	r1, [pc, #308]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 800175a:	4313      	orrs	r3, r2
 800175c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	2b00      	cmp	r3, #0
 8001768:	d044      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d107      	bne.n	8001782 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001772:	4b47      	ldr	r3, [pc, #284]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d119      	bne.n	80017b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e07f      	b.n	8001882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b02      	cmp	r3, #2
 8001788:	d003      	beq.n	8001792 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800178e:	2b03      	cmp	r3, #3
 8001790:	d107      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001792:	4b3f      	ldr	r3, [pc, #252]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d109      	bne.n	80017b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e06f      	b.n	8001882 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a2:	4b3b      	ldr	r3, [pc, #236]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e067      	b.n	8001882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017b2:	4b37      	ldr	r3, [pc, #220]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	f023 0203 	bic.w	r2, r3, #3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	4934      	ldr	r1, [pc, #208]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	4313      	orrs	r3, r2
 80017c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017c4:	f7ff fa6a 	bl	8000c9c <HAL_GetTick>
 80017c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ca:	e00a      	b.n	80017e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017cc:	f7ff fa66 	bl	8000c9c <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017da:	4293      	cmp	r3, r2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e04f      	b.n	8001882 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017e2:	4b2b      	ldr	r3, [pc, #172]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 020c 	and.w	r2, r3, #12
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d1eb      	bne.n	80017cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017f4:	4b25      	ldr	r3, [pc, #148]	; (800188c <HAL_RCC_ClockConfig+0x1b8>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d20c      	bcs.n	800181c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001802:	4b22      	ldr	r3, [pc, #136]	; (800188c <HAL_RCC_ClockConfig+0x1b8>)
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800180a:	4b20      	ldr	r3, [pc, #128]	; (800188c <HAL_RCC_ClockConfig+0x1b8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	683a      	ldr	r2, [r7, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	d001      	beq.n	800181c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e032      	b.n	8001882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0304 	and.w	r3, r3, #4
 8001824:	2b00      	cmp	r3, #0
 8001826:	d008      	beq.n	800183a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001828:	4b19      	ldr	r3, [pc, #100]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	4916      	ldr	r1, [pc, #88]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	4313      	orrs	r3, r2
 8001838:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0308 	and.w	r3, r3, #8
 8001842:	2b00      	cmp	r3, #0
 8001844:	d009      	beq.n	800185a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001846:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	490e      	ldr	r1, [pc, #56]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	4313      	orrs	r3, r2
 8001858:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800185a:	f000 f821 	bl	80018a0 <HAL_RCC_GetSysClockFreq>
 800185e:	4602      	mov	r2, r0
 8001860:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	091b      	lsrs	r3, r3, #4
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	490a      	ldr	r1, [pc, #40]	; (8001894 <HAL_RCC_ClockConfig+0x1c0>)
 800186c:	5ccb      	ldrb	r3, [r1, r3]
 800186e:	fa22 f303 	lsr.w	r3, r2, r3
 8001872:	4a09      	ldr	r2, [pc, #36]	; (8001898 <HAL_RCC_ClockConfig+0x1c4>)
 8001874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001876:	4b09      	ldr	r3, [pc, #36]	; (800189c <HAL_RCC_ClockConfig+0x1c8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff f88c 	bl	8000998 <HAL_InitTick>

  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023c00 	.word	0x40023c00
 8001890:	40023800 	.word	0x40023800
 8001894:	08003d80 	.word	0x08003d80
 8001898:	20000000 	.word	0x20000000
 800189c:	20000004 	.word	0x20000004

080018a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018a4:	b084      	sub	sp, #16
 80018a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018a8:	2300      	movs	r3, #0
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	2300      	movs	r3, #0
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	2300      	movs	r3, #0
 80018b2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018b8:	4b67      	ldr	r3, [pc, #412]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	f003 030c 	and.w	r3, r3, #12
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d00d      	beq.n	80018e0 <HAL_RCC_GetSysClockFreq+0x40>
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	f200 80bd 	bhi.w	8001a44 <HAL_RCC_GetSysClockFreq+0x1a4>
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d002      	beq.n	80018d4 <HAL_RCC_GetSysClockFreq+0x34>
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d003      	beq.n	80018da <HAL_RCC_GetSysClockFreq+0x3a>
 80018d2:	e0b7      	b.n	8001a44 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018d4:	4b61      	ldr	r3, [pc, #388]	; (8001a5c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80018d6:	60bb      	str	r3, [r7, #8]
       break;
 80018d8:	e0b7      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018da:	4b61      	ldr	r3, [pc, #388]	; (8001a60 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80018dc:	60bb      	str	r3, [r7, #8]
      break;
 80018de:	e0b4      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018e0:	4b5d      	ldr	r3, [pc, #372]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ea:	4b5b      	ldr	r3, [pc, #364]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d04d      	beq.n	8001992 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f6:	4b58      	ldr	r3, [pc, #352]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	099b      	lsrs	r3, r3, #6
 80018fc:	461a      	mov	r2, r3
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001906:	f04f 0100 	mov.w	r1, #0
 800190a:	ea02 0800 	and.w	r8, r2, r0
 800190e:	ea03 0901 	and.w	r9, r3, r1
 8001912:	4640      	mov	r0, r8
 8001914:	4649      	mov	r1, r9
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	f04f 0300 	mov.w	r3, #0
 800191e:	014b      	lsls	r3, r1, #5
 8001920:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001924:	0142      	lsls	r2, r0, #5
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	ebb0 0008 	subs.w	r0, r0, r8
 800192e:	eb61 0109 	sbc.w	r1, r1, r9
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	018b      	lsls	r3, r1, #6
 800193c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001940:	0182      	lsls	r2, r0, #6
 8001942:	1a12      	subs	r2, r2, r0
 8001944:	eb63 0301 	sbc.w	r3, r3, r1
 8001948:	f04f 0000 	mov.w	r0, #0
 800194c:	f04f 0100 	mov.w	r1, #0
 8001950:	00d9      	lsls	r1, r3, #3
 8001952:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001956:	00d0      	lsls	r0, r2, #3
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	eb12 0208 	adds.w	r2, r2, r8
 8001960:	eb43 0309 	adc.w	r3, r3, r9
 8001964:	f04f 0000 	mov.w	r0, #0
 8001968:	f04f 0100 	mov.w	r1, #0
 800196c:	0259      	lsls	r1, r3, #9
 800196e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001972:	0250      	lsls	r0, r2, #9
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	4610      	mov	r0, r2
 800197a:	4619      	mov	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	461a      	mov	r2, r3
 8001980:	f04f 0300 	mov.w	r3, #0
 8001984:	f7fe fc24 	bl	80001d0 <__aeabi_uldivmod>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4613      	mov	r3, r2
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	e04a      	b.n	8001a28 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001992:	4b31      	ldr	r3, [pc, #196]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	099b      	lsrs	r3, r3, #6
 8001998:	461a      	mov	r2, r3
 800199a:	f04f 0300 	mov.w	r3, #0
 800199e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80019a2:	f04f 0100 	mov.w	r1, #0
 80019a6:	ea02 0400 	and.w	r4, r2, r0
 80019aa:	ea03 0501 	and.w	r5, r3, r1
 80019ae:	4620      	mov	r0, r4
 80019b0:	4629      	mov	r1, r5
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	f04f 0300 	mov.w	r3, #0
 80019ba:	014b      	lsls	r3, r1, #5
 80019bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019c0:	0142      	lsls	r2, r0, #5
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	1b00      	subs	r0, r0, r4
 80019c8:	eb61 0105 	sbc.w	r1, r1, r5
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	f04f 0300 	mov.w	r3, #0
 80019d4:	018b      	lsls	r3, r1, #6
 80019d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019da:	0182      	lsls	r2, r0, #6
 80019dc:	1a12      	subs	r2, r2, r0
 80019de:	eb63 0301 	sbc.w	r3, r3, r1
 80019e2:	f04f 0000 	mov.w	r0, #0
 80019e6:	f04f 0100 	mov.w	r1, #0
 80019ea:	00d9      	lsls	r1, r3, #3
 80019ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019f0:	00d0      	lsls	r0, r2, #3
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	1912      	adds	r2, r2, r4
 80019f8:	eb45 0303 	adc.w	r3, r5, r3
 80019fc:	f04f 0000 	mov.w	r0, #0
 8001a00:	f04f 0100 	mov.w	r1, #0
 8001a04:	0299      	lsls	r1, r3, #10
 8001a06:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001a0a:	0290      	lsls	r0, r2, #10
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	461a      	mov	r2, r3
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	f7fe fbd8 	bl	80001d0 <__aeabi_uldivmod>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4613      	mov	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	0c1b      	lsrs	r3, r3, #16
 8001a2e:	f003 0303 	and.w	r3, r3, #3
 8001a32:	3301      	adds	r3, #1
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a40:	60bb      	str	r3, [r7, #8]
      break;
 8001a42:	e002      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001a46:	60bb      	str	r3, [r7, #8]
      break;
 8001a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a4a:	68bb      	ldr	r3, [r7, #8]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	00f42400 	.word	0x00f42400
 8001a60:	007a1200 	.word	0x007a1200

08001a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a68:	4b03      	ldr	r3, [pc, #12]	; (8001a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	20000000 	.word	0x20000000

08001a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a80:	f7ff fff0 	bl	8001a64 <HAL_RCC_GetHCLKFreq>
 8001a84:	4602      	mov	r2, r0
 8001a86:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	0a9b      	lsrs	r3, r3, #10
 8001a8c:	f003 0307 	and.w	r3, r3, #7
 8001a90:	4903      	ldr	r1, [pc, #12]	; (8001aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a92:	5ccb      	ldrb	r3, [r1, r3]
 8001a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	08003d90 	.word	0x08003d90

08001aa4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	220f      	movs	r2, #15
 8001ab2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_RCC_GetClockConfig+0x5c>)
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f003 0203 	and.w	r2, r3, #3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_RCC_GetClockConfig+0x5c>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <HAL_RCC_GetClockConfig+0x5c>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <HAL_RCC_GetClockConfig+0x5c>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	08db      	lsrs	r3, r3, #3
 8001ade:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <HAL_RCC_GetClockConfig+0x60>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0207 	and.w	r2, r3, #7
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	601a      	str	r2, [r3, #0]
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40023c00 	.word	0x40023c00

08001b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d101      	bne.n	8001b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e041      	b.n	8001b9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d106      	bne.n	8001b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 f839 	bl	8001ba6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2202      	movs	r2, #2
 8001b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3304      	adds	r3, #4
 8001b44:	4619      	mov	r1, r3
 8001b46:	4610      	mov	r0, r2
 8001b48:	f000 f9d8 	bl	8001efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
	...

08001bbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d001      	beq.n	8001bd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e04e      	b.n	8001c72 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68da      	ldr	r2, [r3, #12]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 0201 	orr.w	r2, r2, #1
 8001bea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a23      	ldr	r2, [pc, #140]	; (8001c80 <HAL_TIM_Base_Start_IT+0xc4>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d022      	beq.n	8001c3c <HAL_TIM_Base_Start_IT+0x80>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bfe:	d01d      	beq.n	8001c3c <HAL_TIM_Base_Start_IT+0x80>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a1f      	ldr	r2, [pc, #124]	; (8001c84 <HAL_TIM_Base_Start_IT+0xc8>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d018      	beq.n	8001c3c <HAL_TIM_Base_Start_IT+0x80>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a1e      	ldr	r2, [pc, #120]	; (8001c88 <HAL_TIM_Base_Start_IT+0xcc>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d013      	beq.n	8001c3c <HAL_TIM_Base_Start_IT+0x80>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a1c      	ldr	r2, [pc, #112]	; (8001c8c <HAL_TIM_Base_Start_IT+0xd0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d00e      	beq.n	8001c3c <HAL_TIM_Base_Start_IT+0x80>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a1b      	ldr	r2, [pc, #108]	; (8001c90 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d009      	beq.n	8001c3c <HAL_TIM_Base_Start_IT+0x80>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a19      	ldr	r2, [pc, #100]	; (8001c94 <HAL_TIM_Base_Start_IT+0xd8>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d004      	beq.n	8001c3c <HAL_TIM_Base_Start_IT+0x80>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a18      	ldr	r2, [pc, #96]	; (8001c98 <HAL_TIM_Base_Start_IT+0xdc>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d111      	bne.n	8001c60 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2b06      	cmp	r3, #6
 8001c4c:	d010      	beq.n	8001c70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f042 0201 	orr.w	r2, r2, #1
 8001c5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c5e:	e007      	b.n	8001c70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f042 0201 	orr.w	r2, r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3714      	adds	r7, #20
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40010000 	.word	0x40010000
 8001c84:	40000400 	.word	0x40000400
 8001c88:	40000800 	.word	0x40000800
 8001c8c:	40000c00 	.word	0x40000c00
 8001c90:	40010400 	.word	0x40010400
 8001c94:	40014000 	.word	0x40014000
 8001c98:	40001800 	.word	0x40001800

08001c9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	d122      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d11b      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f06f 0202 	mvn.w	r2, #2
 8001cc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f8ee 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001ce4:	e005      	b.n	8001cf2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 f8e0 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f8f1 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	f003 0304 	and.w	r3, r3, #4
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	d122      	bne.n	8001d4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d11b      	bne.n	8001d4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f06f 0204 	mvn.w	r2, #4
 8001d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2202      	movs	r2, #2
 8001d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f8c4 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001d38:	e005      	b.n	8001d46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f8b6 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 f8c7 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d122      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	2b08      	cmp	r3, #8
 8001d66:	d11b      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f06f 0208 	mvn.w	r2, #8
 8001d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2204      	movs	r2, #4
 8001d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f003 0303 	and.w	r3, r3, #3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f89a 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001d8c:	e005      	b.n	8001d9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f88c 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 f89d 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	2b10      	cmp	r3, #16
 8001dac:	d122      	bne.n	8001df4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	f003 0310 	and.w	r3, r3, #16
 8001db8:	2b10      	cmp	r3, #16
 8001dba:	d11b      	bne.n	8001df4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f06f 0210 	mvn.w	r2, #16
 8001dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2208      	movs	r2, #8
 8001dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f870 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001de0:	e005      	b.n	8001dee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f862 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f873 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d10e      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d107      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f06f 0201 	mvn.w	r2, #1
 8001e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7fe fd7c 	bl	8000918 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e2a:	2b80      	cmp	r3, #128	; 0x80
 8001e2c:	d10e      	bne.n	8001e4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e38:	2b80      	cmp	r3, #128	; 0x80
 8001e3a:	d107      	bne.n	8001e4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f902 	bl	8002050 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e56:	2b40      	cmp	r3, #64	; 0x40
 8001e58:	d10e      	bne.n	8001e78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e64:	2b40      	cmp	r3, #64	; 0x40
 8001e66:	d107      	bne.n	8001e78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f838 	bl	8001ee8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	f003 0320 	and.w	r3, r3, #32
 8001e82:	2b20      	cmp	r3, #32
 8001e84:	d10e      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	f003 0320 	and.w	r3, r3, #32
 8001e90:	2b20      	cmp	r3, #32
 8001e92:	d107      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f06f 0220 	mvn.w	r2, #32
 8001e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f8cc 	bl	800203c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a40      	ldr	r2, [pc, #256]	; (8002010 <TIM_Base_SetConfig+0x114>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d013      	beq.n	8001f3c <TIM_Base_SetConfig+0x40>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f1a:	d00f      	beq.n	8001f3c <TIM_Base_SetConfig+0x40>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a3d      	ldr	r2, [pc, #244]	; (8002014 <TIM_Base_SetConfig+0x118>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d00b      	beq.n	8001f3c <TIM_Base_SetConfig+0x40>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a3c      	ldr	r2, [pc, #240]	; (8002018 <TIM_Base_SetConfig+0x11c>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d007      	beq.n	8001f3c <TIM_Base_SetConfig+0x40>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a3b      	ldr	r2, [pc, #236]	; (800201c <TIM_Base_SetConfig+0x120>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d003      	beq.n	8001f3c <TIM_Base_SetConfig+0x40>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a3a      	ldr	r2, [pc, #232]	; (8002020 <TIM_Base_SetConfig+0x124>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d108      	bne.n	8001f4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	68fa      	ldr	r2, [r7, #12]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a2f      	ldr	r2, [pc, #188]	; (8002010 <TIM_Base_SetConfig+0x114>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d02b      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f5c:	d027      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a2c      	ldr	r2, [pc, #176]	; (8002014 <TIM_Base_SetConfig+0x118>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d023      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a2b      	ldr	r2, [pc, #172]	; (8002018 <TIM_Base_SetConfig+0x11c>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d01f      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a2a      	ldr	r2, [pc, #168]	; (800201c <TIM_Base_SetConfig+0x120>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d01b      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a29      	ldr	r2, [pc, #164]	; (8002020 <TIM_Base_SetConfig+0x124>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d017      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a28      	ldr	r2, [pc, #160]	; (8002024 <TIM_Base_SetConfig+0x128>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d013      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a27      	ldr	r2, [pc, #156]	; (8002028 <TIM_Base_SetConfig+0x12c>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d00f      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a26      	ldr	r2, [pc, #152]	; (800202c <TIM_Base_SetConfig+0x130>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d00b      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a25      	ldr	r2, [pc, #148]	; (8002030 <TIM_Base_SetConfig+0x134>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d007      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a24      	ldr	r2, [pc, #144]	; (8002034 <TIM_Base_SetConfig+0x138>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d003      	beq.n	8001fae <TIM_Base_SetConfig+0xb2>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a23      	ldr	r2, [pc, #140]	; (8002038 <TIM_Base_SetConfig+0x13c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d108      	bne.n	8001fc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	; (8002010 <TIM_Base_SetConfig+0x114>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d003      	beq.n	8001ff4 <TIM_Base_SetConfig+0xf8>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a0c      	ldr	r2, [pc, #48]	; (8002020 <TIM_Base_SetConfig+0x124>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d103      	bne.n	8001ffc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	615a      	str	r2, [r3, #20]
}
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	40010000 	.word	0x40010000
 8002014:	40000400 	.word	0x40000400
 8002018:	40000800 	.word	0x40000800
 800201c:	40000c00 	.word	0x40000c00
 8002020:	40010400 	.word	0x40010400
 8002024:	40014000 	.word	0x40014000
 8002028:	40014400 	.word	0x40014400
 800202c:	40014800 	.word	0x40014800
 8002030:	40001800 	.word	0x40001800
 8002034:	40001c00 	.word	0x40001c00
 8002038:	40002000 	.word	0x40002000

0800203c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f103 0208 	add.w	r2, r3, #8
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f04f 32ff 	mov.w	r2, #4294967295
 800207c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f103 0208 	add.w	r2, r3, #8
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f103 0208 	add.w	r2, r3, #8
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6892      	ldr	r2, [r2, #8]
 80020d4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6852      	ldr	r2, [r2, #4]
 80020de:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d103      	bne.n	80020f2 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	1e5a      	subs	r2, r3, #1
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002112:	b580      	push	{r7, lr}
 8002114:	b08c      	sub	sp, #48	; 0x30
 8002116:	af04      	add	r7, sp, #16
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	603b      	str	r3, [r7, #0]
 800211e:	4613      	mov	r3, r2
 8002120:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4618      	mov	r0, r3
 8002128:	f000 fef8 	bl	8002f1c <pvPortMalloc>
 800212c:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d00e      	beq.n	8002152 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002134:	2058      	movs	r0, #88	; 0x58
 8002136:	f000 fef1 	bl	8002f1c <pvPortMalloc>
 800213a:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	631a      	str	r2, [r3, #48]	; 0x30
 8002148:	e005      	b.n	8002156 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 800214a:	6978      	ldr	r0, [r7, #20]
 800214c:	f000 ffc6 	bl	80030dc <vPortFree>
 8002150:	e001      	b.n	8002156 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002152:	2300      	movs	r3, #0
 8002154:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d013      	beq.n	8002184 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800215c:	88fa      	ldrh	r2, [r7, #6]
 800215e:	2300      	movs	r3, #0
 8002160:	9303      	str	r3, [sp, #12]
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	9302      	str	r3, [sp, #8]
 8002166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002168:	9301      	str	r3, [sp, #4]
 800216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216c:	9300      	str	r3, [sp, #0]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	68b9      	ldr	r1, [r7, #8]
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 f80e 	bl	8002194 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002178:	69f8      	ldr	r0, [r7, #28]
 800217a:	f000 f8af 	bl	80022dc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800217e:	2301      	movs	r3, #1
 8002180:	61bb      	str	r3, [r7, #24]
 8002182:	e002      	b.n	800218a <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002184:	f04f 33ff 	mov.w	r3, #4294967295
 8002188:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800218a:	69bb      	ldr	r3, [r7, #24]
    }
 800218c:	4618      	mov	r0, r3
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
 80021a0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80021a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021a4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	461a      	mov	r2, r3
 80021ac:	21a5      	movs	r1, #165	; 0xa5
 80021ae:	f001 f8d7 	bl	8003360 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80021b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021bc:	3b01      	subs	r3, #1
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	f023 0307 	bic.w	r3, r3, #7
 80021ca:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00a      	beq.n	80021ec <prvInitialiseNewTask+0x58>
        __asm volatile
 80021d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021da:	f383 8811 	msr	BASEPRI, r3
 80021de:	f3bf 8f6f 	isb	sy
 80021e2:	f3bf 8f4f 	dsb	sy
 80021e6:	617b      	str	r3, [r7, #20]
    }
 80021e8:	bf00      	nop
 80021ea:	e7fe      	b.n	80021ea <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d01f      	beq.n	8002232 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
 80021f6:	e012      	b.n	800221e <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	4413      	add	r3, r2
 80021fe:	7819      	ldrb	r1, [r3, #0]
 8002200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	4413      	add	r3, r2
 8002206:	3334      	adds	r3, #52	; 0x34
 8002208:	460a      	mov	r2, r1
 800220a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	4413      	add	r3, r2
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d006      	beq.n	8002226 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	3301      	adds	r3, #1
 800221c:	61fb      	str	r3, [r7, #28]
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	2b09      	cmp	r3, #9
 8002222:	d9e9      	bls.n	80021f8 <prvInitialiseNewTask+0x64>
 8002224:	e000      	b.n	8002228 <prvInitialiseNewTask+0x94>
            {
                break;
 8002226:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800222a:	2200      	movs	r2, #0
 800222c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002230:	e003      	b.n	800223a <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800223a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223c:	2b04      	cmp	r3, #4
 800223e:	d90a      	bls.n	8002256 <prvInitialiseNewTask+0xc2>
        __asm volatile
 8002240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002244:	f383 8811 	msr	BASEPRI, r3
 8002248:	f3bf 8f6f 	isb	sy
 800224c:	f3bf 8f4f 	dsb	sy
 8002250:	613b      	str	r3, [r7, #16]
    }
 8002252:	bf00      	nop
 8002254:	e7fe      	b.n	8002254 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002258:	2b04      	cmp	r3, #4
 800225a:	d901      	bls.n	8002260 <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800225c:	2304      	movs	r3, #4
 800225e:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002262:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002264:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002268:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800226a:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800226c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800226e:	2200      	movs	r2, #0
 8002270:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002274:	3304      	adds	r3, #4
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff ff14 	bl	80020a4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800227c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800227e:	3318      	adds	r3, #24
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff ff0f 	bl	80020a4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002288:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800228a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800228c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800228e:	f1c3 0205 	rsb	r2, r3, #5
 8002292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002294:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002298:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800229a:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800229c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229e:	3350      	adds	r3, #80	; 0x50
 80022a0:	2204      	movs	r2, #4
 80022a2:	2100      	movs	r1, #0
 80022a4:	4618      	mov	r0, r3
 80022a6:	f001 f85b 	bl	8003360 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80022aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ac:	3354      	adds	r3, #84	; 0x54
 80022ae:	2201      	movs	r2, #1
 80022b0:	2100      	movs	r1, #0
 80022b2:	4618      	mov	r0, r3
 80022b4:	f001 f854 	bl	8003360 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	68f9      	ldr	r1, [r7, #12]
 80022bc:	69b8      	ldr	r0, [r7, #24]
 80022be:	f000 fc1d 	bl	8002afc <pxPortInitialiseStack>
 80022c2:	4602      	mov	r2, r0
 80022c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022c6:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80022c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d002      	beq.n	80022d4 <prvInitialiseNewTask+0x140>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80022ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022d2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80022d4:	bf00      	nop
 80022d6:	3720      	adds	r7, #32
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80022e4:	f000 fd38 	bl	8002d58 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80022e8:	4b40      	ldr	r3, [pc, #256]	; (80023ec <prvAddNewTaskToReadyList+0x110>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	3301      	adds	r3, #1
 80022ee:	4a3f      	ldr	r2, [pc, #252]	; (80023ec <prvAddNewTaskToReadyList+0x110>)
 80022f0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80022f2:	4b3f      	ldr	r3, [pc, #252]	; (80023f0 <prvAddNewTaskToReadyList+0x114>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d109      	bne.n	800230e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80022fa:	4a3d      	ldr	r2, [pc, #244]	; (80023f0 <prvAddNewTaskToReadyList+0x114>)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002300:	4b3a      	ldr	r3, [pc, #232]	; (80023ec <prvAddNewTaskToReadyList+0x110>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d110      	bne.n	800232a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002308:	f000 fb5e 	bl	80029c8 <prvInitialiseTaskLists>
 800230c:	e00d      	b.n	800232a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800230e:	4b39      	ldr	r3, [pc, #228]	; (80023f4 <prvAddNewTaskToReadyList+0x118>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d109      	bne.n	800232a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002316:	4b36      	ldr	r3, [pc, #216]	; (80023f0 <prvAddNewTaskToReadyList+0x114>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002320:	429a      	cmp	r2, r3
 8002322:	d802      	bhi.n	800232a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002324:	4a32      	ldr	r2, [pc, #200]	; (80023f0 <prvAddNewTaskToReadyList+0x114>)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800232a:	4b33      	ldr	r3, [pc, #204]	; (80023f8 <prvAddNewTaskToReadyList+0x11c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	3301      	adds	r3, #1
 8002330:	4a31      	ldr	r2, [pc, #196]	; (80023f8 <prvAddNewTaskToReadyList+0x11c>)
 8002332:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002334:	4b30      	ldr	r3, [pc, #192]	; (80023f8 <prvAddNewTaskToReadyList+0x11c>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002340:	2201      	movs	r2, #1
 8002342:	409a      	lsls	r2, r3
 8002344:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <prvAddNewTaskToReadyList+0x120>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4313      	orrs	r3, r2
 800234a:	4a2c      	ldr	r2, [pc, #176]	; (80023fc <prvAddNewTaskToReadyList+0x120>)
 800234c:	6013      	str	r3, [r2, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002352:	492b      	ldr	r1, [pc, #172]	; (8002400 <prvAddNewTaskToReadyList+0x124>)
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	3304      	adds	r3, #4
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	609a      	str	r2, [r3, #8]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	3204      	adds	r2, #4
 800237a:	605a      	str	r2, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	1d1a      	adds	r2, r3, #4
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002388:	4613      	mov	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4a1b      	ldr	r2, [pc, #108]	; (8002400 <prvAddNewTaskToReadyList+0x124>)
 8002392:	441a      	add	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	615a      	str	r2, [r3, #20]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800239c:	4918      	ldr	r1, [pc, #96]	; (8002400 <prvAddNewTaskToReadyList+0x124>)
 800239e:	4613      	mov	r3, r2
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	440b      	add	r3, r1
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	1c59      	adds	r1, r3, #1
 80023ac:	4814      	ldr	r0, [pc, #80]	; (8002400 <prvAddNewTaskToReadyList+0x124>)
 80023ae:	4613      	mov	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4403      	add	r3, r0
 80023b8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80023ba:	f000 fcfd 	bl	8002db8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80023be:	4b0d      	ldr	r3, [pc, #52]	; (80023f4 <prvAddNewTaskToReadyList+0x118>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00e      	beq.n	80023e4 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80023c6:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <prvAddNewTaskToReadyList+0x114>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d207      	bcs.n	80023e4 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80023d4:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <prvAddNewTaskToReadyList+0x128>)
 80023d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	f3bf 8f4f 	dsb	sy
 80023e0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80023e4:	bf00      	nop
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	2000016c 	.word	0x2000016c
 80023f0:	20000094 	.word	0x20000094
 80023f4:	20000178 	.word	0x20000178
 80023f8:	20000188 	.word	0x20000188
 80023fc:	20000174 	.word	0x20000174
 8002400:	20000098 	.word	0x20000098
 8002404:	e000ed04 	.word	0xe000ed04

08002408 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800240e:	4b1d      	ldr	r3, [pc, #116]	; (8002484 <vTaskStartScheduler+0x7c>)
 8002410:	9301      	str	r3, [sp, #4]
 8002412:	2300      	movs	r3, #0
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	2300      	movs	r3, #0
 8002418:	2282      	movs	r2, #130	; 0x82
 800241a:	491b      	ldr	r1, [pc, #108]	; (8002488 <vTaskStartScheduler+0x80>)
 800241c:	481b      	ldr	r0, [pc, #108]	; (800248c <vTaskStartScheduler+0x84>)
 800241e:	f7ff fe78 	bl	8002112 <xTaskCreate>
 8002422:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d116      	bne.n	8002458 <vTaskStartScheduler+0x50>
        __asm volatile
 800242a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800242e:	f383 8811 	msr	BASEPRI, r3
 8002432:	f3bf 8f6f 	isb	sy
 8002436:	f3bf 8f4f 	dsb	sy
 800243a:	60bb      	str	r3, [r7, #8]
    }
 800243c:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800243e:	4b14      	ldr	r3, [pc, #80]	; (8002490 <vTaskStartScheduler+0x88>)
 8002440:	f04f 32ff 	mov.w	r2, #4294967295
 8002444:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002446:	4b13      	ldr	r3, [pc, #76]	; (8002494 <vTaskStartScheduler+0x8c>)
 8002448:	2201      	movs	r2, #1
 800244a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800244c:	4b12      	ldr	r3, [pc, #72]	; (8002498 <vTaskStartScheduler+0x90>)
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002452:	f000 fbdf 	bl	8002c14 <xPortStartScheduler>
 8002456:	e00e      	b.n	8002476 <vTaskStartScheduler+0x6e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245e:	d10a      	bne.n	8002476 <vTaskStartScheduler+0x6e>
        __asm volatile
 8002460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002464:	f383 8811 	msr	BASEPRI, r3
 8002468:	f3bf 8f6f 	isb	sy
 800246c:	f3bf 8f4f 	dsb	sy
 8002470:	607b      	str	r3, [r7, #4]
    }
 8002472:	bf00      	nop
 8002474:	e7fe      	b.n	8002474 <vTaskStartScheduler+0x6c>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <vTaskStartScheduler+0x94>)
 8002478:	681b      	ldr	r3, [r3, #0]
}
 800247a:	bf00      	nop
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000190 	.word	0x20000190
 8002488:	08003d78 	.word	0x08003d78
 800248c:	08002999 	.word	0x08002999
 8002490:	2000018c 	.word	0x2000018c
 8002494:	20000178 	.word	0x20000178
 8002498:	20000170 	.word	0x20000170
 800249c:	2000000c 	.word	0x2000000c

080024a0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <vTaskSuspendAll+0x18>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	3301      	adds	r3, #1
 80024aa:	4a03      	ldr	r2, [pc, #12]	; (80024b8 <vTaskSuspendAll+0x18>)
 80024ac:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80024ae:	bf00      	nop
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	20000194 	.word	0x20000194

080024bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80024ca:	4b71      	ldr	r3, [pc, #452]	; (8002690 <xTaskResumeAll+0x1d4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10a      	bne.n	80024e8 <xTaskResumeAll+0x2c>
        __asm volatile
 80024d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d6:	f383 8811 	msr	BASEPRI, r3
 80024da:	f3bf 8f6f 	isb	sy
 80024de:	f3bf 8f4f 	dsb	sy
 80024e2:	607b      	str	r3, [r7, #4]
    }
 80024e4:	bf00      	nop
 80024e6:	e7fe      	b.n	80024e6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80024e8:	f000 fc36 	bl	8002d58 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80024ec:	4b68      	ldr	r3, [pc, #416]	; (8002690 <xTaskResumeAll+0x1d4>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	3b01      	subs	r3, #1
 80024f2:	4a67      	ldr	r2, [pc, #412]	; (8002690 <xTaskResumeAll+0x1d4>)
 80024f4:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024f6:	4b66      	ldr	r3, [pc, #408]	; (8002690 <xTaskResumeAll+0x1d4>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f040 80c0 	bne.w	8002680 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002500:	4b64      	ldr	r3, [pc, #400]	; (8002694 <xTaskResumeAll+0x1d8>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	f000 80bb 	beq.w	8002680 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800250a:	e08a      	b.n	8002622 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800250c:	4b62      	ldr	r3, [pc, #392]	; (8002698 <xTaskResumeAll+0x1dc>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002518:	613b      	str	r3, [r7, #16]
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	69fa      	ldr	r2, [r7, #28]
 8002520:	6a12      	ldr	r2, [r2, #32]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	69fa      	ldr	r2, [r7, #28]
 800252a:	69d2      	ldr	r2, [r2, #28]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3318      	adds	r3, #24
 8002536:	429a      	cmp	r2, r3
 8002538:	d103      	bne.n	8002542 <xTaskResumeAll+0x86>
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	6a1a      	ldr	r2, [r3, #32]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	2200      	movs	r2, #0
 8002546:	629a      	str	r2, [r3, #40]	; 0x28
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	1e5a      	subs	r2, r3, #1
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	69fa      	ldr	r2, [r7, #28]
 800255e:	68d2      	ldr	r2, [r2, #12]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	69fa      	ldr	r2, [r7, #28]
 8002568:	6892      	ldr	r2, [r2, #8]
 800256a:	605a      	str	r2, [r3, #4]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	3304      	adds	r3, #4
 8002574:	429a      	cmp	r2, r3
 8002576:	d103      	bne.n	8002580 <xTaskResumeAll+0xc4>
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	68da      	ldr	r2, [r3, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	2200      	movs	r2, #0
 8002584:	615a      	str	r2, [r3, #20]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	1e5a      	subs	r2, r3, #1
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	2201      	movs	r2, #1
 8002596:	409a      	lsls	r2, r3
 8002598:	4b40      	ldr	r3, [pc, #256]	; (800269c <xTaskResumeAll+0x1e0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4313      	orrs	r3, r2
 800259e:	4a3f      	ldr	r2, [pc, #252]	; (800269c <xTaskResumeAll+0x1e0>)
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025a6:	493e      	ldr	r1, [pc, #248]	; (80026a0 <xTaskResumeAll+0x1e4>)
 80025a8:	4613      	mov	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	3304      	adds	r3, #4
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	69fa      	ldr	r2, [r7, #28]
 80025cc:	3204      	adds	r2, #4
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	1d1a      	adds	r2, r3, #4
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4a2e      	ldr	r2, [pc, #184]	; (80026a0 <xTaskResumeAll+0x1e4>)
 80025e6:	441a      	add	r2, r3
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	615a      	str	r2, [r3, #20]
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f0:	492b      	ldr	r1, [pc, #172]	; (80026a0 <xTaskResumeAll+0x1e4>)
 80025f2:	4613      	mov	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	440b      	add	r3, r1
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	1c59      	adds	r1, r3, #1
 8002600:	4827      	ldr	r0, [pc, #156]	; (80026a0 <xTaskResumeAll+0x1e4>)
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4403      	add	r3, r0
 800260c:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002612:	4b24      	ldr	r3, [pc, #144]	; (80026a4 <xTaskResumeAll+0x1e8>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	429a      	cmp	r2, r3
 800261a:	d302      	bcc.n	8002622 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 800261c:	4b22      	ldr	r3, [pc, #136]	; (80026a8 <xTaskResumeAll+0x1ec>)
 800261e:	2201      	movs	r2, #1
 8002620:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002622:	4b1d      	ldr	r3, [pc, #116]	; (8002698 <xTaskResumeAll+0x1dc>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	f47f af70 	bne.w	800250c <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002632:	f000 fa47 	bl	8002ac4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002636:	4b1d      	ldr	r3, [pc, #116]	; (80026ac <xTaskResumeAll+0x1f0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d010      	beq.n	8002664 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002642:	f000 f837 	bl	80026b4 <xTaskIncrementTick>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d002      	beq.n	8002652 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 800264c:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <xTaskResumeAll+0x1ec>)
 800264e:	2201      	movs	r2, #1
 8002650:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	3b01      	subs	r3, #1
 8002656:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1f1      	bne.n	8002642 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 800265e:	4b13      	ldr	r3, [pc, #76]	; (80026ac <xTaskResumeAll+0x1f0>)
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002664:	4b10      	ldr	r3, [pc, #64]	; (80026a8 <xTaskResumeAll+0x1ec>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d009      	beq.n	8002680 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800266c:	2301      	movs	r3, #1
 800266e:	61bb      	str	r3, [r7, #24]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002670:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <xTaskResumeAll+0x1f4>)
 8002672:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	f3bf 8f4f 	dsb	sy
 800267c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002680:	f000 fb9a 	bl	8002db8 <vPortExitCritical>

    return xAlreadyYielded;
 8002684:	69bb      	ldr	r3, [r7, #24]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3720      	adds	r7, #32
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000194 	.word	0x20000194
 8002694:	2000016c 	.word	0x2000016c
 8002698:	2000012c 	.word	0x2000012c
 800269c:	20000174 	.word	0x20000174
 80026a0:	20000098 	.word	0x20000098
 80026a4:	20000094 	.word	0x20000094
 80026a8:	20000180 	.word	0x20000180
 80026ac:	2000017c 	.word	0x2000017c
 80026b0:	e000ed04 	.word	0xe000ed04

080026b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08a      	sub	sp, #40	; 0x28
 80026b8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80026ba:	2300      	movs	r3, #0
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026be:	4b7d      	ldr	r3, [pc, #500]	; (80028b4 <xTaskIncrementTick+0x200>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f040 80ec 	bne.w	80028a0 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026c8:	4b7b      	ldr	r3, [pc, #492]	; (80028b8 <xTaskIncrementTick+0x204>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	3301      	adds	r3, #1
 80026ce:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80026d0:	4a79      	ldr	r2, [pc, #484]	; (80028b8 <xTaskIncrementTick+0x204>)
 80026d2:	6a3b      	ldr	r3, [r7, #32]
 80026d4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026d6:	6a3b      	ldr	r3, [r7, #32]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d120      	bne.n	800271e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80026dc:	4b77      	ldr	r3, [pc, #476]	; (80028bc <xTaskIncrementTick+0x208>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00a      	beq.n	80026fc <xTaskIncrementTick+0x48>
        __asm volatile
 80026e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ea:	f383 8811 	msr	BASEPRI, r3
 80026ee:	f3bf 8f6f 	isb	sy
 80026f2:	f3bf 8f4f 	dsb	sy
 80026f6:	607b      	str	r3, [r7, #4]
    }
 80026f8:	bf00      	nop
 80026fa:	e7fe      	b.n	80026fa <xTaskIncrementTick+0x46>
 80026fc:	4b6f      	ldr	r3, [pc, #444]	; (80028bc <xTaskIncrementTick+0x208>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	61fb      	str	r3, [r7, #28]
 8002702:	4b6f      	ldr	r3, [pc, #444]	; (80028c0 <xTaskIncrementTick+0x20c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a6d      	ldr	r2, [pc, #436]	; (80028bc <xTaskIncrementTick+0x208>)
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	4a6d      	ldr	r2, [pc, #436]	; (80028c0 <xTaskIncrementTick+0x20c>)
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	6013      	str	r3, [r2, #0]
 8002710:	4b6c      	ldr	r3, [pc, #432]	; (80028c4 <xTaskIncrementTick+0x210>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	3301      	adds	r3, #1
 8002716:	4a6b      	ldr	r2, [pc, #428]	; (80028c4 <xTaskIncrementTick+0x210>)
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	f000 f9d3 	bl	8002ac4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800271e:	4b6a      	ldr	r3, [pc, #424]	; (80028c8 <xTaskIncrementTick+0x214>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6a3a      	ldr	r2, [r7, #32]
 8002724:	429a      	cmp	r2, r3
 8002726:	f0c0 80a6 	bcc.w	8002876 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800272a:	4b64      	ldr	r3, [pc, #400]	; (80028bc <xTaskIncrementTick+0x208>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d104      	bne.n	800273e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002734:	4b64      	ldr	r3, [pc, #400]	; (80028c8 <xTaskIncrementTick+0x214>)
 8002736:	f04f 32ff 	mov.w	r2, #4294967295
 800273a:	601a      	str	r2, [r3, #0]
                    break;
 800273c:	e09b      	b.n	8002876 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800273e:	4b5f      	ldr	r3, [pc, #380]	; (80028bc <xTaskIncrementTick+0x208>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800274e:	6a3a      	ldr	r2, [r7, #32]
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	429a      	cmp	r2, r3
 8002754:	d203      	bcs.n	800275e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002756:	4a5c      	ldr	r2, [pc, #368]	; (80028c8 <xTaskIncrementTick+0x214>)
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800275c:	e08b      	b.n	8002876 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	613b      	str	r3, [r7, #16]
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	68d2      	ldr	r2, [r2, #12]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	6892      	ldr	r2, [r2, #8]
 8002776:	605a      	str	r2, [r3, #4]
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	3304      	adds	r3, #4
 8002780:	429a      	cmp	r2, r3
 8002782:	d103      	bne.n	800278c <xTaskIncrementTick+0xd8>
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	605a      	str	r2, [r3, #4]
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	2200      	movs	r2, #0
 8002790:	615a      	str	r2, [r3, #20]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	1e5a      	subs	r2, r3, #1
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d01e      	beq.n	80027e2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	6a12      	ldr	r2, [r2, #32]
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	69d2      	ldr	r2, [r2, #28]
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	3318      	adds	r3, #24
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d103      	bne.n	80027d2 <xTaskIncrementTick+0x11e>
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	6a1a      	ldr	r2, [r3, #32]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	2200      	movs	r2, #0
 80027d6:	629a      	str	r2, [r3, #40]	; 0x28
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	1e5a      	subs	r2, r3, #1
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e6:	2201      	movs	r2, #1
 80027e8:	409a      	lsls	r2, r3
 80027ea:	4b38      	ldr	r3, [pc, #224]	; (80028cc <xTaskIncrementTick+0x218>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	4a36      	ldr	r2, [pc, #216]	; (80028cc <xTaskIncrementTick+0x218>)
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f8:	4935      	ldr	r1, [pc, #212]	; (80028d0 <xTaskIncrementTick+0x21c>)
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	440b      	add	r3, r1
 8002804:	3304      	adds	r3, #4
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	68ba      	ldr	r2, [r7, #8]
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	60da      	str	r2, [r3, #12]
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	3204      	adds	r2, #4
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	1d1a      	adds	r2, r3, #4
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	609a      	str	r2, [r3, #8]
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4a26      	ldr	r2, [pc, #152]	; (80028d0 <xTaskIncrementTick+0x21c>)
 8002838:	441a      	add	r2, r3
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	615a      	str	r2, [r3, #20]
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002842:	4923      	ldr	r1, [pc, #140]	; (80028d0 <xTaskIncrementTick+0x21c>)
 8002844:	4613      	mov	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	1c59      	adds	r1, r3, #1
 8002852:	481f      	ldr	r0, [pc, #124]	; (80028d0 <xTaskIncrementTick+0x21c>)
 8002854:	4613      	mov	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4413      	add	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4403      	add	r3, r0
 800285e:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002864:	4b1b      	ldr	r3, [pc, #108]	; (80028d4 <xTaskIncrementTick+0x220>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286a:	429a      	cmp	r2, r3
 800286c:	f4ff af5d 	bcc.w	800272a <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8002870:	2301      	movs	r3, #1
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002874:	e759      	b.n	800272a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002876:	4b17      	ldr	r3, [pc, #92]	; (80028d4 <xTaskIncrementTick+0x220>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800287c:	4914      	ldr	r1, [pc, #80]	; (80028d0 <xTaskIncrementTick+0x21c>)
 800287e:	4613      	mov	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	440b      	add	r3, r1
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d901      	bls.n	8002892 <xTaskIncrementTick+0x1de>
                {
                    xSwitchRequired = pdTRUE;
 800288e:	2301      	movs	r3, #1
 8002890:	627b      	str	r3, [r7, #36]	; 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002892:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <xTaskIncrementTick+0x224>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d007      	beq.n	80028aa <xTaskIncrementTick+0x1f6>
                {
                    xSwitchRequired = pdTRUE;
 800289a:	2301      	movs	r3, #1
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
 800289e:	e004      	b.n	80028aa <xTaskIncrementTick+0x1f6>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80028a0:	4b0e      	ldr	r3, [pc, #56]	; (80028dc <xTaskIncrementTick+0x228>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	3301      	adds	r3, #1
 80028a6:	4a0d      	ldr	r2, [pc, #52]	; (80028dc <xTaskIncrementTick+0x228>)
 80028a8:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3728      	adds	r7, #40	; 0x28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20000194 	.word	0x20000194
 80028b8:	20000170 	.word	0x20000170
 80028bc:	20000124 	.word	0x20000124
 80028c0:	20000128 	.word	0x20000128
 80028c4:	20000184 	.word	0x20000184
 80028c8:	2000018c 	.word	0x2000018c
 80028cc:	20000174 	.word	0x20000174
 80028d0:	20000098 	.word	0x20000098
 80028d4:	20000094 	.word	0x20000094
 80028d8:	20000180 	.word	0x20000180
 80028dc:	2000017c 	.word	0x2000017c

080028e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028e0:	b480      	push	{r7}
 80028e2:	b087      	sub	sp, #28
 80028e4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80028e6:	4b27      	ldr	r3, [pc, #156]	; (8002984 <vTaskSwitchContext+0xa4>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80028ee:	4b26      	ldr	r3, [pc, #152]	; (8002988 <vTaskSwitchContext+0xa8>)
 80028f0:	2201      	movs	r2, #1
 80028f2:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80028f4:	e03f      	b.n	8002976 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80028f6:	4b24      	ldr	r3, [pc, #144]	; (8002988 <vTaskSwitchContext+0xa8>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028fc:	4b23      	ldr	r3, [pc, #140]	; (800298c <vTaskSwitchContext+0xac>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800290a:	7afb      	ldrb	r3, [r7, #11]
 800290c:	f1c3 031f 	rsb	r3, r3, #31
 8002910:	617b      	str	r3, [r7, #20]
 8002912:	491f      	ldr	r1, [pc, #124]	; (8002990 <vTaskSwitchContext+0xb0>)
 8002914:	697a      	ldr	r2, [r7, #20]
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	440b      	add	r3, r1
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10a      	bne.n	800293c <vTaskSwitchContext+0x5c>
        __asm volatile
 8002926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292a:	f383 8811 	msr	BASEPRI, r3
 800292e:	f3bf 8f6f 	isb	sy
 8002932:	f3bf 8f4f 	dsb	sy
 8002936:	607b      	str	r3, [r7, #4]
    }
 8002938:	bf00      	nop
 800293a:	e7fe      	b.n	800293a <vTaskSwitchContext+0x5a>
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4a12      	ldr	r2, [pc, #72]	; (8002990 <vTaskSwitchContext+0xb0>)
 8002948:	4413      	add	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	3308      	adds	r3, #8
 800295e:	429a      	cmp	r2, r3
 8002960:	d104      	bne.n	800296c <vTaskSwitchContext+0x8c>
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	605a      	str	r2, [r3, #4]
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	4a08      	ldr	r2, [pc, #32]	; (8002994 <vTaskSwitchContext+0xb4>)
 8002974:	6013      	str	r3, [r2, #0]
}
 8002976:	bf00      	nop
 8002978:	371c      	adds	r7, #28
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	20000194 	.word	0x20000194
 8002988:	20000180 	.word	0x20000180
 800298c:	20000174 	.word	0x20000174
 8002990:	20000098 	.word	0x20000098
 8002994:	20000094 	.word	0x20000094

08002998 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80029a0:	f000 f852 	bl	8002a48 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80029a4:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <prvIdleTask+0x28>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d9f9      	bls.n	80029a0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80029ac:	4b05      	ldr	r3, [pc, #20]	; (80029c4 <prvIdleTask+0x2c>)
 80029ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	f3bf 8f4f 	dsb	sy
 80029b8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80029bc:	e7f0      	b.n	80029a0 <prvIdleTask+0x8>
 80029be:	bf00      	nop
 80029c0:	20000098 	.word	0x20000098
 80029c4:	e000ed04 	.word	0xe000ed04

080029c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029ce:	2300      	movs	r3, #0
 80029d0:	607b      	str	r3, [r7, #4]
 80029d2:	e00c      	b.n	80029ee <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	4613      	mov	r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	4a12      	ldr	r2, [pc, #72]	; (8002a28 <prvInitialiseTaskLists+0x60>)
 80029e0:	4413      	add	r3, r2
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff fb3e 	bl	8002064 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3301      	adds	r3, #1
 80029ec:	607b      	str	r3, [r7, #4]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d9ef      	bls.n	80029d4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80029f4:	480d      	ldr	r0, [pc, #52]	; (8002a2c <prvInitialiseTaskLists+0x64>)
 80029f6:	f7ff fb35 	bl	8002064 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80029fa:	480d      	ldr	r0, [pc, #52]	; (8002a30 <prvInitialiseTaskLists+0x68>)
 80029fc:	f7ff fb32 	bl	8002064 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002a00:	480c      	ldr	r0, [pc, #48]	; (8002a34 <prvInitialiseTaskLists+0x6c>)
 8002a02:	f7ff fb2f 	bl	8002064 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002a06:	480c      	ldr	r0, [pc, #48]	; (8002a38 <prvInitialiseTaskLists+0x70>)
 8002a08:	f7ff fb2c 	bl	8002064 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002a0c:	480b      	ldr	r0, [pc, #44]	; (8002a3c <prvInitialiseTaskLists+0x74>)
 8002a0e:	f7ff fb29 	bl	8002064 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002a12:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <prvInitialiseTaskLists+0x78>)
 8002a14:	4a05      	ldr	r2, [pc, #20]	; (8002a2c <prvInitialiseTaskLists+0x64>)
 8002a16:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <prvInitialiseTaskLists+0x7c>)
 8002a1a:	4a05      	ldr	r2, [pc, #20]	; (8002a30 <prvInitialiseTaskLists+0x68>)
 8002a1c:	601a      	str	r2, [r3, #0]
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000098 	.word	0x20000098
 8002a2c:	200000fc 	.word	0x200000fc
 8002a30:	20000110 	.word	0x20000110
 8002a34:	2000012c 	.word	0x2000012c
 8002a38:	20000140 	.word	0x20000140
 8002a3c:	20000158 	.word	0x20000158
 8002a40:	20000124 	.word	0x20000124
 8002a44:	20000128 	.word	0x20000128

08002a48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a4e:	e019      	b.n	8002a84 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002a50:	f000 f982 	bl	8002d58 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a54:	4b10      	ldr	r3, [pc, #64]	; (8002a98 <prvCheckTasksWaitingTermination+0x50>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3304      	adds	r3, #4
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fb2c 	bl	80020be <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002a66:	4b0d      	ldr	r3, [pc, #52]	; (8002a9c <prvCheckTasksWaitingTermination+0x54>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	4a0b      	ldr	r2, [pc, #44]	; (8002a9c <prvCheckTasksWaitingTermination+0x54>)
 8002a6e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002a70:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <prvCheckTasksWaitingTermination+0x58>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	3b01      	subs	r3, #1
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <prvCheckTasksWaitingTermination+0x58>)
 8002a78:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002a7a:	f000 f99d 	bl	8002db8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f810 	bl	8002aa4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a84:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <prvCheckTasksWaitingTermination+0x58>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1e1      	bne.n	8002a50 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002a8c:	bf00      	nop
 8002a8e:	bf00      	nop
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20000140 	.word	0x20000140
 8002a9c:	2000016c 	.word	0x2000016c
 8002aa0:	20000154 	.word	0x20000154

08002aa4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f000 fb13 	bl	80030dc <vPortFree>
                vPortFree( pxTCB );
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 fb10 	bl	80030dc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ac8:	4b0a      	ldr	r3, [pc, #40]	; (8002af4 <prvResetNextTaskUnblockTime+0x30>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d104      	bne.n	8002adc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002ad2:	4b09      	ldr	r3, [pc, #36]	; (8002af8 <prvResetNextTaskUnblockTime+0x34>)
 8002ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002ada:	e005      	b.n	8002ae8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002adc:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <prvResetNextTaskUnblockTime+0x30>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <prvResetNextTaskUnblockTime+0x34>)
 8002ae6:	6013      	str	r3, [r2, #0]
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	20000124 	.word	0x20000124
 8002af8:	2000018c 	.word	0x2000018c

08002afc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	3b04      	subs	r3, #4
 8002b0c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b14:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	3b04      	subs	r3, #4
 8002b1a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f023 0201 	bic.w	r2, r3, #1
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	3b04      	subs	r3, #4
 8002b2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002b2c:	4a0c      	ldr	r2, [pc, #48]	; (8002b60 <pxPortInitialiseStack+0x64>)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	3b14      	subs	r3, #20
 8002b36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	3b04      	subs	r3, #4
 8002b42:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f06f 0202 	mvn.w	r2, #2
 8002b4a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	3b20      	subs	r3, #32
 8002b50:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002b52:	68fb      	ldr	r3, [r7, #12]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	08002b65 	.word	0x08002b65

08002b64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002b6e:	4b12      	ldr	r3, [pc, #72]	; (8002bb8 <prvTaskExitError+0x54>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b76:	d00a      	beq.n	8002b8e <prvTaskExitError+0x2a>
        __asm volatile
 8002b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7c:	f383 8811 	msr	BASEPRI, r3
 8002b80:	f3bf 8f6f 	isb	sy
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	60fb      	str	r3, [r7, #12]
    }
 8002b8a:	bf00      	nop
 8002b8c:	e7fe      	b.n	8002b8c <prvTaskExitError+0x28>
        __asm volatile
 8002b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b92:	f383 8811 	msr	BASEPRI, r3
 8002b96:	f3bf 8f6f 	isb	sy
 8002b9a:	f3bf 8f4f 	dsb	sy
 8002b9e:	60bb      	str	r3, [r7, #8]
    }
 8002ba0:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002ba2:	bf00      	nop
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d0fc      	beq.n	8002ba4 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002baa:	bf00      	nop
 8002bac:	bf00      	nop
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	20000010 	.word	0x20000010
 8002bbc:	00000000 	.word	0x00000000

08002bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002bc0:	4b07      	ldr	r3, [pc, #28]	; (8002be0 <pxCurrentTCBConst2>)
 8002bc2:	6819      	ldr	r1, [r3, #0]
 8002bc4:	6808      	ldr	r0, [r1, #0]
 8002bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bca:	f380 8809 	msr	PSP, r0
 8002bce:	f3bf 8f6f 	isb	sy
 8002bd2:	f04f 0000 	mov.w	r0, #0
 8002bd6:	f380 8811 	msr	BASEPRI, r0
 8002bda:	4770      	bx	lr
 8002bdc:	f3af 8000 	nop.w

08002be0 <pxCurrentTCBConst2>:
 8002be0:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002be4:	bf00      	nop
 8002be6:	bf00      	nop

08002be8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002be8:	4808      	ldr	r0, [pc, #32]	; (8002c0c <prvPortStartFirstTask+0x24>)
 8002bea:	6800      	ldr	r0, [r0, #0]
 8002bec:	6800      	ldr	r0, [r0, #0]
 8002bee:	f380 8808 	msr	MSP, r0
 8002bf2:	f04f 0000 	mov.w	r0, #0
 8002bf6:	f380 8814 	msr	CONTROL, r0
 8002bfa:	b662      	cpsie	i
 8002bfc:	b661      	cpsie	f
 8002bfe:	f3bf 8f4f 	dsb	sy
 8002c02:	f3bf 8f6f 	isb	sy
 8002c06:	df00      	svc	0
 8002c08:	bf00      	nop
 8002c0a:	0000      	.short	0x0000
 8002c0c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop

08002c14 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c1a:	4b46      	ldr	r3, [pc, #280]	; (8002d34 <xPortStartScheduler+0x120>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a46      	ldr	r2, [pc, #280]	; (8002d38 <xPortStartScheduler+0x124>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d10a      	bne.n	8002c3a <xPortStartScheduler+0x26>
        __asm volatile
 8002c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c28:	f383 8811 	msr	BASEPRI, r3
 8002c2c:	f3bf 8f6f 	isb	sy
 8002c30:	f3bf 8f4f 	dsb	sy
 8002c34:	613b      	str	r3, [r7, #16]
    }
 8002c36:	bf00      	nop
 8002c38:	e7fe      	b.n	8002c38 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c3a:	4b3e      	ldr	r3, [pc, #248]	; (8002d34 <xPortStartScheduler+0x120>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a3f      	ldr	r2, [pc, #252]	; (8002d3c <xPortStartScheduler+0x128>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d10a      	bne.n	8002c5a <xPortStartScheduler+0x46>
        __asm volatile
 8002c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c48:	f383 8811 	msr	BASEPRI, r3
 8002c4c:	f3bf 8f6f 	isb	sy
 8002c50:	f3bf 8f4f 	dsb	sy
 8002c54:	60fb      	str	r3, [r7, #12]
    }
 8002c56:	bf00      	nop
 8002c58:	e7fe      	b.n	8002c58 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002c5a:	4b39      	ldr	r3, [pc, #228]	; (8002d40 <xPortStartScheduler+0x12c>)
 8002c5c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	22ff      	movs	r2, #255	; 0xff
 8002c6a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002c74:	78fb      	ldrb	r3, [r7, #3]
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	4b31      	ldr	r3, [pc, #196]	; (8002d44 <xPortStartScheduler+0x130>)
 8002c80:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002c82:	4b31      	ldr	r3, [pc, #196]	; (8002d48 <xPortStartScheduler+0x134>)
 8002c84:	2207      	movs	r2, #7
 8002c86:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c88:	e009      	b.n	8002c9e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002c8a:	4b2f      	ldr	r3, [pc, #188]	; (8002d48 <xPortStartScheduler+0x134>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	4a2d      	ldr	r2, [pc, #180]	; (8002d48 <xPortStartScheduler+0x134>)
 8002c92:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002c94:	78fb      	ldrb	r3, [r7, #3]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c9e:	78fb      	ldrb	r3, [r7, #3]
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca6:	2b80      	cmp	r3, #128	; 0x80
 8002ca8:	d0ef      	beq.n	8002c8a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002caa:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <xPortStartScheduler+0x134>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f1c3 0307 	rsb	r3, r3, #7
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d00a      	beq.n	8002ccc <xPortStartScheduler+0xb8>
        __asm volatile
 8002cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cba:	f383 8811 	msr	BASEPRI, r3
 8002cbe:	f3bf 8f6f 	isb	sy
 8002cc2:	f3bf 8f4f 	dsb	sy
 8002cc6:	60bb      	str	r3, [r7, #8]
    }
 8002cc8:	bf00      	nop
 8002cca:	e7fe      	b.n	8002cca <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ccc:	4b1e      	ldr	r3, [pc, #120]	; (8002d48 <xPortStartScheduler+0x134>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	021b      	lsls	r3, r3, #8
 8002cd2:	4a1d      	ldr	r2, [pc, #116]	; (8002d48 <xPortStartScheduler+0x134>)
 8002cd4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002cd6:	4b1c      	ldr	r3, [pc, #112]	; (8002d48 <xPortStartScheduler+0x134>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002cde:	4a1a      	ldr	r2, [pc, #104]	; (8002d48 <xPortStartScheduler+0x134>)
 8002ce0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	b2da      	uxtb	r2, r3
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002cea:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <xPortStartScheduler+0x138>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a17      	ldr	r2, [pc, #92]	; (8002d4c <xPortStartScheduler+0x138>)
 8002cf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cf4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002cf6:	4b15      	ldr	r3, [pc, #84]	; (8002d4c <xPortStartScheduler+0x138>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a14      	ldr	r2, [pc, #80]	; (8002d4c <xPortStartScheduler+0x138>)
 8002cfc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002d00:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002d02:	f000 f8db 	bl	8002ebc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002d06:	4b12      	ldr	r3, [pc, #72]	; (8002d50 <xPortStartScheduler+0x13c>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002d0c:	f000 f8fa 	bl	8002f04 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002d10:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <xPortStartScheduler+0x140>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a0f      	ldr	r2, [pc, #60]	; (8002d54 <xPortStartScheduler+0x140>)
 8002d16:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002d1a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002d1c:	f7ff ff64 	bl	8002be8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002d20:	f7ff fdde 	bl	80028e0 <vTaskSwitchContext>
    prvTaskExitError();
 8002d24:	f7ff ff1e 	bl	8002b64 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	e000ed00 	.word	0xe000ed00
 8002d38:	410fc271 	.word	0x410fc271
 8002d3c:	410fc270 	.word	0x410fc270
 8002d40:	e000e400 	.word	0xe000e400
 8002d44:	20000198 	.word	0x20000198
 8002d48:	2000019c 	.word	0x2000019c
 8002d4c:	e000ed20 	.word	0xe000ed20
 8002d50:	20000010 	.word	0x20000010
 8002d54:	e000ef34 	.word	0xe000ef34

08002d58 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
        __asm volatile
 8002d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d62:	f383 8811 	msr	BASEPRI, r3
 8002d66:	f3bf 8f6f 	isb	sy
 8002d6a:	f3bf 8f4f 	dsb	sy
 8002d6e:	607b      	str	r3, [r7, #4]
    }
 8002d70:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002d72:	4b0f      	ldr	r3, [pc, #60]	; (8002db0 <vPortEnterCritical+0x58>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3301      	adds	r3, #1
 8002d78:	4a0d      	ldr	r2, [pc, #52]	; (8002db0 <vPortEnterCritical+0x58>)
 8002d7a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002d7c:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <vPortEnterCritical+0x58>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d10f      	bne.n	8002da4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002d84:	4b0b      	ldr	r3, [pc, #44]	; (8002db4 <vPortEnterCritical+0x5c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00a      	beq.n	8002da4 <vPortEnterCritical+0x4c>
        __asm volatile
 8002d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d92:	f383 8811 	msr	BASEPRI, r3
 8002d96:	f3bf 8f6f 	isb	sy
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	603b      	str	r3, [r7, #0]
    }
 8002da0:	bf00      	nop
 8002da2:	e7fe      	b.n	8002da2 <vPortEnterCritical+0x4a>
    }
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	20000010 	.word	0x20000010
 8002db4:	e000ed04 	.word	0xe000ed04

08002db8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002dbe:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <vPortExitCritical+0x50>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10a      	bne.n	8002ddc <vPortExitCritical+0x24>
        __asm volatile
 8002dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dca:	f383 8811 	msr	BASEPRI, r3
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	f3bf 8f4f 	dsb	sy
 8002dd6:	607b      	str	r3, [r7, #4]
    }
 8002dd8:	bf00      	nop
 8002dda:	e7fe      	b.n	8002dda <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002ddc:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <vPortExitCritical+0x50>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	4a09      	ldr	r2, [pc, #36]	; (8002e08 <vPortExitCritical+0x50>)
 8002de4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002de6:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <vPortExitCritical+0x50>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d105      	bne.n	8002dfa <vPortExitCritical+0x42>
 8002dee:	2300      	movs	r3, #0
 8002df0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002df8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002dfa:	bf00      	nop
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20000010 	.word	0x20000010
 8002e0c:	00000000 	.word	0x00000000

08002e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002e10:	f3ef 8009 	mrs	r0, PSP
 8002e14:	f3bf 8f6f 	isb	sy
 8002e18:	4b15      	ldr	r3, [pc, #84]	; (8002e70 <pxCurrentTCBConst>)
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	f01e 0f10 	tst.w	lr, #16
 8002e20:	bf08      	it	eq
 8002e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e2a:	6010      	str	r0, [r2, #0]
 8002e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002e30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002e34:	f380 8811 	msr	BASEPRI, r0
 8002e38:	f3bf 8f4f 	dsb	sy
 8002e3c:	f3bf 8f6f 	isb	sy
 8002e40:	f7ff fd4e 	bl	80028e0 <vTaskSwitchContext>
 8002e44:	f04f 0000 	mov.w	r0, #0
 8002e48:	f380 8811 	msr	BASEPRI, r0
 8002e4c:	bc09      	pop	{r0, r3}
 8002e4e:	6819      	ldr	r1, [r3, #0]
 8002e50:	6808      	ldr	r0, [r1, #0]
 8002e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e56:	f01e 0f10 	tst.w	lr, #16
 8002e5a:	bf08      	it	eq
 8002e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002e60:	f380 8809 	msr	PSP, r0
 8002e64:	f3bf 8f6f 	isb	sy
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	f3af 8000 	nop.w

08002e70 <pxCurrentTCBConst>:
 8002e70:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop

08002e78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
        __asm volatile
 8002e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e82:	f383 8811 	msr	BASEPRI, r3
 8002e86:	f3bf 8f6f 	isb	sy
 8002e8a:	f3bf 8f4f 	dsb	sy
 8002e8e:	607b      	str	r3, [r7, #4]
    }
 8002e90:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002e92:	f7ff fc0f 	bl	80026b4 <xTaskIncrementTick>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002e9c:	4b06      	ldr	r3, [pc, #24]	; (8002eb8 <SysTick_Handler+0x40>)
 8002e9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	f383 8811 	msr	BASEPRI, r3
    }
 8002eae:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002eb0:	bf00      	nop
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	e000ed04 	.word	0xe000ed04

08002ebc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002ec0:	4b0b      	ldr	r3, [pc, #44]	; (8002ef0 <vPortSetupTimerInterrupt+0x34>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <vPortSetupTimerInterrupt+0x38>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002ecc:	4b0a      	ldr	r3, [pc, #40]	; (8002ef8 <vPortSetupTimerInterrupt+0x3c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a0a      	ldr	r2, [pc, #40]	; (8002efc <vPortSetupTimerInterrupt+0x40>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	099b      	lsrs	r3, r3, #6
 8002ed8:	4a09      	ldr	r2, [pc, #36]	; (8002f00 <vPortSetupTimerInterrupt+0x44>)
 8002eda:	3b01      	subs	r3, #1
 8002edc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002ede:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <vPortSetupTimerInterrupt+0x34>)
 8002ee0:	2207      	movs	r2, #7
 8002ee2:	601a      	str	r2, [r3, #0]
}
 8002ee4:	bf00      	nop
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	e000e010 	.word	0xe000e010
 8002ef4:	e000e018 	.word	0xe000e018
 8002ef8:	20000000 	.word	0x20000000
 8002efc:	10624dd3 	.word	0x10624dd3
 8002f00:	e000e014 	.word	0xe000e014

08002f04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002f04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002f14 <vPortEnableVFP+0x10>
 8002f08:	6801      	ldr	r1, [r0, #0]
 8002f0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002f0e:	6001      	str	r1, [r0, #0]
 8002f10:	4770      	bx	lr
 8002f12:	0000      	.short	0x0000
 8002f14:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8002f18:	bf00      	nop
 8002f1a:	bf00      	nop

08002f1c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08a      	sub	sp, #40	; 0x28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8002f28:	f7ff faba 	bl	80024a0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002f2c:	4b65      	ldr	r3, [pc, #404]	; (80030c4 <pvPortMalloc+0x1a8>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002f34:	f000 f934 	bl	80031a0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002f38:	4b63      	ldr	r3, [pc, #396]	; (80030c8 <pvPortMalloc+0x1ac>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4013      	ands	r3, r2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f040 80a7 	bne.w	8003094 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d02d      	beq.n	8002fa8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8002f4c:	2208      	movs	r2, #8
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d227      	bcs.n	8002fa8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8002f58:	2208      	movs	r2, #8
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d021      	beq.n	8002fae <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f023 0307 	bic.w	r3, r3, #7
 8002f70:	3308      	adds	r3, #8
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d214      	bcs.n	8002fa2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f023 0307 	bic.w	r3, r3, #7
 8002f7e:	3308      	adds	r3, #8
 8002f80:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d010      	beq.n	8002fae <pvPortMalloc+0x92>
        __asm volatile
 8002f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f90:	f383 8811 	msr	BASEPRI, r3
 8002f94:	f3bf 8f6f 	isb	sy
 8002f98:	f3bf 8f4f 	dsb	sy
 8002f9c:	617b      	str	r3, [r7, #20]
    }
 8002f9e:	bf00      	nop
 8002fa0:	e7fe      	b.n	8002fa0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002fa6:	e002      	b.n	8002fae <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	607b      	str	r3, [r7, #4]
 8002fac:	e000      	b.n	8002fb0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002fae:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d06e      	beq.n	8003094 <pvPortMalloc+0x178>
 8002fb6:	4b45      	ldr	r3, [pc, #276]	; (80030cc <pvPortMalloc+0x1b0>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d869      	bhi.n	8003094 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002fc0:	4b43      	ldr	r3, [pc, #268]	; (80030d0 <pvPortMalloc+0x1b4>)
 8002fc2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8002fc4:	4b42      	ldr	r3, [pc, #264]	; (80030d0 <pvPortMalloc+0x1b4>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002fca:	e004      	b.n	8002fd6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8002fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fce:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d903      	bls.n	8002fe8 <pvPortMalloc+0xcc>
 8002fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1f1      	bne.n	8002fcc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002fe8:	4b36      	ldr	r3, [pc, #216]	; (80030c4 <pvPortMalloc+0x1a8>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d050      	beq.n	8003094 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2208      	movs	r2, #8
 8002ff8:	4413      	add	r3, r2
 8002ffa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	1ad2      	subs	r2, r2, r3
 800300c:	2308      	movs	r3, #8
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	429a      	cmp	r2, r3
 8003012:	d91f      	bls.n	8003054 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4413      	add	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00a      	beq.n	800303c <pvPortMalloc+0x120>
        __asm volatile
 8003026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800302a:	f383 8811 	msr	BASEPRI, r3
 800302e:	f3bf 8f6f 	isb	sy
 8003032:	f3bf 8f4f 	dsb	sy
 8003036:	613b      	str	r3, [r7, #16]
    }
 8003038:	bf00      	nop
 800303a:	e7fe      	b.n	800303a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303e:	685a      	ldr	r2, [r3, #4]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	1ad2      	subs	r2, r2, r3
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800304e:	69b8      	ldr	r0, [r7, #24]
 8003050:	f000 f908 	bl	8003264 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003054:	4b1d      	ldr	r3, [pc, #116]	; (80030cc <pvPortMalloc+0x1b0>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	4a1b      	ldr	r2, [pc, #108]	; (80030cc <pvPortMalloc+0x1b0>)
 8003060:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003062:	4b1a      	ldr	r3, [pc, #104]	; (80030cc <pvPortMalloc+0x1b0>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	4b1b      	ldr	r3, [pc, #108]	; (80030d4 <pvPortMalloc+0x1b8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d203      	bcs.n	8003076 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800306e:	4b17      	ldr	r3, [pc, #92]	; (80030cc <pvPortMalloc+0x1b0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a18      	ldr	r2, [pc, #96]	; (80030d4 <pvPortMalloc+0x1b8>)
 8003074:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	4b13      	ldr	r3, [pc, #76]	; (80030c8 <pvPortMalloc+0x1ac>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	431a      	orrs	r2, r3
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800308a:	4b13      	ldr	r3, [pc, #76]	; (80030d8 <pvPortMalloc+0x1bc>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	3301      	adds	r3, #1
 8003090:	4a11      	ldr	r2, [pc, #68]	; (80030d8 <pvPortMalloc+0x1bc>)
 8003092:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003094:	f7ff fa12 	bl	80024bc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00a      	beq.n	80030b8 <pvPortMalloc+0x19c>
        __asm volatile
 80030a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a6:	f383 8811 	msr	BASEPRI, r3
 80030aa:	f3bf 8f6f 	isb	sy
 80030ae:	f3bf 8f4f 	dsb	sy
 80030b2:	60fb      	str	r3, [r7, #12]
    }
 80030b4:	bf00      	nop
 80030b6:	e7fe      	b.n	80030b6 <pvPortMalloc+0x19a>
    return pvReturn;
 80030b8:	69fb      	ldr	r3, [r7, #28]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3728      	adds	r7, #40	; 0x28
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20012da8 	.word	0x20012da8
 80030c8:	20012dbc 	.word	0x20012dbc
 80030cc:	20012dac 	.word	0x20012dac
 80030d0:	20012da0 	.word	0x20012da0
 80030d4:	20012db0 	.word	0x20012db0
 80030d8:	20012db4 	.word	0x20012db4

080030dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d04d      	beq.n	800318a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80030ee:	2308      	movs	r3, #8
 80030f0:	425b      	negs	r3, r3
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	4413      	add	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	4b24      	ldr	r3, [pc, #144]	; (8003194 <vPortFree+0xb8>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4013      	ands	r3, r2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10a      	bne.n	8003120 <vPortFree+0x44>
        __asm volatile
 800310a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800310e:	f383 8811 	msr	BASEPRI, r3
 8003112:	f3bf 8f6f 	isb	sy
 8003116:	f3bf 8f4f 	dsb	sy
 800311a:	60fb      	str	r3, [r7, #12]
    }
 800311c:	bf00      	nop
 800311e:	e7fe      	b.n	800311e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00a      	beq.n	800313e <vPortFree+0x62>
        __asm volatile
 8003128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312c:	f383 8811 	msr	BASEPRI, r3
 8003130:	f3bf 8f6f 	isb	sy
 8003134:	f3bf 8f4f 	dsb	sy
 8003138:	60bb      	str	r3, [r7, #8]
    }
 800313a:	bf00      	nop
 800313c:	e7fe      	b.n	800313c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	4b14      	ldr	r3, [pc, #80]	; (8003194 <vPortFree+0xb8>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4013      	ands	r3, r2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d01e      	beq.n	800318a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d11a      	bne.n	800318a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <vPortFree+0xb8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	43db      	mvns	r3, r3
 800315e:	401a      	ands	r2, r3
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003164:	f7ff f99c 	bl	80024a0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	4b0a      	ldr	r3, [pc, #40]	; (8003198 <vPortFree+0xbc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4413      	add	r3, r2
 8003172:	4a09      	ldr	r2, [pc, #36]	; (8003198 <vPortFree+0xbc>)
 8003174:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003176:	6938      	ldr	r0, [r7, #16]
 8003178:	f000 f874 	bl	8003264 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800317c:	4b07      	ldr	r3, [pc, #28]	; (800319c <vPortFree+0xc0>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	3301      	adds	r3, #1
 8003182:	4a06      	ldr	r2, [pc, #24]	; (800319c <vPortFree+0xc0>)
 8003184:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003186:	f7ff f999 	bl	80024bc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800318a:	bf00      	nop
 800318c:	3718      	adds	r7, #24
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20012dbc 	.word	0x20012dbc
 8003198:	20012dac 	.word	0x20012dac
 800319c:	20012db8 	.word	0x20012db8

080031a0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80031a6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80031aa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80031ac:	4b27      	ldr	r3, [pc, #156]	; (800324c <prvHeapInit+0xac>)
 80031ae:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00c      	beq.n	80031d4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	3307      	adds	r3, #7
 80031be:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f023 0307 	bic.w	r3, r3, #7
 80031c6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	4a1f      	ldr	r2, [pc, #124]	; (800324c <prvHeapInit+0xac>)
 80031d0:	4413      	add	r3, r2
 80031d2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80031d8:	4a1d      	ldr	r2, [pc, #116]	; (8003250 <prvHeapInit+0xb0>)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80031de:	4b1c      	ldr	r3, [pc, #112]	; (8003250 <prvHeapInit+0xb0>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	4413      	add	r3, r2
 80031ea:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80031ec:	2208      	movs	r2, #8
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	1a9b      	subs	r3, r3, r2
 80031f2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f023 0307 	bic.w	r3, r3, #7
 80031fa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4a15      	ldr	r2, [pc, #84]	; (8003254 <prvHeapInit+0xb4>)
 8003200:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003202:	4b14      	ldr	r3, [pc, #80]	; (8003254 <prvHeapInit+0xb4>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2200      	movs	r2, #0
 8003208:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800320a:	4b12      	ldr	r3, [pc, #72]	; (8003254 <prvHeapInit+0xb4>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2200      	movs	r2, #0
 8003210:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	1ad2      	subs	r2, r2, r3
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003220:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <prvHeapInit+0xb4>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	4a0a      	ldr	r2, [pc, #40]	; (8003258 <prvHeapInit+0xb8>)
 800322e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	4a09      	ldr	r2, [pc, #36]	; (800325c <prvHeapInit+0xbc>)
 8003236:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003238:	4b09      	ldr	r3, [pc, #36]	; (8003260 <prvHeapInit+0xc0>)
 800323a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800323e:	601a      	str	r2, [r3, #0]
}
 8003240:	bf00      	nop
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	200001a0 	.word	0x200001a0
 8003250:	20012da0 	.word	0x20012da0
 8003254:	20012da8 	.word	0x20012da8
 8003258:	20012db0 	.word	0x20012db0
 800325c:	20012dac 	.word	0x20012dac
 8003260:	20012dbc 	.word	0x20012dbc

08003264 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800326c:	4b28      	ldr	r3, [pc, #160]	; (8003310 <prvInsertBlockIntoFreeList+0xac>)
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	e002      	b.n	8003278 <prvInsertBlockIntoFreeList+0x14>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	429a      	cmp	r2, r3
 8003280:	d8f7      	bhi.n	8003272 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	4413      	add	r3, r2
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	429a      	cmp	r2, r3
 8003292:	d108      	bne.n	80032a6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	441a      	add	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	441a      	add	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d118      	bne.n	80032ec <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	4b15      	ldr	r3, [pc, #84]	; (8003314 <prvInsertBlockIntoFreeList+0xb0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d00d      	beq.n	80032e2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685a      	ldr	r2, [r3, #4]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	441a      	add	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	e008      	b.n	80032f4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80032e2:	4b0c      	ldr	r3, [pc, #48]	; (8003314 <prvInsertBlockIntoFreeList+0xb0>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	e003      	b.n	80032f4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d002      	beq.n	8003302 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003302:	bf00      	nop
 8003304:	3714      	adds	r7, #20
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	20012da0 	.word	0x20012da0
 8003314:	20012da8 	.word	0x20012da8

08003318 <__libc_init_array>:
 8003318:	b570      	push	{r4, r5, r6, lr}
 800331a:	4d0d      	ldr	r5, [pc, #52]	; (8003350 <__libc_init_array+0x38>)
 800331c:	4c0d      	ldr	r4, [pc, #52]	; (8003354 <__libc_init_array+0x3c>)
 800331e:	1b64      	subs	r4, r4, r5
 8003320:	10a4      	asrs	r4, r4, #2
 8003322:	2600      	movs	r6, #0
 8003324:	42a6      	cmp	r6, r4
 8003326:	d109      	bne.n	800333c <__libc_init_array+0x24>
 8003328:	4d0b      	ldr	r5, [pc, #44]	; (8003358 <__libc_init_array+0x40>)
 800332a:	4c0c      	ldr	r4, [pc, #48]	; (800335c <__libc_init_array+0x44>)
 800332c:	f000 fcf4 	bl	8003d18 <_init>
 8003330:	1b64      	subs	r4, r4, r5
 8003332:	10a4      	asrs	r4, r4, #2
 8003334:	2600      	movs	r6, #0
 8003336:	42a6      	cmp	r6, r4
 8003338:	d105      	bne.n	8003346 <__libc_init_array+0x2e>
 800333a:	bd70      	pop	{r4, r5, r6, pc}
 800333c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003340:	4798      	blx	r3
 8003342:	3601      	adds	r6, #1
 8003344:	e7ee      	b.n	8003324 <__libc_init_array+0xc>
 8003346:	f855 3b04 	ldr.w	r3, [r5], #4
 800334a:	4798      	blx	r3
 800334c:	3601      	adds	r6, #1
 800334e:	e7f2      	b.n	8003336 <__libc_init_array+0x1e>
 8003350:	08003e04 	.word	0x08003e04
 8003354:	08003e04 	.word	0x08003e04
 8003358:	08003e04 	.word	0x08003e04
 800335c:	08003e08 	.word	0x08003e08

08003360 <memset>:
 8003360:	4402      	add	r2, r0
 8003362:	4603      	mov	r3, r0
 8003364:	4293      	cmp	r3, r2
 8003366:	d100      	bne.n	800336a <memset+0xa>
 8003368:	4770      	bx	lr
 800336a:	f803 1b01 	strb.w	r1, [r3], #1
 800336e:	e7f9      	b.n	8003364 <memset+0x4>

08003370 <_puts_r>:
 8003370:	b570      	push	{r4, r5, r6, lr}
 8003372:	460e      	mov	r6, r1
 8003374:	4605      	mov	r5, r0
 8003376:	b118      	cbz	r0, 8003380 <_puts_r+0x10>
 8003378:	6983      	ldr	r3, [r0, #24]
 800337a:	b90b      	cbnz	r3, 8003380 <_puts_r+0x10>
 800337c:	f000 fa48 	bl	8003810 <__sinit>
 8003380:	69ab      	ldr	r3, [r5, #24]
 8003382:	68ac      	ldr	r4, [r5, #8]
 8003384:	b913      	cbnz	r3, 800338c <_puts_r+0x1c>
 8003386:	4628      	mov	r0, r5
 8003388:	f000 fa42 	bl	8003810 <__sinit>
 800338c:	4b2c      	ldr	r3, [pc, #176]	; (8003440 <_puts_r+0xd0>)
 800338e:	429c      	cmp	r4, r3
 8003390:	d120      	bne.n	80033d4 <_puts_r+0x64>
 8003392:	686c      	ldr	r4, [r5, #4]
 8003394:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003396:	07db      	lsls	r3, r3, #31
 8003398:	d405      	bmi.n	80033a6 <_puts_r+0x36>
 800339a:	89a3      	ldrh	r3, [r4, #12]
 800339c:	0598      	lsls	r0, r3, #22
 800339e:	d402      	bmi.n	80033a6 <_puts_r+0x36>
 80033a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033a2:	f000 fad3 	bl	800394c <__retarget_lock_acquire_recursive>
 80033a6:	89a3      	ldrh	r3, [r4, #12]
 80033a8:	0719      	lsls	r1, r3, #28
 80033aa:	d51d      	bpl.n	80033e8 <_puts_r+0x78>
 80033ac:	6923      	ldr	r3, [r4, #16]
 80033ae:	b1db      	cbz	r3, 80033e8 <_puts_r+0x78>
 80033b0:	3e01      	subs	r6, #1
 80033b2:	68a3      	ldr	r3, [r4, #8]
 80033b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80033b8:	3b01      	subs	r3, #1
 80033ba:	60a3      	str	r3, [r4, #8]
 80033bc:	bb39      	cbnz	r1, 800340e <_puts_r+0x9e>
 80033be:	2b00      	cmp	r3, #0
 80033c0:	da38      	bge.n	8003434 <_puts_r+0xc4>
 80033c2:	4622      	mov	r2, r4
 80033c4:	210a      	movs	r1, #10
 80033c6:	4628      	mov	r0, r5
 80033c8:	f000 f848 	bl	800345c <__swbuf_r>
 80033cc:	3001      	adds	r0, #1
 80033ce:	d011      	beq.n	80033f4 <_puts_r+0x84>
 80033d0:	250a      	movs	r5, #10
 80033d2:	e011      	b.n	80033f8 <_puts_r+0x88>
 80033d4:	4b1b      	ldr	r3, [pc, #108]	; (8003444 <_puts_r+0xd4>)
 80033d6:	429c      	cmp	r4, r3
 80033d8:	d101      	bne.n	80033de <_puts_r+0x6e>
 80033da:	68ac      	ldr	r4, [r5, #8]
 80033dc:	e7da      	b.n	8003394 <_puts_r+0x24>
 80033de:	4b1a      	ldr	r3, [pc, #104]	; (8003448 <_puts_r+0xd8>)
 80033e0:	429c      	cmp	r4, r3
 80033e2:	bf08      	it	eq
 80033e4:	68ec      	ldreq	r4, [r5, #12]
 80033e6:	e7d5      	b.n	8003394 <_puts_r+0x24>
 80033e8:	4621      	mov	r1, r4
 80033ea:	4628      	mov	r0, r5
 80033ec:	f000 f888 	bl	8003500 <__swsetup_r>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	d0dd      	beq.n	80033b0 <_puts_r+0x40>
 80033f4:	f04f 35ff 	mov.w	r5, #4294967295
 80033f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80033fa:	07da      	lsls	r2, r3, #31
 80033fc:	d405      	bmi.n	800340a <_puts_r+0x9a>
 80033fe:	89a3      	ldrh	r3, [r4, #12]
 8003400:	059b      	lsls	r3, r3, #22
 8003402:	d402      	bmi.n	800340a <_puts_r+0x9a>
 8003404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003406:	f000 faa2 	bl	800394e <__retarget_lock_release_recursive>
 800340a:	4628      	mov	r0, r5
 800340c:	bd70      	pop	{r4, r5, r6, pc}
 800340e:	2b00      	cmp	r3, #0
 8003410:	da04      	bge.n	800341c <_puts_r+0xac>
 8003412:	69a2      	ldr	r2, [r4, #24]
 8003414:	429a      	cmp	r2, r3
 8003416:	dc06      	bgt.n	8003426 <_puts_r+0xb6>
 8003418:	290a      	cmp	r1, #10
 800341a:	d004      	beq.n	8003426 <_puts_r+0xb6>
 800341c:	6823      	ldr	r3, [r4, #0]
 800341e:	1c5a      	adds	r2, r3, #1
 8003420:	6022      	str	r2, [r4, #0]
 8003422:	7019      	strb	r1, [r3, #0]
 8003424:	e7c5      	b.n	80033b2 <_puts_r+0x42>
 8003426:	4622      	mov	r2, r4
 8003428:	4628      	mov	r0, r5
 800342a:	f000 f817 	bl	800345c <__swbuf_r>
 800342e:	3001      	adds	r0, #1
 8003430:	d1bf      	bne.n	80033b2 <_puts_r+0x42>
 8003432:	e7df      	b.n	80033f4 <_puts_r+0x84>
 8003434:	6823      	ldr	r3, [r4, #0]
 8003436:	250a      	movs	r5, #10
 8003438:	1c5a      	adds	r2, r3, #1
 800343a:	6022      	str	r2, [r4, #0]
 800343c:	701d      	strb	r5, [r3, #0]
 800343e:	e7db      	b.n	80033f8 <_puts_r+0x88>
 8003440:	08003dbc 	.word	0x08003dbc
 8003444:	08003ddc 	.word	0x08003ddc
 8003448:	08003d9c 	.word	0x08003d9c

0800344c <puts>:
 800344c:	4b02      	ldr	r3, [pc, #8]	; (8003458 <puts+0xc>)
 800344e:	4601      	mov	r1, r0
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	f7ff bf8d 	b.w	8003370 <_puts_r>
 8003456:	bf00      	nop
 8003458:	20000014 	.word	0x20000014

0800345c <__swbuf_r>:
 800345c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800345e:	460e      	mov	r6, r1
 8003460:	4614      	mov	r4, r2
 8003462:	4605      	mov	r5, r0
 8003464:	b118      	cbz	r0, 800346e <__swbuf_r+0x12>
 8003466:	6983      	ldr	r3, [r0, #24]
 8003468:	b90b      	cbnz	r3, 800346e <__swbuf_r+0x12>
 800346a:	f000 f9d1 	bl	8003810 <__sinit>
 800346e:	4b21      	ldr	r3, [pc, #132]	; (80034f4 <__swbuf_r+0x98>)
 8003470:	429c      	cmp	r4, r3
 8003472:	d12b      	bne.n	80034cc <__swbuf_r+0x70>
 8003474:	686c      	ldr	r4, [r5, #4]
 8003476:	69a3      	ldr	r3, [r4, #24]
 8003478:	60a3      	str	r3, [r4, #8]
 800347a:	89a3      	ldrh	r3, [r4, #12]
 800347c:	071a      	lsls	r2, r3, #28
 800347e:	d52f      	bpl.n	80034e0 <__swbuf_r+0x84>
 8003480:	6923      	ldr	r3, [r4, #16]
 8003482:	b36b      	cbz	r3, 80034e0 <__swbuf_r+0x84>
 8003484:	6923      	ldr	r3, [r4, #16]
 8003486:	6820      	ldr	r0, [r4, #0]
 8003488:	1ac0      	subs	r0, r0, r3
 800348a:	6963      	ldr	r3, [r4, #20]
 800348c:	b2f6      	uxtb	r6, r6
 800348e:	4283      	cmp	r3, r0
 8003490:	4637      	mov	r7, r6
 8003492:	dc04      	bgt.n	800349e <__swbuf_r+0x42>
 8003494:	4621      	mov	r1, r4
 8003496:	4628      	mov	r0, r5
 8003498:	f000 f926 	bl	80036e8 <_fflush_r>
 800349c:	bb30      	cbnz	r0, 80034ec <__swbuf_r+0x90>
 800349e:	68a3      	ldr	r3, [r4, #8]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	60a3      	str	r3, [r4, #8]
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	6022      	str	r2, [r4, #0]
 80034aa:	701e      	strb	r6, [r3, #0]
 80034ac:	6963      	ldr	r3, [r4, #20]
 80034ae:	3001      	adds	r0, #1
 80034b0:	4283      	cmp	r3, r0
 80034b2:	d004      	beq.n	80034be <__swbuf_r+0x62>
 80034b4:	89a3      	ldrh	r3, [r4, #12]
 80034b6:	07db      	lsls	r3, r3, #31
 80034b8:	d506      	bpl.n	80034c8 <__swbuf_r+0x6c>
 80034ba:	2e0a      	cmp	r6, #10
 80034bc:	d104      	bne.n	80034c8 <__swbuf_r+0x6c>
 80034be:	4621      	mov	r1, r4
 80034c0:	4628      	mov	r0, r5
 80034c2:	f000 f911 	bl	80036e8 <_fflush_r>
 80034c6:	b988      	cbnz	r0, 80034ec <__swbuf_r+0x90>
 80034c8:	4638      	mov	r0, r7
 80034ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034cc:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <__swbuf_r+0x9c>)
 80034ce:	429c      	cmp	r4, r3
 80034d0:	d101      	bne.n	80034d6 <__swbuf_r+0x7a>
 80034d2:	68ac      	ldr	r4, [r5, #8]
 80034d4:	e7cf      	b.n	8003476 <__swbuf_r+0x1a>
 80034d6:	4b09      	ldr	r3, [pc, #36]	; (80034fc <__swbuf_r+0xa0>)
 80034d8:	429c      	cmp	r4, r3
 80034da:	bf08      	it	eq
 80034dc:	68ec      	ldreq	r4, [r5, #12]
 80034de:	e7ca      	b.n	8003476 <__swbuf_r+0x1a>
 80034e0:	4621      	mov	r1, r4
 80034e2:	4628      	mov	r0, r5
 80034e4:	f000 f80c 	bl	8003500 <__swsetup_r>
 80034e8:	2800      	cmp	r0, #0
 80034ea:	d0cb      	beq.n	8003484 <__swbuf_r+0x28>
 80034ec:	f04f 37ff 	mov.w	r7, #4294967295
 80034f0:	e7ea      	b.n	80034c8 <__swbuf_r+0x6c>
 80034f2:	bf00      	nop
 80034f4:	08003dbc 	.word	0x08003dbc
 80034f8:	08003ddc 	.word	0x08003ddc
 80034fc:	08003d9c 	.word	0x08003d9c

08003500 <__swsetup_r>:
 8003500:	4b32      	ldr	r3, [pc, #200]	; (80035cc <__swsetup_r+0xcc>)
 8003502:	b570      	push	{r4, r5, r6, lr}
 8003504:	681d      	ldr	r5, [r3, #0]
 8003506:	4606      	mov	r6, r0
 8003508:	460c      	mov	r4, r1
 800350a:	b125      	cbz	r5, 8003516 <__swsetup_r+0x16>
 800350c:	69ab      	ldr	r3, [r5, #24]
 800350e:	b913      	cbnz	r3, 8003516 <__swsetup_r+0x16>
 8003510:	4628      	mov	r0, r5
 8003512:	f000 f97d 	bl	8003810 <__sinit>
 8003516:	4b2e      	ldr	r3, [pc, #184]	; (80035d0 <__swsetup_r+0xd0>)
 8003518:	429c      	cmp	r4, r3
 800351a:	d10f      	bne.n	800353c <__swsetup_r+0x3c>
 800351c:	686c      	ldr	r4, [r5, #4]
 800351e:	89a3      	ldrh	r3, [r4, #12]
 8003520:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003524:	0719      	lsls	r1, r3, #28
 8003526:	d42c      	bmi.n	8003582 <__swsetup_r+0x82>
 8003528:	06dd      	lsls	r5, r3, #27
 800352a:	d411      	bmi.n	8003550 <__swsetup_r+0x50>
 800352c:	2309      	movs	r3, #9
 800352e:	6033      	str	r3, [r6, #0]
 8003530:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003534:	81a3      	strh	r3, [r4, #12]
 8003536:	f04f 30ff 	mov.w	r0, #4294967295
 800353a:	e03e      	b.n	80035ba <__swsetup_r+0xba>
 800353c:	4b25      	ldr	r3, [pc, #148]	; (80035d4 <__swsetup_r+0xd4>)
 800353e:	429c      	cmp	r4, r3
 8003540:	d101      	bne.n	8003546 <__swsetup_r+0x46>
 8003542:	68ac      	ldr	r4, [r5, #8]
 8003544:	e7eb      	b.n	800351e <__swsetup_r+0x1e>
 8003546:	4b24      	ldr	r3, [pc, #144]	; (80035d8 <__swsetup_r+0xd8>)
 8003548:	429c      	cmp	r4, r3
 800354a:	bf08      	it	eq
 800354c:	68ec      	ldreq	r4, [r5, #12]
 800354e:	e7e6      	b.n	800351e <__swsetup_r+0x1e>
 8003550:	0758      	lsls	r0, r3, #29
 8003552:	d512      	bpl.n	800357a <__swsetup_r+0x7a>
 8003554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003556:	b141      	cbz	r1, 800356a <__swsetup_r+0x6a>
 8003558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800355c:	4299      	cmp	r1, r3
 800355e:	d002      	beq.n	8003566 <__swsetup_r+0x66>
 8003560:	4630      	mov	r0, r6
 8003562:	f000 fa59 	bl	8003a18 <_free_r>
 8003566:	2300      	movs	r3, #0
 8003568:	6363      	str	r3, [r4, #52]	; 0x34
 800356a:	89a3      	ldrh	r3, [r4, #12]
 800356c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003570:	81a3      	strh	r3, [r4, #12]
 8003572:	2300      	movs	r3, #0
 8003574:	6063      	str	r3, [r4, #4]
 8003576:	6923      	ldr	r3, [r4, #16]
 8003578:	6023      	str	r3, [r4, #0]
 800357a:	89a3      	ldrh	r3, [r4, #12]
 800357c:	f043 0308 	orr.w	r3, r3, #8
 8003580:	81a3      	strh	r3, [r4, #12]
 8003582:	6923      	ldr	r3, [r4, #16]
 8003584:	b94b      	cbnz	r3, 800359a <__swsetup_r+0x9a>
 8003586:	89a3      	ldrh	r3, [r4, #12]
 8003588:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800358c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003590:	d003      	beq.n	800359a <__swsetup_r+0x9a>
 8003592:	4621      	mov	r1, r4
 8003594:	4630      	mov	r0, r6
 8003596:	f000 f9ff 	bl	8003998 <__smakebuf_r>
 800359a:	89a0      	ldrh	r0, [r4, #12]
 800359c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80035a0:	f010 0301 	ands.w	r3, r0, #1
 80035a4:	d00a      	beq.n	80035bc <__swsetup_r+0xbc>
 80035a6:	2300      	movs	r3, #0
 80035a8:	60a3      	str	r3, [r4, #8]
 80035aa:	6963      	ldr	r3, [r4, #20]
 80035ac:	425b      	negs	r3, r3
 80035ae:	61a3      	str	r3, [r4, #24]
 80035b0:	6923      	ldr	r3, [r4, #16]
 80035b2:	b943      	cbnz	r3, 80035c6 <__swsetup_r+0xc6>
 80035b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80035b8:	d1ba      	bne.n	8003530 <__swsetup_r+0x30>
 80035ba:	bd70      	pop	{r4, r5, r6, pc}
 80035bc:	0781      	lsls	r1, r0, #30
 80035be:	bf58      	it	pl
 80035c0:	6963      	ldrpl	r3, [r4, #20]
 80035c2:	60a3      	str	r3, [r4, #8]
 80035c4:	e7f4      	b.n	80035b0 <__swsetup_r+0xb0>
 80035c6:	2000      	movs	r0, #0
 80035c8:	e7f7      	b.n	80035ba <__swsetup_r+0xba>
 80035ca:	bf00      	nop
 80035cc:	20000014 	.word	0x20000014
 80035d0:	08003dbc 	.word	0x08003dbc
 80035d4:	08003ddc 	.word	0x08003ddc
 80035d8:	08003d9c 	.word	0x08003d9c

080035dc <__sflush_r>:
 80035dc:	898a      	ldrh	r2, [r1, #12]
 80035de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035e2:	4605      	mov	r5, r0
 80035e4:	0710      	lsls	r0, r2, #28
 80035e6:	460c      	mov	r4, r1
 80035e8:	d458      	bmi.n	800369c <__sflush_r+0xc0>
 80035ea:	684b      	ldr	r3, [r1, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	dc05      	bgt.n	80035fc <__sflush_r+0x20>
 80035f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	dc02      	bgt.n	80035fc <__sflush_r+0x20>
 80035f6:	2000      	movs	r0, #0
 80035f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035fe:	2e00      	cmp	r6, #0
 8003600:	d0f9      	beq.n	80035f6 <__sflush_r+0x1a>
 8003602:	2300      	movs	r3, #0
 8003604:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003608:	682f      	ldr	r7, [r5, #0]
 800360a:	602b      	str	r3, [r5, #0]
 800360c:	d032      	beq.n	8003674 <__sflush_r+0x98>
 800360e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003610:	89a3      	ldrh	r3, [r4, #12]
 8003612:	075a      	lsls	r2, r3, #29
 8003614:	d505      	bpl.n	8003622 <__sflush_r+0x46>
 8003616:	6863      	ldr	r3, [r4, #4]
 8003618:	1ac0      	subs	r0, r0, r3
 800361a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800361c:	b10b      	cbz	r3, 8003622 <__sflush_r+0x46>
 800361e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003620:	1ac0      	subs	r0, r0, r3
 8003622:	2300      	movs	r3, #0
 8003624:	4602      	mov	r2, r0
 8003626:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003628:	6a21      	ldr	r1, [r4, #32]
 800362a:	4628      	mov	r0, r5
 800362c:	47b0      	blx	r6
 800362e:	1c43      	adds	r3, r0, #1
 8003630:	89a3      	ldrh	r3, [r4, #12]
 8003632:	d106      	bne.n	8003642 <__sflush_r+0x66>
 8003634:	6829      	ldr	r1, [r5, #0]
 8003636:	291d      	cmp	r1, #29
 8003638:	d82c      	bhi.n	8003694 <__sflush_r+0xb8>
 800363a:	4a2a      	ldr	r2, [pc, #168]	; (80036e4 <__sflush_r+0x108>)
 800363c:	40ca      	lsrs	r2, r1
 800363e:	07d6      	lsls	r6, r2, #31
 8003640:	d528      	bpl.n	8003694 <__sflush_r+0xb8>
 8003642:	2200      	movs	r2, #0
 8003644:	6062      	str	r2, [r4, #4]
 8003646:	04d9      	lsls	r1, r3, #19
 8003648:	6922      	ldr	r2, [r4, #16]
 800364a:	6022      	str	r2, [r4, #0]
 800364c:	d504      	bpl.n	8003658 <__sflush_r+0x7c>
 800364e:	1c42      	adds	r2, r0, #1
 8003650:	d101      	bne.n	8003656 <__sflush_r+0x7a>
 8003652:	682b      	ldr	r3, [r5, #0]
 8003654:	b903      	cbnz	r3, 8003658 <__sflush_r+0x7c>
 8003656:	6560      	str	r0, [r4, #84]	; 0x54
 8003658:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800365a:	602f      	str	r7, [r5, #0]
 800365c:	2900      	cmp	r1, #0
 800365e:	d0ca      	beq.n	80035f6 <__sflush_r+0x1a>
 8003660:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003664:	4299      	cmp	r1, r3
 8003666:	d002      	beq.n	800366e <__sflush_r+0x92>
 8003668:	4628      	mov	r0, r5
 800366a:	f000 f9d5 	bl	8003a18 <_free_r>
 800366e:	2000      	movs	r0, #0
 8003670:	6360      	str	r0, [r4, #52]	; 0x34
 8003672:	e7c1      	b.n	80035f8 <__sflush_r+0x1c>
 8003674:	6a21      	ldr	r1, [r4, #32]
 8003676:	2301      	movs	r3, #1
 8003678:	4628      	mov	r0, r5
 800367a:	47b0      	blx	r6
 800367c:	1c41      	adds	r1, r0, #1
 800367e:	d1c7      	bne.n	8003610 <__sflush_r+0x34>
 8003680:	682b      	ldr	r3, [r5, #0]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0c4      	beq.n	8003610 <__sflush_r+0x34>
 8003686:	2b1d      	cmp	r3, #29
 8003688:	d001      	beq.n	800368e <__sflush_r+0xb2>
 800368a:	2b16      	cmp	r3, #22
 800368c:	d101      	bne.n	8003692 <__sflush_r+0xb6>
 800368e:	602f      	str	r7, [r5, #0]
 8003690:	e7b1      	b.n	80035f6 <__sflush_r+0x1a>
 8003692:	89a3      	ldrh	r3, [r4, #12]
 8003694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003698:	81a3      	strh	r3, [r4, #12]
 800369a:	e7ad      	b.n	80035f8 <__sflush_r+0x1c>
 800369c:	690f      	ldr	r7, [r1, #16]
 800369e:	2f00      	cmp	r7, #0
 80036a0:	d0a9      	beq.n	80035f6 <__sflush_r+0x1a>
 80036a2:	0793      	lsls	r3, r2, #30
 80036a4:	680e      	ldr	r6, [r1, #0]
 80036a6:	bf08      	it	eq
 80036a8:	694b      	ldreq	r3, [r1, #20]
 80036aa:	600f      	str	r7, [r1, #0]
 80036ac:	bf18      	it	ne
 80036ae:	2300      	movne	r3, #0
 80036b0:	eba6 0807 	sub.w	r8, r6, r7
 80036b4:	608b      	str	r3, [r1, #8]
 80036b6:	f1b8 0f00 	cmp.w	r8, #0
 80036ba:	dd9c      	ble.n	80035f6 <__sflush_r+0x1a>
 80036bc:	6a21      	ldr	r1, [r4, #32]
 80036be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80036c0:	4643      	mov	r3, r8
 80036c2:	463a      	mov	r2, r7
 80036c4:	4628      	mov	r0, r5
 80036c6:	47b0      	blx	r6
 80036c8:	2800      	cmp	r0, #0
 80036ca:	dc06      	bgt.n	80036da <__sflush_r+0xfe>
 80036cc:	89a3      	ldrh	r3, [r4, #12]
 80036ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036d2:	81a3      	strh	r3, [r4, #12]
 80036d4:	f04f 30ff 	mov.w	r0, #4294967295
 80036d8:	e78e      	b.n	80035f8 <__sflush_r+0x1c>
 80036da:	4407      	add	r7, r0
 80036dc:	eba8 0800 	sub.w	r8, r8, r0
 80036e0:	e7e9      	b.n	80036b6 <__sflush_r+0xda>
 80036e2:	bf00      	nop
 80036e4:	20400001 	.word	0x20400001

080036e8 <_fflush_r>:
 80036e8:	b538      	push	{r3, r4, r5, lr}
 80036ea:	690b      	ldr	r3, [r1, #16]
 80036ec:	4605      	mov	r5, r0
 80036ee:	460c      	mov	r4, r1
 80036f0:	b913      	cbnz	r3, 80036f8 <_fflush_r+0x10>
 80036f2:	2500      	movs	r5, #0
 80036f4:	4628      	mov	r0, r5
 80036f6:	bd38      	pop	{r3, r4, r5, pc}
 80036f8:	b118      	cbz	r0, 8003702 <_fflush_r+0x1a>
 80036fa:	6983      	ldr	r3, [r0, #24]
 80036fc:	b90b      	cbnz	r3, 8003702 <_fflush_r+0x1a>
 80036fe:	f000 f887 	bl	8003810 <__sinit>
 8003702:	4b14      	ldr	r3, [pc, #80]	; (8003754 <_fflush_r+0x6c>)
 8003704:	429c      	cmp	r4, r3
 8003706:	d11b      	bne.n	8003740 <_fflush_r+0x58>
 8003708:	686c      	ldr	r4, [r5, #4]
 800370a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d0ef      	beq.n	80036f2 <_fflush_r+0xa>
 8003712:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003714:	07d0      	lsls	r0, r2, #31
 8003716:	d404      	bmi.n	8003722 <_fflush_r+0x3a>
 8003718:	0599      	lsls	r1, r3, #22
 800371a:	d402      	bmi.n	8003722 <_fflush_r+0x3a>
 800371c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800371e:	f000 f915 	bl	800394c <__retarget_lock_acquire_recursive>
 8003722:	4628      	mov	r0, r5
 8003724:	4621      	mov	r1, r4
 8003726:	f7ff ff59 	bl	80035dc <__sflush_r>
 800372a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800372c:	07da      	lsls	r2, r3, #31
 800372e:	4605      	mov	r5, r0
 8003730:	d4e0      	bmi.n	80036f4 <_fflush_r+0xc>
 8003732:	89a3      	ldrh	r3, [r4, #12]
 8003734:	059b      	lsls	r3, r3, #22
 8003736:	d4dd      	bmi.n	80036f4 <_fflush_r+0xc>
 8003738:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800373a:	f000 f908 	bl	800394e <__retarget_lock_release_recursive>
 800373e:	e7d9      	b.n	80036f4 <_fflush_r+0xc>
 8003740:	4b05      	ldr	r3, [pc, #20]	; (8003758 <_fflush_r+0x70>)
 8003742:	429c      	cmp	r4, r3
 8003744:	d101      	bne.n	800374a <_fflush_r+0x62>
 8003746:	68ac      	ldr	r4, [r5, #8]
 8003748:	e7df      	b.n	800370a <_fflush_r+0x22>
 800374a:	4b04      	ldr	r3, [pc, #16]	; (800375c <_fflush_r+0x74>)
 800374c:	429c      	cmp	r4, r3
 800374e:	bf08      	it	eq
 8003750:	68ec      	ldreq	r4, [r5, #12]
 8003752:	e7da      	b.n	800370a <_fflush_r+0x22>
 8003754:	08003dbc 	.word	0x08003dbc
 8003758:	08003ddc 	.word	0x08003ddc
 800375c:	08003d9c 	.word	0x08003d9c

08003760 <std>:
 8003760:	2300      	movs	r3, #0
 8003762:	b510      	push	{r4, lr}
 8003764:	4604      	mov	r4, r0
 8003766:	e9c0 3300 	strd	r3, r3, [r0]
 800376a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800376e:	6083      	str	r3, [r0, #8]
 8003770:	8181      	strh	r1, [r0, #12]
 8003772:	6643      	str	r3, [r0, #100]	; 0x64
 8003774:	81c2      	strh	r2, [r0, #14]
 8003776:	6183      	str	r3, [r0, #24]
 8003778:	4619      	mov	r1, r3
 800377a:	2208      	movs	r2, #8
 800377c:	305c      	adds	r0, #92	; 0x5c
 800377e:	f7ff fdef 	bl	8003360 <memset>
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <std+0x38>)
 8003784:	6263      	str	r3, [r4, #36]	; 0x24
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <std+0x3c>)
 8003788:	62a3      	str	r3, [r4, #40]	; 0x28
 800378a:	4b05      	ldr	r3, [pc, #20]	; (80037a0 <std+0x40>)
 800378c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800378e:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <std+0x44>)
 8003790:	6224      	str	r4, [r4, #32]
 8003792:	6323      	str	r3, [r4, #48]	; 0x30
 8003794:	bd10      	pop	{r4, pc}
 8003796:	bf00      	nop
 8003798:	08003b8d 	.word	0x08003b8d
 800379c:	08003baf 	.word	0x08003baf
 80037a0:	08003be7 	.word	0x08003be7
 80037a4:	08003c0b 	.word	0x08003c0b

080037a8 <_cleanup_r>:
 80037a8:	4901      	ldr	r1, [pc, #4]	; (80037b0 <_cleanup_r+0x8>)
 80037aa:	f000 b8af 	b.w	800390c <_fwalk_reent>
 80037ae:	bf00      	nop
 80037b0:	080036e9 	.word	0x080036e9

080037b4 <__sfmoreglue>:
 80037b4:	b570      	push	{r4, r5, r6, lr}
 80037b6:	1e4a      	subs	r2, r1, #1
 80037b8:	2568      	movs	r5, #104	; 0x68
 80037ba:	4355      	muls	r5, r2
 80037bc:	460e      	mov	r6, r1
 80037be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80037c2:	f000 f979 	bl	8003ab8 <_malloc_r>
 80037c6:	4604      	mov	r4, r0
 80037c8:	b140      	cbz	r0, 80037dc <__sfmoreglue+0x28>
 80037ca:	2100      	movs	r1, #0
 80037cc:	e9c0 1600 	strd	r1, r6, [r0]
 80037d0:	300c      	adds	r0, #12
 80037d2:	60a0      	str	r0, [r4, #8]
 80037d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80037d8:	f7ff fdc2 	bl	8003360 <memset>
 80037dc:	4620      	mov	r0, r4
 80037de:	bd70      	pop	{r4, r5, r6, pc}

080037e0 <__sfp_lock_acquire>:
 80037e0:	4801      	ldr	r0, [pc, #4]	; (80037e8 <__sfp_lock_acquire+0x8>)
 80037e2:	f000 b8b3 	b.w	800394c <__retarget_lock_acquire_recursive>
 80037e6:	bf00      	nop
 80037e8:	20012e20 	.word	0x20012e20

080037ec <__sfp_lock_release>:
 80037ec:	4801      	ldr	r0, [pc, #4]	; (80037f4 <__sfp_lock_release+0x8>)
 80037ee:	f000 b8ae 	b.w	800394e <__retarget_lock_release_recursive>
 80037f2:	bf00      	nop
 80037f4:	20012e20 	.word	0x20012e20

080037f8 <__sinit_lock_acquire>:
 80037f8:	4801      	ldr	r0, [pc, #4]	; (8003800 <__sinit_lock_acquire+0x8>)
 80037fa:	f000 b8a7 	b.w	800394c <__retarget_lock_acquire_recursive>
 80037fe:	bf00      	nop
 8003800:	20012e1b 	.word	0x20012e1b

08003804 <__sinit_lock_release>:
 8003804:	4801      	ldr	r0, [pc, #4]	; (800380c <__sinit_lock_release+0x8>)
 8003806:	f000 b8a2 	b.w	800394e <__retarget_lock_release_recursive>
 800380a:	bf00      	nop
 800380c:	20012e1b 	.word	0x20012e1b

08003810 <__sinit>:
 8003810:	b510      	push	{r4, lr}
 8003812:	4604      	mov	r4, r0
 8003814:	f7ff fff0 	bl	80037f8 <__sinit_lock_acquire>
 8003818:	69a3      	ldr	r3, [r4, #24]
 800381a:	b11b      	cbz	r3, 8003824 <__sinit+0x14>
 800381c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003820:	f7ff bff0 	b.w	8003804 <__sinit_lock_release>
 8003824:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003828:	6523      	str	r3, [r4, #80]	; 0x50
 800382a:	4b13      	ldr	r3, [pc, #76]	; (8003878 <__sinit+0x68>)
 800382c:	4a13      	ldr	r2, [pc, #76]	; (800387c <__sinit+0x6c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	62a2      	str	r2, [r4, #40]	; 0x28
 8003832:	42a3      	cmp	r3, r4
 8003834:	bf04      	itt	eq
 8003836:	2301      	moveq	r3, #1
 8003838:	61a3      	streq	r3, [r4, #24]
 800383a:	4620      	mov	r0, r4
 800383c:	f000 f820 	bl	8003880 <__sfp>
 8003840:	6060      	str	r0, [r4, #4]
 8003842:	4620      	mov	r0, r4
 8003844:	f000 f81c 	bl	8003880 <__sfp>
 8003848:	60a0      	str	r0, [r4, #8]
 800384a:	4620      	mov	r0, r4
 800384c:	f000 f818 	bl	8003880 <__sfp>
 8003850:	2200      	movs	r2, #0
 8003852:	60e0      	str	r0, [r4, #12]
 8003854:	2104      	movs	r1, #4
 8003856:	6860      	ldr	r0, [r4, #4]
 8003858:	f7ff ff82 	bl	8003760 <std>
 800385c:	68a0      	ldr	r0, [r4, #8]
 800385e:	2201      	movs	r2, #1
 8003860:	2109      	movs	r1, #9
 8003862:	f7ff ff7d 	bl	8003760 <std>
 8003866:	68e0      	ldr	r0, [r4, #12]
 8003868:	2202      	movs	r2, #2
 800386a:	2112      	movs	r1, #18
 800386c:	f7ff ff78 	bl	8003760 <std>
 8003870:	2301      	movs	r3, #1
 8003872:	61a3      	str	r3, [r4, #24]
 8003874:	e7d2      	b.n	800381c <__sinit+0xc>
 8003876:	bf00      	nop
 8003878:	08003d98 	.word	0x08003d98
 800387c:	080037a9 	.word	0x080037a9

08003880 <__sfp>:
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003882:	4607      	mov	r7, r0
 8003884:	f7ff ffac 	bl	80037e0 <__sfp_lock_acquire>
 8003888:	4b1e      	ldr	r3, [pc, #120]	; (8003904 <__sfp+0x84>)
 800388a:	681e      	ldr	r6, [r3, #0]
 800388c:	69b3      	ldr	r3, [r6, #24]
 800388e:	b913      	cbnz	r3, 8003896 <__sfp+0x16>
 8003890:	4630      	mov	r0, r6
 8003892:	f7ff ffbd 	bl	8003810 <__sinit>
 8003896:	3648      	adds	r6, #72	; 0x48
 8003898:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800389c:	3b01      	subs	r3, #1
 800389e:	d503      	bpl.n	80038a8 <__sfp+0x28>
 80038a0:	6833      	ldr	r3, [r6, #0]
 80038a2:	b30b      	cbz	r3, 80038e8 <__sfp+0x68>
 80038a4:	6836      	ldr	r6, [r6, #0]
 80038a6:	e7f7      	b.n	8003898 <__sfp+0x18>
 80038a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80038ac:	b9d5      	cbnz	r5, 80038e4 <__sfp+0x64>
 80038ae:	4b16      	ldr	r3, [pc, #88]	; (8003908 <__sfp+0x88>)
 80038b0:	60e3      	str	r3, [r4, #12]
 80038b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80038b6:	6665      	str	r5, [r4, #100]	; 0x64
 80038b8:	f000 f847 	bl	800394a <__retarget_lock_init_recursive>
 80038bc:	f7ff ff96 	bl	80037ec <__sfp_lock_release>
 80038c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80038c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80038c8:	6025      	str	r5, [r4, #0]
 80038ca:	61a5      	str	r5, [r4, #24]
 80038cc:	2208      	movs	r2, #8
 80038ce:	4629      	mov	r1, r5
 80038d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80038d4:	f7ff fd44 	bl	8003360 <memset>
 80038d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80038dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80038e0:	4620      	mov	r0, r4
 80038e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038e4:	3468      	adds	r4, #104	; 0x68
 80038e6:	e7d9      	b.n	800389c <__sfp+0x1c>
 80038e8:	2104      	movs	r1, #4
 80038ea:	4638      	mov	r0, r7
 80038ec:	f7ff ff62 	bl	80037b4 <__sfmoreglue>
 80038f0:	4604      	mov	r4, r0
 80038f2:	6030      	str	r0, [r6, #0]
 80038f4:	2800      	cmp	r0, #0
 80038f6:	d1d5      	bne.n	80038a4 <__sfp+0x24>
 80038f8:	f7ff ff78 	bl	80037ec <__sfp_lock_release>
 80038fc:	230c      	movs	r3, #12
 80038fe:	603b      	str	r3, [r7, #0]
 8003900:	e7ee      	b.n	80038e0 <__sfp+0x60>
 8003902:	bf00      	nop
 8003904:	08003d98 	.word	0x08003d98
 8003908:	ffff0001 	.word	0xffff0001

0800390c <_fwalk_reent>:
 800390c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003910:	4606      	mov	r6, r0
 8003912:	4688      	mov	r8, r1
 8003914:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003918:	2700      	movs	r7, #0
 800391a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800391e:	f1b9 0901 	subs.w	r9, r9, #1
 8003922:	d505      	bpl.n	8003930 <_fwalk_reent+0x24>
 8003924:	6824      	ldr	r4, [r4, #0]
 8003926:	2c00      	cmp	r4, #0
 8003928:	d1f7      	bne.n	800391a <_fwalk_reent+0xe>
 800392a:	4638      	mov	r0, r7
 800392c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003930:	89ab      	ldrh	r3, [r5, #12]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d907      	bls.n	8003946 <_fwalk_reent+0x3a>
 8003936:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800393a:	3301      	adds	r3, #1
 800393c:	d003      	beq.n	8003946 <_fwalk_reent+0x3a>
 800393e:	4629      	mov	r1, r5
 8003940:	4630      	mov	r0, r6
 8003942:	47c0      	blx	r8
 8003944:	4307      	orrs	r7, r0
 8003946:	3568      	adds	r5, #104	; 0x68
 8003948:	e7e9      	b.n	800391e <_fwalk_reent+0x12>

0800394a <__retarget_lock_init_recursive>:
 800394a:	4770      	bx	lr

0800394c <__retarget_lock_acquire_recursive>:
 800394c:	4770      	bx	lr

0800394e <__retarget_lock_release_recursive>:
 800394e:	4770      	bx	lr

08003950 <__swhatbuf_r>:
 8003950:	b570      	push	{r4, r5, r6, lr}
 8003952:	460e      	mov	r6, r1
 8003954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003958:	2900      	cmp	r1, #0
 800395a:	b096      	sub	sp, #88	; 0x58
 800395c:	4614      	mov	r4, r2
 800395e:	461d      	mov	r5, r3
 8003960:	da07      	bge.n	8003972 <__swhatbuf_r+0x22>
 8003962:	2300      	movs	r3, #0
 8003964:	602b      	str	r3, [r5, #0]
 8003966:	89b3      	ldrh	r3, [r6, #12]
 8003968:	061a      	lsls	r2, r3, #24
 800396a:	d410      	bmi.n	800398e <__swhatbuf_r+0x3e>
 800396c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003970:	e00e      	b.n	8003990 <__swhatbuf_r+0x40>
 8003972:	466a      	mov	r2, sp
 8003974:	f000 f970 	bl	8003c58 <_fstat_r>
 8003978:	2800      	cmp	r0, #0
 800397a:	dbf2      	blt.n	8003962 <__swhatbuf_r+0x12>
 800397c:	9a01      	ldr	r2, [sp, #4]
 800397e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003982:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003986:	425a      	negs	r2, r3
 8003988:	415a      	adcs	r2, r3
 800398a:	602a      	str	r2, [r5, #0]
 800398c:	e7ee      	b.n	800396c <__swhatbuf_r+0x1c>
 800398e:	2340      	movs	r3, #64	; 0x40
 8003990:	2000      	movs	r0, #0
 8003992:	6023      	str	r3, [r4, #0]
 8003994:	b016      	add	sp, #88	; 0x58
 8003996:	bd70      	pop	{r4, r5, r6, pc}

08003998 <__smakebuf_r>:
 8003998:	898b      	ldrh	r3, [r1, #12]
 800399a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800399c:	079d      	lsls	r5, r3, #30
 800399e:	4606      	mov	r6, r0
 80039a0:	460c      	mov	r4, r1
 80039a2:	d507      	bpl.n	80039b4 <__smakebuf_r+0x1c>
 80039a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039a8:	6023      	str	r3, [r4, #0]
 80039aa:	6123      	str	r3, [r4, #16]
 80039ac:	2301      	movs	r3, #1
 80039ae:	6163      	str	r3, [r4, #20]
 80039b0:	b002      	add	sp, #8
 80039b2:	bd70      	pop	{r4, r5, r6, pc}
 80039b4:	ab01      	add	r3, sp, #4
 80039b6:	466a      	mov	r2, sp
 80039b8:	f7ff ffca 	bl	8003950 <__swhatbuf_r>
 80039bc:	9900      	ldr	r1, [sp, #0]
 80039be:	4605      	mov	r5, r0
 80039c0:	4630      	mov	r0, r6
 80039c2:	f000 f879 	bl	8003ab8 <_malloc_r>
 80039c6:	b948      	cbnz	r0, 80039dc <__smakebuf_r+0x44>
 80039c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039cc:	059a      	lsls	r2, r3, #22
 80039ce:	d4ef      	bmi.n	80039b0 <__smakebuf_r+0x18>
 80039d0:	f023 0303 	bic.w	r3, r3, #3
 80039d4:	f043 0302 	orr.w	r3, r3, #2
 80039d8:	81a3      	strh	r3, [r4, #12]
 80039da:	e7e3      	b.n	80039a4 <__smakebuf_r+0xc>
 80039dc:	4b0d      	ldr	r3, [pc, #52]	; (8003a14 <__smakebuf_r+0x7c>)
 80039de:	62b3      	str	r3, [r6, #40]	; 0x28
 80039e0:	89a3      	ldrh	r3, [r4, #12]
 80039e2:	6020      	str	r0, [r4, #0]
 80039e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039e8:	81a3      	strh	r3, [r4, #12]
 80039ea:	9b00      	ldr	r3, [sp, #0]
 80039ec:	6163      	str	r3, [r4, #20]
 80039ee:	9b01      	ldr	r3, [sp, #4]
 80039f0:	6120      	str	r0, [r4, #16]
 80039f2:	b15b      	cbz	r3, 8003a0c <__smakebuf_r+0x74>
 80039f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039f8:	4630      	mov	r0, r6
 80039fa:	f000 f93f 	bl	8003c7c <_isatty_r>
 80039fe:	b128      	cbz	r0, 8003a0c <__smakebuf_r+0x74>
 8003a00:	89a3      	ldrh	r3, [r4, #12]
 8003a02:	f023 0303 	bic.w	r3, r3, #3
 8003a06:	f043 0301 	orr.w	r3, r3, #1
 8003a0a:	81a3      	strh	r3, [r4, #12]
 8003a0c:	89a0      	ldrh	r0, [r4, #12]
 8003a0e:	4305      	orrs	r5, r0
 8003a10:	81a5      	strh	r5, [r4, #12]
 8003a12:	e7cd      	b.n	80039b0 <__smakebuf_r+0x18>
 8003a14:	080037a9 	.word	0x080037a9

08003a18 <_free_r>:
 8003a18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003a1a:	2900      	cmp	r1, #0
 8003a1c:	d048      	beq.n	8003ab0 <_free_r+0x98>
 8003a1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a22:	9001      	str	r0, [sp, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f1a1 0404 	sub.w	r4, r1, #4
 8003a2a:	bfb8      	it	lt
 8003a2c:	18e4      	addlt	r4, r4, r3
 8003a2e:	f000 f947 	bl	8003cc0 <__malloc_lock>
 8003a32:	4a20      	ldr	r2, [pc, #128]	; (8003ab4 <_free_r+0x9c>)
 8003a34:	9801      	ldr	r0, [sp, #4]
 8003a36:	6813      	ldr	r3, [r2, #0]
 8003a38:	4615      	mov	r5, r2
 8003a3a:	b933      	cbnz	r3, 8003a4a <_free_r+0x32>
 8003a3c:	6063      	str	r3, [r4, #4]
 8003a3e:	6014      	str	r4, [r2, #0]
 8003a40:	b003      	add	sp, #12
 8003a42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a46:	f000 b941 	b.w	8003ccc <__malloc_unlock>
 8003a4a:	42a3      	cmp	r3, r4
 8003a4c:	d90b      	bls.n	8003a66 <_free_r+0x4e>
 8003a4e:	6821      	ldr	r1, [r4, #0]
 8003a50:	1862      	adds	r2, r4, r1
 8003a52:	4293      	cmp	r3, r2
 8003a54:	bf04      	itt	eq
 8003a56:	681a      	ldreq	r2, [r3, #0]
 8003a58:	685b      	ldreq	r3, [r3, #4]
 8003a5a:	6063      	str	r3, [r4, #4]
 8003a5c:	bf04      	itt	eq
 8003a5e:	1852      	addeq	r2, r2, r1
 8003a60:	6022      	streq	r2, [r4, #0]
 8003a62:	602c      	str	r4, [r5, #0]
 8003a64:	e7ec      	b.n	8003a40 <_free_r+0x28>
 8003a66:	461a      	mov	r2, r3
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	b10b      	cbz	r3, 8003a70 <_free_r+0x58>
 8003a6c:	42a3      	cmp	r3, r4
 8003a6e:	d9fa      	bls.n	8003a66 <_free_r+0x4e>
 8003a70:	6811      	ldr	r1, [r2, #0]
 8003a72:	1855      	adds	r5, r2, r1
 8003a74:	42a5      	cmp	r5, r4
 8003a76:	d10b      	bne.n	8003a90 <_free_r+0x78>
 8003a78:	6824      	ldr	r4, [r4, #0]
 8003a7a:	4421      	add	r1, r4
 8003a7c:	1854      	adds	r4, r2, r1
 8003a7e:	42a3      	cmp	r3, r4
 8003a80:	6011      	str	r1, [r2, #0]
 8003a82:	d1dd      	bne.n	8003a40 <_free_r+0x28>
 8003a84:	681c      	ldr	r4, [r3, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	6053      	str	r3, [r2, #4]
 8003a8a:	4421      	add	r1, r4
 8003a8c:	6011      	str	r1, [r2, #0]
 8003a8e:	e7d7      	b.n	8003a40 <_free_r+0x28>
 8003a90:	d902      	bls.n	8003a98 <_free_r+0x80>
 8003a92:	230c      	movs	r3, #12
 8003a94:	6003      	str	r3, [r0, #0]
 8003a96:	e7d3      	b.n	8003a40 <_free_r+0x28>
 8003a98:	6825      	ldr	r5, [r4, #0]
 8003a9a:	1961      	adds	r1, r4, r5
 8003a9c:	428b      	cmp	r3, r1
 8003a9e:	bf04      	itt	eq
 8003aa0:	6819      	ldreq	r1, [r3, #0]
 8003aa2:	685b      	ldreq	r3, [r3, #4]
 8003aa4:	6063      	str	r3, [r4, #4]
 8003aa6:	bf04      	itt	eq
 8003aa8:	1949      	addeq	r1, r1, r5
 8003aaa:	6021      	streq	r1, [r4, #0]
 8003aac:	6054      	str	r4, [r2, #4]
 8003aae:	e7c7      	b.n	8003a40 <_free_r+0x28>
 8003ab0:	b003      	add	sp, #12
 8003ab2:	bd30      	pop	{r4, r5, pc}
 8003ab4:	20012dc0 	.word	0x20012dc0

08003ab8 <_malloc_r>:
 8003ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aba:	1ccd      	adds	r5, r1, #3
 8003abc:	f025 0503 	bic.w	r5, r5, #3
 8003ac0:	3508      	adds	r5, #8
 8003ac2:	2d0c      	cmp	r5, #12
 8003ac4:	bf38      	it	cc
 8003ac6:	250c      	movcc	r5, #12
 8003ac8:	2d00      	cmp	r5, #0
 8003aca:	4606      	mov	r6, r0
 8003acc:	db01      	blt.n	8003ad2 <_malloc_r+0x1a>
 8003ace:	42a9      	cmp	r1, r5
 8003ad0:	d903      	bls.n	8003ada <_malloc_r+0x22>
 8003ad2:	230c      	movs	r3, #12
 8003ad4:	6033      	str	r3, [r6, #0]
 8003ad6:	2000      	movs	r0, #0
 8003ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ada:	f000 f8f1 	bl	8003cc0 <__malloc_lock>
 8003ade:	4921      	ldr	r1, [pc, #132]	; (8003b64 <_malloc_r+0xac>)
 8003ae0:	680a      	ldr	r2, [r1, #0]
 8003ae2:	4614      	mov	r4, r2
 8003ae4:	b99c      	cbnz	r4, 8003b0e <_malloc_r+0x56>
 8003ae6:	4f20      	ldr	r7, [pc, #128]	; (8003b68 <_malloc_r+0xb0>)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	b923      	cbnz	r3, 8003af6 <_malloc_r+0x3e>
 8003aec:	4621      	mov	r1, r4
 8003aee:	4630      	mov	r0, r6
 8003af0:	f000 f83c 	bl	8003b6c <_sbrk_r>
 8003af4:	6038      	str	r0, [r7, #0]
 8003af6:	4629      	mov	r1, r5
 8003af8:	4630      	mov	r0, r6
 8003afa:	f000 f837 	bl	8003b6c <_sbrk_r>
 8003afe:	1c43      	adds	r3, r0, #1
 8003b00:	d123      	bne.n	8003b4a <_malloc_r+0x92>
 8003b02:	230c      	movs	r3, #12
 8003b04:	6033      	str	r3, [r6, #0]
 8003b06:	4630      	mov	r0, r6
 8003b08:	f000 f8e0 	bl	8003ccc <__malloc_unlock>
 8003b0c:	e7e3      	b.n	8003ad6 <_malloc_r+0x1e>
 8003b0e:	6823      	ldr	r3, [r4, #0]
 8003b10:	1b5b      	subs	r3, r3, r5
 8003b12:	d417      	bmi.n	8003b44 <_malloc_r+0x8c>
 8003b14:	2b0b      	cmp	r3, #11
 8003b16:	d903      	bls.n	8003b20 <_malloc_r+0x68>
 8003b18:	6023      	str	r3, [r4, #0]
 8003b1a:	441c      	add	r4, r3
 8003b1c:	6025      	str	r5, [r4, #0]
 8003b1e:	e004      	b.n	8003b2a <_malloc_r+0x72>
 8003b20:	6863      	ldr	r3, [r4, #4]
 8003b22:	42a2      	cmp	r2, r4
 8003b24:	bf0c      	ite	eq
 8003b26:	600b      	streq	r3, [r1, #0]
 8003b28:	6053      	strne	r3, [r2, #4]
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	f000 f8ce 	bl	8003ccc <__malloc_unlock>
 8003b30:	f104 000b 	add.w	r0, r4, #11
 8003b34:	1d23      	adds	r3, r4, #4
 8003b36:	f020 0007 	bic.w	r0, r0, #7
 8003b3a:	1ac2      	subs	r2, r0, r3
 8003b3c:	d0cc      	beq.n	8003ad8 <_malloc_r+0x20>
 8003b3e:	1a1b      	subs	r3, r3, r0
 8003b40:	50a3      	str	r3, [r4, r2]
 8003b42:	e7c9      	b.n	8003ad8 <_malloc_r+0x20>
 8003b44:	4622      	mov	r2, r4
 8003b46:	6864      	ldr	r4, [r4, #4]
 8003b48:	e7cc      	b.n	8003ae4 <_malloc_r+0x2c>
 8003b4a:	1cc4      	adds	r4, r0, #3
 8003b4c:	f024 0403 	bic.w	r4, r4, #3
 8003b50:	42a0      	cmp	r0, r4
 8003b52:	d0e3      	beq.n	8003b1c <_malloc_r+0x64>
 8003b54:	1a21      	subs	r1, r4, r0
 8003b56:	4630      	mov	r0, r6
 8003b58:	f000 f808 	bl	8003b6c <_sbrk_r>
 8003b5c:	3001      	adds	r0, #1
 8003b5e:	d1dd      	bne.n	8003b1c <_malloc_r+0x64>
 8003b60:	e7cf      	b.n	8003b02 <_malloc_r+0x4a>
 8003b62:	bf00      	nop
 8003b64:	20012dc0 	.word	0x20012dc0
 8003b68:	20012dc4 	.word	0x20012dc4

08003b6c <_sbrk_r>:
 8003b6c:	b538      	push	{r3, r4, r5, lr}
 8003b6e:	4d06      	ldr	r5, [pc, #24]	; (8003b88 <_sbrk_r+0x1c>)
 8003b70:	2300      	movs	r3, #0
 8003b72:	4604      	mov	r4, r0
 8003b74:	4608      	mov	r0, r1
 8003b76:	602b      	str	r3, [r5, #0]
 8003b78:	f000 f8c0 	bl	8003cfc <_sbrk>
 8003b7c:	1c43      	adds	r3, r0, #1
 8003b7e:	d102      	bne.n	8003b86 <_sbrk_r+0x1a>
 8003b80:	682b      	ldr	r3, [r5, #0]
 8003b82:	b103      	cbz	r3, 8003b86 <_sbrk_r+0x1a>
 8003b84:	6023      	str	r3, [r4, #0]
 8003b86:	bd38      	pop	{r3, r4, r5, pc}
 8003b88:	20012e24 	.word	0x20012e24

08003b8c <__sread>:
 8003b8c:	b510      	push	{r4, lr}
 8003b8e:	460c      	mov	r4, r1
 8003b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b94:	f000 f8a0 	bl	8003cd8 <_read_r>
 8003b98:	2800      	cmp	r0, #0
 8003b9a:	bfab      	itete	ge
 8003b9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003b9e:	89a3      	ldrhlt	r3, [r4, #12]
 8003ba0:	181b      	addge	r3, r3, r0
 8003ba2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003ba6:	bfac      	ite	ge
 8003ba8:	6563      	strge	r3, [r4, #84]	; 0x54
 8003baa:	81a3      	strhlt	r3, [r4, #12]
 8003bac:	bd10      	pop	{r4, pc}

08003bae <__swrite>:
 8003bae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bb2:	461f      	mov	r7, r3
 8003bb4:	898b      	ldrh	r3, [r1, #12]
 8003bb6:	05db      	lsls	r3, r3, #23
 8003bb8:	4605      	mov	r5, r0
 8003bba:	460c      	mov	r4, r1
 8003bbc:	4616      	mov	r6, r2
 8003bbe:	d505      	bpl.n	8003bcc <__swrite+0x1e>
 8003bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f000 f868 	bl	8003c9c <_lseek_r>
 8003bcc:	89a3      	ldrh	r3, [r4, #12]
 8003bce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bd6:	81a3      	strh	r3, [r4, #12]
 8003bd8:	4632      	mov	r2, r6
 8003bda:	463b      	mov	r3, r7
 8003bdc:	4628      	mov	r0, r5
 8003bde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003be2:	f000 b817 	b.w	8003c14 <_write_r>

08003be6 <__sseek>:
 8003be6:	b510      	push	{r4, lr}
 8003be8:	460c      	mov	r4, r1
 8003bea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bee:	f000 f855 	bl	8003c9c <_lseek_r>
 8003bf2:	1c43      	adds	r3, r0, #1
 8003bf4:	89a3      	ldrh	r3, [r4, #12]
 8003bf6:	bf15      	itete	ne
 8003bf8:	6560      	strne	r0, [r4, #84]	; 0x54
 8003bfa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003bfe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c02:	81a3      	strheq	r3, [r4, #12]
 8003c04:	bf18      	it	ne
 8003c06:	81a3      	strhne	r3, [r4, #12]
 8003c08:	bd10      	pop	{r4, pc}

08003c0a <__sclose>:
 8003c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c0e:	f000 b813 	b.w	8003c38 <_close_r>
	...

08003c14 <_write_r>:
 8003c14:	b538      	push	{r3, r4, r5, lr}
 8003c16:	4d07      	ldr	r5, [pc, #28]	; (8003c34 <_write_r+0x20>)
 8003c18:	4604      	mov	r4, r0
 8003c1a:	4608      	mov	r0, r1
 8003c1c:	4611      	mov	r1, r2
 8003c1e:	2200      	movs	r2, #0
 8003c20:	602a      	str	r2, [r5, #0]
 8003c22:	461a      	mov	r2, r3
 8003c24:	f7fc ff77 	bl	8000b16 <_write>
 8003c28:	1c43      	adds	r3, r0, #1
 8003c2a:	d102      	bne.n	8003c32 <_write_r+0x1e>
 8003c2c:	682b      	ldr	r3, [r5, #0]
 8003c2e:	b103      	cbz	r3, 8003c32 <_write_r+0x1e>
 8003c30:	6023      	str	r3, [r4, #0]
 8003c32:	bd38      	pop	{r3, r4, r5, pc}
 8003c34:	20012e24 	.word	0x20012e24

08003c38 <_close_r>:
 8003c38:	b538      	push	{r3, r4, r5, lr}
 8003c3a:	4d06      	ldr	r5, [pc, #24]	; (8003c54 <_close_r+0x1c>)
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	4604      	mov	r4, r0
 8003c40:	4608      	mov	r0, r1
 8003c42:	602b      	str	r3, [r5, #0]
 8003c44:	f7fc ff83 	bl	8000b4e <_close>
 8003c48:	1c43      	adds	r3, r0, #1
 8003c4a:	d102      	bne.n	8003c52 <_close_r+0x1a>
 8003c4c:	682b      	ldr	r3, [r5, #0]
 8003c4e:	b103      	cbz	r3, 8003c52 <_close_r+0x1a>
 8003c50:	6023      	str	r3, [r4, #0]
 8003c52:	bd38      	pop	{r3, r4, r5, pc}
 8003c54:	20012e24 	.word	0x20012e24

08003c58 <_fstat_r>:
 8003c58:	b538      	push	{r3, r4, r5, lr}
 8003c5a:	4d07      	ldr	r5, [pc, #28]	; (8003c78 <_fstat_r+0x20>)
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	4604      	mov	r4, r0
 8003c60:	4608      	mov	r0, r1
 8003c62:	4611      	mov	r1, r2
 8003c64:	602b      	str	r3, [r5, #0]
 8003c66:	f7fc ff7e 	bl	8000b66 <_fstat>
 8003c6a:	1c43      	adds	r3, r0, #1
 8003c6c:	d102      	bne.n	8003c74 <_fstat_r+0x1c>
 8003c6e:	682b      	ldr	r3, [r5, #0]
 8003c70:	b103      	cbz	r3, 8003c74 <_fstat_r+0x1c>
 8003c72:	6023      	str	r3, [r4, #0]
 8003c74:	bd38      	pop	{r3, r4, r5, pc}
 8003c76:	bf00      	nop
 8003c78:	20012e24 	.word	0x20012e24

08003c7c <_isatty_r>:
 8003c7c:	b538      	push	{r3, r4, r5, lr}
 8003c7e:	4d06      	ldr	r5, [pc, #24]	; (8003c98 <_isatty_r+0x1c>)
 8003c80:	2300      	movs	r3, #0
 8003c82:	4604      	mov	r4, r0
 8003c84:	4608      	mov	r0, r1
 8003c86:	602b      	str	r3, [r5, #0]
 8003c88:	f7fc ff7d 	bl	8000b86 <_isatty>
 8003c8c:	1c43      	adds	r3, r0, #1
 8003c8e:	d102      	bne.n	8003c96 <_isatty_r+0x1a>
 8003c90:	682b      	ldr	r3, [r5, #0]
 8003c92:	b103      	cbz	r3, 8003c96 <_isatty_r+0x1a>
 8003c94:	6023      	str	r3, [r4, #0]
 8003c96:	bd38      	pop	{r3, r4, r5, pc}
 8003c98:	20012e24 	.word	0x20012e24

08003c9c <_lseek_r>:
 8003c9c:	b538      	push	{r3, r4, r5, lr}
 8003c9e:	4d07      	ldr	r5, [pc, #28]	; (8003cbc <_lseek_r+0x20>)
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	4608      	mov	r0, r1
 8003ca4:	4611      	mov	r1, r2
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	602a      	str	r2, [r5, #0]
 8003caa:	461a      	mov	r2, r3
 8003cac:	f7fc ff76 	bl	8000b9c <_lseek>
 8003cb0:	1c43      	adds	r3, r0, #1
 8003cb2:	d102      	bne.n	8003cba <_lseek_r+0x1e>
 8003cb4:	682b      	ldr	r3, [r5, #0]
 8003cb6:	b103      	cbz	r3, 8003cba <_lseek_r+0x1e>
 8003cb8:	6023      	str	r3, [r4, #0]
 8003cba:	bd38      	pop	{r3, r4, r5, pc}
 8003cbc:	20012e24 	.word	0x20012e24

08003cc0 <__malloc_lock>:
 8003cc0:	4801      	ldr	r0, [pc, #4]	; (8003cc8 <__malloc_lock+0x8>)
 8003cc2:	f7ff be43 	b.w	800394c <__retarget_lock_acquire_recursive>
 8003cc6:	bf00      	nop
 8003cc8:	20012e1c 	.word	0x20012e1c

08003ccc <__malloc_unlock>:
 8003ccc:	4801      	ldr	r0, [pc, #4]	; (8003cd4 <__malloc_unlock+0x8>)
 8003cce:	f7ff be3e 	b.w	800394e <__retarget_lock_release_recursive>
 8003cd2:	bf00      	nop
 8003cd4:	20012e1c 	.word	0x20012e1c

08003cd8 <_read_r>:
 8003cd8:	b538      	push	{r3, r4, r5, lr}
 8003cda:	4d07      	ldr	r5, [pc, #28]	; (8003cf8 <_read_r+0x20>)
 8003cdc:	4604      	mov	r4, r0
 8003cde:	4608      	mov	r0, r1
 8003ce0:	4611      	mov	r1, r2
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	602a      	str	r2, [r5, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f7fc fef8 	bl	8000adc <_read>
 8003cec:	1c43      	adds	r3, r0, #1
 8003cee:	d102      	bne.n	8003cf6 <_read_r+0x1e>
 8003cf0:	682b      	ldr	r3, [r5, #0]
 8003cf2:	b103      	cbz	r3, 8003cf6 <_read_r+0x1e>
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	bd38      	pop	{r3, r4, r5, pc}
 8003cf8:	20012e24 	.word	0x20012e24

08003cfc <_sbrk>:
 8003cfc:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <_sbrk+0x14>)
 8003cfe:	6819      	ldr	r1, [r3, #0]
 8003d00:	4602      	mov	r2, r0
 8003d02:	b909      	cbnz	r1, 8003d08 <_sbrk+0xc>
 8003d04:	4903      	ldr	r1, [pc, #12]	; (8003d14 <_sbrk+0x18>)
 8003d06:	6019      	str	r1, [r3, #0]
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	4402      	add	r2, r0
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	4770      	bx	lr
 8003d10:	20012dc8 	.word	0x20012dc8
 8003d14:	20012e28 	.word	0x20012e28

08003d18 <_init>:
 8003d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d1a:	bf00      	nop
 8003d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d1e:	bc08      	pop	{r3}
 8003d20:	469e      	mov	lr, r3
 8003d22:	4770      	bx	lr

08003d24 <_fini>:
 8003d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d26:	bf00      	nop
 8003d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d2a:	bc08      	pop	{r3}
 8003d2c:	469e      	mov	lr, r3
 8003d2e:	4770      	bx	lr
