Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 16 14:34:54 2018
| Host         : 803-018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: update_set (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: full_led_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: testa/clk_N_reg/C (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: testc/clk_N_reg/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: testd/count_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: testd/count_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: testd/count_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[0][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[0][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[0][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[0][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[1][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[1][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[1][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[3][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[3][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[3][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[3][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[4][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[4][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[4][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[4][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[5][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[5][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[5][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testd/part_reg[5][3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[0]_C/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[0]_LDC/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[0]_P/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[1]_C/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[1]_LDC/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[1]_P/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[2]_C/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[2]_LDC/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[2]_P/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[3]_C/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[3]_LDC/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: testd/sw_reg[3]_P/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.400        0.000                      0                  130        0.230        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.400        0.000                      0                  130        0.230        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.952ns (23.166%)  route 3.158ns (76.834%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     9.093    testa/counter[0]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[0]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.952ns (23.166%)  route 3.158ns (76.834%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     9.093    testa/counter[0]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[1]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.952ns (23.166%)  route 3.158ns (76.834%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     9.093    testa/counter[0]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[2]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.952ns (23.166%)  route 3.158ns (76.834%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.818     9.093    testa/counter[0]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[3]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.696%)  route 3.065ns (76.304%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     9.001    testa/counter[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[4]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.696%)  route 3.065ns (76.304%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     9.001    testa/counter[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[5]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.696%)  route 3.065ns (76.304%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     9.001    testa/counter[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[6]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.952ns (23.696%)  route 3.065ns (76.304%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.726     9.001    testa/counter[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.503    14.689    testa/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  testa/counter_reg[7]/C
                         clock pessimism              0.269    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.493    testa/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.952ns (24.062%)  route 3.005ns (75.938%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.665     8.940    testa/counter[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  testa/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.690    testa/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  testa/counter_reg[20]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.494    testa/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 testa/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.952ns (24.062%)  route 3.005ns (75.938%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     4.984    testa/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  testa/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  testa/counter_reg[9]/Q
                         net (fo=2, routed)           0.813     6.253    testa/counter_reg[9]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  testa/counter[0]_i_14/O
                         net (fo=1, routed)           0.402     6.779    testa/counter[0]_i_14_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  testa/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.403     7.306    testa/counter[0]_i_11__0_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.430 r  testa/counter[0]_i_3/O
                         net (fo=2, routed)           0.721     8.151    testa/counter[0]_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.275 r  testa/counter[0]_i_1/O
                         net (fo=32, routed)          0.665     8.940    testa/counter[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  testa/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.690    testa/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  testa/counter_reg[21]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.494    testa/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  5.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 testa/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.397    testa/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  testa/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  testa/counter_reg[21]/Q
                         net (fo=3, routed)           0.148     1.686    testa/counter_reg[21]
    SLICE_X53Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.731 r  testa/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.731    testa/clk_N_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  testa/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.903    testa/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  testa/clk_N_reg/C
                         clock pessimism             -0.492     1.410    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.501    testa/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 testc/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.398    testc/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  testc/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  testc/clk_N_reg/Q
                         net (fo=2, routed)           0.168     1.708    testc/clk_N
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  testc/clk_N_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    testc/clk_N_i_1__0_n_0
    SLICE_X51Y96         FDRE                                         r  testc/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.904    testc/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  testc/clk_N_reg/C
                         clock pessimism             -0.505     1.398    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.489    testc/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 testc/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.398    testc/clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  testc/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.562 r  testc/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.688    testc/counter_reg[6]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.798 r  testc/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.798    testc/counter_reg[4]_i_1__0_n_5
    SLICE_X50Y93         FDRE                                         r  testc/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.904    testc/clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  testc/counter_reg[6]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     1.532    testc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 testc/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.399    testc/clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  testc/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  testc/counter_reg[30]/Q
                         net (fo=2, routed)           0.125     1.689    testc/counter_reg[30]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.799 r  testc/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.799    testc/counter_reg[28]_i_1__0_n_5
    SLICE_X50Y99         FDRE                                         r  testc/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.905    testc/clk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  testc/counter_reg[30]/C
                         clock pessimism             -0.505     1.399    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.533    testc/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 testc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.397    testc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  testc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.561 r  testc/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.687    testc/counter_reg[2]
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.797 r  testc/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.797    testc/counter_reg[0]_i_2__0_n_5
    SLICE_X50Y92         FDRE                                         r  testc/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.903    testc/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  testc/counter_reg[2]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.134     1.531    testc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 testc/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.398    testc/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  testc/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.562 r  testc/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.688    testc/counter_reg[10]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.798 r  testc/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.798    testc/counter_reg[8]_i_1__0_n_5
    SLICE_X50Y94         FDRE                                         r  testc/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.904    testc/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  testc/counter_reg[10]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.532    testc/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 testc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.398    testc/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  testc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.562 r  testc/counter_reg[14]/Q
                         net (fo=2, routed)           0.126     1.688    testc/counter_reg[14]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.798 r  testc/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.798    testc/counter_reg[12]_i_1__0_n_5
    SLICE_X50Y95         FDRE                                         r  testc/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.904    testc/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  testc/counter_reg[14]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.532    testc/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 testc/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.399    testc/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  testc/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  testc/counter_reg[26]/Q
                         net (fo=2, routed)           0.126     1.689    testc/counter_reg[26]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.799 r  testc/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.799    testc/counter_reg[24]_i_1__0_n_5
    SLICE_X50Y98         FDRE                                         r  testc/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.905    testc/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  testc/counter_reg[26]/C
                         clock pessimism             -0.505     1.399    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.533    testc/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 testc/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testc/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.399    testc/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  testc/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  testc/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.690    testc/counter_reg[22]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.800 r  testc/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.800    testc/counter_reg[20]_i_1__0_n_5
    SLICE_X50Y97         FDRE                                         r  testc/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.905    testc/clk_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  testc/counter_reg[22]/C
                         clock pessimism             -0.505     1.399    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.533    testc/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 testa/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testa/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.396    testa/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  testa/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.670    testa/counter_reg[2]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.781 r  testa/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.781    testa/counter_reg[0]_i_2_n_5
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.902    testa/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  testa/counter_reg[2]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.501    testa/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    testa/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    testa/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    testa/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    testa/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    testa/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    testa/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    testa/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    testa/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    testa/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    testa/clk_N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    testa/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    testa/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    testa/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    testa/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    testa/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    testa/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    testa/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    testa/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    testa/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    testa/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    testa/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    testa/counter_reg[16]/C



