// Copyright 2021 University of Nottingham Ningbo China
// Author: Filippo Savi <filssavi@gmail.com>
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

`timescale 10ns / 1ns
`include "interfaces.svh"

module axi_stream_mux_{{n_streams}} #(parameter DATA_WIDTH = 16)(
    input wire clock,
    input wire reset,
    input wire [{{address_width}}:0] address,
{%- for number in streams %}
    axi_stream.slave stream_in_{{number}},
{%- endfor %}
    axi_stream.master stream_out
);

    always_ff@(posedge clock) begin
        if(~reset)begin
        {%- for number in streams %}
            stream_in_{{number}}.ready <=0;
        {%- endfor %}
        end else begin
            case (address)
            {%- for number in streams %}
            {{number-1}}:begin
                    stream_out.data <= stream_in_{{number}}.data;
                    stream_out.dest <= stream_in_{{number}}.dest;
                    stream_out.valid <= stream_in_{{number}}.valid;
                    stream_out.user <= stream_in_{{number}}.user;
                    stream_out.tlast <= stream_in_{{number}}.tlast;
                    stream_in_{{number}}.ready <= stream_out.ready;
            end
            {%- endfor %}
            endcase 
        end
    end
  

endmodule
