{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 18:25:15 2024 " "Info: Processing started: Thu Feb 15 18:25:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 56 80 248 72 "clk" "" } { 160 800 840 176 "clk" "" } { 264 800 840 280 "clk" "" } { 368 800 840 384 "clk" "" } { 472 800 840 488 "clk" "" } { 576 800 840 592 "clk" "" } { 680 800 840 696 "clk" "" } { 56 1480 1520 72 "clk" "" } { 160 1480 1520 176 "clk" "" } { 264 1480 1520 280 "clk" "" } { 368 1480 1520 384 "clk" "" } { 472 1480 1520 488 "clk" "" } { 576 1480 1520 592 "clk" "" } { 680 1480 1520 696 "clk" "" } { 56 800 840 72 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:register_12\|lpm_ff:lpm_ff_component\|dffs\[8\] address\[1\] clk 5.477 ns register " "Info: tsu for register \"lpm_dff0:register_12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"address\[1\]\", clock pin = \"clk\") is 5.477 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.885 ns + Longest pin register " "Info: + Longest pin to register delay is 7.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns address\[1\] 1 PIN PIN_E9 78 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E9; Fanout = 78; PIN Node = 'address\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 104 80 248 120 "address\[3..0\]" "" } { 368 200 296 384 "address\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.650 ns) + CELL(0.366 ns) 5.843 ns inst25 2 COMB LCCOMB_X27_Y18_N22 15 " "Info: 2: + IC(4.650 ns) + CELL(0.366 ns) = 5.843 ns; Loc. = LCCOMB_X27_Y18_N22; Fanout = 15; COMB Node = 'inst25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.016 ns" { address[1] inst25 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 608 1400 1464 656 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.746 ns) 7.885 ns lpm_dff0:register_12\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X34_Y24_N3 1 " "Info: 3: + IC(1.296 ns) + CELL(0.746 ns) = 7.885 ns; Loc. = LCFF_X34_Y24_N3; Fanout = 1; REG Node = 'lpm_dff0:register_12\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { inst25 lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 24.59 % ) " "Info: Total cell delay = 1.939 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.946 ns ( 75.41 % ) " "Info: Total interconnect delay = 5.946 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { address[1] inst25 lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { address[1] {} address[1]~combout {} inst25 {} lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.650ns 1.296ns } { 0.000ns 0.827ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.498 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 56 80 248 72 "clk" "" } { 160 800 840 176 "clk" "" } { 264 800 840 280 "clk" "" } { 368 800 840 384 "clk" "" } { 472 800 840 488 "clk" "" } { 576 800 840 592 "clk" "" } { 680 800 840 696 "clk" "" } { 56 1480 1520 72 "clk" "" } { 160 1480 1520 176 "clk" "" } { 264 1480 1520 280 "clk" "" } { 368 1480 1520 384 "clk" "" } { 472 1480 1520 488 "clk" "" } { 576 1480 1520 592 "clk" "" } { 680 1480 1520 696 "clk" "" } { 56 800 840 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 210 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 210; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 56 80 248 72 "clk" "" } { 160 800 840 176 "clk" "" } { 264 800 840 280 "clk" "" } { 368 800 840 384 "clk" "" } { 472 800 840 488 "clk" "" } { 576 800 840 592 "clk" "" } { 680 800 840 696 "clk" "" } { 56 1480 1520 72 "clk" "" } { 160 1480 1520 176 "clk" "" } { 264 1480 1520 280 "clk" "" } { 368 1480 1520 384 "clk" "" } { 472 1480 1520 488 "clk" "" } { 576 1480 1520 592 "clk" "" } { 680 1480 1520 696 "clk" "" } { 56 800 840 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns lpm_dff0:register_12\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X34_Y24_N3 1 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X34_Y24_N3; Fanout = 1; REG Node = 'lpm_dff0:register_12\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { clk~clkctrl lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clk clk~clkctrl lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { address[1] inst25 lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { address[1] {} address[1]~combout {} inst25 {} lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 4.650ns 1.296ns } { 0.000ns 0.827ns 0.366ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clk clk~clkctrl lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:register_12|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[3\] lpm_dff0:register_7\|lpm_ff:lpm_ff_component\|dffs\[3\] 9.694 ns register " "Info: tco from clock \"clk\" to destination pin \"data_out\[3\]\" through register \"lpm_dff0:register_7\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 9.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 56 80 248 72 "clk" "" } { 160 800 840 176 "clk" "" } { 264 800 840 280 "clk" "" } { 368 800 840 384 "clk" "" } { 472 800 840 488 "clk" "" } { 576 800 840 592 "clk" "" } { 680 800 840 696 "clk" "" } { 56 1480 1520 72 "clk" "" } { 160 1480 1520 176 "clk" "" } { 264 1480 1520 280 "clk" "" } { 368 1480 1520 384 "clk" "" } { 472 1480 1520 488 "clk" "" } { 576 1480 1520 592 "clk" "" } { 680 1480 1520 696 "clk" "" } { 56 800 840 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 210 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 210; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 56 80 248 72 "clk" "" } { 160 800 840 176 "clk" "" } { 264 800 840 280 "clk" "" } { 368 800 840 384 "clk" "" } { 472 800 840 488 "clk" "" } { 576 800 840 592 "clk" "" } { 680 800 840 696 "clk" "" } { 56 1480 1520 72 "clk" "" } { 160 1480 1520 176 "clk" "" } { 264 1480 1520 280 "clk" "" } { 368 1480 1520 384 "clk" "" } { 472 1480 1520 488 "clk" "" } { 576 1480 1520 592 "clk" "" } { 680 1480 1520 696 "clk" "" } { 56 800 840 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_dff0:register_7\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X27_Y17_N19 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'lpm_dff0:register_7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.122 ns + Longest register pin " "Info: + Longest register to pin delay is 7.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:register_7\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X27_Y17_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'lpm_dff0:register_7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.378 ns) 1.758 ns lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~87 2 COMB LCCOMB_X34_Y24_N8 1 " "Info: 2: + IC(1.380 ns) + CELL(0.378 ns) = 1.758 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 1; COMB Node = 'lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~87 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.378 ns) 3.517 ns lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~51 3 COMB LCCOMB_X29_Y16_N28 1 " "Info: 3: + IC(1.381 ns) + CELL(0.378 ns) = 3.517 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 1; COMB Node = 'lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~87 lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~51 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(2.114 ns) 7.122 ns data_out\[3\] 4 PIN PIN_N7 0 " "Info: 4: + IC(1.491 ns) + CELL(2.114 ns) = 7.122 ns; Loc. = PIN_N7; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.605 ns" { lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~51 data_out[3] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 168 80 256 184 "data_out\[14..0\]" "" } { 64 1136 1220 80 "data_out\[14..0\]" "" } { 168 1136 1220 184 "data_out\[14..0\]" "" } { 272 1136 1220 288 "data_out\[14..0\]" "" } { 376 1136 1220 392 "data_out\[14..0\]" "" } { 480 1136 1220 496 "data_out\[14..0\]" "" } { 584 1136 1220 600 "data_out\[14..0\]" "" } { 688 1136 1220 704 "data_out\[14..0\]" "" } { 64 1816 1900 80 "data_out\[14..0\]" "" } { 168 1816 1900 184 "data_out\[14..0\]" "" } { 272 1816 1900 288 "data_out\[14..0\]" "" } { 376 1816 1900 392 "data_out\[14..0\]" "" } { 480 1816 1900 496 "data_out\[14..0\]" "" } { 584 1816 1900 600 "data_out\[14..0\]" "" } { 688 1816 1900 704 "data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 40.30 % ) " "Info: Total cell delay = 2.870 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.252 ns ( 59.70 % ) " "Info: Total interconnect delay = 4.252 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~87 lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~51 data_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] {} lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~87 {} lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~51 {} data_out[3] {} } { 0.000ns 1.380ns 1.381ns 1.491ns } { 0.000ns 0.378ns 0.378ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~87 lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~51 data_out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { lpm_dff0:register_7|lpm_ff:lpm_ff_component|dffs[3] {} lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~87 {} lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~51 {} data_out[3] {} } { 0.000ns 1.380ns 1.381ns 1.491ns } { 0.000ns 0.378ns 0.378ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "address\[1\] data_out\[4\] 12.085 ns Longest " "Info: Longest tpd from source pin \"address\[1\]\" to destination pin \"data_out\[4\]\" is 12.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns address\[1\] 1 PIN PIN_E9 78 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E9; Fanout = 78; PIN Node = 'address\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 104 80 248 120 "address\[3..0\]" "" } { 368 200 296 384 "address\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.617 ns) + CELL(0.272 ns) 6.716 ns lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]~47 2 COMB LCCOMB_X31_Y13_N10 1 " "Info: 2: + IC(5.617 ns) + CELL(0.272 ns) = 6.716 ns; Loc. = LCCOMB_X31_Y13_N10; Fanout = 1; COMB Node = 'lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.889 ns" { address[1] lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.378 ns) 8.169 ns lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]~48 3 COMB LCCOMB_X26_Y17_N28 1 " "Info: 3: + IC(1.075 ns) + CELL(0.378 ns) = 8.169 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 1; COMB Node = 'lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~47 lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(2.134 ns) 12.085 ns data_out\[4\] 4 PIN PIN_T19 0 " "Info: 4: + IC(1.782 ns) + CELL(2.134 ns) = 12.085 ns; Loc. = PIN_T19; Fanout = 0; PIN Node = 'data_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~48 data_out[4] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 168 80 256 184 "data_out\[14..0\]" "" } { 64 1136 1220 80 "data_out\[14..0\]" "" } { 168 1136 1220 184 "data_out\[14..0\]" "" } { 272 1136 1220 288 "data_out\[14..0\]" "" } { 376 1136 1220 392 "data_out\[14..0\]" "" } { 480 1136 1220 496 "data_out\[14..0\]" "" } { 584 1136 1220 600 "data_out\[14..0\]" "" } { 688 1136 1220 704 "data_out\[14..0\]" "" } { 64 1816 1900 80 "data_out\[14..0\]" "" } { 168 1816 1900 184 "data_out\[14..0\]" "" } { 272 1816 1900 288 "data_out\[14..0\]" "" } { 376 1816 1900 392 "data_out\[14..0\]" "" } { 480 1816 1900 496 "data_out\[14..0\]" "" } { 584 1816 1900 600 "data_out\[14..0\]" "" } { 688 1816 1900 704 "data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.611 ns ( 29.88 % ) " "Info: Total cell delay = 3.611 ns ( 29.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.474 ns ( 70.12 % ) " "Info: Total interconnect delay = 8.474 ns ( 70.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.085 ns" { address[1] lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~47 lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~48 data_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.085 ns" { address[1] {} address[1]~combout {} lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~47 {} lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]~48 {} data_out[4] {} } { 0.000ns 0.000ns 5.617ns 1.075ns 1.782ns } { 0.000ns 0.827ns 0.272ns 0.378ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:register_13\|lpm_ff:lpm_ff_component\|dffs\[7\] data_in\[7\] clk -2.293 ns register " "Info: th for register \"lpm_dff0:register_13\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"data_in\[7\]\", clock pin = \"clk\") is -2.293 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.498 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 56 80 248 72 "clk" "" } { 160 800 840 176 "clk" "" } { 264 800 840 280 "clk" "" } { 368 800 840 384 "clk" "" } { 472 800 840 488 "clk" "" } { 576 800 840 592 "clk" "" } { 680 800 840 696 "clk" "" } { 56 1480 1520 72 "clk" "" } { 160 1480 1520 176 "clk" "" } { 264 1480 1520 280 "clk" "" } { 368 1480 1520 384 "clk" "" } { 472 1480 1520 488 "clk" "" } { 576 1480 1520 592 "clk" "" } { 680 1480 1520 696 "clk" "" } { 56 800 840 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 210 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 210; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 56 80 248 72 "clk" "" } { 160 800 840 176 "clk" "" } { 264 800 840 280 "clk" "" } { 368 800 840 384 "clk" "" } { 472 800 840 488 "clk" "" } { 576 800 840 592 "clk" "" } { 680 800 840 696 "clk" "" } { 56 1480 1520 72 "clk" "" } { 160 1480 1520 176 "clk" "" } { 264 1480 1520 280 "clk" "" } { 368 1480 1520 384 "clk" "" } { 472 1480 1520 488 "clk" "" } { 576 1480 1520 592 "clk" "" } { 680 1480 1520 696 "clk" "" } { 56 800 840 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns lpm_dff0:register_13\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X34_Y24_N25 1 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X34_Y24_N25; Fanout = 1; REG Node = 'lpm_dff0:register_13\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { clk~clkctrl lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clk clk~clkctrl lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.940 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns data_in\[7\] 1 PIN PIN_D8 14 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 14; PIN Node = 'data_in\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 128 80 248 144 "data_in\[14..0\]" "" } { 40 768 844 56 "data_in\[14..0\]" "" } { 144 768 844 160 "data_in\[14..0\]" "" } { 248 768 844 264 "data_in\[14..0\]" "" } { 352 768 844 368 "data_in\[14..0\]" "" } { 456 768 844 472 "data_in\[14..0\]" "" } { 560 768 844 576 "data_in\[14..0\]" "" } { 664 768 844 680 "data_in\[14..0\]" "" } { 40 1448 1524 56 "data_in\[14..0\]" "" } { 144 1448 1524 160 "data_in\[14..0\]" "" } { 248 1448 1524 264 "data_in\[14..0\]" "" } { 352 1448 1524 368 "data_in\[14..0\]" "" } { 456 1448 1524 472 "data_in\[14..0\]" "" } { 560 1448 1524 576 "data_in\[14..0\]" "" } { 664 1448 1524 680 "data_in\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.804 ns) + CELL(0.309 ns) 4.940 ns lpm_dff0:register_13\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X34_Y24_N25 1 " "Info: 2: + IC(3.804 ns) + CELL(0.309 ns) = 4.940 ns; Loc. = LCFF_X34_Y24_N25; Fanout = 1; REG Node = 'lpm_dff0:register_13\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.113 ns" { data_in[7] lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 23.00 % ) " "Info: Total cell delay = 1.136 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.804 ns ( 77.00 % ) " "Info: Total interconnect delay = 3.804 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { data_in[7] lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.940 ns" { data_in[7] {} data_in[7]~combout {} lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.804ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clk clk~clkctrl lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { data_in[7] lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.940 ns" { data_in[7] {} data_in[7]~combout {} lpm_dff0:register_13|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 3.804ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 18:25:15 2024 " "Info: Processing ended: Thu Feb 15 18:25:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
