vendor_name = ModelSim
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Problema_2/Sumadorcompleto_4bits.vhd
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Problema_2/Sumador_1bit.vhd
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Problema_2/Sumadorcompleto_4bits_tb.vhd
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Problema_2/sumador_fpga.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Problema_2/db/Problema2.cbx.xml
design_name = sumador_fpga
instance = comp, \SW[0]~input\, SW[0]~input, sumador_fpga, 1
instance = comp, \SW[1]~input\, SW[1]~input, sumador_fpga, 1
instance = comp, \SW[2]~input\, SW[2]~input, sumador_fpga, 1
instance = comp, \SW[3]~input\, SW[3]~input, sumador_fpga, 1
instance = comp, \SW[4]~input\, SW[4]~input, sumador_fpga, 1
instance = comp, \SW[5]~input\, SW[5]~input, sumador_fpga, 1
instance = comp, \SW[6]~input\, SW[6]~input, sumador_fpga, 1
instance = comp, \SW[7]~input\, SW[7]~input, sumador_fpga, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, sumador_fpga, 1
