<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv</a>
time_elapsed: 0.004s
ram usage: 9672 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 -e memMod <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv</a>
error: non-ANSI port in ANSI port list
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv:16</a>:16-27:
   | 
   | module memMod (interface a, input logic clk);
   |                ^^^^^^^^^^^                   
   = note: First port uses ANSI style:
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv:16</a>:16-27:
   | 
   | module memMod (interface a, input logic clk);
   |                ^^^^^^^^^^^                   

 ERROR moore_svlog::port_list &gt; Invalid port: Port #46
error: non-ANSI port in ANSI port list
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv:18</a>:15-26:
   | 
   | module cpuMod(interface b, input logic clk);
   |               ^^^^^^^^^^^                   
   = note: First port uses ANSI style:
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv:18</a>:15-26:
   | 
   | module cpuMod(interface b, input logic clk);
   |               ^^^^^^^^^^^                   

 ERROR moore_svlog::port_list &gt; Invalid port: Port #54
error: `sb_intf` not found
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv:32</a>:16-23:
   | 
   | memMod mem (.a(sb_intf), .clk(clk));
   |                ^^^^^^^              

error: `sb_intf` not found
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p752.sv:33</a>:16-23:
   | 
   | cpuMod cpu (.b(sb_intf), .clk(clk));
   |                ^^^^^^^              

entity @memMod (i1$ %clk) -&gt; () {
    halt
}

</pre>
</body>