#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000257376008c0 .scope module, "single_clock_delay_tb" "single_clock_delay_tb" 2 3;
 .timescale -9 -12;
P_00000257377a23d0 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
P_00000257377a2408 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000000011>;
v0000025737601560_0 .var "clk", 0 0;
v0000025737601920_0 .var "clr", 0 0;
v00000257376019c0_0 .var "d", 2 0;
v0000025737601a60_0 .var "expected_q", 2 0;
v0000025737601ce0_0 .net "q", 2 0, L_0000025737601e20;  1 drivers
E_000002573778ef00 .event negedge, v00000257377bf980_0;
E_000002573778ec40 .event posedge, v00000257377bf980_0;
S_00000257376ac680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 58, 2 58 0, S_00000257376008c0;
 .timescale -9 -12;
v0000025737746f00_0 .var/i "i", 31 0;
S_00000257376ac810 .scope module, "dut" "single_clock_delay" 2 15, 3 1 0, S_00000257376008c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "q";
    .port_info 1 /INPUT 3 "d";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "clk";
P_000002573778ec80 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000000011>;
v00000257376012e0_0 .net "clk", 0 0, v0000025737601560_0;  1 drivers
v0000025737601c40_0 .net "clr", 0 0, v0000025737601920_0;  1 drivers
v0000025737601420_0 .net "d", 2 0, v00000257376019c0_0;  1 drivers
v0000025737601880_0 .net "q", 2 0, L_0000025737601e20;  alias, 1 drivers
L_0000025737602000 .part v00000257376019c0_0, 0, 1;
L_0000025737601d80 .part v00000257376019c0_0, 1, 1;
L_0000025737601e20 .concat8 [ 1 1 1 0], v00000257376014c0_0, v0000025737601240_0, v00000257376017e0_0;
L_0000025737601ec0 .part v00000257376019c0_0, 2, 1;
S_000002573763b620 .scope generate, "dff_loop[0]" "dff_loop[0]" 3 10, 3 10 0, S_00000257376ac810;
 .timescale -9 -12;
P_000002573778f300 .param/l "i" 0 3 10, +C4<00>;
S_000002573763b7b0 .scope module, "dff1" "dffe_ref" 3 12, 4 1 0, S_000002573763b620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v00000257377bf980_0 .net "clk", 0 0, v0000025737601560_0;  alias, 1 drivers
v00000257375fa730_0 .net "clr", 0 0, v0000025737601920_0;  alias, 1 drivers
v00000257375f94a0_0 .net "d", 0 0, L_0000025737602000;  1 drivers
L_0000025737804018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257375f9540_0 .net "en", 0 0, L_0000025737804018;  1 drivers
v00000257376014c0_0 .var "q", 0 0;
E_000002573778f040 .event posedge, v00000257375fa730_0, v00000257377bf980_0;
S_0000025737637150 .scope generate, "dff_loop[1]" "dff_loop[1]" 3 10, 3 10 0, S_00000257376ac810;
 .timescale -9 -12;
P_000002573778e780 .param/l "i" 0 3 10, +C4<01>;
S_00000257376372e0 .scope module, "dff1" "dffe_ref" 3 12, 4 1 0, S_0000025737637150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0000025737601380_0 .net "clk", 0 0, v0000025737601560_0;  alias, 1 drivers
v00000257376016a0_0 .net "clr", 0 0, v0000025737601920_0;  alias, 1 drivers
v0000025737601600_0 .net "d", 0 0, L_0000025737601d80;  1 drivers
L_0000025737804060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025737601740_0 .net "en", 0 0, L_0000025737804060;  1 drivers
v0000025737601240_0 .var "q", 0 0;
S_0000025737634c10 .scope generate, "dff_loop[2]" "dff_loop[2]" 3 10, 3 10 0, S_00000257376ac810;
 .timescale -9 -12;
P_000002573778ef80 .param/l "i" 0 3 10, +C4<010>;
S_0000025737634da0 .scope module, "dff1" "dffe_ref" 3 12, 4 1 0, S_0000025737634c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0000025737601b00_0 .net "clk", 0 0, v0000025737601560_0;  alias, 1 drivers
v0000025737601ba0_0 .net "clr", 0 0, v0000025737601920_0;  alias, 1 drivers
v00000257376020a0_0 .net "d", 0 0, L_0000025737601ec0;  1 drivers
L_00000257378040a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025737602140_0 .net "en", 0 0, L_00000257378040a8;  1 drivers
v00000257376017e0_0 .var "q", 0 0;
    .scope S_000002573763b7b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257376014c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002573763b7b0;
T_1 ;
    %wait E_000002573778f040;
    %load/vec4 v00000257375fa730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257376014c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000257375f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000257375f94a0_0;
    %assign/vec4 v00000257376014c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000257376372e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025737601240_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000257376372e0;
T_3 ;
    %wait E_000002573778f040;
    %load/vec4 v00000257376016a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025737601240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025737601740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000025737601600_0;
    %assign/vec4 v0000025737601240_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025737634da0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257376017e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000025737634da0;
T_5 ;
    %wait E_000002573778f040;
    %load/vec4 v0000025737601ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000257376017e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025737602140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000257376020a0_0;
    %assign/vec4 v00000257376017e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000257376008c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025737601560_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0000025737601560_0;
    %inv;
    %store/vec4 v0000025737601560_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000257376008c0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025737601920_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000257376019c0_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025737601920_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "Test case 1: Incrementing input pattern" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000257376019c0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000257376019c0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "Time: %0t, Input d: %b, Output q: %b", $time, v00000257376019c0_0, v0000025737601ce0_0 {0 0 0};
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call 2 48 "$display", "Test case 2: Toggle all bits" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000257376019c0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000257376019c0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Time: %0t, Input d: %b, Output q: %b", $time, v00000257376019c0_0, v0000025737601ce0_0 {0 0 0};
    %vpi_call 2 56 "$display", "Test case 3: Walking ones pattern" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000257376019c0_0, 0, 3;
    %fork t_1, S_00000257376ac680;
    %jmp t_0;
    .scope S_00000257376ac680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025737746f00_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000025737746f00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Time: %0t, Input d: %b, Output q: %b", $time, v00000257376019c0_0, v0000025737601ce0_0 {0 0 0};
    %load/vec4 v00000257376019c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000257376019c0_0, 0, 3;
    %load/vec4 v0000025737746f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025737746f00_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_00000257376008c0;
t_0 %join;
    %vpi_call 2 65 "$display", "Test case 4: Verify reset behavior" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000257376019c0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025737601920_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "Time: %0t, Input d: %b, Output q: %b, Clear: %b", $time, v00000257376019c0_0, v0000025737601ce0_0, v0000025737601920_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025737601920_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %vpi_call 2 76 "$display", "Testbench completed" {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000257376008c0;
T_8 ;
    %wait E_000002573778ec40;
    %load/vec4 v0000025737601920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025737601a60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000257376019c0_0;
    %assign/vec4 v0000025737601a60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000257376008c0;
T_9 ;
    %wait E_000002573778ef00;
    %load/vec4 v0000025737601ce0_0;
    %load/vec4 v0000025737601a60_0;
    %cmp/ne;
    %jmp/0xz  T_9.0, 6;
    %vpi_call 2 94 "$display", "ERROR at time %0t: Expected q = %b, Actual q = %b", $time, v0000025737601a60_0, v0000025737601ce0_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000257376008c0;
T_10 ;
    %vpi_call 2 100 "$dumpfile", "single_clock_delay_tb.vcd" {0 0 0};
    %vpi_call 2 101 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000257376008c0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "single_clock_delay_tb.v";
    "single_clock_delay.v";
    "../reg-main/dffe_ref.v";
