@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\colorbar_gen.v":82:4:82:9|Removing sequential instance vsync (in view: work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\colorbar_gen.v":82:4:82:9|Removing sequential instance hsync (in view: work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF203 |Set autoconstraint_io 
