# SPDX-License-Identifier: GPL-2.0-or-later

# This is a FK750M5-XBH6-SDRAM with a single STM32H750XBH6 chip.
# https://item.taobao.com/item.htm?id=682521953131
# QQ交流群：536665479
# Made by Peakors

# This is for using the DAPLINK
adapter driver cmsis-dap

transport select swd

set CHIPNAME STM32H750XBH6

set QUADSPI 1

# enable stmqspi
if {![info exists QUADSPI]} {
    set QUADSPI 1
}

source [find target/stm32h7x.cfg]

reset_config none

# QUADSPI initialization
proc qspi_init { qpi } {
    global a
    mmw 0x580244E0 0x000007FF 0;# RCC_AHB4ENR |= GPIOAEN-GPIOKEN (enable clocks)
    mmw 0x580244D4 0x00004000 0;# RCC_AHB3ENR |= QSPIEN (enable clock)
    sleep 1;# Wait for clock startup

	# Port F: PF10:AF09:H, PF09:AF10:H, PF08:AF10:H, PF07:AF09:H, PF06:AF09:H
	mmw 0x58021400 0x002AA000 0x00155000    ;# MODER
	mmw 0x58021408 0x002AA000 0x00155000    ;# OSPEEDR
	mmw 0x5802140C 0x00000000 0x003FF000    ;# PUPDR
	mmw 0x58021420 0x99000000 0x66000000    ;# AFRL
	mmw 0x58021424 0x000009AA 0x00000655    ;# AFRH
	# Port G: PG06:AF10:H
	mmw 0x58021800 0x00002000 0x00001000    ;# MODER
	mmw 0x58021808 0x00002000 0x00001000    ;# OSPEEDR
	mmw 0x5802180C 0x00000000 0x00003000    ;# PUPDR
	mmw 0x58021820 0x0A000000 0x05000000    ;# AFRL

    mww 0x52005000 0x01000F10               ;# QUADSPI_CR: PRESCALER = 0x1(2分频), FTHRES = 0b01111, FSEL=0, DFM=0, SSHIFT=1
    mww 0x52005004 0x00160001               ;# QUADSPI_DCR: FSIZE = 0b10110, CSHT = 0b000, CKMODE = 0b1
    mmw 0x52005000 0x00000001 0             ;# QUADSPI_CR: EN=1
    # 内存映射模式 单线SPI模式, 3字节地址
    mww 0x52005014 0x0D002503               ;# QUADSPI_CCR: FMODE=0x3, DMODE=0x1, DCYC=0x0, ADSIZE=0x2, ADMODE=0x1, IMODE=0x1, INSTR=READ

}


$_CHIPNAME.cpu0 configure -event reset-init {
    global QUADSPI

    mmw 0x52002000 0x00000004 0x0000000B    ;# FLASH_ACR: 4 WS for 192 MHZ HCLK

    mmw 0x58024400 0x00000001 0x00000018    ;# RCC_CR: HSIDIV=1, HSI on
    mmw 0x58024410 0x10000000 0xEE000007    ;# RCC_CFGR: MCO2=system, MCO2PRE=8, HSI as system clock
    mww 0x58024418 0x00000040                ;# RCC_D1CFGR: D1CPRE=1, D1PPRE=2, HPRE=1
    mww 0x5802441C 0x00000440                ;# RCC_D2CFGR: D2PPRE2=2, D2PPRE1=2
    mww 0x58024420 0x00000040                ;# RCC_D3CFGR: D3PPRE=2
    mww 0x58024428 0x00000040                ;# RCC_PPLCKSELR: DIVM3=0, DIVM2=0, DIVM1=4, PLLSRC=HSI
    mmw 0x5802442C 0x0001000C 0x00000002    ;# RCC_PLLCFGR: PLL1RGE=8MHz to 16MHz, PLL1VCOSEL=wide
    mww 0x58024430 0x01070217                ;# RCC_PLL1DIVR: 192 MHz: DIVR1=2, DIVQ=8, DIVP1=2, DIVN1=24
    mmw 0x58024400 0x01000000 0                ;# RCC_CR: PLL1ON=1
    sleep 1
    mmw 0x58024410 0x00000003 0                ;# RCC_CFGR: PLL1 as system clock
    sleep 1

    adapter speed 24000

    if { $QUADSPI } {
        qspi_init 1
    }
}
