Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 83d957c6cd904ae491cbabc3b979350a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Memory_Stage_Testbench_behav xil_defaultlib.Memory_Stage_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture tb of entity xil_defaultlib.memory_stage_testbench
Built simulation snapshot Memory_Stage_Testbench_behav
