Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Thu Sep  5 16:55:34 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1RP_impl_1.twr lab1RP_impl_1.udb -gui -msgset C:/Users/avo/Desktop/Lab1/lab1RP/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {s2/int_osc} -period 20.8333 [get_pins {s2/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 74.2574%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
clk                                     |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "s2/int_osc"
=======================
create_clock -name {s2/int_osc} -period 20.8333 [get_pins {s2/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock s2/int_osc            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From s2/int_osc                        |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
s2/hf_osc/CLKHF (MPW)                   |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
s2/led_state/SP                          |    6.875 ns 
{s2/counter_17__i23/SR   s2/counter_17__i24/SR}              
                                         |    7.126 ns 
s2/led_state/SR                          |    7.536 ns 
s2/counter_17__i24/D                     |    7.709 ns 
{s2/counter_17__i17/SR   s2/counter_17__i18/SR}              
                                         |    7.721 ns 
{s2/counter_17__i19/SR   s2/counter_17__i20/SR}              
                                         |    7.721 ns 
{s2/counter_17__i21/SR   s2/counter_17__i22/SR}              
                                         |    7.721 ns 
{s2/counter_17__i15/SR   s2/counter_17__i16/SR}              
                                         |    7.721 ns 
s2/counter_17__i23/D                     |    7.986 ns 
s2/led_state/D                           |    8.144 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : s2/led_state/SP  (SLICE_R15C9B)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 6
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.875 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.449                 15.346  16      
s2/n172                                                      NET DELAY           3.913                 19.259  16      
s2/led_state/SP                                              ENDPOINT            0.000                 19.259  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
s2/led_state/CK                                              CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.258)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.875  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : {s2/counter_17__i23/SR   s2/counter_17__i24/SR}  (SLICE_R16C10A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 6
Delay Ratio      : 71.8% (route), 28.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.126 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.449                 15.346  16      
s2/n172                                                      NET DELAY           3.331                 18.677  16      
{s2/counter_17__i23/SR   s2/counter_17__i24/SR}
                                                             ENDPOINT            0.000                 18.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
{s2/counter_17__i23/CK   s2/counter_17__i24/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.126  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : s2/led_state/SR  (SLICE_R15C9B)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 7
Delay Ratio      : 67.2% (route), 32.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.536 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.476                 15.373  16      
s2/n172                                                      NET DELAY           0.304                 15.677  16      
s2/i497_2_lut/A->s2/i497_2_lut/Z          SLICE_R15C8C       C1_TO_F1_DELAY      0.449                 16.126  1       
s2/n232                                                      NET DELAY           2.141                 18.267  1       
s2/led_state/SR                                              ENDPOINT            0.000                 18.267  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
s2/led_state/CK                                              CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.266)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.536  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i0/Q  (SLICE_R16C7A)
Path End         : s2/counter_17__i24/D  (SLICE_R16C10A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.709 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
s2/int_osc                                                   NET DELAY               5.499                  5.499  15      
s2/counter_17__i0/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s2/counter_17__i0/CK->s2/counter_17__i0/Q
                                          SLICE_R16C7A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
s2/counter[0]                                                NET DELAY               2.022                  8.909  2       
s2/counter_17_add_4_1/C1->s2/counter_17_add_4_1/CO1
                                          SLICE_R16C7A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
s2/n275                                                      NET DELAY               0.000                  9.252  2       
s2/counter_17_add_4_3/CI0->s2/counter_17_add_4_3/CO0
                                          SLICE_R16C7B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
s2/n761                                                      NET DELAY               0.000                  9.529  2       
s2/counter_17_add_4_3/CI1->s2/counter_17_add_4_3/CO1
                                          SLICE_R16C7B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
s2/n277                                                      NET DELAY               0.000                  9.806  2       
s2/counter_17_add_4_5/CI0->s2/counter_17_add_4_5/CO0
                                          SLICE_R16C7C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
s2/n764                                                      NET DELAY               0.000                 10.083  2       
s2/counter_17_add_4_5/CI1->s2/counter_17_add_4_5/CO1
                                          SLICE_R16C7C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
s2/n279                                                      NET DELAY               0.000                 10.360  2       
s2/counter_17_add_4_7/CI0->s2/counter_17_add_4_7/CO0
                                          SLICE_R16C7D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
s2/n767                                                      NET DELAY               0.000                 10.637  2       
s2/counter_17_add_4_7/CI1->s2/counter_17_add_4_7/CO1
                                          SLICE_R16C7D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
s2/n281                                                      NET DELAY               0.555                 11.469  2       
s2/counter_17_add_4_9/CI0->s2/counter_17_add_4_9/CO0
                                          SLICE_R16C8A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
s2/n770                                                      NET DELAY               0.000                 11.746  2       
s2/counter_17_add_4_9/CI1->s2/counter_17_add_4_9/CO1
                                          SLICE_R16C8A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
s2/n283                                                      NET DELAY               0.000                 12.023  2       
s2/counter_17_add_4_11/CI0->s2/counter_17_add_4_11/CO0
                                          SLICE_R16C8B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
s2/n773                                                      NET DELAY               0.000                 12.300  2       
s2/counter_17_add_4_11/CI1->s2/counter_17_add_4_11/CO1
                                          SLICE_R16C8B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
s2/n285                                                      NET DELAY               0.000                 12.577  2       
s2/counter_17_add_4_13/CI0->s2/counter_17_add_4_13/CO0
                                          SLICE_R16C8C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
s2/n776                                                      NET DELAY               0.000                 12.854  2       
s2/counter_17_add_4_13/CI1->s2/counter_17_add_4_13/CO1
                                          SLICE_R16C8C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
s2/n287                                                      NET DELAY               0.000                 13.131  2       
s2/counter_17_add_4_15/CI0->s2/counter_17_add_4_15/CO0
                                          SLICE_R16C8D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
s2/n779                                                      NET DELAY               0.000                 13.408  2       
s2/counter_17_add_4_15/CI1->s2/counter_17_add_4_15/CO1
                                          SLICE_R16C8D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
s2/n289                                                      NET DELAY               0.555                 14.240  2       
s2/counter_17_add_4_17/CI0->s2/counter_17_add_4_17/CO0
                                          SLICE_R16C9A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
s2/n782                                                      NET DELAY               0.000                 14.517  2       
s2/counter_17_add_4_17/CI1->s2/counter_17_add_4_17/CO1
                                          SLICE_R16C9A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
s2/n291                                                      NET DELAY               0.000                 14.794  2       
s2/counter_17_add_4_19/CI0->s2/counter_17_add_4_19/CO0
                                          SLICE_R16C9B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
s2/n785                                                      NET DELAY               0.000                 15.071  2       
s2/counter_17_add_4_19/CI1->s2/counter_17_add_4_19/CO1
                                          SLICE_R16C9B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
s2/n293                                                      NET DELAY               0.000                 15.348  2       
s2/counter_17_add_4_21/CI0->s2/counter_17_add_4_21/CO0
                                          SLICE_R16C9C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
s2/n788                                                      NET DELAY               0.000                 15.625  2       
s2/counter_17_add_4_21/CI1->s2/counter_17_add_4_21/CO1
                                          SLICE_R16C9C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
s2/n295                                                      NET DELAY               0.000                 15.902  2       
s2/counter_17_add_4_23/CI0->s2/counter_17_add_4_23/CO0
                                          SLICE_R16C9D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
s2/n791                                                      NET DELAY               0.000                 16.179  2       
s2/counter_17_add_4_23/CI1->s2/counter_17_add_4_23/CO1
                                          SLICE_R16C9D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
s2/n297                                                      NET DELAY               0.555                 17.011  2       
s2/counter_17_add_4_25/CI0->s2/counter_17_add_4_25/CO0
                                          SLICE_R16C10A      CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
s2/n794                                                      NET DELAY               0.661                 17.949  2       
s2/counter_17_add_4_25/D1->s2/counter_17_add_4_25/S1
                                          SLICE_R16C10A      D1_TO_F1_DELAY          0.476                 18.425  1       
s2/n105[24]                                                  NET DELAY               0.000                 18.425  1       
s2/counter_17__i24/D                                         ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  15      
s2/int_osc                                                   NET DELAY               5.499                 26.332  15      
{s2/counter_17__i23/CK   s2/counter_17__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.709  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : {s2/counter_17__i17/SR   s2/counter_17__i18/SR}  (SLICE_R16C9B)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 6
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.721 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.449                 15.346  16      
s2/n172                                                      NET DELAY           2.736                 18.082  16      
{s2/counter_17__i17/SR   s2/counter_17__i18/SR}
                                                             ENDPOINT            0.000                 18.082  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
{s2/counter_17__i17/CK   s2/counter_17__i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.081)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.721  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : {s2/counter_17__i19/SR   s2/counter_17__i20/SR}  (SLICE_R16C9C)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 6
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.721 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.449                 15.346  16      
s2/n172                                                      NET DELAY           2.736                 18.082  16      
{s2/counter_17__i19/SR   s2/counter_17__i20/SR}
                                                             ENDPOINT            0.000                 18.082  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
{s2/counter_17__i19/CK   s2/counter_17__i20/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.081)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.721  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : {s2/counter_17__i21/SR   s2/counter_17__i22/SR}  (SLICE_R16C9D)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 6
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.721 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.449                 15.346  16      
s2/n172                                                      NET DELAY           2.736                 18.082  16      
{s2/counter_17__i21/SR   s2/counter_17__i22/SR}
                                                             ENDPOINT            0.000                 18.082  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
{s2/counter_17__i21/CK   s2/counter_17__i22/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.081)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.721  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : {s2/counter_17__i15/SR   s2/counter_17__i16/SR}  (SLICE_R16C9A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 6
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.721 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.449                 15.346  16      
s2/n172                                                      NET DELAY           2.736                 18.082  16      
{s2/counter_17__i15/SR   s2/counter_17__i16/SR}
                                                             ENDPOINT            0.000                 18.082  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
{s2/counter_17__i15/CK   s2/counter_17__i16/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.081)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.721  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i0/Q  (SLICE_R16C7A)
Path End         : s2/counter_17__i23/D  (SLICE_R16C10A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
s2/int_osc                                                   NET DELAY               5.499                  5.499  15      
s2/counter_17__i0/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
s2/counter_17__i0/CK->s2/counter_17__i0/Q
                                          SLICE_R16C7A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
s2/counter[0]                                                NET DELAY               2.022                  8.909  2       
s2/counter_17_add_4_1/C1->s2/counter_17_add_4_1/CO1
                                          SLICE_R16C7A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
s2/n275                                                      NET DELAY               0.000                  9.252  2       
s2/counter_17_add_4_3/CI0->s2/counter_17_add_4_3/CO0
                                          SLICE_R16C7B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
s2/n761                                                      NET DELAY               0.000                  9.529  2       
s2/counter_17_add_4_3/CI1->s2/counter_17_add_4_3/CO1
                                          SLICE_R16C7B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
s2/n277                                                      NET DELAY               0.000                  9.806  2       
s2/counter_17_add_4_5/CI0->s2/counter_17_add_4_5/CO0
                                          SLICE_R16C7C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
s2/n764                                                      NET DELAY               0.000                 10.083  2       
s2/counter_17_add_4_5/CI1->s2/counter_17_add_4_5/CO1
                                          SLICE_R16C7C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
s2/n279                                                      NET DELAY               0.000                 10.360  2       
s2/counter_17_add_4_7/CI0->s2/counter_17_add_4_7/CO0
                                          SLICE_R16C7D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
s2/n767                                                      NET DELAY               0.000                 10.637  2       
s2/counter_17_add_4_7/CI1->s2/counter_17_add_4_7/CO1
                                          SLICE_R16C7D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
s2/n281                                                      NET DELAY               0.555                 11.469  2       
s2/counter_17_add_4_9/CI0->s2/counter_17_add_4_9/CO0
                                          SLICE_R16C8A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
s2/n770                                                      NET DELAY               0.000                 11.746  2       
s2/counter_17_add_4_9/CI1->s2/counter_17_add_4_9/CO1
                                          SLICE_R16C8A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
s2/n283                                                      NET DELAY               0.000                 12.023  2       
s2/counter_17_add_4_11/CI0->s2/counter_17_add_4_11/CO0
                                          SLICE_R16C8B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
s2/n773                                                      NET DELAY               0.000                 12.300  2       
s2/counter_17_add_4_11/CI1->s2/counter_17_add_4_11/CO1
                                          SLICE_R16C8B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
s2/n285                                                      NET DELAY               0.000                 12.577  2       
s2/counter_17_add_4_13/CI0->s2/counter_17_add_4_13/CO0
                                          SLICE_R16C8C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
s2/n776                                                      NET DELAY               0.000                 12.854  2       
s2/counter_17_add_4_13/CI1->s2/counter_17_add_4_13/CO1
                                          SLICE_R16C8C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
s2/n287                                                      NET DELAY               0.000                 13.131  2       
s2/counter_17_add_4_15/CI0->s2/counter_17_add_4_15/CO0
                                          SLICE_R16C8D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
s2/n779                                                      NET DELAY               0.000                 13.408  2       
s2/counter_17_add_4_15/CI1->s2/counter_17_add_4_15/CO1
                                          SLICE_R16C8D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
s2/n289                                                      NET DELAY               0.555                 14.240  2       
s2/counter_17_add_4_17/CI0->s2/counter_17_add_4_17/CO0
                                          SLICE_R16C9A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
s2/n782                                                      NET DELAY               0.000                 14.517  2       
s2/counter_17_add_4_17/CI1->s2/counter_17_add_4_17/CO1
                                          SLICE_R16C9A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
s2/n291                                                      NET DELAY               0.000                 14.794  2       
s2/counter_17_add_4_19/CI0->s2/counter_17_add_4_19/CO0
                                          SLICE_R16C9B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
s2/n785                                                      NET DELAY               0.000                 15.071  2       
s2/counter_17_add_4_19/CI1->s2/counter_17_add_4_19/CO1
                                          SLICE_R16C9B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
s2/n293                                                      NET DELAY               0.000                 15.348  2       
s2/counter_17_add_4_21/CI0->s2/counter_17_add_4_21/CO0
                                          SLICE_R16C9C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
s2/n788                                                      NET DELAY               0.000                 15.625  2       
s2/counter_17_add_4_21/CI1->s2/counter_17_add_4_21/CO1
                                          SLICE_R16C9C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
s2/n295                                                      NET DELAY               0.000                 15.902  2       
s2/counter_17_add_4_23/CI0->s2/counter_17_add_4_23/CO0
                                          SLICE_R16C9D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
s2/n791                                                      NET DELAY               0.000                 16.179  2       
s2/counter_17_add_4_23/CI1->s2/counter_17_add_4_23/CO1
                                          SLICE_R16C9D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
s2/n297                                                      NET DELAY               1.216                 17.672  2       
s2/counter_17_add_4_25/D0->s2/counter_17_add_4_25/S0
                                          SLICE_R16C10A      D0_TO_F0_DELAY          0.476                 18.148  1       
s2/n105[23]                                                  NET DELAY               0.000                 18.148  1       
s2/counter_17__i23/D                                         ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  15      
s2/int_osc                                                   NET DELAY               5.499                 26.332  15      
{s2/counter_17__i23/CK   s2/counter_17__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.986  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i11/Q  (SLICE_R16C8C)
Path End         : s2/led_state/D  (SLICE_R15C9B)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 7
Delay Ratio      : 66.5% (route), 33.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
s2/int_osc                                                   NET DELAY           5.499                  5.499  15      
{s2/counter_17__i11/CK   s2/counter_17__i12/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
s2/counter_17__i11/CK->s2/counter_17__i11/Q
                                          SLICE_R16C8C       CLK_TO_Q0_DELAY     1.388                  6.887  2       
s2/counter[11]                                               NET DELAY           2.670                  9.557  2       
s2/i12_4_lut/B->s2/i12_4_lut/Z            SLICE_R15C7A       B0_TO_F0_DELAY      0.449                 10.006  1       
s2/n29                                                       NET DELAY           2.551                 12.557  1       
s2/i15_4_lut/A->s2/i15_4_lut/Z            SLICE_R15C8A       A1_TO_F1_DELAY      0.476                 13.033  1       
s2/n32                                                       NET DELAY           0.304                 13.337  1       
s2/i1_4_lut/C->s2/i1_4_lut/Z              SLICE_R15C8B       C0_TO_F0_DELAY      0.476                 13.813  1       
s2/n10                                                       NET DELAY           0.304                 14.117  1       
s2/i7_4_lut/D->s2/i7_4_lut/Z              SLICE_R15C8B       C1_TO_F1_DELAY      0.476                 14.593  1       
s2/n16                                                       NET DELAY           0.304                 14.897  1       
s2/i4_4_lut/B->s2/i4_4_lut/Z              SLICE_R15C8C       C0_TO_F0_DELAY      0.449                 15.346  16      
s2/n172                                                      NET DELAY           2.168                 17.514  16      
s2/i95_2_lut/A->s2/i95_2_lut/Z            SLICE_R15C9B       D1_TO_F1_DELAY      0.476                 17.990  1       
s2/n101                                                      NET DELAY           0.000                 17.990  1       
s2/led_state/D                                               ENDPOINT            0.000                 17.990  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
s2/int_osc                                                   NET DELAY           5.499                 26.332  15      
s2/led_state/CK                                              CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(17.989)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.144  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
s2/counter_17__i19/D                     |    1.913 ns 
s2/counter_17__i20/D                     |    1.913 ns 
s2/counter_17__i21/D                     |    1.913 ns 
s2/counter_17__i22/D                     |    1.913 ns 
s2/counter_17__i23/D                     |    1.913 ns 
s2/counter_17__i24/D                     |    1.913 ns 
s2/counter_17__i13/D                     |    1.913 ns 
s2/counter_17__i14/D                     |    1.913 ns 
s2/counter_17__i15/D                     |    1.913 ns 
s2/counter_17__i16/D                     |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : s2/counter_17__i19/Q  (SLICE_R16C9C)
Path End         : s2/counter_17__i19/D  (SLICE_R16C9C)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i19/CK   s2/counter_17__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i19/CK->s2/counter_17__i19/Q
                                          SLICE_R16C9C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
s2/counter[19]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_21/C0->s2/counter_17_add_4_21/S0
                                          SLICE_R16C9C       C0_TO_F0_DELAY   0.252                  4.997  1       
s2/n105[19]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i19/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i19/CK   s2/counter_17__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i20/Q  (SLICE_R16C9C)
Path End         : s2/counter_17__i20/D  (SLICE_R16C9C)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i19/CK   s2/counter_17__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i20/CK->s2/counter_17__i20/Q
                                          SLICE_R16C9C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s2/counter[20]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_21/C1->s2/counter_17_add_4_21/S1
                                          SLICE_R16C9C       C1_TO_F1_DELAY   0.252                  4.997  1       
s2/n105[20]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i20/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i19/CK   s2/counter_17__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i21/Q  (SLICE_R16C9D)
Path End         : s2/counter_17__i21/D  (SLICE_R16C9D)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i21/CK   s2/counter_17__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i21/CK->s2/counter_17__i21/Q
                                          SLICE_R16C9D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
s2/counter[21]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_23/C0->s2/counter_17_add_4_23/S0
                                          SLICE_R16C9D       C0_TO_F0_DELAY   0.252                  4.997  1       
s2/n105[21]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i21/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i21/CK   s2/counter_17__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i22/Q  (SLICE_R16C9D)
Path End         : s2/counter_17__i22/D  (SLICE_R16C9D)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i21/CK   s2/counter_17__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i22/CK->s2/counter_17__i22/Q
                                          SLICE_R16C9D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s2/counter[22]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_23/C1->s2/counter_17_add_4_23/S1
                                          SLICE_R16C9D       C1_TO_F1_DELAY   0.252                  4.997  1       
s2/n105[22]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i22/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i21/CK   s2/counter_17__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i23/Q  (SLICE_R16C10A)
Path End         : s2/counter_17__i23/D  (SLICE_R16C10A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i23/CK   s2/counter_17__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i23/CK->s2/counter_17__i23/Q
                                          SLICE_R16C10A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
s2/counter[23]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_25/C0->s2/counter_17_add_4_25/S0
                                          SLICE_R16C10A      C0_TO_F0_DELAY   0.252                  4.997  1       
s2/n105[23]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i23/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i23/CK   s2/counter_17__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i24/Q  (SLICE_R16C10A)
Path End         : s2/counter_17__i24/D  (SLICE_R16C10A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i23/CK   s2/counter_17__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i24/CK->s2/counter_17__i24/Q
                                          SLICE_R16C10A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
s2/counter[24]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_25/C1->s2/counter_17_add_4_25/S1
                                          SLICE_R16C10A      C1_TO_F1_DELAY   0.252                  4.997  1       
s2/n105[24]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i24/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i23/CK   s2/counter_17__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i13/Q  (SLICE_R16C8D)
Path End         : s2/counter_17__i13/D  (SLICE_R16C8D)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i13/CK   s2/counter_17__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i13/CK->s2/counter_17__i13/Q
                                          SLICE_R16C8D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
s2/counter[13]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_15/C0->s2/counter_17_add_4_15/S0
                                          SLICE_R16C8D       C0_TO_F0_DELAY   0.252                  4.997  1       
s2/n105[13]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i13/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i13/CK   s2/counter_17__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i14/Q  (SLICE_R16C8D)
Path End         : s2/counter_17__i14/D  (SLICE_R16C8D)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i13/CK   s2/counter_17__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i14/CK->s2/counter_17__i14/Q
                                          SLICE_R16C8D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s2/counter[14]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_15/C1->s2/counter_17_add_4_15/S1
                                          SLICE_R16C8D       C1_TO_F1_DELAY   0.252                  4.997  1       
s2/n105[14]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i14/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i13/CK   s2/counter_17__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i15/Q  (SLICE_R16C9A)
Path End         : s2/counter_17__i15/D  (SLICE_R16C9A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i15/CK   s2/counter_17__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i15/CK->s2/counter_17__i15/Q
                                          SLICE_R16C9A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
s2/counter[15]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_17/C0->s2/counter_17_add_4_17/S0
                                          SLICE_R16C9A       C0_TO_F0_DELAY   0.252                  4.997  1       
s2/n105[15]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i15/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i15/CK   s2/counter_17__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s2/counter_17__i16/Q  (SLICE_R16C9A)
Path End         : s2/counter_17__i16/D  (SLICE_R16C9A)
Source Clock     : s2/int_osc (R)
Destination Clock: s2/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i15/CK   s2/counter_17__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
s2/counter_17__i16/CK->s2/counter_17__i16/Q
                                          SLICE_R16C9A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
s2/counter[16]                                               NET DELAY        0.882                  4.745  2       
s2/counter_17_add_4_17/C1->s2/counter_17_add_4_17/S1
                                          SLICE_R16C9A       C1_TO_F1_DELAY   0.252                  4.997  1       
s2/n105[16]                                                  NET DELAY        0.000                  4.997  1       
s2/counter_17__i16/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
s2.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
s2/int_osc                                                   NET DELAY        3.084                  3.084  16      
{s2/counter_17__i15/CK   s2/counter_17__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



