config front_panel_ethernet_jtag_serial;
design \default .front_panel_ethernet_jtag_serial:sim_sch_1;
liblist \default , ocad_parts_lib, discrete, ind, golden_symbols, atcs, testpoint, diode, tp_demonstrator, graphics, standard, cninterface, cnpower, cnconnector, cndiscrete, cnpassive, cnlinear, cnmech, cnmicro, cnpld, cnspecial, cnstandard, bris_cds_standard, bris_cds_logic, bris_cds_discrete, bris_cds_pld;
viewlist vlog_map, hw_map, swift_map, vlog_model, hw_model, swift_model, vlog_structural, vlog_rtl, vlog_behavioral, vlog_system, mcvlog, pic_1, picopt_1, tbl_1, sim_sch_1, sch_1, entity;
stoplist vlog_model, swift_model;
endconfig
