<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.02.20.13:15:43"
 outputDirectory="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50SAE144C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="sdram_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_address" direction="output" role="address" width="12" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_osc" direction="output" role="osc" width="1" />
   <port name="sdram_cs" direction="output" role="cs" width="1" />
   <port name="sdram_we" direction="output" role="we" width="1" />
   <port name="sdram_ras" direction="output" role="ras" width="1" />
   <port name="sdram_cas" direction="output" role="cas" width="1" />
   <port name="sdram_led" direction="output" role="led" width="8" />
  </interface>
  <interface name="user" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8388608" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="64" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="user_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="user_readdata" direction="output" role="readdata" width="16" />
   <port
       name="user_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="user_burstcount" direction="input" role="burstcount" width="9" />
   <port name="user_writedata" direction="input" role="writedata" width="16" />
   <port name="user_address" direction="input" role="address" width="22" />
   <port name="user_write" direction="input" role="write" width="1" />
   <port name="user_read" direction="input" role="read" width="1" />
   <port name="user_byteenable" direction="input" role="byteenable" width="2" />
   <port
       name="user_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="sdram_design:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50SAE144C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1676884542,AUTO_UNIQUE_ID=(MT48LC4M16A2_AVL:1.0:)(clock_source:18.0:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:18.0:ADDRESS_UNITS=WORDS,ADDRESS_WIDTH=22,AUTO_ADDRESS_WIDTH=22,BURSTCOUNT_WIDTH=9,DATA_WIDTH=16,HDL_ADDR_WIDTH=22,LINEWRAPBURSTS=0,MAX_BURST_SIZE=256,MAX_PENDING_RESPONSES=64,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=23,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.0:)(clock:18.0:)(reset:18.0:)(reset:18.0:)"
   instancePathKey="sdram_design"
   kind="sdram_design"
   version="1.0"
   name="sdram_design">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1676884542" />
  <parameter name="AUTO_DEVICE" value="10M50SAE144C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/sdram_design.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/sdram_ip/MT48LC4M16A2_hw.tcl" />
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="sdram_design">queue size: 0 starting:sdram_design "sdram_design"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master mm_bridge_0.m0 and slave MT48LC4M16A2_AVL_0.avalon_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0_m0_translator.avalon_universal_master_0 and MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_anti_slave_0 and MT48LC4M16A2_AVL_0.avalon_slave</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="sdram_design"><![CDATA["<b>sdram_design</b>" reuses <b>MT48LC4M16A2_AVL</b> "<b>submodules/sdram</b>"]]></message>
   <message level="Debug" culprit="sdram_design"><![CDATA["<b>sdram_design</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="sdram_design"><![CDATA["<b>sdram_design</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/sdram_design_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram_design"><![CDATA["<b>sdram_design</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 3 starting:MT48LC4M16A2_AVL "submodules/sdram"</message>
   <message level="Info" culprit="MT48LC4M16A2_AVL_0"><![CDATA["<b>sdram_design</b>" instantiated <b>MT48LC4M16A2_AVL</b> "<b>MT48LC4M16A2_AVL_0</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 2 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>sdram_design</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 1 starting:altera_mm_interconnect "submodules/sdram_design_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram_design</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="MT48LC4M16A2_AVL_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>MT48LC4M16A2_AVL_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 2 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sdram_design</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="MT48LC4M16A2_AVL:1.0:"
   instancePathKey="sdram_design:.:MT48LC4M16A2_AVL_0"
   kind="MT48LC4M16A2_AVL"
   version="1.0"
   name="sdram">
  <generatedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/sdram_ip/MT48LC4M16A2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_design" as="MT48LC4M16A2_AVL_0" />
  <messages>
   <message level="Debug" culprit="sdram_design">queue size: 3 starting:MT48LC4M16A2_AVL "submodules/sdram"</message>
   <message level="Info" culprit="MT48LC4M16A2_AVL_0"><![CDATA["<b>sdram_design</b>" instantiated <b>MT48LC4M16A2_AVL</b> "<b>MT48LC4M16A2_AVL_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:18.0:ADDRESS_UNITS=WORDS,ADDRESS_WIDTH=22,AUTO_ADDRESS_WIDTH=22,BURSTCOUNT_WIDTH=9,DATA_WIDTH=16,HDL_ADDR_WIDTH=22,LINEWRAPBURSTS=0,MAX_BURST_SIZE=256,MAX_PENDING_RESPONSES=64,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=23,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="sdram_design:.:mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="18.0"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="256" />
  <generatedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_design" as="mm_bridge_0" />
  <messages>
   <message level="Debug" culprit="sdram_design">queue size: 2 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>sdram_design</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.0:AUTO_DEVICE=10M50SAE144C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {16};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {MT48LC4M16A2_AVL_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {MT48LC4M16A2_AVL_0_avalon_slave_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {MT48LC4M16A2_AVL_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {MT48LC4M16A2_AVL_0_avalon_slave} {avalon} {master};set_interface_property {MT48LC4M16A2_AVL_0_avalon_slave} {EXPORT_OF} {MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.MT48LC4M16A2_AVL_0.avalon_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};(altera_merlin_master_translator:18.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=9,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=1,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=9,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.0:)(reset:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)"
   instancePathKey="sdram_design:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.0"
   name="sdram_design_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M50SAE144C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {16};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {MT48LC4M16A2_AVL_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MT48LC4M16A2_AVL_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {MT48LC4M16A2_AVL_0_avalon_slave_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {MT48LC4M16A2_AVL_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {MT48LC4M16A2_AVL_0_avalon_slave} {avalon} {master};set_interface_property {MT48LC4M16A2_AVL_0_avalon_slave} {EXPORT_OF} {MT48LC4M16A2_AVL_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.MT48LC4M16A2_AVL_0.avalon_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};" />
  <generatedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sdram_design" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="sdram_design">queue size: 1 starting:altera_mm_interconnect "submodules/sdram_design_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram_design</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="sdram_design">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="MT48LC4M16A2_AVL_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>MT48LC4M16A2_AVL_0_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="sdram_design:.:rst_controller"
   kind="altera_reset_controller"
   version="18.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_design" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="sdram_design">queue size: 2 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sdram_design</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=9,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=1,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="sdram_design:.:mm_interconnect_0:.:mm_bridge_0_m0_translator"
   kind="altera_merlin_master_translator"
   version="18.0"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_design_mm_interconnect_0"
     as="mm_bridge_0_m0_translator" />
  <messages>
   <message level="Debug" culprit="sdram_design">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=9,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="sdram_design:.:mm_interconnect_0:.:MT48LC4M16A2_AVL_0_avalon_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/user/Projects/ip/sdram_micron/avalon/test/sdram_design/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/user/intelFPGA_lite/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_design_mm_interconnect_0"
     as="MT48LC4M16A2_AVL_0_avalon_slave_translator" />
  <messages>
   <message level="Debug" culprit="sdram_design">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="MT48LC4M16A2_AVL_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>MT48LC4M16A2_AVL_0_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
</deploy>
