<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="wall-clock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adjust_inc_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adjust_inc_control.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="adjust_inc_control.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adjust_inc_control.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="blinker.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="board.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="board.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="board.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="board.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="board.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="board.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="board.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="board.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="board.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="board.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="board.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="board.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="board.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="board.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="board.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="board.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="board.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="board.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="board.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="board.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="board.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="board.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="board.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="board_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="board_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="board_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="board_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="board_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="board_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="board_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="led_display_driver.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="led_display_driver_tb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="led_display_driver_tb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="led_display_driver_tb.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="led_display_driver_tb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="led_display_driver_tb.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_display_driver_tb_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mode_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mode_control.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mode_control.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mode_control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tick_gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tick_gen.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="tick_gen.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tick_gen.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="time_register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="time_register.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="time_register.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="time_register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wall_clock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="wall_clock.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="wall_clock.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="wall_clock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="watchdog.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="watchdog.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="watchdog.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="watchdog.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574979778" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1574979778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574979778" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8465538077724400003" xil_pn:start_ts="1574979778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574979778" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3544540758449818909" xil_pn:start_ts="1574979778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574979778" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1574979778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574979778" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3125321291657381953" xil_pn:start_ts="1574979778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574979778" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1574979778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574979778" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6749597584676571865" xil_pn:start_ts="1574979778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575175966" xil_pn:in_ck="9139188575864877220" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1029663730795200140" xil_pn:start_ts="1575175949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="board.lso"/>
      <outfile xil_pn:name="board.ngc"/>
      <outfile xil_pn:name="board.ngr"/>
      <outfile xil_pn:name="board.prj"/>
      <outfile xil_pn:name="board.stx"/>
      <outfile xil_pn:name="board.syr"/>
      <outfile xil_pn:name="board.xst"/>
      <outfile xil_pn:name="board_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1575173766" xil_pn:in_ck="-1530102450843780326" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905373062122" xil_pn:start_ts="1575173766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575175975" xil_pn:in_ck="-6658885078289616248" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-987881572614947234" xil_pn:start_ts="1575175966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="board.bld"/>
      <outfile xil_pn:name="board.ngd"/>
      <outfile xil_pn:name="board_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1575175992" xil_pn:in_ck="-6658885078289616247" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1575175975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="board.pcf"/>
      <outfile xil_pn:name="board_map.map"/>
      <outfile xil_pn:name="board_map.mrp"/>
      <outfile xil_pn:name="board_map.ncd"/>
      <outfile xil_pn:name="board_map.ngm"/>
      <outfile xil_pn:name="board_map.xrpt"/>
      <outfile xil_pn:name="board_summary.xml"/>
      <outfile xil_pn:name="board_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1575176017" xil_pn:in_ck="-8086925743825428958" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1575175992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="board.ncd"/>
      <outfile xil_pn:name="board.pad"/>
      <outfile xil_pn:name="board.par"/>
      <outfile xil_pn:name="board.ptwx"/>
      <outfile xil_pn:name="board.unroutes"/>
      <outfile xil_pn:name="board.xpi"/>
      <outfile xil_pn:name="board_pad.csv"/>
      <outfile xil_pn:name="board_pad.txt"/>
      <outfile xil_pn:name="board_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1575176030" xil_pn:in_ck="142688545954219" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1575176017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="board.bgn"/>
      <outfile xil_pn:name="board.bin"/>
      <outfile xil_pn:name="board.bit"/>
      <outfile xil_pn:name="board.drc"/>
      <outfile xil_pn:name="board.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1575176017" xil_pn:in_ck="-6658885078289616379" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1575176008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="board.twr"/>
      <outfile xil_pn:name="board.twx"/>
    </transform>
  </transforms>

</generated_project>
