[
    {
        "instance": "CircuitCell",
        "number_id": 0,
        "name": "UTOP",
        "cell": "JNW_BKLE",
        "named_cell": "UTOP_JNW_BKLE",
        "parent_cell": "ROOT_CELL",
        "named_parent_cell": "UROOT_ROOT_CELL",
        "cell_chain": "UTOP_JNW_BKLE",
        "group": null,
        "schematic_connections": {
            "VDD": "VDD",
            "VSS": "VSS"
        },
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 0,
            "y2": 0
        }
    },
    {
        "instance": "Pin",
        "number_id": 1,
        "cell": "JNW_BKLE",
        "named_cell": "UTOP_JNW_BKLE",
        "parent_cell": "ROOT_CELL",
        "named_parent_cell": "UROOT_ROOT_CELL",
        "cell_chain": "UTOP_JNW_BKLE",
        "type": "ipin",
        "name": "VDD",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 2,
        "cell": "JNW_BKLE",
        "named_cell": "UTOP_JNW_BKLE",
        "parent_cell": "ROOT_CELL",
        "named_parent_cell": "UROOT_ROOT_CELL",
        "cell_chain": "UTOP_JNW_BKLE",
        "type": "ipin",
        "name": "VSS",
        "layout": ""
    },
    {
        "instance": "CircuitCell",
        "number_id": 3,
        "name": "U1",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": null,
        "schematic_connections": {
            "VDD": "VDD",
            "IN+": "net1",
            "IN-": "net2",
            "OUT": "net3",
            "VSS": "VSS"
        },
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 0,
            "y2": 0
        }
    },
    {
        "instance": "Pin",
        "number_id": 4,
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "type": "ipin",
        "name": "IN+",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 5,
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "type": "ipin",
        "name": "IN-",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 6,
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "type": "ipin",
        "name": "VDD",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 7,
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "type": "ipin",
        "name": "VSS",
        "layout": ""
    },
    {
        "instance": "Pin",
        "number_id": 8,
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "type": "opin",
        "name": "OUT",
        "layout": ""
    },
    {
        "instance": "Transistor",
        "number_id": 9,
        "name": "MP3<3>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "GATE",
            "G": "IN+",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 10,
        "name": "MP3<2>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "GATE",
            "G": "IN+",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 11,
        "name": "MP3<1>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "GATE",
            "G": "IN+",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 12,
        "name": "MP3<0>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "GATE",
            "G": "IN+",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 13,
        "name": "MP4<3>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "OUT",
            "G": "IN-",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 14,
        "name": "MP4<2>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "OUT",
            "G": "IN-",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 15,
        "name": "MP4<1>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "OUT",
            "G": "IN-",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 16,
        "name": "MP4<0>",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "diff1",
        "schematic_connections": {
            "D": "OUT",
            "G": "IN-",
            "S": "OTA_SPLIT",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 17,
        "name": "MP2",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "mirror1",
        "schematic_connections": {
            "D": "OTA_SPLIT",
            "G": "IB_GATE",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 18,
        "name": "MP1",
        "type": "pmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "mirror1",
        "schematic_connections": {
            "D": "IB_GATE",
            "G": "IB_GATE",
            "S": "VDD",
            "B": "VDD"
        },
        "layout_name": "JNWATR_PCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 19,
        "name": "MN1",
        "type": "nmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "mirror2",
        "schematic_connections": {
            "D": "GATE",
            "G": "GATE",
            "S": "VSS",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Transistor",
        "number_id": 20,
        "name": "MN2",
        "type": "nmos",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "mirror2",
        "schematic_connections": {
            "D": "OUT",
            "G": "GATE",
            "S": "VSS",
            "B": "VSS"
        },
        "layout_name": "JNWATR_NCH_4C5F0",
        "layout_library": "JNW_ATR_SKY130A",
        "layout_ports": [
            {
                "type": "G",
                "layer": "m1",
                "area": {
                    "x1": 80,
                    "y1": 180,
                    "x2": 112,
                    "y2": 220
                }
            },
            {
                "type": "S",
                "layer": "m1",
                "area": {
                    "x1": 144,
                    "y1": 300,
                    "x2": 240,
                    "y2": 340
                }
            },
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": -48,
                    "y1": 180,
                    "x2": 48,
                    "y2": 220
                }
            },
            {
                "type": "D",
                "layer": "m1",
                "area": {
                    "x1": 336,
                    "y1": 20,
                    "x2": 432,
                    "y2": 60
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 400
        },
        "overlap_distance": {
            "x": 92,
            "y": 64
        },
        "group_endpoint": "",
        "group_endpoint_bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 576,
            "y2": 240
        }
    },
    {
        "instance": "Resistor",
        "number_id": 21,
        "name": "RH1",
        "type": "hpo",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "bias1",
        "schematic_connections": {
            "N": "AFTER_RESISTOR1",
            "P": "IB_GATE",
            "B": "VSS"
        },
        "layout_name": "JNWTR_RPPO16",
        "layout_library": "JNW_TR_SKY130A",
        "layout_ports": [
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": 8,
                    "y1": 8,
                    "x2": 2228,
                    "y2": 64
                }
            },
            {
                "type": "P",
                "layer": "locali",
                "area": {
                    "x1": 1910,
                    "y1": 1460,
                    "x2": 2054,
                    "y2": 1580
                }
            },
            {
                "type": "N",
                "layer": "locali",
                "area": {
                    "x1": 182,
                    "y1": 1460,
                    "x2": 326,
                    "y2": 1580
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 2236,
            "y2": 1720
        }
    },
    {
        "instance": "Resistor",
        "number_id": 22,
        "name": "RH2",
        "type": "hpo",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "bias1",
        "schematic_connections": {
            "N": "AFTER_RESISTOR2",
            "P": "AFTER_RESISTOR1",
            "B": "VSS"
        },
        "layout_name": "JNWTR_RPPO16",
        "layout_library": "JNW_TR_SKY130A",
        "layout_ports": [
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": 8,
                    "y1": 8,
                    "x2": 2228,
                    "y2": 64
                }
            },
            {
                "type": "P",
                "layer": "locali",
                "area": {
                    "x1": 1910,
                    "y1": 1460,
                    "x2": 2054,
                    "y2": 1580
                }
            },
            {
                "type": "N",
                "layer": "locali",
                "area": {
                    "x1": 182,
                    "y1": 1460,
                    "x2": 326,
                    "y2": 1580
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 2236,
            "y2": 1720
        }
    },
    {
        "instance": "Resistor",
        "number_id": 23,
        "name": "RH3",
        "type": "hpo",
        "cell": "OTA",
        "named_cell": "U1_OTA",
        "parent_cell": "JNW_BKLE",
        "named_parent_cell": "UTOP_JNW_BKLE",
        "cell_chain": "UTOP_JNW_BKLE--U1_OTA",
        "group": "bias1",
        "schematic_connections": {
            "N": "VSS",
            "P": "AFTER_RESISTOR2",
            "B": "VSS"
        },
        "layout_name": "JNWTR_RPPO16",
        "layout_library": "JNW_TR_SKY130A",
        "layout_ports": [
            {
                "type": "B",
                "layer": "locali",
                "area": {
                    "x1": 8,
                    "y1": 8,
                    "x2": 2228,
                    "y2": 64
                }
            },
            {
                "type": "P",
                "layer": "locali",
                "area": {
                    "x1": 1910,
                    "y1": 1460,
                    "x2": 2054,
                    "y2": 1580
                }
            },
            {
                "type": "N",
                "layer": "locali",
                "area": {
                    "x1": 182,
                    "y1": 1460,
                    "x2": 326,
                    "y2": 1580
                }
            }
        ],
        "transform_matrix": {
            "a": 0,
            "b": 0,
            "c": 0,
            "d": 0,
            "e": 0,
            "f": 0
        },
        "bounding_box": {
            "x1": 0,
            "y1": 0,
            "x2": 2236,
            "y2": 1720
        }
    }
]