INFO-FLOW: Workspace /home/sam/teach-fpga/01-fft/build/fft_32/solution1 opened at Fri Feb 04 03:54:23 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010-clg400-1 
Execute       create_platform xc7z010-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 0.92 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.02 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.02 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file '../vhls/fixed/fft.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../vhls/fixed/fft.cpp as C++
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ../vhls/fixed/fft.cpp -foptimization-record-file=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.cpp.clang.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top FFT -name=FFT 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/clang.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.51 sec.
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (../vhls/fixed/fft.cpp:45:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (../vhls/fixed/fft.cpp:46:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/all.directive.json -fix-errors /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.8 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.82 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.47 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.clang.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.48 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.57 seconds; current allocated memory: 285.258 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/fft.g.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.84 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.84 sec.
Execute       run_link_or_opt -opt -out /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFT -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFT -reflow-float-conversion -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.68 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.68 sec.
Execute       run_link_or_opt -out /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFT 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FFT -mllvm -hls-db-dir -mllvm /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'bitreverse(std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >*)' into 'FFT(std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >*)' (../vhls/fixed/fft.cpp:44:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_IN' (../vhls/fixed/fft.cpp:44:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'data_OUT' (../vhls/fixed/fft.cpp:44:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.std::complex<ap_fixed<16, 8, AP_TRN, AP_WRAP, 0> >s' into 'FFT(std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >*)' (../vhls/fixed/fft.cpp:68:56)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.67 seconds; current allocated memory: 285.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 285.258 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FFT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.0.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 348.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.1.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.25 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 445.617 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.g.1.bc to /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.o.1.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'FFT_label1' (../vhls/fixed/fft.cpp:25) in function 'FFT0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FFT_label1' (../vhls/fixed/fft.cpp:25) in function 'FFT0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (../vhls/fixed/fft.cpp:58) in function 'FFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bitreversal_label1' (../vhls/fixed/fft.cpp:17) in function 'FFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (../vhls/fixed/fft.cpp:68) in function 'FFT' automatically.
Command         transform done; 0.27 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../vhls/fixed/fft.cpp:25:6) in function 'FFT0.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../vhls/fixed/fft.cpp:25:6) in function 'FFT0'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'FFT0' into 'FFT' (../vhls/fixed/fft.cpp:66) automatically.
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 553.277 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.o.2.bc -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (../vhls/fixed/fft.cpp:58:51)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (../vhls/fixed/fft.cpp:19:15)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real.V' (../vhls/fixed/fft.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real.V' (../vhls/fixed/fft.cpp:32:20)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT__M_real.0.0.0' (../vhls/fixed/fft.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT__M_real.0.0.0' (../vhls/fixed/fft.cpp:32:20)
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 628.820 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.57 sec.
Command     elaborate done; 9.81 sec.
Execute     ap_eval exec zip -j /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
Execute       ap_set_top_model FFT 
WARNING: [SYN 201-103] Legalizing function name 'FFT0.1_Pipeline_FFT_label1' to 'FFT0_1_Pipeline_FFT_label1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT0.1' to 'FFT0_1'.
Execute       get_model_list FFT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FFT 
Execute       preproc_iomode -model FFT_Pipeline_VITIS_LOOP_68_2 
Execute       preproc_iomode -model FFT_Pipeline_FFT_label1 
Execute       preproc_iomode -model FFT0.1 
Execute       preproc_iomode -model FFT0.1_Pipeline_FFT_label1 
Execute       preproc_iomode -model FFT_Pipeline_bitreversal_label1 
Execute       preproc_iomode -model FFT_Pipeline_VITIS_LOOP_58_1 
Execute       get_model_list FFT -filter all-wo-channel 
INFO-FLOW: Model list for configure: FFT_Pipeline_VITIS_LOOP_58_1 FFT_Pipeline_bitreversal_label1 FFT0.1_Pipeline_FFT_label1 FFT0.1 FFT_Pipeline_FFT_label1 FFT_Pipeline_VITIS_LOOP_68_2 FFT
INFO-FLOW: Configuring Module : FFT_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_58_1 
Execute       apply_spec_resource_limit FFT_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Configuring Module : FFT_Pipeline_bitreversal_label1 ...
Execute       set_default_model FFT_Pipeline_bitreversal_label1 
Execute       apply_spec_resource_limit FFT_Pipeline_bitreversal_label1 
INFO-FLOW: Configuring Module : FFT0.1_Pipeline_FFT_label1 ...
Execute       set_default_model FFT0.1_Pipeline_FFT_label1 
Execute       apply_spec_resource_limit FFT0.1_Pipeline_FFT_label1 
INFO-FLOW: Configuring Module : FFT0.1 ...
Execute       set_default_model FFT0.1 
Execute       apply_spec_resource_limit FFT0.1 
INFO-FLOW: Configuring Module : FFT_Pipeline_FFT_label1 ...
Execute       set_default_model FFT_Pipeline_FFT_label1 
Execute       apply_spec_resource_limit FFT_Pipeline_FFT_label1 
INFO-FLOW: Configuring Module : FFT_Pipeline_VITIS_LOOP_68_2 ...
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_68_2 
Execute       apply_spec_resource_limit FFT_Pipeline_VITIS_LOOP_68_2 
INFO-FLOW: Configuring Module : FFT ...
Execute       set_default_model FFT 
Execute       apply_spec_resource_limit FFT 
INFO-FLOW: Model list for preprocess: FFT_Pipeline_VITIS_LOOP_58_1 FFT_Pipeline_bitreversal_label1 FFT0.1_Pipeline_FFT_label1 FFT0.1 FFT_Pipeline_FFT_label1 FFT_Pipeline_VITIS_LOOP_68_2 FFT
INFO-FLOW: Preprocessing Module: FFT_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_58_1 
Execute       cdfg_preprocess -model FFT_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess FFT_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Preprocessing Module: FFT_Pipeline_bitreversal_label1 ...
Execute       set_default_model FFT_Pipeline_bitreversal_label1 
Execute       cdfg_preprocess -model FFT_Pipeline_bitreversal_label1 
Execute       rtl_gen_preprocess FFT_Pipeline_bitreversal_label1 
INFO-FLOW: Preprocessing Module: FFT0.1_Pipeline_FFT_label1 ...
Execute       set_default_model FFT0.1_Pipeline_FFT_label1 
Execute       cdfg_preprocess -model FFT0.1_Pipeline_FFT_label1 
Execute       rtl_gen_preprocess FFT0.1_Pipeline_FFT_label1 
INFO-FLOW: Preprocessing Module: FFT0.1 ...
Execute       set_default_model FFT0.1 
Execute       cdfg_preprocess -model FFT0.1 
Execute       rtl_gen_preprocess FFT0.1 
INFO-FLOW: Preprocessing Module: FFT_Pipeline_FFT_label1 ...
Execute       set_default_model FFT_Pipeline_FFT_label1 
Execute       cdfg_preprocess -model FFT_Pipeline_FFT_label1 
Execute       rtl_gen_preprocess FFT_Pipeline_FFT_label1 
INFO-FLOW: Preprocessing Module: FFT_Pipeline_VITIS_LOOP_68_2 ...
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_68_2 
Execute       cdfg_preprocess -model FFT_Pipeline_VITIS_LOOP_68_2 
Execute       rtl_gen_preprocess FFT_Pipeline_VITIS_LOOP_68_2 
INFO-FLOW: Preprocessing Module: FFT ...
Execute       set_default_model FFT 
Execute       cdfg_preprocess -model FFT 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Model list for synthesis: FFT_Pipeline_VITIS_LOOP_58_1 FFT_Pipeline_bitreversal_label1 FFT0.1_Pipeline_FFT_label1 FFT0.1 FFT_Pipeline_FFT_label1 FFT_Pipeline_VITIS_LOOP_68_2 FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_58_1 
Execute       schedule -model FFT_Pipeline_VITIS_LOOP_58_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 629.832 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Pipeline_VITIS_LOOP_58_1.
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_58_1 
Execute       bind -model FFT_Pipeline_VITIS_LOOP_58_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 629.832 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.bind.adb -f 
INFO-FLOW: Finish binding FFT_Pipeline_VITIS_LOOP_58_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Pipeline_bitreversal_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT_Pipeline_bitreversal_label1 
Execute       schedule -model FFT_Pipeline_bitreversal_label1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'bitreversal_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 630.016 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Pipeline_bitreversal_label1.
Execute       set_default_model FFT_Pipeline_bitreversal_label1 
Execute       bind -model FFT_Pipeline_bitreversal_label1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 630.016 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.bind.adb -f 
INFO-FLOW: Finish binding FFT_Pipeline_bitreversal_label1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0_1_Pipeline_FFT_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0.1_Pipeline_FFT_label1 
Execute       schedule -model FFT0.1_Pipeline_FFT_label1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln712_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln712) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [HLS 200-880] The II Violation in module 'FFT0_1_Pipeline_FFT_label1' (loop 'FFT_label1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('data_OUT_M_imag_0_0_0_addr_1_write_ln32', ../vhls/fixed/fft.cpp:32) of variable '__r._M_imag.V' on array 'data_OUT_M_imag_0_0_0' and 'store' operation ('data_OUT_M_imag_0_0_0_addr_write_ln31', ../vhls/fixed/fft.cpp:31) of variable '__r._M_imag.V' on array 'data_OUT_M_imag_0_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'FFT_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 630.555 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT0.1_Pipeline_FFT_label1.
Execute       set_default_model FFT0.1_Pipeline_FFT_label1 
Execute       bind -model FFT0.1_Pipeline_FFT_label1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 630.555 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.bind.adb -f 
INFO-FLOW: Finish binding FFT0.1_Pipeline_FFT_label1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT0.1 
Execute       schedule -model FFT0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 630.785 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT0.1.
Execute       set_default_model FFT0.1 
Execute       bind -model FFT0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 630.785 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.bind.adb -f 
INFO-FLOW: Finish binding FFT0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Pipeline_FFT_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT_Pipeline_FFT_label1 
Execute       schedule -model FFT_Pipeline_FFT_label1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln712_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln712) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'FFT_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 631.121 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Pipeline_FFT_label1.
Execute       set_default_model FFT_Pipeline_FFT_label1 
Execute       bind -model FFT_Pipeline_FFT_label1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 631.121 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.bind.adb -f 
INFO-FLOW: Finish binding FFT_Pipeline_FFT_label1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Pipeline_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_68_2 
Execute       schedule -model FFT_Pipeline_VITIS_LOOP_68_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 631.258 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Pipeline_VITIS_LOOP_68_2.
Execute       set_default_model FFT_Pipeline_VITIS_LOOP_68_2 
Execute       bind -model FFT_Pipeline_VITIS_LOOP_68_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 631.258 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.bind.adb -f 
INFO-FLOW: Finish binding FFT_Pipeline_VITIS_LOOP_68_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT 
Execute       schedule -model FFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 631.402 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.
Execute       set_default_model FFT 
Execute       bind -model FFT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 631.402 MB.
Execute       syn_report -verbosereport -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.bind.adb -f 
INFO-FLOW: Finish binding FFT.
Execute       get_model_list FFT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FFT_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess FFT_Pipeline_bitreversal_label1 
Execute       rtl_gen_preprocess FFT0.1_Pipeline_FFT_label1 
Execute       rtl_gen_preprocess FFT0.1 
Execute       rtl_gen_preprocess FFT_Pipeline_FFT_label1 
Execute       rtl_gen_preprocess FFT_Pipeline_VITIS_LOOP_68_2 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Model list for RTL generation: FFT_Pipeline_VITIS_LOOP_58_1 FFT_Pipeline_bitreversal_label1 FFT0.1_Pipeline_FFT_label1 FFT0.1 FFT_Pipeline_FFT_label1 FFT_Pipeline_VITIS_LOOP_68_2 FFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT_Pipeline_VITIS_LOOP_58_1 -top_prefix FFT_ -sub_prefix FFT_ -mg_file /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 631.402 MB.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vhdl -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/vhdl/FFT_FFT_Pipeline_VITIS_LOOP_58_1 
Execute       gen_rtl FFT_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vlog -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/verilog/FFT_FFT_Pipeline_VITIS_LOOP_58_1 
Execute       syn_report -csynth -model FFT_Pipeline_VITIS_LOOP_58_1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_VITIS_LOOP_58_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT_Pipeline_VITIS_LOOP_58_1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_VITIS_LOOP_58_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT_Pipeline_VITIS_LOOP_58_1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT_Pipeline_VITIS_LOOP_58_1 -f -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.adb 
Execute       db_write -model FFT_Pipeline_VITIS_LOOP_58_1 -bindview -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT_Pipeline_VITIS_LOOP_58_1 -p /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Pipeline_bitreversal_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT_Pipeline_bitreversal_label1 -top_prefix FFT_ -sub_prefix FFT_ -mg_file /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Pipeline_bitreversal_label1' pipeline 'bitreversal_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Pipeline_bitreversal_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 631.609 MB.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT_Pipeline_bitreversal_label1 -style xilinx -f -lang vhdl -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/vhdl/FFT_FFT_Pipeline_bitreversal_label1 
Execute       gen_rtl FFT_Pipeline_bitreversal_label1 -style xilinx -f -lang vlog -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/verilog/FFT_FFT_Pipeline_bitreversal_label1 
Execute       syn_report -csynth -model FFT_Pipeline_bitreversal_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_bitreversal_label1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT_Pipeline_bitreversal_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_bitreversal_label1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT_Pipeline_bitreversal_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT_Pipeline_bitreversal_label1 -f -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.adb 
Execute       db_write -model FFT_Pipeline_bitreversal_label1 -bindview -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT_Pipeline_bitreversal_label1 -p /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0_1_Pipeline_FFT_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT0.1_Pipeline_FFT_label1 -top_prefix FFT_ -sub_prefix FFT_ -mg_file /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT0_1_Pipeline_FFT_label1' pipeline 'FFT_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_10s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0_1_Pipeline_FFT_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 632.688 MB.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0.1_Pipeline_FFT_label1 -style xilinx -f -lang vhdl -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/vhdl/FFT_FFT0_1_Pipeline_FFT_label1 
Execute       gen_rtl FFT0.1_Pipeline_FFT_label1 -style xilinx -f -lang vlog -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/verilog/FFT_FFT0_1_Pipeline_FFT_label1 
Execute       syn_report -csynth -model FFT0.1_Pipeline_FFT_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT0_1_Pipeline_FFT_label1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT0.1_Pipeline_FFT_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT0_1_Pipeline_FFT_label1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT0.1_Pipeline_FFT_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT0.1_Pipeline_FFT_label1 -f -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.adb 
Execute       db_write -model FFT0.1_Pipeline_FFT_label1 -bindview -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT0.1_Pipeline_FFT_label1 -p /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT0.1 -top_prefix FFT_ -sub_prefix FFT_ -mg_file /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 634.250 MB.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT0.1 -style xilinx -f -lang vhdl -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/vhdl/FFT_FFT0_1 
Execute       gen_rtl FFT0.1 -style xilinx -f -lang vlog -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/verilog/FFT_FFT0_1 
Execute       syn_report -csynth -model FFT0.1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT0_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT0.1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT0_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT0.1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT0.1 -f -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.adb 
Execute       db_write -model FFT0.1 -bindview -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT0.1 -p /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Pipeline_FFT_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT_Pipeline_FFT_label1 -top_prefix FFT_ -sub_prefix FFT_ -mg_file /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Pipeline_FFT_label1' pipeline 'FFT_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_10s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Pipeline_FFT_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 634.949 MB.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT_Pipeline_FFT_label1 -style xilinx -f -lang vhdl -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/vhdl/FFT_FFT_Pipeline_FFT_label1 
Execute       gen_rtl FFT_Pipeline_FFT_label1 -style xilinx -f -lang vlog -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/verilog/FFT_FFT_Pipeline_FFT_label1 
Execute       syn_report -csynth -model FFT_Pipeline_FFT_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_FFT_label1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT_Pipeline_FFT_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_FFT_label1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT_Pipeline_FFT_label1 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT_Pipeline_FFT_label1 -f -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.adb 
Execute       db_write -model FFT_Pipeline_FFT_label1 -bindview -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT_Pipeline_FFT_label1 -p /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Pipeline_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT_Pipeline_VITIS_LOOP_68_2 -top_prefix FFT_ -sub_prefix FFT_ -mg_file /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Pipeline_VITIS_LOOP_68_2' pipeline 'VITIS_LOOP_68_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Pipeline_VITIS_LOOP_68_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 636.379 MB.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT_Pipeline_VITIS_LOOP_68_2 -style xilinx -f -lang vhdl -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/vhdl/FFT_FFT_Pipeline_VITIS_LOOP_68_2 
Execute       gen_rtl FFT_Pipeline_VITIS_LOOP_68_2 -style xilinx -f -lang vlog -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/verilog/FFT_FFT_Pipeline_VITIS_LOOP_68_2 
Execute       syn_report -csynth -model FFT_Pipeline_VITIS_LOOP_68_2 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_VITIS_LOOP_68_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT_Pipeline_VITIS_LOOP_68_2 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_Pipeline_VITIS_LOOP_68_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT_Pipeline_VITIS_LOOP_68_2 -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT_Pipeline_VITIS_LOOP_68_2 -f -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.adb 
Execute       db_write -model FFT_Pipeline_VITIS_LOOP_68_2 -bindview -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT_Pipeline_VITIS_LOOP_68_2 -p /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FFT -top_prefix  -sub_prefix FFT_ -mg_file /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 638.152 MB.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT -istop -style xilinx -f -lang vhdl -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/vhdl/FFT 
Execute       gen_rtl FFT -istop -style xilinx -f -lang vlog -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/verilog/FFT 
Execute       syn_report -csynth -model FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/FFT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model FFT -f -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.adb 
Execute       db_write -model FFT -bindview -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FFT -p /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT 
Execute       export_constraint_db -f -tool general -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute       syn_report -designview -model FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.design.xml 
Execute       syn_report -csynthDesign -model FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FFT -o /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks FFT 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain FFT 
INFO-FLOW: Model list for RTL component generation: FFT_Pipeline_VITIS_LOOP_58_1 FFT_Pipeline_bitreversal_label1 FFT0.1_Pipeline_FFT_label1 FFT0.1 FFT_Pipeline_FFT_label1 FFT_Pipeline_VITIS_LOOP_68_2 FFT
INFO-FLOW: Handling components in module [FFT_Pipeline_VITIS_LOOP_58_1] ... 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO-FLOW: Found component FFT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT_Pipeline_bitreversal_label1] ... 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.compgen.tcl 
INFO-FLOW: Found component FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R.
INFO-FLOW: Append model FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R
INFO-FLOW: Found component FFT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT0_1_Pipeline_FFT_label1] ... 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.compgen.tcl 
INFO-FLOW: Found component FFT_mul_mul_16s_10s_24_4_1.
INFO-FLOW: Append model FFT_mul_mul_16s_10s_24_4_1
INFO-FLOW: Found component FFT_mac_mulsub_16s_9s_24s_24_4_1.
INFO-FLOW: Append model FFT_mac_mulsub_16s_9s_24s_24_4_1
INFO-FLOW: Found component FFT_mac_muladd_16s_9s_24s_24_4_1.
INFO-FLOW: Append model FFT_mac_muladd_16s_9s_24s_24_4_1
INFO-FLOW: Found component FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R.
INFO-FLOW: Append model FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R
INFO-FLOW: Found component FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R.
INFO-FLOW: Append model FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R
INFO-FLOW: Found component FFT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT0_1] ... 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.compgen.tcl 
INFO-FLOW: Handling components in module [FFT_Pipeline_FFT_label1] ... 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.compgen.tcl 
INFO-FLOW: Found component FFT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT_Pipeline_VITIS_LOOP_68_2] ... 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.compgen.tcl 
INFO-FLOW: Found component FFT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [FFT] ... 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.compgen.tcl 
INFO-FLOW: Found component FFT_xin_M_real_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model FFT_xin_M_real_V_RAM_AUTO_1R1W
INFO-FLOW: Found component FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
INFO-FLOW: Found component FFT_xout_M_real_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model FFT_xout_M_real_V_RAM_AUTO_1R1W
INFO-FLOW: Found component FFT_regslice_both.
INFO-FLOW: Append model FFT_regslice_both
INFO-FLOW: Found component FFT_regslice_both.
INFO-FLOW: Append model FFT_regslice_both
INFO-FLOW: Append model FFT_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: Append model FFT_Pipeline_bitreversal_label1
INFO-FLOW: Append model FFT0_1_Pipeline_FFT_label1
INFO-FLOW: Append model FFT0_1
INFO-FLOW: Append model FFT_Pipeline_FFT_label1
INFO-FLOW: Append model FFT_Pipeline_VITIS_LOOP_68_2
INFO-FLOW: Append model FFT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FFT_flow_control_loop_pipe_sequential_init FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R FFT_flow_control_loop_pipe_sequential_init FFT_mul_mul_16s_10s_24_4_1 FFT_mac_mulsub_16s_9s_24s_24_4_1 FFT_mac_muladd_16s_9s_24s_24_4_1 FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R FFT_flow_control_loop_pipe_sequential_init FFT_flow_control_loop_pipe_sequential_init FFT_flow_control_loop_pipe_sequential_init FFT_xin_M_real_V_RAM_AUTO_1R1W FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W FFT_xout_M_real_V_RAM_AUTO_1R1W FFT_regslice_both FFT_regslice_both FFT_Pipeline_VITIS_LOOP_58_1 FFT_Pipeline_bitreversal_label1 FFT0_1_Pipeline_FFT_label1 FFT0_1 FFT_Pipeline_FFT_label1 FFT_Pipeline_VITIS_LOOP_68_2 FFT
INFO-FLOW: Generating /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R
INFO-FLOW: To file: write model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_mul_mul_16s_10s_24_4_1
INFO-FLOW: To file: write model FFT_mac_mulsub_16s_9s_24s_24_4_1
INFO-FLOW: To file: write model FFT_mac_muladd_16s_9s_24s_24_4_1
INFO-FLOW: To file: write model FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R
INFO-FLOW: To file: write model FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R
INFO-FLOW: To file: write model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model FFT_xin_M_real_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FFT_xout_M_real_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model FFT_regslice_both
INFO-FLOW: To file: write model FFT_regslice_both
INFO-FLOW: To file: write model FFT_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: To file: write model FFT_Pipeline_bitreversal_label1
INFO-FLOW: To file: write model FFT0_1_Pipeline_FFT_label1
INFO-FLOW: To file: write model FFT0_1
INFO-FLOW: To file: write model FFT_Pipeline_FFT_label1
INFO-FLOW: To file: write model FFT_Pipeline_VITIS_LOOP_68_2
INFO-FLOW: To file: write model FFT
INFO-FLOW: Generating /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/vhdl' dstVlogDir='/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/vlog' tclDir='/home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db' modelList='FFT_flow_control_loop_pipe_sequential_init
FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R
FFT_flow_control_loop_pipe_sequential_init
FFT_mul_mul_16s_10s_24_4_1
FFT_mac_mulsub_16s_9s_24s_24_4_1
FFT_mac_muladd_16s_9s_24s_24_4_1
FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R
FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R
FFT_flow_control_loop_pipe_sequential_init
FFT_flow_control_loop_pipe_sequential_init
FFT_flow_control_loop_pipe_sequential_init
FFT_xin_M_real_V_RAM_AUTO_1R1W
FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
FFT_xout_M_real_V_RAM_AUTO_1R1W
FFT_regslice_both
FFT_regslice_both
FFT_Pipeline_VITIS_LOOP_58_1
FFT_Pipeline_bitreversal_label1
FFT0_1_Pipeline_FFT_label1
FFT0_1
FFT_Pipeline_FFT_label1
FFT_Pipeline_VITIS_LOOP_68_2
FFT
' expOnly='0'
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Command       ap_source done; 0.22 sec.
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.compgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.compgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.compgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FFT_xin_M_real_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'FFT_xout_M_real_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 643.812 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/sam/teach-fpga/01-fft/build/fft_32/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FFT_flow_control_loop_pipe_sequential_init
FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R
FFT_flow_control_loop_pipe_sequential_init
FFT_mul_mul_16s_10s_24_4_1
FFT_mac_mulsub_16s_9s_24s_24_4_1
FFT_mac_muladd_16s_9s_24s_24_4_1
FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R
FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R
FFT_flow_control_loop_pipe_sequential_init
FFT_flow_control_loop_pipe_sequential_init
FFT_flow_control_loop_pipe_sequential_init
FFT_xin_M_real_V_RAM_AUTO_1R1W
FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
FFT_xout_M_real_V_RAM_AUTO_1R1W
FFT_regslice_both
FFT_regslice_both
FFT_Pipeline_VITIS_LOOP_58_1
FFT_Pipeline_bitreversal_label1
FFT0_1_Pipeline_FFT_label1
FFT0_1
FFT_Pipeline_FFT_label1
FFT_Pipeline_VITIS_LOOP_68_2
FFT
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute       sc_get_clocks FFT 
Execute       source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP FFT DATA {FFT {DEPTH 1 CHILDREN {FFT_Pipeline_VITIS_LOOP_58_1 FFT_Pipeline_bitreversal_label1 FFT0_1 FFT_Pipeline_FFT_label1 FFT_Pipeline_VITIS_LOOP_68_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xin_M_real_V_U SOURCE {} VARIABLE xin_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xin_M_imag_V_U SOURCE {} VARIABLE xin_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT0_M_real_V_U SOURCE {} VARIABLE data_OUT0_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT0_M_imag_V_U SOURCE {} VARIABLE data_OUT0_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME W_M_real_V_U SOURCE {} VARIABLE W_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME W_M_imag_V_U SOURCE {} VARIABLE W_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT1_M_real_V_U SOURCE {} VARIABLE data_OUT1_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT1_M_imag_V_U SOURCE {} VARIABLE data_OUT1_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT2_M_real_V_U SOURCE {} VARIABLE data_OUT2_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT2_M_imag_V_U SOURCE {} VARIABLE data_OUT2_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT3_M_real_V_U SOURCE {} VARIABLE data_OUT3_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT3_M_imag_V_U SOURCE {} VARIABLE data_OUT3_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT4_M_real_V_U SOURCE {} VARIABLE data_OUT4_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME data_OUT4_M_imag_V_U SOURCE {} VARIABLE data_OUT4_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME xout_M_real_V_U SOURCE {} VARIABLE xout_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME xout_M_imag_V_U SOURCE {} VARIABLE xout_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 8 BRAM 0 URAM 0}} FFT_Pipeline_VITIS_LOOP_58_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_98_p2 SOURCE ../vhls/fixed/fft.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_Pipeline_bitreversal_label1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_121_p2 SOURCE ../vhls/fixed/fft.cpp:17 VARIABLE add_ln17 LOOP bitreversal_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME rev_32_U SOURCE {} VARIABLE rev_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} FFT0_1 {DEPTH 2 CHILDREN FFT0_1_Pipeline_FFT_label1 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_76_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub15_cast_fu_83_p2 SOURCE {} VARIABLE sub15_cast LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} FFT0_1_Pipeline_FFT_label1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_262_p2 SOURCE ../vhls/fixed/fft.cpp:26 VARIABLE i_6 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ulimit_fu_326_p2 SOURCE ../vhls/fixed/fft.cpp:28 VARIABLE Ulimit LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Llimit_fu_331_p2 SOURCE ../vhls/fixed/fft.cpp:29 VARIABLE Llimit LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_10s_24_4_1_U9 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE mul_ln712 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_9s_24s_24_4_1_U11 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_9s_24s_24_4_1_U11 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_10s_24_4_1_U10 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE mul_ln712_1 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24s_24_4_1_U12 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24s_24_4_1_U12 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE ret_V_2 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_r_M_real_V_3_fu_411_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_real_V_3 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_r_M_imag_V_3_fu_418_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_imag_V_3 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_r_M_real_V_4_fu_425_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_real_V_4 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_r_M_imag_V_4_fu_431_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_imag_V_4 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME butterfly_span_3_fu_290_p2 SOURCE ../vhls/fixed/fft.cpp:34 VARIABLE butterfly_span_3 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME butterfly_pass_1_fu_347_p2 SOURCE ../vhls/fixed/fft.cpp:36 VARIABLE butterfly_pass_1 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME W_M_real_V_U SOURCE {} VARIABLE W_M_real_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME W_M_imag_V_U SOURCE {} VARIABLE W_M_imag_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 4 BRAM 0 URAM 0}} FFT_Pipeline_FFT_label1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_199_p2 SOURCE ../vhls/fixed/fft.cpp:26 VARIABLE i_4 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_10s_24_4_1_U35 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE mul_ln712 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_9s_24s_24_4_1_U37 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_9s_24s_24_4_1_U37 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_10s_24_4_1_U36 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE mul_ln712_1 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24s_24_4_1_U38 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24s_24_4_1_U38 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE ret_V_1 LOOP FFT_label1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME xout_M_real_V_d1 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_real_V_1 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME xout_M_imag_V_d1 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_imag_V_1 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xout_M_real_V_d0 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_real_V_2 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xout_M_imag_V_d0 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE p_r_M_imag_V_2 LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME butterfly_span_fu_236_p2 SOURCE ../vhls/fixed/fft.cpp:34 VARIABLE butterfly_span LOOP FFT_label1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} FFT_Pipeline_VITIS_LOOP_68_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_95_p2 SOURCE ../vhls/fixed/fft.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 649.656 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FFT.
INFO: [VLOG 209-307] Generating Verilog RTL for FFT.
Execute       syn_report -model FFT -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.69 MHz
Command     autosyn done; 2.17 sec.
Command   csynth_design done; 12.08 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.72 seconds. CPU system time: 0.78 seconds. Elapsed time: 12.08 seconds; current allocated memory: -572.234 MB.
Command ap_source done; 13.22 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sam/teach-fpga/01-fft/build/fft_32/solution1 opened at Fri Feb 04 03:56:36 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010clg400-1 
Execute       create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 0.92 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.01 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.01 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: TB processing: /home/sam/teach-fpga/01-fft/vhls/fixed/fft_tb.cpp /home/sam/teach-fpga/01-fft/build/fft_32/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/sam/teach-fpga/01-fft/build/fft_32/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sam/teach-fpga/01-fft/build/fft_32/solution1/./sim/autowrap/testbench/fft_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.36 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: TB processing: /home/sam/teach-fpga/01-fft/vhls/fixed/fft.cpp /home/sam/teach-fpga/01-fft/build/fft_32/solution1/./sim/autowrap/testbench/fft.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/sam/teach-fpga/01-fft/build/fft_32/solution1/./sim/autowrap/testbench/fft.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sam/teach-fpga/01-fft/build/fft_32/solution1/./sim/autowrap/testbench/fft.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.2 sec.
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.14 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 12.01 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 19.63 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 19.85 seconds. CPU system time: 1.27 seconds. Elapsed time: 19.63 seconds; current allocated memory: -926.566 MB.
Command ap_source done; 20.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sam/teach-fpga/01-fft/build/fft_32/solution1 opened at Fri Feb 04 04:02:05 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010clg400-1 
Execute       create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 0.87 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.96 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.96 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=FFT xml_exists=0
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to FFT
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='FFT_flow_control_loop_pipe_sequential_init
FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R
FFT_flow_control_loop_pipe_sequential_init
FFT_mul_mul_16s_10s_24_4_1
FFT_mac_mulsub_16s_9s_24s_24_4_1
FFT_mac_muladd_16s_9s_24s_24_4_1
FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R
FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R
FFT_flow_control_loop_pipe_sequential_init
FFT_flow_control_loop_pipe_sequential_init
FFT_flow_control_loop_pipe_sequential_init
FFT_xin_M_real_V_RAM_AUTO_1R1W
FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W
FFT_xout_M_real_V_RAM_AUTO_1R1W
FFT_regslice_both
FFT_regslice_both
FFT_Pipeline_VITIS_LOOP_58_1
FFT_Pipeline_bitreversal_label1
FFT0_1_Pipeline_FFT_label1
FFT0_1
FFT_Pipeline_FFT_label1
FFT_Pipeline_VITIS_LOOP_68_2
FFT
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_bitreversal_label1.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1_Pipeline_FFT_label1.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT0_1.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_FFT_label1.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT_Pipeline_VITIS_LOOP_68_2.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute     sc_get_clocks FFT 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to FFT
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=FFT
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.rtl_wrap.cfg.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.constraint.tcl 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/FFT.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files /home/sam/teach-fpga/01-fft/build/fft_32/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sam/teach-fpga/01-fft/build/fft_32/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/sam/teach-fpga/01-fft/build/fft_32/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/sam/teach-fpga/01-fft/build/fft_32/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s fft_32/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file fft_32/solution1/impl/export.zip
Command   export_design done; 13.72 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.12 seconds. CPU system time: 0.67 seconds. Elapsed time: 13.72 seconds; current allocated memory: -930.094 MB.
Command ap_source done; 14.79 sec.
Execute cleanup_all 
