{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678863067158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678863067158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 13:51:06 2023 " "Processing started: Wed Mar 15 13:51:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678863067158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678863067158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bai1 -c Bai1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bai1 -c Bai1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678863067158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678863067938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bai1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bai1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bai1 " "Found entity 1: Bai1" {  } { { "Bai1.bdf" "" { Schematic "C:/altera/13.0sp1/Bai1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678863068023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678863068023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NAP " "Found entity 1: NAP" {  } { { "NAP.bdf" "" { Schematic "C:/altera/13.0sp1/NAP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678863068023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678863068023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bai1 " "Elaborating entity \"Bai1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678863068085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAP NAP:inst " "Elaborating entity \"NAP\" for hierarchy \"NAP:inst\"" {  } { { "Bai1.bdf" "inst" { Schematic "C:/altera/13.0sp1/Bai1.bdf" { { -64 528 624 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678863068107 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK2 JK2~_emulated JK2~1 " "Register \"JK2\" is converted into an equivalent circuit using register \"JK2~_emulated\" and latch \"JK2~1\"" {  } { { "Bai1.bdf" "" { Schematic "C:/altera/13.0sp1/Bai1.bdf" { { 144 408 472 224 "JK2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1678863068587 "|Bai1|JK2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK1 JK1~_emulated JK1~1 " "Register \"JK1\" is converted into an equivalent circuit using register \"JK1~_emulated\" and latch \"JK1~1\"" {  } { { "Bai1.bdf" "" { Schematic "C:/altera/13.0sp1/Bai1.bdf" { { 248 408 472 328 "JK1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1678863068587 "|Bai1|JK1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK0 JK0~_emulated JK0~1 " "Register \"JK0\" is converted into an equivalent circuit using register \"JK0~_emulated\" and latch \"JK0~1\"" {  } { { "Bai1.bdf" "" { Schematic "C:/altera/13.0sp1/Bai1.bdf" { { 352 408 472 432 "JK0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1678863068587 "|Bai1|JK0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1678863068587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678863068825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678863068825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678863068889 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678863068889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678863068889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678863068889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678863068910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 13:51:08 2023 " "Processing ended: Wed Mar 15 13:51:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678863068910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678863068910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678863068910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678863068910 ""}
