// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "03/30/2018 21:21:55"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bounce (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	LEDG,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("bounce_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \tenmil|count[0]~28_combout ;
wire \tenmil|count[0]~feeder_combout ;
wire \~GND~combout ;
wire \tenmil|count[0]~29 ;
wire \tenmil|count[1]~30_combout ;
wire \tenmil|count[1]~feeder_combout ;
wire \tenmil|count[1]~31 ;
wire \tenmil|count[2]~32_combout ;
wire \tenmil|count[2]~feeder_combout ;
wire \tenmil|count[2]~33 ;
wire \tenmil|count[3]~34_combout ;
wire \tenmil|count[3]~feeder_combout ;
wire \tenmil|count[3]~35 ;
wire \tenmil|count[4]~36_combout ;
wire \tenmil|count[4]~feeder_combout ;
wire \tenmil|count[4]~37 ;
wire \tenmil|count[5]~38_combout ;
wire \tenmil|count[5]~feeder_combout ;
wire \tenmil|count[5]~39 ;
wire \tenmil|count[6]~40_combout ;
wire \tenmil|count[6]~feeder_combout ;
wire \tenmil|count[6]~41 ;
wire \tenmil|count[7]~42_combout ;
wire \tenmil|count[7]~feeder_combout ;
wire \tenmil|count[7]~43 ;
wire \tenmil|count[8]~44_combout ;
wire \tenmil|count[8]~feeder_combout ;
wire \tenmil|count[8]~45 ;
wire \tenmil|count[9]~46_combout ;
wire \tenmil|count[9]~feeder_combout ;
wire \tenmil|count[9]~47 ;
wire \tenmil|count[10]~48_combout ;
wire \tenmil|count[10]~feeder_combout ;
wire \tenmil|count[10]~49 ;
wire \tenmil|count[11]~50_combout ;
wire \tenmil|count[11]~feeder_combout ;
wire \tenmil|Equal0~2_combout ;
wire \tenmil|Equal0~1_combout ;
wire \tenmil|Equal0~0_combout ;
wire \tenmil|count[11]~51 ;
wire \tenmil|count[12]~52_combout ;
wire \tenmil|count[12]~feeder_combout ;
wire \tenmil|count[12]~53 ;
wire \tenmil|count[13]~54_combout ;
wire \tenmil|count[13]~feeder_combout ;
wire \tenmil|count[13]~55 ;
wire \tenmil|count[14]~56_combout ;
wire \tenmil|count[14]~feeder_combout ;
wire \tenmil|count[14]~57 ;
wire \tenmil|count[15]~58_combout ;
wire \tenmil|count[15]~feeder_combout ;
wire \tenmil|Equal0~3_combout ;
wire \tenmil|Equal0~4_combout ;
wire \tenmil|count[15]~59 ;
wire \tenmil|count[16]~60_combout ;
wire \tenmil|count[16]~feeder_combout ;
wire \tenmil|count[16]~61 ;
wire \tenmil|count[17]~62_combout ;
wire \tenmil|count[17]~feeder_combout ;
wire \tenmil|count[17]~63 ;
wire \tenmil|count[18]~64_combout ;
wire \tenmil|count[18]~65 ;
wire \tenmil|count[19]~66_combout ;
wire \tenmil|count[19]~67 ;
wire \tenmil|count[20]~68_combout ;
wire \tenmil|count[20]~69 ;
wire \tenmil|count[21]~70_combout ;
wire \tenmil|count[21]~71 ;
wire \tenmil|count[22]~72_combout ;
wire \tenmil|count[22]~73 ;
wire \tenmil|count[23]~74_combout ;
wire \tenmil|Equal0~6_combout ;
wire \tenmil|count[23]~75 ;
wire \tenmil|count[24]~76_combout ;
wire \tenmil|count[24]~77 ;
wire \tenmil|count[25]~78_combout ;
wire \tenmil|count[25]~79 ;
wire \tenmil|count[26]~80_combout ;
wire \tenmil|count[26]~81 ;
wire \tenmil|count[27]~82_combout ;
wire \tenmil|Equal0~7_combout ;
wire \tenmil|Equal0~5_combout ;
wire \tenmil|Equal0~combout ;
wire \tenmil|Equal0~clkctrl_outclk ;
wire \SW[0]~input_o ;
wire \d0|Add0~1 ;
wire \d0|Add0~2_combout ;
wire \d0|x_val[0]~8 ;
wire \d0|x_val[1]~9_combout ;
wire \c0|Selector1~0_combout ;
wire \c0|current_state.S_DRAW~q ;
wire \d0|Add2~0_combout ;
wire \d0|y_val[0]~7_combout ;
wire \d0|x_val[6]~17_combout ;
wire \d0|Add2~1 ;
wire \d0|Add2~2_combout ;
wire \d0|y_val[0]~8 ;
wire \d0|y_val[1]~9_combout ;
wire \d0|Add2~3 ;
wire \d0|Add2~4_combout ;
wire \d0|y_val[1]~10 ;
wire \d0|y_val[2]~11_combout ;
wire \d0|Add2~5 ;
wire \d0|Add2~7 ;
wire \d0|Add2~8_combout ;
wire \d0|Add2~6_combout ;
wire \d0|y_val[2]~12 ;
wire \d0|y_val[3]~14 ;
wire \d0|y_val[4]~15_combout ;
wire \d0|Add2~9 ;
wire \d0|Add2~10_combout ;
wire \d0|y_val[4]~16 ;
wire \d0|y_val[5]~17_combout ;
wire \d0|Add2~11 ;
wire \d0|Add2~12_combout ;
wire \d0|y_val[5]~18 ;
wire \d0|y_val[6]~19_combout ;
wire \d0|offset[0]~1_combout ;
wire \d0|always1~0_combout ;
wire \d0|offset[1]~0_combout ;
wire \d0|done~0_combout ;
wire \d0|offset[2]~3_combout ;
wire \d0|offset[3]~2_combout ;
wire \d0|y_out[0]~1 ;
wire \d0|y_out[1]~3 ;
wire \d0|y_out[2]~5 ;
wire \d0|y_out[3]~7 ;
wire \d0|y_out[4]~9 ;
wire \d0|y_out[5]~11 ;
wire \d0|y_out[6]~12_combout ;
wire \d0|y_out[1]~2_combout ;
wire \d0|y_out[0]~0_combout ;
wire \d0|y_out[5]~10_combout ;
wire \d0|y_out[4]~8_combout ;
wire \VGA|writeEn~0_combout ;
wire \d0|y_out[2]~4_combout ;
wire \Equal1~0_combout ;
wire \dir~5_combout ;
wire \dir~6_combout ;
wire \dir[1]~7_combout ;
wire \dir[1]~11_combout ;
wire \dir[1]~_Duplicate_1_q ;
wire \d0|y_val[3]~13_combout ;
wire \d0|y_out[3]~6_combout ;
wire \Equal2~0_combout ;
wire \dir~8_combout ;
wire \dir~9_combout ;
wire \dir[2]~_Duplicate_1_q ;
wire \c0|next_state~0_combout ;
wire \c0|next_state~1_combout ;
wire \c0|Selector2~0_combout ;
wire \c0|current_state.S_WAIT~_Duplicate_1_q ;
wire \d0|done~1_combout ;
wire \d0|done~2_combout ;
wire \d0|done~q ;
wire \c0|Selector0~0_combout ;
wire \c0|current_state.S_CLEAR~q ;
wire \c0|next_state.S_UPDATE~0_combout ;
wire \c0|current_state.S_UPDATE~q ;
wire \d0|up~0_combout ;
wire \d0|up~q ;
wire \d0|Add0~3 ;
wire \d0|Add0~4_combout ;
wire \d0|x_val[1]~10 ;
wire \d0|x_val[2]~11_combout ;
wire \d0|Add0~5 ;
wire \d0|Add0~6_combout ;
wire \d0|x_val[2]~12 ;
wire \d0|x_val[3]~13_combout ;
wire \d0|Add0~7 ;
wire \d0|Add0~8_combout ;
wire \d0|x_val[3]~14 ;
wire \d0|x_val[4]~15_combout ;
wire \d0|Add0~9 ;
wire \d0|Add0~10_combout ;
wire \d0|x_val[4]~16 ;
wire \d0|x_val[5]~18_combout ;
wire \d0|x_out[0]~1 ;
wire \d0|x_out[1]~3 ;
wire \d0|x_out[2]~5 ;
wire \d0|x_out[3]~7 ;
wire \d0|x_out[4]~9 ;
wire \d0|x_out[5]~10_combout ;
wire \d0|x_out[2]~4_combout ;
wire \d0|x_out[3]~6_combout ;
wire \LessThan0~0_combout ;
wire \d0|x_out[4]~8_combout ;
wire \LessThan0~1_combout ;
wire \dir[3]~10_combout ;
wire \dir[3]~_Duplicate_1feeder_combout ;
wire \dir[3]~_Duplicate_1_q ;
wire \d0|Add0~11 ;
wire \d0|Add0~12_combout ;
wire \d0|x_val[5]~19 ;
wire \d0|x_val[6]~20_combout ;
wire \d0|x_out[5]~11 ;
wire \d0|x_out[6]~12_combout ;
wire \d0|x_out[1]~2_combout ;
wire \dir[3]~2_combout ;
wire \dir[3]~3_combout ;
wire \dir~4_combout ;
wire \dir[0]~_Duplicate_1feeder_combout ;
wire \dir[0]~_Duplicate_1_q ;
wire \d0|Add0~0_combout ;
wire \d0|x_val[0]~7_combout ;
wire \d0|x_out[0]~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal1~1_combout ;
wire \c0|led~1_combout ;
wire \c0|current_state.S_WAIT~q ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \d0|writeEn~feeder_combout ;
wire \d0|writeEn~q ;
wire \VGA|writeEn~1_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \SW[8]~input_o ;
wire \d0|c_out~2_combout ;
wire \d0|c_out[1]~1_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \SW[9]~input_o ;
wire \d0|c_out~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \SW[7]~input_o ;
wire \d0|c_out~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [3:0] dir;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] \d0|c_out ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [6:0] \d0|x_val ;
wire [6:0] \d0|y_val ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [27:0] \tenmil|count ;
wire [3:0] \d0|offset ;
wire [9:0] \VGA|controller|yCounter ;
wire [4:0] \c0|led ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(dir[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(dir[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(dir[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(dir[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\c0|led [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(!\c0|led~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\c0|current_state.S_WAIT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N4
cycloneive_lcell_comb \tenmil|count[0]~28 (
// Equation(s):
// \tenmil|count[0]~28_combout  = \tenmil|count [0] $ (VCC)
// \tenmil|count[0]~29  = CARRY(\tenmil|count [0])

	.dataa(gnd),
	.datab(\tenmil|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tenmil|count[0]~28_combout ),
	.cout(\tenmil|count[0]~29 ));
// synopsys translate_off
defparam \tenmil|count[0]~28 .lut_mask = 16'h33CC;
defparam \tenmil|count[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N18
cycloneive_lcell_comb \tenmil|count[0]~feeder (
// Equation(s):
// \tenmil|count[0]~feeder_combout  = \tenmil|count[0]~28_combout 

	.dataa(gnd),
	.datab(\tenmil|count[0]~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tenmil|count[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[0]~feeder .lut_mask = 16'hCCCC;
defparam \tenmil|count[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y42_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N19
dffeas \tenmil|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\tenmil|count[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[0] .is_wysiwyg = "true";
defparam \tenmil|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N6
cycloneive_lcell_comb \tenmil|count[1]~30 (
// Equation(s):
// \tenmil|count[1]~30_combout  = (\tenmil|count [1] & (\tenmil|count[0]~29  & VCC)) # (!\tenmil|count [1] & (!\tenmil|count[0]~29 ))
// \tenmil|count[1]~31  = CARRY((!\tenmil|count [1] & !\tenmil|count[0]~29 ))

	.dataa(gnd),
	.datab(\tenmil|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[0]~29 ),
	.combout(\tenmil|count[1]~30_combout ),
	.cout(\tenmil|count[1]~31 ));
// synopsys translate_off
defparam \tenmil|count[1]~30 .lut_mask = 16'hC303;
defparam \tenmil|count[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N26
cycloneive_lcell_comb \tenmil|count[1]~feeder (
// Equation(s):
// \tenmil|count[1]~feeder_combout  = \tenmil|count[1]~30_combout 

	.dataa(\tenmil|count[1]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tenmil|count[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[1]~feeder .lut_mask = 16'hAAAA;
defparam \tenmil|count[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N27
dffeas \tenmil|count[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[1] .is_wysiwyg = "true";
defparam \tenmil|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N8
cycloneive_lcell_comb \tenmil|count[2]~32 (
// Equation(s):
// \tenmil|count[2]~32_combout  = (\tenmil|count [2] & ((GND) # (!\tenmil|count[1]~31 ))) # (!\tenmil|count [2] & (\tenmil|count[1]~31  $ (GND)))
// \tenmil|count[2]~33  = CARRY((\tenmil|count [2]) # (!\tenmil|count[1]~31 ))

	.dataa(\tenmil|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[1]~31 ),
	.combout(\tenmil|count[2]~32_combout ),
	.cout(\tenmil|count[2]~33 ));
// synopsys translate_off
defparam \tenmil|count[2]~32 .lut_mask = 16'h5AAF;
defparam \tenmil|count[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y42_N16
cycloneive_lcell_comb \tenmil|count[2]~feeder (
// Equation(s):
// \tenmil|count[2]~feeder_combout  = \tenmil|count[2]~32_combout 

	.dataa(gnd),
	.datab(\tenmil|count[2]~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tenmil|count[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[2]~feeder .lut_mask = 16'hCCCC;
defparam \tenmil|count[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y42_N17
dffeas \tenmil|count[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[2]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[2] .is_wysiwyg = "true";
defparam \tenmil|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N10
cycloneive_lcell_comb \tenmil|count[3]~34 (
// Equation(s):
// \tenmil|count[3]~34_combout  = (\tenmil|count [3] & (\tenmil|count[2]~33  & VCC)) # (!\tenmil|count [3] & (!\tenmil|count[2]~33 ))
// \tenmil|count[3]~35  = CARRY((!\tenmil|count [3] & !\tenmil|count[2]~33 ))

	.dataa(gnd),
	.datab(\tenmil|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[2]~33 ),
	.combout(\tenmil|count[3]~34_combout ),
	.cout(\tenmil|count[3]~35 ));
// synopsys translate_off
defparam \tenmil|count[3]~34 .lut_mask = 16'hC303;
defparam \tenmil|count[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N0
cycloneive_lcell_comb \tenmil|count[3]~feeder (
// Equation(s):
// \tenmil|count[3]~feeder_combout  = \tenmil|count[3]~34_combout 

	.dataa(gnd),
	.datab(\tenmil|count[3]~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tenmil|count[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[3]~feeder .lut_mask = 16'hCCCC;
defparam \tenmil|count[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N1
dffeas \tenmil|count[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[3] .is_wysiwyg = "true";
defparam \tenmil|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N12
cycloneive_lcell_comb \tenmil|count[4]~36 (
// Equation(s):
// \tenmil|count[4]~36_combout  = (\tenmil|count [4] & ((GND) # (!\tenmil|count[3]~35 ))) # (!\tenmil|count [4] & (\tenmil|count[3]~35  $ (GND)))
// \tenmil|count[4]~37  = CARRY((\tenmil|count [4]) # (!\tenmil|count[3]~35 ))

	.dataa(\tenmil|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[3]~35 ),
	.combout(\tenmil|count[4]~36_combout ),
	.cout(\tenmil|count[4]~37 ));
// synopsys translate_off
defparam \tenmil|count[4]~36 .lut_mask = 16'h5AAF;
defparam \tenmil|count[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y42_N26
cycloneive_lcell_comb \tenmil|count[4]~feeder (
// Equation(s):
// \tenmil|count[4]~feeder_combout  = \tenmil|count[4]~36_combout 

	.dataa(gnd),
	.datab(\tenmil|count[4]~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tenmil|count[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[4]~feeder .lut_mask = 16'hCCCC;
defparam \tenmil|count[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y42_N27
dffeas \tenmil|count[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[4] .is_wysiwyg = "true";
defparam \tenmil|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N14
cycloneive_lcell_comb \tenmil|count[5]~38 (
// Equation(s):
// \tenmil|count[5]~38_combout  = (\tenmil|count [5] & (\tenmil|count[4]~37  & VCC)) # (!\tenmil|count [5] & (!\tenmil|count[4]~37 ))
// \tenmil|count[5]~39  = CARRY((!\tenmil|count [5] & !\tenmil|count[4]~37 ))

	.dataa(\tenmil|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[4]~37 ),
	.combout(\tenmil|count[5]~38_combout ),
	.cout(\tenmil|count[5]~39 ));
// synopsys translate_off
defparam \tenmil|count[5]~38 .lut_mask = 16'hA505;
defparam \tenmil|count[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y42_N28
cycloneive_lcell_comb \tenmil|count[5]~feeder (
// Equation(s):
// \tenmil|count[5]~feeder_combout  = \tenmil|count[5]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[5]~38_combout ),
	.cin(gnd),
	.combout(\tenmil|count[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[5]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y42_N29
dffeas \tenmil|count[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[5] .is_wysiwyg = "true";
defparam \tenmil|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N16
cycloneive_lcell_comb \tenmil|count[6]~40 (
// Equation(s):
// \tenmil|count[6]~40_combout  = (\tenmil|count [6] & ((GND) # (!\tenmil|count[5]~39 ))) # (!\tenmil|count [6] & (\tenmil|count[5]~39  $ (GND)))
// \tenmil|count[6]~41  = CARRY((\tenmil|count [6]) # (!\tenmil|count[5]~39 ))

	.dataa(\tenmil|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[5]~39 ),
	.combout(\tenmil|count[6]~40_combout ),
	.cout(\tenmil|count[6]~41 ));
// synopsys translate_off
defparam \tenmil|count[6]~40 .lut_mask = 16'h5AAF;
defparam \tenmil|count[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y42_N24
cycloneive_lcell_comb \tenmil|count[6]~feeder (
// Equation(s):
// \tenmil|count[6]~feeder_combout  = \tenmil|count[6]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[6]~40_combout ),
	.cin(gnd),
	.combout(\tenmil|count[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[6]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y42_N25
dffeas \tenmil|count[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[6] .is_wysiwyg = "true";
defparam \tenmil|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N18
cycloneive_lcell_comb \tenmil|count[7]~42 (
// Equation(s):
// \tenmil|count[7]~42_combout  = (\tenmil|count [7] & (\tenmil|count[6]~41  & VCC)) # (!\tenmil|count [7] & (!\tenmil|count[6]~41 ))
// \tenmil|count[7]~43  = CARRY((!\tenmil|count [7] & !\tenmil|count[6]~41 ))

	.dataa(\tenmil|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[6]~41 ),
	.combout(\tenmil|count[7]~42_combout ),
	.cout(\tenmil|count[7]~43 ));
// synopsys translate_off
defparam \tenmil|count[7]~42 .lut_mask = 16'hA505;
defparam \tenmil|count[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y42_N22
cycloneive_lcell_comb \tenmil|count[7]~feeder (
// Equation(s):
// \tenmil|count[7]~feeder_combout  = \tenmil|count[7]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[7]~42_combout ),
	.cin(gnd),
	.combout(\tenmil|count[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[7]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y42_N23
dffeas \tenmil|count[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[7] .is_wysiwyg = "true";
defparam \tenmil|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N20
cycloneive_lcell_comb \tenmil|count[8]~44 (
// Equation(s):
// \tenmil|count[8]~44_combout  = (\tenmil|count [8] & ((GND) # (!\tenmil|count[7]~43 ))) # (!\tenmil|count [8] & (\tenmil|count[7]~43  $ (GND)))
// \tenmil|count[8]~45  = CARRY((\tenmil|count [8]) # (!\tenmil|count[7]~43 ))

	.dataa(\tenmil|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[7]~43 ),
	.combout(\tenmil|count[8]~44_combout ),
	.cout(\tenmil|count[8]~45 ));
// synopsys translate_off
defparam \tenmil|count[8]~44 .lut_mask = 16'h5AAF;
defparam \tenmil|count[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N14
cycloneive_lcell_comb \tenmil|count[8]~feeder (
// Equation(s):
// \tenmil|count[8]~feeder_combout  = \tenmil|count[8]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[8]~44_combout ),
	.cin(gnd),
	.combout(\tenmil|count[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[8]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N15
dffeas \tenmil|count[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[8] .is_wysiwyg = "true";
defparam \tenmil|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N22
cycloneive_lcell_comb \tenmil|count[9]~46 (
// Equation(s):
// \tenmil|count[9]~46_combout  = (\tenmil|count [9] & (\tenmil|count[8]~45  & VCC)) # (!\tenmil|count [9] & (!\tenmil|count[8]~45 ))
// \tenmil|count[9]~47  = CARRY((!\tenmil|count [9] & !\tenmil|count[8]~45 ))

	.dataa(gnd),
	.datab(\tenmil|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[8]~45 ),
	.combout(\tenmil|count[9]~46_combout ),
	.cout(\tenmil|count[9]~47 ));
// synopsys translate_off
defparam \tenmil|count[9]~46 .lut_mask = 16'hC303;
defparam \tenmil|count[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N28
cycloneive_lcell_comb \tenmil|count[9]~feeder (
// Equation(s):
// \tenmil|count[9]~feeder_combout  = \tenmil|count[9]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[9]~46_combout ),
	.cin(gnd),
	.combout(\tenmil|count[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[9]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N29
dffeas \tenmil|count[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[9]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[9] .is_wysiwyg = "true";
defparam \tenmil|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N24
cycloneive_lcell_comb \tenmil|count[10]~48 (
// Equation(s):
// \tenmil|count[10]~48_combout  = (\tenmil|count [10] & ((GND) # (!\tenmil|count[9]~47 ))) # (!\tenmil|count [10] & (\tenmil|count[9]~47  $ (GND)))
// \tenmil|count[10]~49  = CARRY((\tenmil|count [10]) # (!\tenmil|count[9]~47 ))

	.dataa(\tenmil|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[9]~47 ),
	.combout(\tenmil|count[10]~48_combout ),
	.cout(\tenmil|count[10]~49 ));
// synopsys translate_off
defparam \tenmil|count[10]~48 .lut_mask = 16'h5AAF;
defparam \tenmil|count[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N2
cycloneive_lcell_comb \tenmil|count[10]~feeder (
// Equation(s):
// \tenmil|count[10]~feeder_combout  = \tenmil|count[10]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[10]~48_combout ),
	.cin(gnd),
	.combout(\tenmil|count[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[10]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N3
dffeas \tenmil|count[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[10] .is_wysiwyg = "true";
defparam \tenmil|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N26
cycloneive_lcell_comb \tenmil|count[11]~50 (
// Equation(s):
// \tenmil|count[11]~50_combout  = (\tenmil|count [11] & (\tenmil|count[10]~49  & VCC)) # (!\tenmil|count [11] & (!\tenmil|count[10]~49 ))
// \tenmil|count[11]~51  = CARRY((!\tenmil|count [11] & !\tenmil|count[10]~49 ))

	.dataa(gnd),
	.datab(\tenmil|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[10]~49 ),
	.combout(\tenmil|count[11]~50_combout ),
	.cout(\tenmil|count[11]~51 ));
// synopsys translate_off
defparam \tenmil|count[11]~50 .lut_mask = 16'hC303;
defparam \tenmil|count[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N4
cycloneive_lcell_comb \tenmil|count[11]~feeder (
// Equation(s):
// \tenmil|count[11]~feeder_combout  = \tenmil|count[11]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[11]~50_combout ),
	.cin(gnd),
	.combout(\tenmil|count[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[11]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N5
dffeas \tenmil|count[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[11] .is_wysiwyg = "true";
defparam \tenmil|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N10
cycloneive_lcell_comb \tenmil|Equal0~2 (
// Equation(s):
// \tenmil|Equal0~2_combout  = (!\tenmil|count [8] & (!\tenmil|count [10] & (!\tenmil|count [11] & !\tenmil|count [9])))

	.dataa(\tenmil|count [8]),
	.datab(\tenmil|count [10]),
	.datac(\tenmil|count [11]),
	.datad(\tenmil|count [9]),
	.cin(gnd),
	.combout(\tenmil|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~2 .lut_mask = 16'h0001;
defparam \tenmil|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y42_N6
cycloneive_lcell_comb \tenmil|Equal0~1 (
// Equation(s):
// \tenmil|Equal0~1_combout  = (!\tenmil|count [4] & (!\tenmil|count [6] & (!\tenmil|count [7] & !\tenmil|count [5])))

	.dataa(\tenmil|count [4]),
	.datab(\tenmil|count [6]),
	.datac(\tenmil|count [7]),
	.datad(\tenmil|count [5]),
	.cin(gnd),
	.combout(\tenmil|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~1 .lut_mask = 16'h0001;
defparam \tenmil|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N22
cycloneive_lcell_comb \tenmil|Equal0~0 (
// Equation(s):
// \tenmil|Equal0~0_combout  = (!\tenmil|count [2] & (!\tenmil|count [0] & (!\tenmil|count [1] & !\tenmil|count [3])))

	.dataa(\tenmil|count [2]),
	.datab(\tenmil|count [0]),
	.datac(\tenmil|count [1]),
	.datad(\tenmil|count [3]),
	.cin(gnd),
	.combout(\tenmil|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~0 .lut_mask = 16'h0001;
defparam \tenmil|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N28
cycloneive_lcell_comb \tenmil|count[12]~52 (
// Equation(s):
// \tenmil|count[12]~52_combout  = (\tenmil|count [12] & ((GND) # (!\tenmil|count[11]~51 ))) # (!\tenmil|count [12] & (\tenmil|count[11]~51  $ (GND)))
// \tenmil|count[12]~53  = CARRY((\tenmil|count [12]) # (!\tenmil|count[11]~51 ))

	.dataa(gnd),
	.datab(\tenmil|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[11]~51 ),
	.combout(\tenmil|count[12]~52_combout ),
	.cout(\tenmil|count[12]~53 ));
// synopsys translate_off
defparam \tenmil|count[12]~52 .lut_mask = 16'h3CCF;
defparam \tenmil|count[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N24
cycloneive_lcell_comb \tenmil|count[12]~feeder (
// Equation(s):
// \tenmil|count[12]~feeder_combout  = \tenmil|count[12]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[12]~52_combout ),
	.cin(gnd),
	.combout(\tenmil|count[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[12]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N25
dffeas \tenmil|count[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[12]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[12] .is_wysiwyg = "true";
defparam \tenmil|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y42_N30
cycloneive_lcell_comb \tenmil|count[13]~54 (
// Equation(s):
// \tenmil|count[13]~54_combout  = (\tenmil|count [13] & (\tenmil|count[12]~53  & VCC)) # (!\tenmil|count [13] & (!\tenmil|count[12]~53 ))
// \tenmil|count[13]~55  = CARRY((!\tenmil|count [13] & !\tenmil|count[12]~53 ))

	.dataa(gnd),
	.datab(\tenmil|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[12]~53 ),
	.combout(\tenmil|count[13]~54_combout ),
	.cout(\tenmil|count[13]~55 ));
// synopsys translate_off
defparam \tenmil|count[13]~54 .lut_mask = 16'hC303;
defparam \tenmil|count[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N12
cycloneive_lcell_comb \tenmil|count[13]~feeder (
// Equation(s):
// \tenmil|count[13]~feeder_combout  = \tenmil|count[13]~54_combout 

	.dataa(\tenmil|count[13]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tenmil|count[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[13]~feeder .lut_mask = 16'hAAAA;
defparam \tenmil|count[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N13
dffeas \tenmil|count[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[13] .is_wysiwyg = "true";
defparam \tenmil|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N0
cycloneive_lcell_comb \tenmil|count[14]~56 (
// Equation(s):
// \tenmil|count[14]~56_combout  = (\tenmil|count [14] & ((GND) # (!\tenmil|count[13]~55 ))) # (!\tenmil|count [14] & (\tenmil|count[13]~55  $ (GND)))
// \tenmil|count[14]~57  = CARRY((\tenmil|count [14]) # (!\tenmil|count[13]~55 ))

	.dataa(gnd),
	.datab(\tenmil|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[13]~55 ),
	.combout(\tenmil|count[14]~56_combout ),
	.cout(\tenmil|count[14]~57 ));
// synopsys translate_off
defparam \tenmil|count[14]~56 .lut_mask = 16'h3CCF;
defparam \tenmil|count[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N20
cycloneive_lcell_comb \tenmil|count[14]~feeder (
// Equation(s):
// \tenmil|count[14]~feeder_combout  = \tenmil|count[14]~56_combout 

	.dataa(gnd),
	.datab(\tenmil|count[14]~56_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tenmil|count[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[14]~feeder .lut_mask = 16'hCCCC;
defparam \tenmil|count[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N21
dffeas \tenmil|count[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[14]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[14] .is_wysiwyg = "true";
defparam \tenmil|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N2
cycloneive_lcell_comb \tenmil|count[15]~58 (
// Equation(s):
// \tenmil|count[15]~58_combout  = (\tenmil|count [15] & (\tenmil|count[14]~57  & VCC)) # (!\tenmil|count [15] & (!\tenmil|count[14]~57 ))
// \tenmil|count[15]~59  = CARRY((!\tenmil|count [15] & !\tenmil|count[14]~57 ))

	.dataa(gnd),
	.datab(\tenmil|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[14]~57 ),
	.combout(\tenmil|count[15]~58_combout ),
	.cout(\tenmil|count[15]~59 ));
// synopsys translate_off
defparam \tenmil|count[15]~58 .lut_mask = 16'hC303;
defparam \tenmil|count[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N8
cycloneive_lcell_comb \tenmil|count[15]~feeder (
// Equation(s):
// \tenmil|count[15]~feeder_combout  = \tenmil|count[15]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[15]~58_combout ),
	.cin(gnd),
	.combout(\tenmil|count[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[15]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y42_N9
dffeas \tenmil|count[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[15] .is_wysiwyg = "true";
defparam \tenmil|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N16
cycloneive_lcell_comb \tenmil|Equal0~3 (
// Equation(s):
// \tenmil|Equal0~3_combout  = (!\tenmil|count [13] & (!\tenmil|count [14] & (!\tenmil|count [15] & !\tenmil|count [12])))

	.dataa(\tenmil|count [13]),
	.datab(\tenmil|count [14]),
	.datac(\tenmil|count [15]),
	.datad(\tenmil|count [12]),
	.cin(gnd),
	.combout(\tenmil|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~3 .lut_mask = 16'h0001;
defparam \tenmil|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N30
cycloneive_lcell_comb \tenmil|Equal0~4 (
// Equation(s):
// \tenmil|Equal0~4_combout  = (\tenmil|Equal0~2_combout  & (\tenmil|Equal0~1_combout  & (\tenmil|Equal0~0_combout  & \tenmil|Equal0~3_combout )))

	.dataa(\tenmil|Equal0~2_combout ),
	.datab(\tenmil|Equal0~1_combout ),
	.datac(\tenmil|Equal0~0_combout ),
	.datad(\tenmil|Equal0~3_combout ),
	.cin(gnd),
	.combout(\tenmil|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~4 .lut_mask = 16'h8000;
defparam \tenmil|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N4
cycloneive_lcell_comb \tenmil|count[16]~60 (
// Equation(s):
// \tenmil|count[16]~60_combout  = (\tenmil|count [16] & ((GND) # (!\tenmil|count[15]~59 ))) # (!\tenmil|count [16] & (\tenmil|count[15]~59  $ (GND)))
// \tenmil|count[16]~61  = CARRY((\tenmil|count [16]) # (!\tenmil|count[15]~59 ))

	.dataa(gnd),
	.datab(\tenmil|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[15]~59 ),
	.combout(\tenmil|count[16]~60_combout ),
	.cout(\tenmil|count[16]~61 ));
// synopsys translate_off
defparam \tenmil|count[16]~60 .lut_mask = 16'h3CCF;
defparam \tenmil|count[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y41_N30
cycloneive_lcell_comb \tenmil|count[16]~feeder (
// Equation(s):
// \tenmil|count[16]~feeder_combout  = \tenmil|count[16]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[16]~60_combout ),
	.cin(gnd),
	.combout(\tenmil|count[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[16]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y41_N31
dffeas \tenmil|count[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[16] .is_wysiwyg = "true";
defparam \tenmil|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N6
cycloneive_lcell_comb \tenmil|count[17]~62 (
// Equation(s):
// \tenmil|count[17]~62_combout  = (\tenmil|count [17] & (\tenmil|count[16]~61  & VCC)) # (!\tenmil|count [17] & (!\tenmil|count[16]~61 ))
// \tenmil|count[17]~63  = CARRY((!\tenmil|count [17] & !\tenmil|count[16]~61 ))

	.dataa(gnd),
	.datab(\tenmil|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[16]~61 ),
	.combout(\tenmil|count[17]~62_combout ),
	.cout(\tenmil|count[17]~63 ));
// synopsys translate_off
defparam \tenmil|count[17]~62 .lut_mask = 16'hC303;
defparam \tenmil|count[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y41_N24
cycloneive_lcell_comb \tenmil|count[17]~feeder (
// Equation(s):
// \tenmil|count[17]~feeder_combout  = \tenmil|count[17]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tenmil|count[17]~62_combout ),
	.cin(gnd),
	.combout(\tenmil|count[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[17]~feeder .lut_mask = 16'hFF00;
defparam \tenmil|count[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y41_N25
dffeas \tenmil|count[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[17] .is_wysiwyg = "true";
defparam \tenmil|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N8
cycloneive_lcell_comb \tenmil|count[18]~64 (
// Equation(s):
// \tenmil|count[18]~64_combout  = (\tenmil|count [18] & ((GND) # (!\tenmil|count[17]~63 ))) # (!\tenmil|count [18] & (\tenmil|count[17]~63  $ (GND)))
// \tenmil|count[18]~65  = CARRY((\tenmil|count [18]) # (!\tenmil|count[17]~63 ))

	.dataa(gnd),
	.datab(\tenmil|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[17]~63 ),
	.combout(\tenmil|count[18]~64_combout ),
	.cout(\tenmil|count[18]~65 ));
// synopsys translate_off
defparam \tenmil|count[18]~64 .lut_mask = 16'h3CCF;
defparam \tenmil|count[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N9
dffeas \tenmil|count[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[18] .is_wysiwyg = "true";
defparam \tenmil|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N10
cycloneive_lcell_comb \tenmil|count[19]~66 (
// Equation(s):
// \tenmil|count[19]~66_combout  = (\tenmil|count [19] & (\tenmil|count[18]~65  & VCC)) # (!\tenmil|count [19] & (!\tenmil|count[18]~65 ))
// \tenmil|count[19]~67  = CARRY((!\tenmil|count [19] & !\tenmil|count[18]~65 ))

	.dataa(\tenmil|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[18]~65 ),
	.combout(\tenmil|count[19]~66_combout ),
	.cout(\tenmil|count[19]~67 ));
// synopsys translate_off
defparam \tenmil|count[19]~66 .lut_mask = 16'hA505;
defparam \tenmil|count[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N11
dffeas \tenmil|count[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[19]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[19] .is_wysiwyg = "true";
defparam \tenmil|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N12
cycloneive_lcell_comb \tenmil|count[20]~68 (
// Equation(s):
// \tenmil|count[20]~68_combout  = (\tenmil|count [20] & ((GND) # (!\tenmil|count[19]~67 ))) # (!\tenmil|count [20] & (\tenmil|count[19]~67  $ (GND)))
// \tenmil|count[20]~69  = CARRY((\tenmil|count [20]) # (!\tenmil|count[19]~67 ))

	.dataa(gnd),
	.datab(\tenmil|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[19]~67 ),
	.combout(\tenmil|count[20]~68_combout ),
	.cout(\tenmil|count[20]~69 ));
// synopsys translate_off
defparam \tenmil|count[20]~68 .lut_mask = 16'h3CCF;
defparam \tenmil|count[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N13
dffeas \tenmil|count[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[20]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[20] .is_wysiwyg = "true";
defparam \tenmil|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N14
cycloneive_lcell_comb \tenmil|count[21]~70 (
// Equation(s):
// \tenmil|count[21]~70_combout  = (\tenmil|count [21] & (\tenmil|count[20]~69  & VCC)) # (!\tenmil|count [21] & (!\tenmil|count[20]~69 ))
// \tenmil|count[21]~71  = CARRY((!\tenmil|count [21] & !\tenmil|count[20]~69 ))

	.dataa(gnd),
	.datab(\tenmil|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[20]~69 ),
	.combout(\tenmil|count[21]~70_combout ),
	.cout(\tenmil|count[21]~71 ));
// synopsys translate_off
defparam \tenmil|count[21]~70 .lut_mask = 16'hC303;
defparam \tenmil|count[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N15
dffeas \tenmil|count[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[21]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[21] .is_wysiwyg = "true";
defparam \tenmil|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N16
cycloneive_lcell_comb \tenmil|count[22]~72 (
// Equation(s):
// \tenmil|count[22]~72_combout  = (\tenmil|count [22] & ((GND) # (!\tenmil|count[21]~71 ))) # (!\tenmil|count [22] & (\tenmil|count[21]~71  $ (GND)))
// \tenmil|count[22]~73  = CARRY((\tenmil|count [22]) # (!\tenmil|count[21]~71 ))

	.dataa(gnd),
	.datab(\tenmil|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[21]~71 ),
	.combout(\tenmil|count[22]~72_combout ),
	.cout(\tenmil|count[22]~73 ));
// synopsys translate_off
defparam \tenmil|count[22]~72 .lut_mask = 16'h3CCF;
defparam \tenmil|count[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N17
dffeas \tenmil|count[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[22]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[22] .is_wysiwyg = "true";
defparam \tenmil|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N18
cycloneive_lcell_comb \tenmil|count[23]~74 (
// Equation(s):
// \tenmil|count[23]~74_combout  = (\tenmil|count [23] & (\tenmil|count[22]~73  & VCC)) # (!\tenmil|count [23] & (!\tenmil|count[22]~73 ))
// \tenmil|count[23]~75  = CARRY((!\tenmil|count [23] & !\tenmil|count[22]~73 ))

	.dataa(gnd),
	.datab(\tenmil|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[22]~73 ),
	.combout(\tenmil|count[23]~74_combout ),
	.cout(\tenmil|count[23]~75 ));
// synopsys translate_off
defparam \tenmil|count[23]~74 .lut_mask = 16'hC303;
defparam \tenmil|count[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N19
dffeas \tenmil|count[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[23]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[23] .is_wysiwyg = "true";
defparam \tenmil|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N30
cycloneive_lcell_comb \tenmil|Equal0~6 (
// Equation(s):
// \tenmil|Equal0~6_combout  = (!\tenmil|count [20] & (!\tenmil|count [22] & (!\tenmil|count [21] & !\tenmil|count [23])))

	.dataa(\tenmil|count [20]),
	.datab(\tenmil|count [22]),
	.datac(\tenmil|count [21]),
	.datad(\tenmil|count [23]),
	.cin(gnd),
	.combout(\tenmil|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~6 .lut_mask = 16'h0001;
defparam \tenmil|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N20
cycloneive_lcell_comb \tenmil|count[24]~76 (
// Equation(s):
// \tenmil|count[24]~76_combout  = (\tenmil|count [24] & ((GND) # (!\tenmil|count[23]~75 ))) # (!\tenmil|count [24] & (\tenmil|count[23]~75  $ (GND)))
// \tenmil|count[24]~77  = CARRY((\tenmil|count [24]) # (!\tenmil|count[23]~75 ))

	.dataa(gnd),
	.datab(\tenmil|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[23]~75 ),
	.combout(\tenmil|count[24]~76_combout ),
	.cout(\tenmil|count[24]~77 ));
// synopsys translate_off
defparam \tenmil|count[24]~76 .lut_mask = 16'h3CCF;
defparam \tenmil|count[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N21
dffeas \tenmil|count[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[24]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[24] .is_wysiwyg = "true";
defparam \tenmil|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N22
cycloneive_lcell_comb \tenmil|count[25]~78 (
// Equation(s):
// \tenmil|count[25]~78_combout  = (\tenmil|count [25] & (\tenmil|count[24]~77  & VCC)) # (!\tenmil|count [25] & (!\tenmil|count[24]~77 ))
// \tenmil|count[25]~79  = CARRY((!\tenmil|count [25] & !\tenmil|count[24]~77 ))

	.dataa(\tenmil|count [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[24]~77 ),
	.combout(\tenmil|count[25]~78_combout ),
	.cout(\tenmil|count[25]~79 ));
// synopsys translate_off
defparam \tenmil|count[25]~78 .lut_mask = 16'hA505;
defparam \tenmil|count[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N23
dffeas \tenmil|count[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[25]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[25] .is_wysiwyg = "true";
defparam \tenmil|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N24
cycloneive_lcell_comb \tenmil|count[26]~80 (
// Equation(s):
// \tenmil|count[26]~80_combout  = (\tenmil|count [26] & ((GND) # (!\tenmil|count[25]~79 ))) # (!\tenmil|count [26] & (\tenmil|count[25]~79  $ (GND)))
// \tenmil|count[26]~81  = CARRY((\tenmil|count [26]) # (!\tenmil|count[25]~79 ))

	.dataa(gnd),
	.datab(\tenmil|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tenmil|count[25]~79 ),
	.combout(\tenmil|count[26]~80_combout ),
	.cout(\tenmil|count[26]~81 ));
// synopsys translate_off
defparam \tenmil|count[26]~80 .lut_mask = 16'h3CCF;
defparam \tenmil|count[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N25
dffeas \tenmil|count[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[26]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[26] .is_wysiwyg = "true";
defparam \tenmil|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N26
cycloneive_lcell_comb \tenmil|count[27]~82 (
// Equation(s):
// \tenmil|count[27]~82_combout  = \tenmil|count [27] $ (!\tenmil|count[26]~81 )

	.dataa(\tenmil|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tenmil|count[26]~81 ),
	.combout(\tenmil|count[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|count[27]~82 .lut_mask = 16'hA5A5;
defparam \tenmil|count[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N27
dffeas \tenmil|count[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\tenmil|count[27]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tenmil|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tenmil|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \tenmil|count[27] .is_wysiwyg = "true";
defparam \tenmil|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N28
cycloneive_lcell_comb \tenmil|Equal0~7 (
// Equation(s):
// \tenmil|Equal0~7_combout  = (!\tenmil|count [27] & (!\tenmil|count [24] & (!\tenmil|count [25] & !\tenmil|count [26])))

	.dataa(\tenmil|count [27]),
	.datab(\tenmil|count [24]),
	.datac(\tenmil|count [25]),
	.datad(\tenmil|count [26]),
	.cin(gnd),
	.combout(\tenmil|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~7 .lut_mask = 16'h0001;
defparam \tenmil|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y41_N0
cycloneive_lcell_comb \tenmil|Equal0~5 (
// Equation(s):
// \tenmil|Equal0~5_combout  = (!\tenmil|count [16] & (!\tenmil|count [18] & (!\tenmil|count [19] & !\tenmil|count [17])))

	.dataa(\tenmil|count [16]),
	.datab(\tenmil|count [18]),
	.datac(\tenmil|count [19]),
	.datad(\tenmil|count [17]),
	.cin(gnd),
	.combout(\tenmil|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0~5 .lut_mask = 16'h0001;
defparam \tenmil|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y42_N6
cycloneive_lcell_comb \tenmil|Equal0 (
// Equation(s):
// \tenmil|Equal0~combout  = LCELL((\tenmil|Equal0~4_combout  & (\tenmil|Equal0~6_combout  & (\tenmil|Equal0~7_combout  & \tenmil|Equal0~5_combout ))))

	.dataa(\tenmil|Equal0~4_combout ),
	.datab(\tenmil|Equal0~6_combout ),
	.datac(\tenmil|Equal0~7_combout ),
	.datad(\tenmil|Equal0~5_combout ),
	.cin(gnd),
	.combout(\tenmil|Equal0~combout ),
	.cout());
// synopsys translate_off
defparam \tenmil|Equal0 .lut_mask = 16'h8000;
defparam \tenmil|Equal0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \tenmil|Equal0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\tenmil|Equal0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\tenmil|Equal0~clkctrl_outclk ));
// synopsys translate_off
defparam \tenmil|Equal0~clkctrl .clock_type = "global clock";
defparam \tenmil|Equal0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N8
cycloneive_lcell_comb \d0|Add0~0 (
// Equation(s):
// \d0|Add0~0_combout  = (\dir[0]~_Duplicate_1_q  & (\d0|x_val [0] & VCC)) # (!\dir[0]~_Duplicate_1_q  & (\d0|x_val [0] $ (VCC)))
// \d0|Add0~1  = CARRY((!\dir[0]~_Duplicate_1_q  & \d0|x_val [0]))

	.dataa(\dir[0]~_Duplicate_1_q ),
	.datab(\d0|x_val [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|Add0~0_combout ),
	.cout(\d0|Add0~1 ));
// synopsys translate_off
defparam \d0|Add0~0 .lut_mask = 16'h9944;
defparam \d0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N10
cycloneive_lcell_comb \d0|Add0~2 (
// Equation(s):
// \d0|Add0~2_combout  = (\d0|x_val [1] & (!\d0|Add0~1 )) # (!\d0|x_val [1] & ((\d0|Add0~1 ) # (GND)))
// \d0|Add0~3  = CARRY((!\d0|Add0~1 ) # (!\d0|x_val [1]))

	.dataa(gnd),
	.datab(\d0|x_val [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add0~1 ),
	.combout(\d0|Add0~2_combout ),
	.cout(\d0|Add0~3 ));
// synopsys translate_off
defparam \d0|Add0~2 .lut_mask = 16'h3C3F;
defparam \d0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N8
cycloneive_lcell_comb \d0|x_val[0]~7 (
// Equation(s):
// \d0|x_val[0]~7_combout  = (\d0|Add0~0_combout  & (\dir[3]~_Duplicate_1_q  $ (VCC))) # (!\d0|Add0~0_combout  & (\dir[3]~_Duplicate_1_q  & VCC))
// \d0|x_val[0]~8  = CARRY((\d0|Add0~0_combout  & \dir[3]~_Duplicate_1_q ))

	.dataa(\d0|Add0~0_combout ),
	.datab(\dir[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|x_val[0]~7_combout ),
	.cout(\d0|x_val[0]~8 ));
// synopsys translate_off
defparam \d0|x_val[0]~7 .lut_mask = 16'h6688;
defparam \d0|x_val[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N10
cycloneive_lcell_comb \d0|x_val[1]~9 (
// Equation(s):
// \d0|x_val[1]~9_combout  = (\d0|Add0~2_combout  & ((\dir[3]~_Duplicate_1_q  & (\d0|x_val[0]~8  & VCC)) # (!\dir[3]~_Duplicate_1_q  & (!\d0|x_val[0]~8 )))) # (!\d0|Add0~2_combout  & ((\dir[3]~_Duplicate_1_q  & (!\d0|x_val[0]~8 )) # (!\dir[3]~_Duplicate_1_q  
// & ((\d0|x_val[0]~8 ) # (GND)))))
// \d0|x_val[1]~10  = CARRY((\d0|Add0~2_combout  & (!\dir[3]~_Duplicate_1_q  & !\d0|x_val[0]~8 )) # (!\d0|Add0~2_combout  & ((!\d0|x_val[0]~8 ) # (!\dir[3]~_Duplicate_1_q ))))

	.dataa(\d0|Add0~2_combout ),
	.datab(\dir[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_val[0]~8 ),
	.combout(\d0|x_val[1]~9_combout ),
	.cout(\d0|x_val[1]~10 ));
// synopsys translate_off
defparam \d0|x_val[1]~9 .lut_mask = 16'h9617;
defparam \d0|x_val[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N26
cycloneive_lcell_comb \c0|Selector1~0 (
// Equation(s):
// \c0|Selector1~0_combout  = (\c0|current_state.S_UPDATE~q ) # ((!\d0|done~q  & \c0|current_state.S_DRAW~q ))

	.dataa(\d0|done~q ),
	.datab(\c0|current_state.S_UPDATE~q ),
	.datac(\c0|current_state.S_DRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~0 .lut_mask = 16'hDCDC;
defparam \c0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N27
dffeas \c0|current_state.S_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_DRAW .is_wysiwyg = "true";
defparam \c0|current_state.S_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N18
cycloneive_lcell_comb \d0|Add2~0 (
// Equation(s):
// \d0|Add2~0_combout  = (\d0|y_val [0] & (\dir[2]~_Duplicate_1_q  $ (VCC))) # (!\d0|y_val [0] & (\dir[2]~_Duplicate_1_q  & VCC))
// \d0|Add2~1  = CARRY((\d0|y_val [0] & \dir[2]~_Duplicate_1_q ))

	.dataa(\d0|y_val [0]),
	.datab(\dir[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|Add2~0_combout ),
	.cout(\d0|Add2~1 ));
// synopsys translate_off
defparam \d0|Add2~0 .lut_mask = 16'h6688;
defparam \d0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N4
cycloneive_lcell_comb \d0|y_val[0]~7 (
// Equation(s):
// \d0|y_val[0]~7_combout  = (\dir[1]~_Duplicate_1_q  & (\d0|Add2~0_combout  & VCC)) # (!\dir[1]~_Duplicate_1_q  & (\d0|Add2~0_combout  $ (VCC)))
// \d0|y_val[0]~8  = CARRY((!\dir[1]~_Duplicate_1_q  & \d0|Add2~0_combout ))

	.dataa(\dir[1]~_Duplicate_1_q ),
	.datab(\d0|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|y_val[0]~7_combout ),
	.cout(\d0|y_val[0]~8 ));
// synopsys translate_off
defparam \d0|y_val[0]~7 .lut_mask = 16'h9944;
defparam \d0|y_val[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N20
cycloneive_lcell_comb \d0|x_val[6]~17 (
// Equation(s):
// \d0|x_val[6]~17_combout  = (\c0|current_state.S_UPDATE~q  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(\c0|current_state.S_UPDATE~q ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|x_val[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_val[6]~17 .lut_mask = 16'hCC00;
defparam \d0|x_val[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N5
dffeas \d0|y_val[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y_val[0]~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_val[0] .is_wysiwyg = "true";
defparam \d0|y_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N20
cycloneive_lcell_comb \d0|Add2~2 (
// Equation(s):
// \d0|Add2~2_combout  = (\d0|y_val [1] & (!\d0|Add2~1 )) # (!\d0|y_val [1] & ((\d0|Add2~1 ) # (GND)))
// \d0|Add2~3  = CARRY((!\d0|Add2~1 ) # (!\d0|y_val [1]))

	.dataa(\d0|y_val [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add2~1 ),
	.combout(\d0|Add2~2_combout ),
	.cout(\d0|Add2~3 ));
// synopsys translate_off
defparam \d0|Add2~2 .lut_mask = 16'h5A5F;
defparam \d0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N6
cycloneive_lcell_comb \d0|y_val[1]~9 (
// Equation(s):
// \d0|y_val[1]~9_combout  = (\dir[1]~_Duplicate_1_q  & ((\d0|Add2~2_combout  & (!\d0|y_val[0]~8 )) # (!\d0|Add2~2_combout  & ((\d0|y_val[0]~8 ) # (GND))))) # (!\dir[1]~_Duplicate_1_q  & ((\d0|Add2~2_combout  & (\d0|y_val[0]~8  & VCC)) # (!\d0|Add2~2_combout 
//  & (!\d0|y_val[0]~8 ))))
// \d0|y_val[1]~10  = CARRY((\dir[1]~_Duplicate_1_q  & ((!\d0|y_val[0]~8 ) # (!\d0|Add2~2_combout ))) # (!\dir[1]~_Duplicate_1_q  & (!\d0|Add2~2_combout  & !\d0|y_val[0]~8 )))

	.dataa(\dir[1]~_Duplicate_1_q ),
	.datab(\d0|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_val[0]~8 ),
	.combout(\d0|y_val[1]~9_combout ),
	.cout(\d0|y_val[1]~10 ));
// synopsys translate_off
defparam \d0|y_val[1]~9 .lut_mask = 16'h692B;
defparam \d0|y_val[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N7
dffeas \d0|y_val[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y_val[1]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_val[1] .is_wysiwyg = "true";
defparam \d0|y_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N22
cycloneive_lcell_comb \d0|Add2~4 (
// Equation(s):
// \d0|Add2~4_combout  = (\d0|y_val [2] & (\d0|Add2~3  $ (GND))) # (!\d0|y_val [2] & (!\d0|Add2~3  & VCC))
// \d0|Add2~5  = CARRY((\d0|y_val [2] & !\d0|Add2~3 ))

	.dataa(gnd),
	.datab(\d0|y_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add2~3 ),
	.combout(\d0|Add2~4_combout ),
	.cout(\d0|Add2~5 ));
// synopsys translate_off
defparam \d0|Add2~4 .lut_mask = 16'hC30C;
defparam \d0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N8
cycloneive_lcell_comb \d0|y_val[2]~11 (
// Equation(s):
// \d0|y_val[2]~11_combout  = ((\d0|Add2~4_combout  $ (\dir[1]~_Duplicate_1_q  $ (\d0|y_val[1]~10 )))) # (GND)
// \d0|y_val[2]~12  = CARRY((\d0|Add2~4_combout  & ((!\d0|y_val[1]~10 ) # (!\dir[1]~_Duplicate_1_q ))) # (!\d0|Add2~4_combout  & (!\dir[1]~_Duplicate_1_q  & !\d0|y_val[1]~10 )))

	.dataa(\d0|Add2~4_combout ),
	.datab(\dir[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_val[1]~10 ),
	.combout(\d0|y_val[2]~11_combout ),
	.cout(\d0|y_val[2]~12 ));
// synopsys translate_off
defparam \d0|y_val[2]~11 .lut_mask = 16'h962B;
defparam \d0|y_val[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N9
dffeas \d0|y_val[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y_val[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_val[2] .is_wysiwyg = "true";
defparam \d0|y_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N24
cycloneive_lcell_comb \d0|Add2~6 (
// Equation(s):
// \d0|Add2~6_combout  = (\d0|y_val [3] & (!\d0|Add2~5 )) # (!\d0|y_val [3] & ((\d0|Add2~5 ) # (GND)))
// \d0|Add2~7  = CARRY((!\d0|Add2~5 ) # (!\d0|y_val [3]))

	.dataa(\d0|y_val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add2~5 ),
	.combout(\d0|Add2~6_combout ),
	.cout(\d0|Add2~7 ));
// synopsys translate_off
defparam \d0|Add2~6 .lut_mask = 16'h5A5F;
defparam \d0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N26
cycloneive_lcell_comb \d0|Add2~8 (
// Equation(s):
// \d0|Add2~8_combout  = (\d0|y_val [4] & (\d0|Add2~7  $ (GND))) # (!\d0|y_val [4] & (!\d0|Add2~7  & VCC))
// \d0|Add2~9  = CARRY((\d0|y_val [4] & !\d0|Add2~7 ))

	.dataa(\d0|y_val [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add2~7 ),
	.combout(\d0|Add2~8_combout ),
	.cout(\d0|Add2~9 ));
// synopsys translate_off
defparam \d0|Add2~8 .lut_mask = 16'hA50A;
defparam \d0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N10
cycloneive_lcell_comb \d0|y_val[3]~13 (
// Equation(s):
// \d0|y_val[3]~13_combout  = (\dir[1]~_Duplicate_1_q  & ((\d0|Add2~6_combout  & (!\d0|y_val[2]~12 )) # (!\d0|Add2~6_combout  & ((\d0|y_val[2]~12 ) # (GND))))) # (!\dir[1]~_Duplicate_1_q  & ((\d0|Add2~6_combout  & (\d0|y_val[2]~12  & VCC)) # 
// (!\d0|Add2~6_combout  & (!\d0|y_val[2]~12 ))))
// \d0|y_val[3]~14  = CARRY((\dir[1]~_Duplicate_1_q  & ((!\d0|y_val[2]~12 ) # (!\d0|Add2~6_combout ))) # (!\dir[1]~_Duplicate_1_q  & (!\d0|Add2~6_combout  & !\d0|y_val[2]~12 )))

	.dataa(\dir[1]~_Duplicate_1_q ),
	.datab(\d0|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_val[2]~12 ),
	.combout(\d0|y_val[3]~13_combout ),
	.cout(\d0|y_val[3]~14 ));
// synopsys translate_off
defparam \d0|y_val[3]~13 .lut_mask = 16'h692B;
defparam \d0|y_val[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N12
cycloneive_lcell_comb \d0|y_val[4]~15 (
// Equation(s):
// \d0|y_val[4]~15_combout  = ((\d0|Add2~8_combout  $ (\dir[1]~_Duplicate_1_q  $ (\d0|y_val[3]~14 )))) # (GND)
// \d0|y_val[4]~16  = CARRY((\d0|Add2~8_combout  & ((!\d0|y_val[3]~14 ) # (!\dir[1]~_Duplicate_1_q ))) # (!\d0|Add2~8_combout  & (!\dir[1]~_Duplicate_1_q  & !\d0|y_val[3]~14 )))

	.dataa(\d0|Add2~8_combout ),
	.datab(\dir[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_val[3]~14 ),
	.combout(\d0|y_val[4]~15_combout ),
	.cout(\d0|y_val[4]~16 ));
// synopsys translate_off
defparam \d0|y_val[4]~15 .lut_mask = 16'h962B;
defparam \d0|y_val[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N13
dffeas \d0|y_val[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y_val[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_val[4] .is_wysiwyg = "true";
defparam \d0|y_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N28
cycloneive_lcell_comb \d0|Add2~10 (
// Equation(s):
// \d0|Add2~10_combout  = (\d0|y_val [5] & (!\d0|Add2~9 )) # (!\d0|y_val [5] & ((\d0|Add2~9 ) # (GND)))
// \d0|Add2~11  = CARRY((!\d0|Add2~9 ) # (!\d0|y_val [5]))

	.dataa(gnd),
	.datab(\d0|y_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add2~9 ),
	.combout(\d0|Add2~10_combout ),
	.cout(\d0|Add2~11 ));
// synopsys translate_off
defparam \d0|Add2~10 .lut_mask = 16'h3C3F;
defparam \d0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N14
cycloneive_lcell_comb \d0|y_val[5]~17 (
// Equation(s):
// \d0|y_val[5]~17_combout  = (\dir[1]~_Duplicate_1_q  & ((\d0|Add2~10_combout  & (!\d0|y_val[4]~16 )) # (!\d0|Add2~10_combout  & ((\d0|y_val[4]~16 ) # (GND))))) # (!\dir[1]~_Duplicate_1_q  & ((\d0|Add2~10_combout  & (\d0|y_val[4]~16  & VCC)) # 
// (!\d0|Add2~10_combout  & (!\d0|y_val[4]~16 ))))
// \d0|y_val[5]~18  = CARRY((\dir[1]~_Duplicate_1_q  & ((!\d0|y_val[4]~16 ) # (!\d0|Add2~10_combout ))) # (!\dir[1]~_Duplicate_1_q  & (!\d0|Add2~10_combout  & !\d0|y_val[4]~16 )))

	.dataa(\dir[1]~_Duplicate_1_q ),
	.datab(\d0|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_val[4]~16 ),
	.combout(\d0|y_val[5]~17_combout ),
	.cout(\d0|y_val[5]~18 ));
// synopsys translate_off
defparam \d0|y_val[5]~17 .lut_mask = 16'h692B;
defparam \d0|y_val[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N15
dffeas \d0|y_val[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y_val[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_val[5] .is_wysiwyg = "true";
defparam \d0|y_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N30
cycloneive_lcell_comb \d0|Add2~12 (
// Equation(s):
// \d0|Add2~12_combout  = \d0|Add2~11  $ (!\d0|y_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|y_val [6]),
	.cin(\d0|Add2~11 ),
	.combout(\d0|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add2~12 .lut_mask = 16'hF00F;
defparam \d0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N16
cycloneive_lcell_comb \d0|y_val[6]~19 (
// Equation(s):
// \d0|y_val[6]~19_combout  = \d0|Add2~12_combout  $ (\d0|y_val[5]~18  $ (\dir[1]~_Duplicate_1_q ))

	.dataa(\d0|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dir[1]~_Duplicate_1_q ),
	.cin(\d0|y_val[5]~18 ),
	.combout(\d0|y_val[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y_val[6]~19 .lut_mask = 16'hA55A;
defparam \d0|y_val[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N17
dffeas \d0|y_val[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y_val[6]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_val[6] .is_wysiwyg = "true";
defparam \d0|y_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N2
cycloneive_lcell_comb \d0|offset[0]~1 (
// Equation(s):
// \d0|offset[0]~1_combout  = \d0|offset [0] $ (((!\c0|current_state.S_UPDATE~q  & (!\c0|current_state.S_WAIT~_Duplicate_1_q  & !\d0|done~q ))))

	.dataa(\c0|current_state.S_UPDATE~q ),
	.datab(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.datac(\d0|offset [0]),
	.datad(\d0|done~q ),
	.cin(gnd),
	.combout(\d0|offset[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|offset[0]~1 .lut_mask = 16'hF0E1;
defparam \d0|offset[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y70_N3
dffeas \d0|offset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|offset[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|offset[0] .is_wysiwyg = "true";
defparam \d0|offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N2
cycloneive_lcell_comb \d0|always1~0 (
// Equation(s):
// \d0|always1~0_combout  = (!\c0|current_state.S_WAIT~_Duplicate_1_q  & !\c0|current_state.S_UPDATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.datad(\c0|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\d0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|always1~0 .lut_mask = 16'h000F;
defparam \d0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N4
cycloneive_lcell_comb \d0|offset[1]~0 (
// Equation(s):
// \d0|offset[1]~0_combout  = \d0|offset [1] $ (((\d0|offset [0] & (!\d0|done~q  & \d0|always1~0_combout ))))

	.dataa(\d0|offset [0]),
	.datab(\d0|done~q ),
	.datac(\d0|offset [1]),
	.datad(\d0|always1~0_combout ),
	.cin(gnd),
	.combout(\d0|offset[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|offset[1]~0 .lut_mask = 16'hD2F0;
defparam \d0|offset[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y70_N5
dffeas \d0|offset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|offset[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|offset[1] .is_wysiwyg = "true";
defparam \d0|offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N24
cycloneive_lcell_comb \d0|done~0 (
// Equation(s):
// \d0|done~0_combout  = (\d0|offset [0] & (!\d0|done~q  & (\d0|offset [1] & \d0|always1~0_combout )))

	.dataa(\d0|offset [0]),
	.datab(\d0|done~q ),
	.datac(\d0|offset [1]),
	.datad(\d0|always1~0_combout ),
	.cin(gnd),
	.combout(\d0|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|done~0 .lut_mask = 16'h2000;
defparam \d0|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N18
cycloneive_lcell_comb \d0|offset[2]~3 (
// Equation(s):
// \d0|offset[2]~3_combout  = \d0|offset [2] $ (\d0|done~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|offset [2]),
	.datad(\d0|done~0_combout ),
	.cin(gnd),
	.combout(\d0|offset[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|offset[2]~3 .lut_mask = 16'h0FF0;
defparam \d0|offset[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N19
dffeas \d0|offset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|offset[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|offset[2] .is_wysiwyg = "true";
defparam \d0|offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N24
cycloneive_lcell_comb \d0|offset[3]~2 (
// Equation(s):
// \d0|offset[3]~2_combout  = \d0|offset [3] $ (((\d0|offset [2] & \d0|done~0_combout )))

	.dataa(gnd),
	.datab(\d0|offset [2]),
	.datac(\d0|offset [3]),
	.datad(\d0|done~0_combout ),
	.cin(gnd),
	.combout(\d0|offset[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|offset[3]~2 .lut_mask = 16'h3CF0;
defparam \d0|offset[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N25
dffeas \d0|offset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|offset[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|offset[3] .is_wysiwyg = "true";
defparam \d0|offset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N4
cycloneive_lcell_comb \d0|y_out[0]~0 (
// Equation(s):
// \d0|y_out[0]~0_combout  = (\d0|y_val [0] & (\d0|offset [2] $ (VCC))) # (!\d0|y_val [0] & (\d0|offset [2] & VCC))
// \d0|y_out[0]~1  = CARRY((\d0|y_val [0] & \d0|offset [2]))

	.dataa(\d0|y_val [0]),
	.datab(\d0|offset [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|y_out[0]~0_combout ),
	.cout(\d0|y_out[0]~1 ));
// synopsys translate_off
defparam \d0|y_out[0]~0 .lut_mask = 16'h6688;
defparam \d0|y_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N6
cycloneive_lcell_comb \d0|y_out[1]~2 (
// Equation(s):
// \d0|y_out[1]~2_combout  = (\d0|y_val [1] & ((\d0|offset [3] & (\d0|y_out[0]~1  & VCC)) # (!\d0|offset [3] & (!\d0|y_out[0]~1 )))) # (!\d0|y_val [1] & ((\d0|offset [3] & (!\d0|y_out[0]~1 )) # (!\d0|offset [3] & ((\d0|y_out[0]~1 ) # (GND)))))
// \d0|y_out[1]~3  = CARRY((\d0|y_val [1] & (!\d0|offset [3] & !\d0|y_out[0]~1 )) # (!\d0|y_val [1] & ((!\d0|y_out[0]~1 ) # (!\d0|offset [3]))))

	.dataa(\d0|y_val [1]),
	.datab(\d0|offset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[0]~1 ),
	.combout(\d0|y_out[1]~2_combout ),
	.cout(\d0|y_out[1]~3 ));
// synopsys translate_off
defparam \d0|y_out[1]~2 .lut_mask = 16'h9617;
defparam \d0|y_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N8
cycloneive_lcell_comb \d0|y_out[2]~4 (
// Equation(s):
// \d0|y_out[2]~4_combout  = (\d0|y_val [2] & (\d0|y_out[1]~3  $ (GND))) # (!\d0|y_val [2] & (!\d0|y_out[1]~3  & VCC))
// \d0|y_out[2]~5  = CARRY((\d0|y_val [2] & !\d0|y_out[1]~3 ))

	.dataa(gnd),
	.datab(\d0|y_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[1]~3 ),
	.combout(\d0|y_out[2]~4_combout ),
	.cout(\d0|y_out[2]~5 ));
// synopsys translate_off
defparam \d0|y_out[2]~4 .lut_mask = 16'hC30C;
defparam \d0|y_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N10
cycloneive_lcell_comb \d0|y_out[3]~6 (
// Equation(s):
// \d0|y_out[3]~6_combout  = (\d0|y_val [3] & (!\d0|y_out[2]~5 )) # (!\d0|y_val [3] & ((\d0|y_out[2]~5 ) # (GND)))
// \d0|y_out[3]~7  = CARRY((!\d0|y_out[2]~5 ) # (!\d0|y_val [3]))

	.dataa(gnd),
	.datab(\d0|y_val [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[2]~5 ),
	.combout(\d0|y_out[3]~6_combout ),
	.cout(\d0|y_out[3]~7 ));
// synopsys translate_off
defparam \d0|y_out[3]~6 .lut_mask = 16'h3C3F;
defparam \d0|y_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N12
cycloneive_lcell_comb \d0|y_out[4]~8 (
// Equation(s):
// \d0|y_out[4]~8_combout  = (\d0|y_val [4] & (\d0|y_out[3]~7  $ (GND))) # (!\d0|y_val [4] & (!\d0|y_out[3]~7  & VCC))
// \d0|y_out[4]~9  = CARRY((\d0|y_val [4] & !\d0|y_out[3]~7 ))

	.dataa(gnd),
	.datab(\d0|y_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[3]~7 ),
	.combout(\d0|y_out[4]~8_combout ),
	.cout(\d0|y_out[4]~9 ));
// synopsys translate_off
defparam \d0|y_out[4]~8 .lut_mask = 16'hC30C;
defparam \d0|y_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N14
cycloneive_lcell_comb \d0|y_out[5]~10 (
// Equation(s):
// \d0|y_out[5]~10_combout  = (\d0|y_val [5] & (!\d0|y_out[4]~9 )) # (!\d0|y_val [5] & ((\d0|y_out[4]~9 ) # (GND)))
// \d0|y_out[5]~11  = CARRY((!\d0|y_out[4]~9 ) # (!\d0|y_val [5]))

	.dataa(gnd),
	.datab(\d0|y_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|y_out[4]~9 ),
	.combout(\d0|y_out[5]~10_combout ),
	.cout(\d0|y_out[5]~11 ));
// synopsys translate_off
defparam \d0|y_out[5]~10 .lut_mask = 16'h3C3F;
defparam \d0|y_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N16
cycloneive_lcell_comb \d0|y_out[6]~12 (
// Equation(s):
// \d0|y_out[6]~12_combout  = \d0|y_out[5]~11  $ (!\d0|y_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|y_val [6]),
	.cin(\d0|y_out[5]~11 ),
	.combout(\d0|y_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y_out[6]~12 .lut_mask = 16'hF00F;
defparam \d0|y_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N30
cycloneive_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = (\d0|y_out[5]~10_combout  & \d0|y_out[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|y_out[5]~10_combout ),
	.datad(\d0|y_out[4]~8_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'hF000;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N0
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\d0|y_out[1]~2_combout  & (!\d0|y_out[0]~0_combout  & (\VGA|writeEn~0_combout  & \d0|y_out[2]~4_combout )))

	.dataa(\d0|y_out[1]~2_combout ),
	.datab(\d0|y_out[0]~0_combout ),
	.datac(\VGA|writeEn~0_combout ),
	.datad(\d0|y_out[2]~4_combout ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h1000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N26
cycloneive_lcell_comb \dir~5 (
// Equation(s):
// \dir~5_combout  = (!\d0|y_out[3]~6_combout  & (!\d0|y_out[0]~0_combout  & (!\d0|y_out[2]~4_combout  & !\d0|y_out[1]~2_combout )))

	.dataa(\d0|y_out[3]~6_combout ),
	.datab(\d0|y_out[0]~0_combout ),
	.datac(\d0|y_out[2]~4_combout ),
	.datad(\d0|y_out[1]~2_combout ),
	.cin(gnd),
	.combout(\dir~5_combout ),
	.cout());
// synopsys translate_off
defparam \dir~5 .lut_mask = 16'h0001;
defparam \dir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N2
cycloneive_lcell_comb \dir~6 (
// Equation(s):
// \dir~6_combout  = (!\d0|y_out[4]~8_combout  & (!\d0|y_out[5]~10_combout  & !\d0|y_out[6]~12_combout ))

	.dataa(\d0|y_out[4]~8_combout ),
	.datab(\d0|y_out[5]~10_combout ),
	.datac(gnd),
	.datad(\d0|y_out[6]~12_combout ),
	.cin(gnd),
	.combout(\dir~6_combout ),
	.cout());
// synopsys translate_off
defparam \dir~6 .lut_mask = 16'h0011;
defparam \dir~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N28
cycloneive_lcell_comb \dir[1]~7 (
// Equation(s):
// \dir[1]~7_combout  = ((!\dir[1]~_Duplicate_1_q  & ((!\dir~6_combout ) # (!\dir~5_combout )))) # (!\SW[0]~input_o )

	.dataa(\dir~5_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\dir~6_combout ),
	.datad(\dir[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\dir[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dir[1]~7 .lut_mask = 16'h337F;
defparam \dir[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N22
cycloneive_lcell_comb \dir[1]~11 (
// Equation(s):
// \dir[1]~11_combout  = (!\dir[1]~7_combout  & ((\d0|y_out[3]~6_combout ) # ((!\Equal1~0_combout ) # (!\d0|y_out[6]~12_combout ))))

	.dataa(\d0|y_out[3]~6_combout ),
	.datab(\d0|y_out[6]~12_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\dir[1]~7_combout ),
	.cin(gnd),
	.combout(\dir[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dir[1]~11 .lut_mask = 16'h00BF;
defparam \dir[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N3
dffeas \dir[1]~_Duplicate_1 (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dir[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dir[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dir[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \dir[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y69_N11
dffeas \d0|y_val[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y_val[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y_val[3] .is_wysiwyg = "true";
defparam \d0|y_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N0
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\d0|y_out[3]~6_combout  & \d0|y_out[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|y_out[3]~6_combout ),
	.datad(\d0|y_out[6]~12_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0F00;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N2
cycloneive_lcell_comb \dir~8 (
// Equation(s):
// \dir~8_combout  = (!\d0|y_out[5]~10_combout  & (!\d0|y_out[4]~8_combout  & (\dir~5_combout  & !\d0|y_out[6]~12_combout )))

	.dataa(\d0|y_out[5]~10_combout ),
	.datab(\d0|y_out[4]~8_combout ),
	.datac(\dir~5_combout ),
	.datad(\d0|y_out[6]~12_combout ),
	.cin(gnd),
	.combout(\dir~8_combout ),
	.cout());
// synopsys translate_off
defparam \dir~8 .lut_mask = 16'h0010;
defparam \dir~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N8
cycloneive_lcell_comb \dir~9 (
// Equation(s):
// \dir~9_combout  = (\Equal2~0_combout  & (!\Equal1~0_combout  & ((\dir[2]~_Duplicate_1_q ) # (\dir~8_combout )))) # (!\Equal2~0_combout  & ((\dir[2]~_Duplicate_1_q ) # ((\dir~8_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\dir[2]~_Duplicate_1_q ),
	.datac(\Equal1~0_combout ),
	.datad(\dir~8_combout ),
	.cin(gnd),
	.combout(\dir~9_combout ),
	.cout());
// synopsys translate_off
defparam \dir~9 .lut_mask = 16'h5F4C;
defparam \dir~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N29
dffeas \dir[2]~_Duplicate_1 (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dir~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dir[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dir[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \dir[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N28
cycloneive_lcell_comb \c0|next_state~0 (
// Equation(s):
// \c0|next_state~0_combout  = (\dir[2]~_Duplicate_1_q ) # ((\dir[3]~_Duplicate_1_q ) # ((!\dir[1]~_Duplicate_1_q ) # (!\dir[0]~_Duplicate_1_q )))

	.dataa(\dir[2]~_Duplicate_1_q ),
	.datab(\dir[3]~_Duplicate_1_q ),
	.datac(\dir[0]~_Duplicate_1_q ),
	.datad(\dir[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|next_state~0 .lut_mask = 16'hEFFF;
defparam \c0|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N18
cycloneive_lcell_comb \c0|next_state~1 (
// Equation(s):
// \c0|next_state~1_combout  = (\tenmil|Equal0~combout  & \c0|next_state~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tenmil|Equal0~combout ),
	.datad(\c0|next_state~0_combout ),
	.cin(gnd),
	.combout(\c0|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|next_state~1 .lut_mask = 16'hF000;
defparam \c0|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N6
cycloneive_lcell_comb \c0|Selector2~0 (
// Equation(s):
// \c0|Selector2~0_combout  = (\c0|current_state.S_DRAW~q  & ((\d0|done~q ) # ((\c0|current_state.S_WAIT~_Duplicate_1_q  & !\c0|next_state~1_combout )))) # (!\c0|current_state.S_DRAW~q  & (((\c0|current_state.S_WAIT~_Duplicate_1_q  & 
// !\c0|next_state~1_combout ))))

	.dataa(\c0|current_state.S_DRAW~q ),
	.datab(\d0|done~q ),
	.datac(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.datad(\c0|next_state~1_combout ),
	.cin(gnd),
	.combout(\c0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~0 .lut_mask = 16'h88F8;
defparam \c0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N7
dffeas \c0|current_state.S_WAIT~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_WAIT~_Duplicate_1 .is_wysiwyg = "true";
defparam \c0|current_state.S_WAIT~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N14
cycloneive_lcell_comb \d0|done~1 (
// Equation(s):
// \d0|done~1_combout  = (\d0|done~q  & (!\c0|current_state.S_UPDATE~q  & !\c0|current_state.S_WAIT~_Duplicate_1_q ))

	.dataa(\d0|done~q ),
	.datab(\c0|current_state.S_UPDATE~q ),
	.datac(gnd),
	.datad(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\d0|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|done~1 .lut_mask = 16'h0022;
defparam \d0|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N20
cycloneive_lcell_comb \d0|done~2 (
// Equation(s):
// \d0|done~2_combout  = (\d0|done~1_combout ) # ((\d0|offset [3] & (\d0|done~0_combout  & \d0|offset [2])))

	.dataa(\d0|done~1_combout ),
	.datab(\d0|offset [3]),
	.datac(\d0|done~0_combout ),
	.datad(\d0|offset [2]),
	.cin(gnd),
	.combout(\d0|done~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|done~2 .lut_mask = 16'hEAAA;
defparam \d0|done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N21
dffeas \d0|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|done~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|done .is_wysiwyg = "true";
defparam \d0|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N16
cycloneive_lcell_comb \c0|Selector0~0 (
// Equation(s):
// \c0|Selector0~0_combout  = (\c0|next_state~1_combout  & (!\c0|current_state.S_WAIT~_Duplicate_1_q  & ((\c0|current_state.S_CLEAR~q ) # (\d0|done~q )))) # (!\c0|next_state~1_combout  & (((\c0|current_state.S_CLEAR~q ) # (\d0|done~q ))))

	.dataa(\c0|next_state~1_combout ),
	.datab(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.datac(\c0|current_state.S_CLEAR~q ),
	.datad(\d0|done~q ),
	.cin(gnd),
	.combout(\c0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector0~0 .lut_mask = 16'h7770;
defparam \c0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N17
dffeas \c0|current_state.S_CLEAR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_CLEAR .is_wysiwyg = "true";
defparam \c0|current_state.S_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N2
cycloneive_lcell_comb \c0|next_state.S_UPDATE~0 (
// Equation(s):
// \c0|next_state.S_UPDATE~0_combout  = (\d0|done~q  & !\c0|current_state.S_CLEAR~q )

	.dataa(\d0|done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|current_state.S_CLEAR~q ),
	.cin(gnd),
	.combout(\c0|next_state.S_UPDATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|next_state.S_UPDATE~0 .lut_mask = 16'h00AA;
defparam \c0|next_state.S_UPDATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N3
dffeas \c0|current_state.S_UPDATE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|next_state.S_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_UPDATE .is_wysiwyg = "true";
defparam \c0|current_state.S_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N16
cycloneive_lcell_comb \d0|up~0 (
// Equation(s):
// \d0|up~0_combout  = (\d0|up~q  & !\c0|current_state.S_UPDATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|up~q ),
	.datad(\c0|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\d0|up~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|up~0 .lut_mask = 16'h00F0;
defparam \d0|up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N17
dffeas \d0|up (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|up~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|up~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|up .is_wysiwyg = "true";
defparam \d0|up .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y70_N11
dffeas \d0|x_val[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x_val[1]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_val[1] .is_wysiwyg = "true";
defparam \d0|x_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N12
cycloneive_lcell_comb \d0|Add0~4 (
// Equation(s):
// \d0|Add0~4_combout  = (\d0|x_val [2] & (\d0|Add0~3  $ (GND))) # (!\d0|x_val [2] & (!\d0|Add0~3  & VCC))
// \d0|Add0~5  = CARRY((\d0|x_val [2] & !\d0|Add0~3 ))

	.dataa(gnd),
	.datab(\d0|x_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add0~3 ),
	.combout(\d0|Add0~4_combout ),
	.cout(\d0|Add0~5 ));
// synopsys translate_off
defparam \d0|Add0~4 .lut_mask = 16'hC30C;
defparam \d0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N12
cycloneive_lcell_comb \d0|x_val[2]~11 (
// Equation(s):
// \d0|x_val[2]~11_combout  = ((\d0|Add0~4_combout  $ (\dir[3]~_Duplicate_1_q  $ (!\d0|x_val[1]~10 )))) # (GND)
// \d0|x_val[2]~12  = CARRY((\d0|Add0~4_combout  & ((\dir[3]~_Duplicate_1_q ) # (!\d0|x_val[1]~10 ))) # (!\d0|Add0~4_combout  & (\dir[3]~_Duplicate_1_q  & !\d0|x_val[1]~10 )))

	.dataa(\d0|Add0~4_combout ),
	.datab(\dir[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_val[1]~10 ),
	.combout(\d0|x_val[2]~11_combout ),
	.cout(\d0|x_val[2]~12 ));
// synopsys translate_off
defparam \d0|x_val[2]~11 .lut_mask = 16'h698E;
defparam \d0|x_val[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y70_N13
dffeas \d0|x_val[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x_val[2]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_val[2] .is_wysiwyg = "true";
defparam \d0|x_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N14
cycloneive_lcell_comb \d0|Add0~6 (
// Equation(s):
// \d0|Add0~6_combout  = (\d0|x_val [3] & (!\d0|Add0~5 )) # (!\d0|x_val [3] & ((\d0|Add0~5 ) # (GND)))
// \d0|Add0~7  = CARRY((!\d0|Add0~5 ) # (!\d0|x_val [3]))

	.dataa(gnd),
	.datab(\d0|x_val [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add0~5 ),
	.combout(\d0|Add0~6_combout ),
	.cout(\d0|Add0~7 ));
// synopsys translate_off
defparam \d0|Add0~6 .lut_mask = 16'h3C3F;
defparam \d0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N14
cycloneive_lcell_comb \d0|x_val[3]~13 (
// Equation(s):
// \d0|x_val[3]~13_combout  = (\d0|Add0~6_combout  & ((\dir[3]~_Duplicate_1_q  & (\d0|x_val[2]~12  & VCC)) # (!\dir[3]~_Duplicate_1_q  & (!\d0|x_val[2]~12 )))) # (!\d0|Add0~6_combout  & ((\dir[3]~_Duplicate_1_q  & (!\d0|x_val[2]~12 )) # 
// (!\dir[3]~_Duplicate_1_q  & ((\d0|x_val[2]~12 ) # (GND)))))
// \d0|x_val[3]~14  = CARRY((\d0|Add0~6_combout  & (!\dir[3]~_Duplicate_1_q  & !\d0|x_val[2]~12 )) # (!\d0|Add0~6_combout  & ((!\d0|x_val[2]~12 ) # (!\dir[3]~_Duplicate_1_q ))))

	.dataa(\d0|Add0~6_combout ),
	.datab(\dir[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_val[2]~12 ),
	.combout(\d0|x_val[3]~13_combout ),
	.cout(\d0|x_val[3]~14 ));
// synopsys translate_off
defparam \d0|x_val[3]~13 .lut_mask = 16'h9617;
defparam \d0|x_val[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y70_N15
dffeas \d0|x_val[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x_val[3]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_val[3] .is_wysiwyg = "true";
defparam \d0|x_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N16
cycloneive_lcell_comb \d0|Add0~8 (
// Equation(s):
// \d0|Add0~8_combout  = (\d0|x_val [4] & (\d0|Add0~7  $ (GND))) # (!\d0|x_val [4] & (!\d0|Add0~7  & VCC))
// \d0|Add0~9  = CARRY((\d0|x_val [4] & !\d0|Add0~7 ))

	.dataa(gnd),
	.datab(\d0|x_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add0~7 ),
	.combout(\d0|Add0~8_combout ),
	.cout(\d0|Add0~9 ));
// synopsys translate_off
defparam \d0|Add0~8 .lut_mask = 16'hC30C;
defparam \d0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N16
cycloneive_lcell_comb \d0|x_val[4]~15 (
// Equation(s):
// \d0|x_val[4]~15_combout  = ((\d0|Add0~8_combout  $ (\dir[3]~_Duplicate_1_q  $ (!\d0|x_val[3]~14 )))) # (GND)
// \d0|x_val[4]~16  = CARRY((\d0|Add0~8_combout  & ((\dir[3]~_Duplicate_1_q ) # (!\d0|x_val[3]~14 ))) # (!\d0|Add0~8_combout  & (\dir[3]~_Duplicate_1_q  & !\d0|x_val[3]~14 )))

	.dataa(\d0|Add0~8_combout ),
	.datab(\dir[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_val[3]~14 ),
	.combout(\d0|x_val[4]~15_combout ),
	.cout(\d0|x_val[4]~16 ));
// synopsys translate_off
defparam \d0|x_val[4]~15 .lut_mask = 16'h698E;
defparam \d0|x_val[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y70_N17
dffeas \d0|x_val[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x_val[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_val[4] .is_wysiwyg = "true";
defparam \d0|x_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N18
cycloneive_lcell_comb \d0|Add0~10 (
// Equation(s):
// \d0|Add0~10_combout  = (\d0|x_val [5] & (!\d0|Add0~9 )) # (!\d0|x_val [5] & ((\d0|Add0~9 ) # (GND)))
// \d0|Add0~11  = CARRY((!\d0|Add0~9 ) # (!\d0|x_val [5]))

	.dataa(gnd),
	.datab(\d0|x_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add0~9 ),
	.combout(\d0|Add0~10_combout ),
	.cout(\d0|Add0~11 ));
// synopsys translate_off
defparam \d0|Add0~10 .lut_mask = 16'h3C3F;
defparam \d0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N18
cycloneive_lcell_comb \d0|x_val[5]~18 (
// Equation(s):
// \d0|x_val[5]~18_combout  = (\dir[3]~_Duplicate_1_q  & ((\d0|Add0~10_combout  & (\d0|x_val[4]~16  & VCC)) # (!\d0|Add0~10_combout  & (!\d0|x_val[4]~16 )))) # (!\dir[3]~_Duplicate_1_q  & ((\d0|Add0~10_combout  & (!\d0|x_val[4]~16 )) # (!\d0|Add0~10_combout  
// & ((\d0|x_val[4]~16 ) # (GND)))))
// \d0|x_val[5]~19  = CARRY((\dir[3]~_Duplicate_1_q  & (!\d0|Add0~10_combout  & !\d0|x_val[4]~16 )) # (!\dir[3]~_Duplicate_1_q  & ((!\d0|x_val[4]~16 ) # (!\d0|Add0~10_combout ))))

	.dataa(\dir[3]~_Duplicate_1_q ),
	.datab(\d0|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_val[4]~16 ),
	.combout(\d0|x_val[5]~18_combout ),
	.cout(\d0|x_val[5]~19 ));
// synopsys translate_off
defparam \d0|x_val[5]~18 .lut_mask = 16'h9617;
defparam \d0|x_val[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y70_N19
dffeas \d0|x_val[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x_val[5]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_val[5] .is_wysiwyg = "true";
defparam \d0|x_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N10
cycloneive_lcell_comb \d0|x_out[0]~0 (
// Equation(s):
// \d0|x_out[0]~0_combout  = (\d0|x_val [0] & (\d0|offset [0] $ (VCC))) # (!\d0|x_val [0] & (\d0|offset [0] & VCC))
// \d0|x_out[0]~1  = CARRY((\d0|x_val [0] & \d0|offset [0]))

	.dataa(\d0|x_val [0]),
	.datab(\d0|offset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|x_out[0]~0_combout ),
	.cout(\d0|x_out[0]~1 ));
// synopsys translate_off
defparam \d0|x_out[0]~0 .lut_mask = 16'h6688;
defparam \d0|x_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N12
cycloneive_lcell_comb \d0|x_out[1]~2 (
// Equation(s):
// \d0|x_out[1]~2_combout  = (\d0|x_val [1] & ((\d0|offset [1] & (\d0|x_out[0]~1  & VCC)) # (!\d0|offset [1] & (!\d0|x_out[0]~1 )))) # (!\d0|x_val [1] & ((\d0|offset [1] & (!\d0|x_out[0]~1 )) # (!\d0|offset [1] & ((\d0|x_out[0]~1 ) # (GND)))))
// \d0|x_out[1]~3  = CARRY((\d0|x_val [1] & (!\d0|offset [1] & !\d0|x_out[0]~1 )) # (!\d0|x_val [1] & ((!\d0|x_out[0]~1 ) # (!\d0|offset [1]))))

	.dataa(\d0|x_val [1]),
	.datab(\d0|offset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[0]~1 ),
	.combout(\d0|x_out[1]~2_combout ),
	.cout(\d0|x_out[1]~3 ));
// synopsys translate_off
defparam \d0|x_out[1]~2 .lut_mask = 16'h9617;
defparam \d0|x_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N14
cycloneive_lcell_comb \d0|x_out[2]~4 (
// Equation(s):
// \d0|x_out[2]~4_combout  = (\d0|x_val [2] & (\d0|x_out[1]~3  $ (GND))) # (!\d0|x_val [2] & (!\d0|x_out[1]~3  & VCC))
// \d0|x_out[2]~5  = CARRY((\d0|x_val [2] & !\d0|x_out[1]~3 ))

	.dataa(\d0|x_val [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[1]~3 ),
	.combout(\d0|x_out[2]~4_combout ),
	.cout(\d0|x_out[2]~5 ));
// synopsys translate_off
defparam \d0|x_out[2]~4 .lut_mask = 16'hA50A;
defparam \d0|x_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N16
cycloneive_lcell_comb \d0|x_out[3]~6 (
// Equation(s):
// \d0|x_out[3]~6_combout  = (\d0|x_val [3] & (!\d0|x_out[2]~5 )) # (!\d0|x_val [3] & ((\d0|x_out[2]~5 ) # (GND)))
// \d0|x_out[3]~7  = CARRY((!\d0|x_out[2]~5 ) # (!\d0|x_val [3]))

	.dataa(\d0|x_val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[2]~5 ),
	.combout(\d0|x_out[3]~6_combout ),
	.cout(\d0|x_out[3]~7 ));
// synopsys translate_off
defparam \d0|x_out[3]~6 .lut_mask = 16'h5A5F;
defparam \d0|x_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N18
cycloneive_lcell_comb \d0|x_out[4]~8 (
// Equation(s):
// \d0|x_out[4]~8_combout  = (\d0|x_val [4] & (\d0|x_out[3]~7  $ (GND))) # (!\d0|x_val [4] & (!\d0|x_out[3]~7  & VCC))
// \d0|x_out[4]~9  = CARRY((\d0|x_val [4] & !\d0|x_out[3]~7 ))

	.dataa(\d0|x_val [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[3]~7 ),
	.combout(\d0|x_out[4]~8_combout ),
	.cout(\d0|x_out[4]~9 ));
// synopsys translate_off
defparam \d0|x_out[4]~8 .lut_mask = 16'hA50A;
defparam \d0|x_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N20
cycloneive_lcell_comb \d0|x_out[5]~10 (
// Equation(s):
// \d0|x_out[5]~10_combout  = (\d0|x_val [5] & (!\d0|x_out[4]~9 )) # (!\d0|x_val [5] & ((\d0|x_out[4]~9 ) # (GND)))
// \d0|x_out[5]~11  = CARRY((!\d0|x_out[4]~9 ) # (!\d0|x_val [5]))

	.dataa(gnd),
	.datab(\d0|x_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|x_out[4]~9 ),
	.combout(\d0|x_out[5]~10_combout ),
	.cout(\d0|x_out[5]~11 ));
// synopsys translate_off
defparam \d0|x_out[5]~10 .lut_mask = 16'h3C3F;
defparam \d0|x_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N8
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!\d0|x_out[3]~6_combout ) # (!\d0|x_out[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|x_out[2]~4_combout ),
	.datad(\d0|x_out[3]~6_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N26
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (((\LessThan0~0_combout ) # (!\d0|x_out[4]~8_combout )) # (!\d0|x_out[5]~10_combout )) # (!\d0|x_out[6]~12_combout )

	.dataa(\d0|x_out[6]~12_combout ),
	.datab(\d0|x_out[5]~10_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\d0|x_out[4]~8_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hF7FF;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N2
cycloneive_lcell_comb \dir[3]~10 (
// Equation(s):
// \dir[3]~10_combout  = (\SW[0]~input_o  & (((\dir[3]~3_combout  & \dir[3]~_Duplicate_1_q )) # (!\LessThan0~1_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\dir[3]~3_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\dir[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\dir[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dir[3]~10 .lut_mask = 16'h8A0A;
defparam \dir[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N20
cycloneive_lcell_comb \dir[3]~_Duplicate_1feeder (
// Equation(s):
// \dir[3]~_Duplicate_1feeder_combout  = \dir[3]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dir[3]~10_combout ),
	.cin(gnd),
	.combout(\dir[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dir[3]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \dir[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N21
dffeas \dir[3]~_Duplicate_1 (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(\dir[3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dir[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dir[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \dir[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y70_N20
cycloneive_lcell_comb \d0|Add0~12 (
// Equation(s):
// \d0|Add0~12_combout  = \d0|x_val [6] $ (!\d0|Add0~11 )

	.dataa(\d0|x_val [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|Add0~11 ),
	.combout(\d0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add0~12 .lut_mask = 16'hA5A5;
defparam \d0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y70_N20
cycloneive_lcell_comb \d0|x_val[6]~20 (
// Equation(s):
// \d0|x_val[6]~20_combout  = \dir[3]~_Duplicate_1_q  $ (\d0|x_val[5]~19  $ (!\d0|Add0~12_combout ))

	.dataa(\dir[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Add0~12_combout ),
	.cin(\d0|x_val[5]~19 ),
	.combout(\d0|x_val[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_val[6]~20 .lut_mask = 16'h5AA5;
defparam \d0|x_val[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y70_N21
dffeas \d0|x_val[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x_val[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_val[6] .is_wysiwyg = "true";
defparam \d0|x_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N22
cycloneive_lcell_comb \d0|x_out[6]~12 (
// Equation(s):
// \d0|x_out[6]~12_combout  = \d0|x_out[5]~11  $ (!\d0|x_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|x_val [6]),
	.cin(\d0|x_out[5]~11 ),
	.combout(\d0|x_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x_out[6]~12 .lut_mask = 16'hF00F;
defparam \d0|x_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N0
cycloneive_lcell_comb \dir[3]~2 (
// Equation(s):
// \dir[3]~2_combout  = (\d0|x_out[1]~2_combout ) # ((\d0|x_out[2]~4_combout ) # (\d0|x_out[3]~6_combout ))

	.dataa(\d0|x_out[1]~2_combout ),
	.datab(gnd),
	.datac(\d0|x_out[2]~4_combout ),
	.datad(\d0|x_out[3]~6_combout ),
	.cin(gnd),
	.combout(\dir[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dir[3]~2 .lut_mask = 16'hFFFA;
defparam \dir[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N6
cycloneive_lcell_comb \dir[3]~3 (
// Equation(s):
// \dir[3]~3_combout  = (\d0|x_out[6]~12_combout ) # ((\d0|x_out[4]~8_combout ) # ((\d0|x_out[5]~10_combout ) # (\dir[3]~2_combout )))

	.dataa(\d0|x_out[6]~12_combout ),
	.datab(\d0|x_out[4]~8_combout ),
	.datac(\d0|x_out[5]~10_combout ),
	.datad(\dir[3]~2_combout ),
	.cin(gnd),
	.combout(\dir[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dir[3]~3 .lut_mask = 16'hFFFE;
defparam \dir[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N6
cycloneive_lcell_comb \dir~4 (
// Equation(s):
// \dir~4_combout  = (\SW[0]~input_o  & (\dir[3]~3_combout  & ((\dir[0]~_Duplicate_1_q ) # (!\LessThan0~1_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\dir[3]~3_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\dir[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\dir~4_combout ),
	.cout());
// synopsys translate_off
defparam \dir~4 .lut_mask = 16'h8808;
defparam \dir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N24
cycloneive_lcell_comb \dir[0]~_Duplicate_1feeder (
// Equation(s):
// \dir[0]~_Duplicate_1feeder_combout  = \dir~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dir~4_combout ),
	.cin(gnd),
	.combout(\dir[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dir[0]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \dir[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N25
dffeas \dir[0]~_Duplicate_1 (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(\dir[0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dir[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dir[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \dir[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y70_N9
dffeas \d0|x_val[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x_val[0]~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d0|up~q ),
	.ena(\d0|x_val[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x_val[0] .is_wysiwyg = "true";
defparam \d0|x_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N28
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\d0|x_out[5]~10_combout  & (!\d0|x_out[1]~2_combout  & (!\d0|x_out[2]~4_combout  & !\d0|x_out[3]~6_combout )))

	.dataa(\d0|x_out[5]~10_combout ),
	.datab(\d0|x_out[1]~2_combout ),
	.datac(\d0|x_out[2]~4_combout ),
	.datad(\d0|x_out[3]~6_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y70_N30
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\d0|x_out[0]~0_combout  & (\d0|x_out[6]~12_combout  & (\d0|x_out[4]~8_combout  & \Equal0~0_combout )))

	.dataa(\d0|x_out[0]~0_combout ),
	.datab(\d0|x_out[6]~12_combout ),
	.datac(\d0|x_out[4]~8_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h4000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N6
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Equal1~0_combout  & (\d0|y_out[3]~6_combout  & !\d0|y_out[6]~12_combout ))

	.dataa(\Equal1~0_combout ),
	.datab(gnd),
	.datac(\d0|y_out[3]~6_combout ),
	.datad(\d0|y_out[6]~12_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h00A0;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X58_Y73_N4
dffeas \dir[0] (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(!\dir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dir[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dir[0] .is_wysiwyg = "true";
defparam \dir[0] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X65_Y73_N11
dffeas \dir[1] (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(!\dir[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dir[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dir[1] .is_wysiwyg = "true";
defparam \dir[1] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y73_N4
dffeas \dir[2] (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(\dir~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dir[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dir[2] .is_wysiwyg = "true";
defparam \dir[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X60_Y73_N18
dffeas \dir[3] (
	.clk(\tenmil|Equal0~clkctrl_outclk ),
	.d(\dir[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dir[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dir[3] .is_wysiwyg = "true";
defparam \dir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N12
cycloneive_lcell_comb \c0|led[0] (
// Equation(s):
// \c0|led [0] = (\c0|current_state.S_DRAW~q ) # (!\c0|current_state.S_CLEAR~q )

	.dataa(\c0|current_state.S_DRAW~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|current_state.S_CLEAR~q ),
	.cin(gnd),
	.combout(\c0|led [0]),
	.cout());
// synopsys translate_off
defparam \c0|led[0] .lut_mask = 16'hAAFF;
defparam \c0|led[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N28
cycloneive_lcell_comb \c0|led~1 (
// Equation(s):
// \c0|led~1_combout  = (\c0|current_state.S_WAIT~_Duplicate_1_q ) # (!\c0|current_state.S_CLEAR~q )

	.dataa(gnd),
	.datab(\c0|current_state.S_CLEAR~q ),
	.datac(gnd),
	.datad(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|led~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|led~1 .lut_mask = 16'hFF33;
defparam \c0|led~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y73_N4
dffeas \c0|current_state.S_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_WAIT .is_wysiwyg = "true";
defparam \c0|current_state.S_WAIT .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N8
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y65_N9
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N10
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y65_N11
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N12
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y65_N13
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N14
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y65_N15
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N16
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y65_N17
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N18
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N6
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [5])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [0]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N24
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N26
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N0
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N1
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [4])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N2
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~10_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y65_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N20
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y65_N21
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N22
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y65_N23
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N6
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~16_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N7
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFF8;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|VGA_HS1~0_combout ),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8111;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N24
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # (((\VGA|controller|VGA_HS1~1_combout ) # (!\VGA|controller|xCounter [9])) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|VGA_HS1~1_combout ),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFBFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N25
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N2
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N4
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N0
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout ) # 
// ((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y66_N1
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N6
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N28
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Add1~4_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [2])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~4_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y66_N29
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N8
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N22
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~6_combout ) # 
// ((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y66_N23
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N10
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N24
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Add1~8_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [4])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~8_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y66_N25
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N12
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N28
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Add1~10_combout  & (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~10_combout  & 
// (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~10_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N29
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N14
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N26
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|Add1~12_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~12_combout  & 
// (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~12_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N27
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N16
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N16
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Add1~14_combout  & (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~14_combout  & 
// (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~14_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N17
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N18
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N18
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Add1~16_combout  & (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~16_combout  & 
// (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~16_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N19
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N24
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [1] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N20
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|yCounter [9] $ (\VGA|controller|Add1~17 )

	.dataa(\VGA|controller|yCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N30
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~18_combout ) # 
// ((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y66_N31
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N8
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [2] & (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [9])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0800;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N22
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N6
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~1_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hD555;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y66_N26
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout ) # 
// ((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y66_N27
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N30
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N2
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (((\VGA|controller|yCounter [4]) # (\VGA|controller|yCounter [9])) # (!\VGA|controller|yCounter [2])) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFF7;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N20
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|VGA_VS1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFFB7;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N21
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N28
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0307;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N2
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(\VGA|controller|VGA_BLANK1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h0F00;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N3
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N0
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y66_N31
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N11
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y70_N16
cycloneive_lcell_comb \d0|writeEn~feeder (
// Equation(s):
// \d0|writeEn~feeder_combout  = \d0|always1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|always1~0_combout ),
	.cin(gnd),
	.combout(\d0|writeEn~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|writeEn~feeder .lut_mask = 16'hFF00;
defparam \d0|writeEn~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y70_N17
dffeas \d0|writeEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|writeEn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|writeEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|writeEn .is_wysiwyg = "true";
defparam \d0|writeEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N0
cycloneive_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = (\d0|writeEn~q  & (((!\d0|y_out[6]~12_combout ) # (!\VGA|writeEn~0_combout )) # (!\d0|y_out[3]~6_combout )))

	.dataa(\d0|y_out[3]~6_combout ),
	.datab(\VGA|writeEn~0_combout ),
	.datac(\d0|y_out[6]~12_combout ),
	.datad(\d0|writeEn~q ),
	.cin(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~1 .lut_mask = 16'h7F00;
defparam \VGA|writeEn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\d0|y_out[0]~0_combout  & (\d0|y_out[2]~4_combout  $ (VCC))) # (!\d0|y_out[0]~0_combout  & (\d0|y_out[2]~4_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\d0|y_out[0]~0_combout  & \d0|y_out[2]~4_combout ))

	.dataa(\d0|y_out[0]~0_combout ),
	.datab(\d0|y_out[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\d0|y_out[1]~2_combout  & ((\d0|y_out[3]~6_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\d0|y_out[3]~6_combout  & (!\VGA|user_input_translator|Add0~1 )))) # (!\d0|y_out[1]~2_combout  & 
// ((\d0|y_out[3]~6_combout  & (!\VGA|user_input_translator|Add0~1 )) # (!\d0|y_out[3]~6_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\d0|y_out[1]~2_combout  & (!\d0|y_out[3]~6_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\d0|y_out[1]~2_combout  & ((!\VGA|user_input_translator|Add0~1 ) # (!\d0|y_out[3]~6_combout ))))

	.dataa(\d0|y_out[1]~2_combout ),
	.datab(\d0|y_out[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\d0|y_out[2]~4_combout  $ (\d0|y_out[4]~8_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\d0|y_out[2]~4_combout  & ((\d0|y_out[4]~8_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\d0|y_out[2]~4_combout  & (\d0|y_out[4]~8_combout  & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\d0|y_out[2]~4_combout ),
	.datab(\d0|y_out[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\d0|y_out[5]~10_combout  & ((\d0|y_out[3]~6_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\d0|y_out[3]~6_combout  & (!\VGA|user_input_translator|Add0~5 )))) # (!\d0|y_out[5]~10_combout  & 
// ((\d0|y_out[3]~6_combout  & (!\VGA|user_input_translator|Add0~5 )) # (!\d0|y_out[3]~6_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\d0|y_out[5]~10_combout  & (!\d0|y_out[3]~6_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\d0|y_out[5]~10_combout  & ((!\VGA|user_input_translator|Add0~5 ) # (!\d0|y_out[3]~6_combout ))))

	.dataa(\d0|y_out[5]~10_combout ),
	.datab(\d0|y_out[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\d0|y_out[6]~12_combout  $ (\d0|y_out[4]~8_combout  $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\d0|y_out[6]~12_combout  & ((\d0|y_out[4]~8_combout ) # (!\VGA|user_input_translator|Add0~7 ))) # (!\d0|y_out[6]~12_combout  & (\d0|y_out[4]~8_combout  & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\d0|y_out[6]~12_combout ),
	.datab(\d0|y_out[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\d0|y_out[5]~10_combout  & (!\VGA|user_input_translator|Add0~9 )) # (!\d0|y_out[5]~10_combout  & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\d0|y_out[5]~10_combout ))

	.dataa(\d0|y_out[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\d0|y_out[6]~12_combout  & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\d0|y_out[6]~12_combout  & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\d0|y_out[6]~12_combout  & !\VGA|user_input_translator|Add0~11 ))

	.dataa(\d0|y_out[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\d0|x_out[5]~10_combout  & (\d0|y_out[0]~0_combout  $ (VCC))) # (!\d0|x_out[5]~10_combout  & (\d0|y_out[0]~0_combout  & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\d0|x_out[5]~10_combout  & \d0|y_out[0]~0_combout ))

	.dataa(\d0|x_out[5]~10_combout ),
	.datab(\d0|y_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\d0|x_out[6]~12_combout  & ((\d0|y_out[1]~2_combout  & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\d0|y_out[1]~2_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )))) # 
// (!\d0|x_out[6]~12_combout  & ((\d0|y_out[1]~2_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|y_out[1]~2_combout  & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\d0|x_out[6]~12_combout  & (!\d0|y_out[1]~2_combout  & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|x_out[6]~12_combout  & ((!\VGA|user_input_translator|mem_address[5]~1 ) # 
// (!\d0|y_out[1]~2_combout ))))

	.dataa(\d0|x_out[6]~12_combout ),
	.datab(\d0|y_out[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|mem_address[6]~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|mem_address[6]~3  & 
// VCC))
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|mem_address[6]~3 ))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(\VGA|user_input_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(\VGA|user_input_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N28
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & \VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(gnd),
	.datab(\VGA|writeEn~1_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N4
cycloneive_lcell_comb \d0|c_out~2 (
// Equation(s):
// \d0|c_out~2_combout  = (\c0|current_state.S_CLEAR~q  & (\SW[8]~input_o  & \SW[0]~input_o ))

	.dataa(gnd),
	.datab(\c0|current_state.S_CLEAR~q ),
	.datac(\SW[8]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|c_out~2 .lut_mask = 16'hC000;
defparam \d0|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N28
cycloneive_lcell_comb \d0|c_out[1]~1 (
// Equation(s):
// \d0|c_out[1]~1_combout  = ((!\c0|current_state.S_WAIT~_Duplicate_1_q  & !\c0|current_state.S_UPDATE~q )) # (!\SW[0]~input_o )

	.dataa(\c0|current_state.S_WAIT~_Duplicate_1_q ),
	.datab(\c0|current_state.S_UPDATE~q ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|c_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|c_out[1]~1 .lut_mask = 16'h11FF;
defparam \d0|c_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N5
dffeas \d0|c_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|c_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c_out[1] .is_wysiwyg = "true";
defparam \d0|c_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N26
cycloneive_lcell_comb \d0|c_out~0 (
// Equation(s):
// \d0|c_out~0_combout  = (\c0|current_state.S_CLEAR~q  & (\SW[9]~input_o  & \SW[0]~input_o ))

	.dataa(gnd),
	.datab(\c0|current_state.S_CLEAR~q ),
	.datac(\SW[9]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|c_out~0 .lut_mask = 16'hC000;
defparam \d0|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N27
dffeas \d0|c_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|c_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c_out[2] .is_wysiwyg = "true";
defparam \d0|c_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|c_out [2],\d0|c_out [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,
\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X70_Y66_N29
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y66_N25
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(gnd),
	.datab(\VGA|writeEn~1_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h000F;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|c_out [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|writeEn~1_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(gnd),
	.datab(\VGA|writeEn~1_combout ),
	.datac(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h0F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|c_out [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h5410;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFFC0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|c_out [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|c_out [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h0E02;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N30
cycloneive_lcell_comb \d0|c_out~3 (
// Equation(s):
// \d0|c_out~3_combout  = (\SW[7]~input_o  & (\c0|current_state.S_CLEAR~q  & \SW[0]~input_o ))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(\c0|current_state.S_CLEAR~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|c_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|c_out~3 .lut_mask = 16'hC000;
defparam \d0|c_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N31
dffeas \d0|c_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|c_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c_out[0] .is_wysiwyg = "true";
defparam \d0|c_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|c_out [0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|c_out [0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,
\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h3120;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\d0|c_out [0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|x_out[4]~8_combout ,\d0|x_out[3]~6_combout ,\d0|x_out[2]~4_combout ,\d0|x_out[1]~2_combout ,
\d0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
