
project_L0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fd0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  08006090  08006090  00016090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006698  08006698  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08006698  08006698  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006698  08006698  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006698  08006698  00016698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800669c  0800669c  0001669c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080066a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  20000068  08006708  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08006708  0002029c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013217  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029b9  00000000  00000000  000332a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001120  00000000  00000000  00035c60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fb0  00000000  00000000  00036d80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016fa7  00000000  00000000  00037d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e311  00000000  00000000  0004ecd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d083  00000000  00000000  0005cfe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ea06b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fbc  00000000  00000000  000ea0e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006078 	.word	0x08006078

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08006078 	.word	0x08006078

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <SPI_CS_LOW>:
 */

#include "TFT_display.h"

// ---- lower level functions ----
void SPI_CS_LOW() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_RESET);}
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	4b04      	ldr	r3, [pc, #16]	; (800040c <SPI_CS_LOW+0x18>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	2180      	movs	r1, #128	; 0x80
 80003fe:	0018      	movs	r0, r3
 8000400:	f002 fccb 	bl	8002d9a <HAL_GPIO_WritePin>
 8000404:	46c0      	nop			; (mov r8, r8)
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	50000800 	.word	0x50000800

08000410 <SPI_CS_HIGH>:

void SPI_CS_HIGH() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_SET);}
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
 8000414:	4b04      	ldr	r3, [pc, #16]	; (8000428 <SPI_CS_HIGH+0x18>)
 8000416:	2201      	movs	r2, #1
 8000418:	2180      	movs	r1, #128	; 0x80
 800041a:	0018      	movs	r0, r3
 800041c:	f002 fcbd 	bl	8002d9a <HAL_GPIO_WritePin>
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	50000800 	.word	0x50000800

0800042c <SPI_DC_LOW>:

void SPI_DC_LOW() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_RESET);}
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
 8000430:	4b04      	ldr	r3, [pc, #16]	; (8000444 <SPI_DC_LOW+0x18>)
 8000432:	2200      	movs	r2, #0
 8000434:	2140      	movs	r1, #64	; 0x40
 8000436:	0018      	movs	r0, r3
 8000438:	f002 fcaf 	bl	8002d9a <HAL_GPIO_WritePin>
 800043c:	46c0      	nop			; (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	50000400 	.word	0x50000400

08000448 <SPI_DC_HIGH>:

void SPI_DC_HIGH() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_SET);}
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
 800044c:	4b04      	ldr	r3, [pc, #16]	; (8000460 <SPI_DC_HIGH+0x18>)
 800044e:	2201      	movs	r2, #1
 8000450:	2140      	movs	r1, #64	; 0x40
 8000452:	0018      	movs	r0, r3
 8000454:	f002 fca1 	bl	8002d9a <HAL_GPIO_WritePin>
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	50000400 	.word	0x50000400

08000464 <sendCommand>:

// still ripped but now im changing it
void sendCommand(uint8_t cmd, uint8_t *args, uint16_t numArgs, SPI_HandleTypeDef *hspi) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	60b9      	str	r1, [r7, #8]
 800046c:	0011      	movs	r1, r2
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	230f      	movs	r3, #15
 8000472:	18fb      	adds	r3, r7, r3
 8000474:	1c02      	adds	r2, r0, #0
 8000476:	701a      	strb	r2, [r3, #0]
 8000478:	230c      	movs	r3, #12
 800047a:	18fb      	adds	r3, r7, r3
 800047c:	1c0a      	adds	r2, r1, #0
 800047e:	801a      	strh	r2, [r3, #0]
	while (HAL_SPI_GetState(hspi) == HAL_SPI_STATE_BUSY_TX);		// block next transfer request while DMA transfer is ongoing
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	0018      	movs	r0, r3
 8000486:	f004 fcbb 	bl	8004e00 <HAL_SPI_GetState>
 800048a:	0003      	movs	r3, r0
 800048c:	2b03      	cmp	r3, #3
 800048e:	d0f8      	beq.n	8000482 <sendCommand+0x1e>
	SPI_CS_LOW();	// chip select
 8000490:	f7ff ffb0 	bl	80003f4 <SPI_CS_LOW>

	SPI_DC_LOW();	// command mode
 8000494:	f7ff ffca 	bl	800042c <SPI_DC_LOW>
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);	// not using DMA bc it's only 1 byte
 8000498:	23fa      	movs	r3, #250	; 0xfa
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	220f      	movs	r2, #15
 800049e:	18b9      	adds	r1, r7, r2
 80004a0:	6878      	ldr	r0, [r7, #4]
 80004a2:	2201      	movs	r2, #1
 80004a4:	f004 f994 	bl	80047d0 <HAL_SPI_Transmit>

	SPI_DC_HIGH();	// data mode
 80004a8:	f7ff ffce 	bl	8000448 <SPI_DC_HIGH>
	if (numArgs) {
 80004ac:	230c      	movs	r3, #12
 80004ae:	18fb      	adds	r3, r7, r3
 80004b0:	881b      	ldrh	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d007      	beq.n	80004c6 <sendCommand+0x62>
		HAL_SPI_Transmit_DMA(hspi, args, numArgs);
 80004b6:	230c      	movs	r3, #12
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	881a      	ldrh	r2, [r3, #0]
 80004bc:	68b9      	ldr	r1, [r7, #8]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	0018      	movs	r0, r3
 80004c2:	f004 fad3 	bl	8004a6c <HAL_SPI_Transmit_DMA>
	}

//	SPI_CS_HIGH();	// chip select disable
}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	46bd      	mov	sp, r7
 80004ca:	b004      	add	sp, #16
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <HAL_SPI_TxCpltCallback>:

// DMA callback on transfer compelete
// using only for sending data, but not commands
// dont send request when transfer is ongoing
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	if (HAL_GPIO_ReadPin(CS_GPIO, CS_PIN) == GPIO_PIN_RESET) SPI_CS_HIGH();	// chip select disable
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <HAL_SPI_TxCpltCallback+0x24>)
 80004da:	2180      	movs	r1, #128	; 0x80
 80004dc:	0018      	movs	r0, r3
 80004de:	f002 fc3f 	bl	8002d60 <HAL_GPIO_ReadPin>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d101      	bne.n	80004ea <HAL_SPI_TxCpltCallback+0x1a>
 80004e6:	f7ff ff93 	bl	8000410 <SPI_CS_HIGH>
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b002      	add	sp, #8
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	50000800 	.word	0x50000800

080004f8 <displayInit>:

// array parser heavily based on Adafruit library code
void displayInit(uint8_t *args, SPI_HandleTypeDef *hspi) {
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
	uint8_t  numCommands, cmd, numArgs;
	uint16_t ms;
	uint8_t index = 0;
 8000502:	220b      	movs	r2, #11
 8000504:	0011      	movs	r1, r2
 8000506:	18bb      	adds	r3, r7, r2
 8000508:	2200      	movs	r2, #0
 800050a:	701a      	strb	r2, [r3, #0]
	uint8_t data;

	numCommands = args[index++];   // Number of commands to follow
 800050c:	000a      	movs	r2, r1
 800050e:	18bb      	adds	r3, r7, r2
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	18ba      	adds	r2, r7, r2
 8000514:	1c59      	adds	r1, r3, #1
 8000516:	7011      	strb	r1, [r2, #0]
 8000518:	001a      	movs	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	189a      	adds	r2, r3, r2
 800051e:	230f      	movs	r3, #15
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	7812      	ldrb	r2, [r2, #0]
 8000524:	701a      	strb	r2, [r3, #0]
	while(numCommands--) {                 // For each command...
 8000526:	e05e      	b.n	80005e6 <displayInit+0xee>
		cmd = args[index++];         // Read command
 8000528:	200b      	movs	r0, #11
 800052a:	183b      	adds	r3, r7, r0
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	183a      	adds	r2, r7, r0
 8000530:	1c59      	adds	r1, r3, #1
 8000532:	7011      	strb	r1, [r2, #0]
 8000534:	001a      	movs	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	189a      	adds	r2, r3, r2
 800053a:	230a      	movs	r3, #10
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	7812      	ldrb	r2, [r2, #0]
 8000540:	701a      	strb	r2, [r3, #0]
		numArgs  = args[index++];    // Number of args to follow
 8000542:	183b      	adds	r3, r7, r0
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	183a      	adds	r2, r7, r0
 8000548:	1c59      	adds	r1, r3, #1
 800054a:	7011      	strb	r1, [r2, #0]
 800054c:	001a      	movs	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	189a      	adds	r2, r3, r2
 8000552:	2609      	movs	r6, #9
 8000554:	19bb      	adds	r3, r7, r6
 8000556:	7812      	ldrb	r2, [r2, #0]
 8000558:	701a      	strb	r2, [r3, #0]
		ms       = numArgs & ST_CMD_DELAY;   // If hibit set, delay follows args
 800055a:	19bb      	adds	r3, r7, r6
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	b29a      	uxth	r2, r3
 8000560:	210c      	movs	r1, #12
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	400a      	ands	r2, r1
 8000568:	801a      	strh	r2, [r3, #0]
		numArgs &= ~ST_CMD_DELAY;            // Mask out delay bit
 800056a:	19bb      	adds	r3, r7, r6
 800056c:	19ba      	adds	r2, r7, r6
 800056e:	7812      	ldrb	r2, [r2, #0]
 8000570:	217f      	movs	r1, #127	; 0x7f
 8000572:	400a      	ands	r2, r1
 8000574:	701a      	strb	r2, [r3, #0]
		sendCommand(cmd, &args[index], numArgs, hspi);
 8000576:	0005      	movs	r5, r0
 8000578:	183b      	adds	r3, r7, r0
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	18d1      	adds	r1, r2, r3
 8000580:	19bb      	adds	r3, r7, r6
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	b29a      	uxth	r2, r3
 8000586:	683c      	ldr	r4, [r7, #0]
 8000588:	230a      	movs	r3, #10
 800058a:	18fb      	adds	r3, r7, r3
 800058c:	7818      	ldrb	r0, [r3, #0]
 800058e:	0023      	movs	r3, r4
 8000590:	f7ff ff68 	bl	8000464 <sendCommand>
		index += numArgs;
 8000594:	0028      	movs	r0, r5
 8000596:	183b      	adds	r3, r7, r0
 8000598:	1839      	adds	r1, r7, r0
 800059a:	19ba      	adds	r2, r7, r6
 800059c:	7809      	ldrb	r1, [r1, #0]
 800059e:	7812      	ldrb	r2, [r2, #0]
 80005a0:	188a      	adds	r2, r1, r2
 80005a2:	701a      	strb	r2, [r3, #0]

		if(ms) {
 80005a4:	210c      	movs	r1, #12
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d01b      	beq.n	80005e6 <displayInit+0xee>
			ms = args[index++]; // Read post-command delay time (ms)
 80005ae:	220b      	movs	r2, #11
 80005b0:	18bb      	adds	r3, r7, r2
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	18ba      	adds	r2, r7, r2
 80005b6:	1c59      	adds	r1, r3, #1
 80005b8:	7011      	strb	r1, [r2, #0]
 80005ba:	001a      	movs	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	189b      	adds	r3, r3, r2
 80005c0:	781a      	ldrb	r2, [r3, #0]
 80005c2:	210c      	movs	r1, #12
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	801a      	strh	r2, [r3, #0]
			if(ms == 255) ms = 500;     // If 255, delay for 500 ms
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	2bff      	cmp	r3, #255	; 0xff
 80005ce:	d104      	bne.n	80005da <displayInit+0xe2>
 80005d0:	230c      	movs	r3, #12
 80005d2:	18fb      	adds	r3, r7, r3
 80005d4:	22fa      	movs	r2, #250	; 0xfa
 80005d6:	0052      	lsls	r2, r2, #1
 80005d8:	801a      	strh	r2, [r3, #0]
			HAL_Delay(ms);
 80005da:	230c      	movs	r3, #12
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	881b      	ldrh	r3, [r3, #0]
 80005e0:	0018      	movs	r0, r3
 80005e2:	f001 fd13 	bl	800200c <HAL_Delay>
	while(numCommands--) {                 // For each command...
 80005e6:	220f      	movs	r2, #15
 80005e8:	18bb      	adds	r3, r7, r2
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	18ba      	adds	r2, r7, r2
 80005ee:	1e59      	subs	r1, r3, #1
 80005f0:	7011      	strb	r1, [r2, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d198      	bne.n	8000528 <displayInit+0x30>
		}
	}

	// note: this line may be doing more work than I think
	// (hard to read in datasheet)
	data = 0xC0;
 80005f6:	2108      	movs	r1, #8
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	22c0      	movs	r2, #192	; 0xc0
 80005fc:	701a      	strb	r2, [r3, #0]
	sendCommand(ST77XX_MADCTL, &data, 1, hspi);
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	1879      	adds	r1, r7, r1
 8000602:	2201      	movs	r2, #1
 8000604:	2036      	movs	r0, #54	; 0x36
 8000606:	f7ff ff2d 	bl	8000464 <sendCommand>
}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	b005      	add	sp, #20
 8000610:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000614 <TFT_startup>:

void TFT_startup(SPI_HandleTypeDef *hspi) {
 8000614:	b590      	push	{r4, r7, lr}
 8000616:	b0a3      	sub	sp, #140	; 0x8c
 8000618:	af02      	add	r7, sp, #8
 800061a:	6078      	str	r0, [r7, #4]
	// startup sequence: rcmd1->rcmd2red->rcmd3
	uint8_t initCommands[] = {
 800061c:	240c      	movs	r4, #12
 800061e:	193a      	adds	r2, r7, r4
 8000620:	4b14      	ldr	r3, [pc, #80]	; (8000674 <TFT_startup+0x60>)
 8000622:	0010      	movs	r0, r2
 8000624:	0019      	movs	r1, r3
 8000626:	2371      	movs	r3, #113	; 0x71
 8000628:	001a      	movs	r2, r3
 800062a:	f005 f915 	bl	8005858 <memcpy>
			10,                           //     10 ms delay
		ST77XX_DISPON,    ST_CMD_DELAY, //  4: Main screen turn on, no args w/delay
			100	                        //     100 ms delay
	};

	displayInit(initCommands, hspi);
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	193b      	adds	r3, r7, r4
 8000632:	0011      	movs	r1, r2
 8000634:	0018      	movs	r0, r3
 8000636:	f7ff ff5f 	bl	80004f8 <displayInit>
	setAddrWindow(0, 0, WIDTH, HEIGHT, hspi);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	23a0      	movs	r3, #160	; 0xa0
 8000640:	2280      	movs	r2, #128	; 0x80
 8000642:	2100      	movs	r1, #0
 8000644:	2000      	movs	r0, #0
 8000646:	f000 f821 	bl	800068c <setAddrWindow>

	// set the global variables
	cursorX = 0;
 800064a:	4b0b      	ldr	r3, [pc, #44]	; (8000678 <TFT_startup+0x64>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
	cursorY = 0;
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <TFT_startup+0x68>)
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
	textSize = 1;
 8000656:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <TFT_startup+0x6c>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
	textColor = ST77XX_BLACK;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <TFT_startup+0x70>)
 800065e:	2200      	movs	r2, #0
 8000660:	801a      	strh	r2, [r3, #0]
	bg = ST77XX_WHITE;
 8000662:	4b09      	ldr	r3, [pc, #36]	; (8000688 <TFT_startup+0x74>)
 8000664:	2201      	movs	r2, #1
 8000666:	4252      	negs	r2, r2
 8000668:	801a      	strh	r2, [r3, #0]
}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b021      	add	sp, #132	; 0x84
 8000670:	bd90      	pop	{r4, r7, pc}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	08006090 	.word	0x08006090
 8000678:	20000084 	.word	0x20000084
 800067c:	20000085 	.word	0x20000085
 8000680:	20000086 	.word	0x20000086
 8000684:	20000088 	.word	0x20000088
 8000688:	2000008a 	.word	0x2000008a

0800068c <setAddrWindow>:

// draw something: set addr window -> write to ram memory
// sets specific area on display to write pixels to
// x and y for upper left corner, w for width, h for height
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SPI_HandleTypeDef *hspi) {
 800068c:	b5b0      	push	{r4, r5, r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	0005      	movs	r5, r0
 8000694:	000c      	movs	r4, r1
 8000696:	0010      	movs	r0, r2
 8000698:	0019      	movs	r1, r3
 800069a:	1dbb      	adds	r3, r7, #6
 800069c:	1c2a      	adds	r2, r5, #0
 800069e:	801a      	strh	r2, [r3, #0]
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	1c22      	adds	r2, r4, #0
 80006a4:	801a      	strh	r2, [r3, #0]
 80006a6:	1cbb      	adds	r3, r7, #2
 80006a8:	1c02      	adds	r2, r0, #0
 80006aa:	801a      	strh	r2, [r3, #0]
 80006ac:	003b      	movs	r3, r7
 80006ae:	1c0a      	adds	r2, r1, #0
 80006b0:	801a      	strh	r2, [r3, #0]
	// not really needed for our display
	x += _xstart;
 80006b2:	1dbb      	adds	r3, r7, #6
 80006b4:	1dba      	adds	r2, r7, #6
 80006b6:	8812      	ldrh	r2, [r2, #0]
 80006b8:	801a      	strh	r2, [r3, #0]
	y += _ystart;
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	1d3a      	adds	r2, r7, #4
 80006be:	8812      	ldrh	r2, [r2, #0]
 80006c0:	801a      	strh	r2, [r3, #0]

	uint8_t temp[4];
	temp[0] = (x & (0xFF00)) >> 8;
 80006c2:	1dbb      	adds	r3, r7, #6
 80006c4:	881b      	ldrh	r3, [r3, #0]
 80006c6:	0a1b      	lsrs	r3, r3, #8
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	210c      	movs	r1, #12
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	701a      	strb	r2, [r3, #0]
	temp[1] = x & (0xFF);
 80006d2:	1dbb      	adds	r3, r7, #6
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	705a      	strb	r2, [r3, #1]
	temp[2] = ((x+w-1) & (0xFF00)) >> 8;
 80006dc:	1dbb      	adds	r3, r7, #6
 80006de:	881a      	ldrh	r2, [r3, #0]
 80006e0:	1cbb      	adds	r3, r7, #2
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	18d3      	adds	r3, r2, r3
 80006e6:	3b01      	subs	r3, #1
 80006e8:	121b      	asrs	r3, r3, #8
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	709a      	strb	r2, [r3, #2]
	temp[3] = (x+w-1) & (0xFF);
 80006f0:	1dbb      	adds	r3, r7, #6
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	1cbb      	adds	r3, r7, #2
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	18d3      	adds	r3, r2, r3
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	3b01      	subs	r3, #1
 8000702:	b2da      	uxtb	r2, r3
 8000704:	187b      	adds	r3, r7, r1
 8000706:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_CASET, temp, 4, hspi);
 8000708:	6a3b      	ldr	r3, [r7, #32]
 800070a:	000c      	movs	r4, r1
 800070c:	1879      	adds	r1, r7, r1
 800070e:	2204      	movs	r2, #4
 8000710:	202a      	movs	r0, #42	; 0x2a
 8000712:	f7ff fea7 	bl	8000464 <sendCommand>

	temp[0] = (y & (0xFF00)) >> 8;
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	0a1b      	lsrs	r3, r3, #8
 800071c:	b29b      	uxth	r3, r3
 800071e:	b2da      	uxtb	r2, r3
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	701a      	strb	r2, [r3, #0]
	temp[1] = y & (0xFF);
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	b2da      	uxtb	r2, r3
 800072c:	187b      	adds	r3, r7, r1
 800072e:	705a      	strb	r2, [r3, #1]
	temp[2] = ((y+h-1) & (0xFF00)) >> 8;
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	881a      	ldrh	r2, [r3, #0]
 8000734:	003b      	movs	r3, r7
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	18d3      	adds	r3, r2, r3
 800073a:	3b01      	subs	r3, #1
 800073c:	121b      	asrs	r3, r3, #8
 800073e:	b2da      	uxtb	r2, r3
 8000740:	187b      	adds	r3, r7, r1
 8000742:	709a      	strb	r2, [r3, #2]
	temp[3] = (y+h-1) & (0x00FF);
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	881b      	ldrh	r3, [r3, #0]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	003b      	movs	r3, r7
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	18d3      	adds	r3, r2, r3
 8000752:	b2db      	uxtb	r3, r3
 8000754:	3b01      	subs	r3, #1
 8000756:	b2da      	uxtb	r2, r3
 8000758:	187b      	adds	r3, r7, r1
 800075a:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_RASET, temp, 4, hspi);
 800075c:	6a3b      	ldr	r3, [r7, #32]
 800075e:	1879      	adds	r1, r7, r1
 8000760:	2204      	movs	r2, #4
 8000762:	202b      	movs	r0, #43	; 0x2b
 8000764:	f7ff fe7e 	bl	8000464 <sendCommand>
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b004      	add	sp, #16
 800076e:	bdb0      	pop	{r4, r5, r7, pc}

08000770 <colorFixer>:
// 8-bit spi bus wants msb first; in array, lowest index is sent first
// because L4 is little-endian
//   for 16-bit value, it sends lower byte before upper byte
//   resulting in device thinking lower byte is upper byte
// this switches byte order around
uint16_t colorFixer(uint16_t color) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	0002      	movs	r2, r0
 8000778:	1dbb      	adds	r3, r7, #6
 800077a:	801a      	strh	r2, [r3, #0]
	uint8_t a = color & 0xFF;
 800077c:	210f      	movs	r1, #15
 800077e:	187b      	adds	r3, r7, r1
 8000780:	1dba      	adds	r2, r7, #6
 8000782:	8812      	ldrh	r2, [r2, #0]
 8000784:	701a      	strb	r2, [r3, #0]
	uint8_t b = (color & 0xFF00) >> 8;
 8000786:	1dbb      	adds	r3, r7, #6
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	0a1b      	lsrs	r3, r3, #8
 800078c:	b29a      	uxth	r2, r3
 800078e:	200e      	movs	r0, #14
 8000790:	183b      	adds	r3, r7, r0
 8000792:	701a      	strb	r2, [r3, #0]
	uint16_t ret = (a << 8) | b;
 8000794:	187b      	adds	r3, r7, r1
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	021b      	lsls	r3, r3, #8
 800079a:	b21a      	sxth	r2, r3
 800079c:	183b      	adds	r3, r7, r0
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	4313      	orrs	r3, r2
 80007a4:	b21a      	sxth	r2, r3
 80007a6:	210c      	movs	r1, #12
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	801a      	strh	r2, [r3, #0]

	return ret;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	881b      	ldrh	r3, [r3, #0]
}
 80007b0:	0018      	movs	r0, r3
 80007b2:	46bd      	mov	sp, r7
 80007b4:	b004      	add	sp, #16
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <drawPixel>:

void drawPixel(uint8_t x, uint8_t y, uint16_t color, SPI_HandleTypeDef *hspi) {
 80007b8:	b590      	push	{r4, r7, lr}
 80007ba:	b087      	sub	sp, #28
 80007bc:	af02      	add	r7, sp, #8
 80007be:	0004      	movs	r4, r0
 80007c0:	0008      	movs	r0, r1
 80007c2:	0011      	movs	r1, r2
 80007c4:	603b      	str	r3, [r7, #0]
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	1c22      	adds	r2, r4, #0
 80007ca:	701a      	strb	r2, [r3, #0]
 80007cc:	1dbb      	adds	r3, r7, #6
 80007ce:	1c02      	adds	r2, r0, #0
 80007d0:	701a      	strb	r2, [r3, #0]
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	1c0a      	adds	r2, r1, #0
 80007d6:	801a      	strh	r2, [r3, #0]
	// bounds checking
	// just don't draw if pixel is out of bounds
	if ((x > WIDTH) || (x < 0) || (y > HEIGHT) || (y < 0)) return;
 80007d8:	1dfb      	adds	r3, r7, #7
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b80      	cmp	r3, #128	; 0x80
 80007de:	d820      	bhi.n	8000822 <drawPixel+0x6a>
 80007e0:	1dbb      	adds	r3, r7, #6
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2ba0      	cmp	r3, #160	; 0xa0
 80007e6:	d81c      	bhi.n	8000822 <drawPixel+0x6a>

	setAddrWindow(x, y, 1, 1, hspi);
 80007e8:	1dfb      	adds	r3, r7, #7
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	b298      	uxth	r0, r3
 80007ee:	1dbb      	adds	r3, r7, #6
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	b299      	uxth	r1, r3
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	9300      	str	r3, [sp, #0]
 80007f8:	2301      	movs	r3, #1
 80007fa:	2201      	movs	r2, #1
 80007fc:	f7ff ff46 	bl	800068c <setAddrWindow>
	uint16_t tempColor = colorFixer(color);		// else we're using address of something passed by value
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	0018      	movs	r0, r3
 8000806:	f7ff ffb3 	bl	8000770 <colorFixer>
 800080a:	0003      	movs	r3, r0
 800080c:	001a      	movs	r2, r3
 800080e:	210e      	movs	r1, #14
 8000810:	187b      	adds	r3, r7, r1
 8000812:	801a      	strh	r2, [r3, #0]
	sendCommand(ST77XX_RAMWR, &tempColor, 2, hspi);
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	1879      	adds	r1, r7, r1
 8000818:	2202      	movs	r2, #2
 800081a:	202c      	movs	r0, #44	; 0x2c
 800081c:	f7ff fe22 	bl	8000464 <sendCommand>
 8000820:	e000      	b.n	8000824 <drawPixel+0x6c>
	if ((x > WIDTH) || (x < 0) || (y > HEIGHT) || (y < 0)) return;
 8000822:	46c0      	nop			; (mov r8, r8)
}
 8000824:	46bd      	mov	sp, r7
 8000826:	b005      	add	sp, #20
 8000828:	bd90      	pop	{r4, r7, pc}

0800082a <drawHLine>:

void drawHLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 800082a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800082c:	b091      	sub	sp, #68	; 0x44
 800082e:	af02      	add	r7, sp, #8
 8000830:	000c      	movs	r4, r1
 8000832:	0016      	movs	r6, r2
 8000834:	0019      	movs	r1, r3
 8000836:	2327      	movs	r3, #39	; 0x27
 8000838:	18fa      	adds	r2, r7, r3
 800083a:	1c03      	adds	r3, r0, #0
 800083c:	7013      	strb	r3, [r2, #0]
 800083e:	2326      	movs	r3, #38	; 0x26
 8000840:	18fb      	adds	r3, r7, r3
 8000842:	1c22      	adds	r2, r4, #0
 8000844:	701a      	strb	r2, [r3, #0]
 8000846:	2325      	movs	r3, #37	; 0x25
 8000848:	18fb      	adds	r3, r7, r3
 800084a:	1c32      	adds	r2, r6, #0
 800084c:	701a      	strb	r2, [r3, #0]
 800084e:	2322      	movs	r3, #34	; 0x22
 8000850:	18fb      	adds	r3, r7, r3
 8000852:	1c0a      	adds	r2, r1, #0
 8000854:	801a      	strh	r2, [r3, #0]
 8000856:	466b      	mov	r3, sp
 8000858:	001e      	movs	r6, r3
	// bounds checking
	if (x < 0) x = 0;						// don't set x out of bounds
	if (x > WIDTH) x = WIDTH;
 800085a:	2327      	movs	r3, #39	; 0x27
 800085c:	18fb      	adds	r3, r7, r3
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	2b80      	cmp	r3, #128	; 0x80
 8000862:	d903      	bls.n	800086c <drawHLine+0x42>
 8000864:	2327      	movs	r3, #39	; 0x27
 8000866:	18fb      	adds	r3, r7, r3
 8000868:	2280      	movs	r2, #128	; 0x80
 800086a:	701a      	strb	r2, [r3, #0]
	if (x+size > WIDTH) size = WIDTH-x;		// don't set size so line draws out of bounds
 800086c:	2327      	movs	r3, #39	; 0x27
 800086e:	18fb      	adds	r3, r7, r3
 8000870:	781a      	ldrb	r2, [r3, #0]
 8000872:	2325      	movs	r3, #37	; 0x25
 8000874:	18fb      	adds	r3, r7, r3
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	18d3      	adds	r3, r2, r3
 800087a:	2b80      	cmp	r3, #128	; 0x80
 800087c:	dd08      	ble.n	8000890 <drawHLine+0x66>
 800087e:	2325      	movs	r3, #37	; 0x25
 8000880:	18fb      	adds	r3, r7, r3
 8000882:	2227      	movs	r2, #39	; 0x27
 8000884:	18ba      	adds	r2, r7, r2
 8000886:	7812      	ldrb	r2, [r2, #0]
 8000888:	2180      	movs	r1, #128	; 0x80
 800088a:	4249      	negs	r1, r1
 800088c:	1a8a      	subs	r2, r1, r2
 800088e:	701a      	strb	r2, [r3, #0]
	if (x+size < 0) size = 0-x;
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 8000890:	2326      	movs	r3, #38	; 0x26
 8000892:	18fb      	adds	r3, r7, r3
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	2ba0      	cmp	r3, #160	; 0xa0
 8000898:	d868      	bhi.n	800096c <drawHLine+0x142>

	setAddrWindow(x, y, size, 1, hspi);
 800089a:	2327      	movs	r3, #39	; 0x27
 800089c:	18fb      	adds	r3, r7, r3
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b298      	uxth	r0, r3
 80008a2:	2326      	movs	r3, #38	; 0x26
 80008a4:	18fb      	adds	r3, r7, r3
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	b299      	uxth	r1, r3
 80008aa:	2325      	movs	r3, #37	; 0x25
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008b4:	9300      	str	r3, [sp, #0]
 80008b6:	2301      	movs	r3, #1
 80008b8:	f7ff fee8 	bl	800068c <setAddrWindow>
	uint16_t colors[size];
 80008bc:	2325      	movs	r3, #37	; 0x25
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	001a      	movs	r2, r3
 80008c4:	3a01      	subs	r2, #1
 80008c6:	633a      	str	r2, [r7, #48]	; 0x30
 80008c8:	60bb      	str	r3, [r7, #8]
 80008ca:	2200      	movs	r2, #0
 80008cc:	60fa      	str	r2, [r7, #12]
 80008ce:	68b8      	ldr	r0, [r7, #8]
 80008d0:	68f9      	ldr	r1, [r7, #12]
 80008d2:	0002      	movs	r2, r0
 80008d4:	0f12      	lsrs	r2, r2, #28
 80008d6:	000c      	movs	r4, r1
 80008d8:	0124      	lsls	r4, r4, #4
 80008da:	61fc      	str	r4, [r7, #28]
 80008dc:	69fc      	ldr	r4, [r7, #28]
 80008de:	4314      	orrs	r4, r2
 80008e0:	61fc      	str	r4, [r7, #28]
 80008e2:	0002      	movs	r2, r0
 80008e4:	0112      	lsls	r2, r2, #4
 80008e6:	61ba      	str	r2, [r7, #24]
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	2200      	movs	r2, #0
 80008ec:	607a      	str	r2, [r7, #4]
 80008ee:	6838      	ldr	r0, [r7, #0]
 80008f0:	6879      	ldr	r1, [r7, #4]
 80008f2:	0002      	movs	r2, r0
 80008f4:	0f12      	lsrs	r2, r2, #28
 80008f6:	000c      	movs	r4, r1
 80008f8:	0124      	lsls	r4, r4, #4
 80008fa:	617c      	str	r4, [r7, #20]
 80008fc:	697c      	ldr	r4, [r7, #20]
 80008fe:	4314      	orrs	r4, r2
 8000900:	617c      	str	r4, [r7, #20]
 8000902:	0002      	movs	r2, r0
 8000904:	0112      	lsls	r2, r2, #4
 8000906:	613a      	str	r2, [r7, #16]
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	3301      	adds	r3, #1
 800090c:	3307      	adds	r3, #7
 800090e:	08db      	lsrs	r3, r3, #3
 8000910:	00db      	lsls	r3, r3, #3
 8000912:	466a      	mov	r2, sp
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	469d      	mov	sp, r3
 8000918:	ab02      	add	r3, sp, #8
 800091a:	3301      	adds	r3, #1
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i = 0; i < size; i++) {		// better way to make array of 1 color; SPI without moving address of sent?
 8000922:	2300      	movs	r3, #0
 8000924:	637b      	str	r3, [r7, #52]	; 0x34
 8000926:	e00e      	b.n	8000946 <drawHLine+0x11c>
		colors[i] = colorFixer(color);
 8000928:	2322      	movs	r3, #34	; 0x22
 800092a:	18fb      	adds	r3, r7, r3
 800092c:	881b      	ldrh	r3, [r3, #0]
 800092e:	0018      	movs	r0, r3
 8000930:	f7ff ff1e 	bl	8000770 <colorFixer>
 8000934:	0003      	movs	r3, r0
 8000936:	0019      	movs	r1, r3
 8000938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800093a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800093c:	0052      	lsls	r2, r2, #1
 800093e:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < size; i++) {		// better way to make array of 1 color; SPI without moving address of sent?
 8000940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000942:	3301      	adds	r3, #1
 8000944:	637b      	str	r3, [r7, #52]	; 0x34
 8000946:	2325      	movs	r3, #37	; 0x25
 8000948:	18fb      	adds	r3, r7, r3
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800094e:	429a      	cmp	r2, r3
 8000950:	dbea      	blt.n	8000928 <drawHLine+0xfe>
//		colors[i] = color;
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
 8000952:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000954:	2325      	movs	r3, #37	; 0x25
 8000956:	18fb      	adds	r3, r7, r3
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	b29b      	uxth	r3, r3
 800095c:	18db      	adds	r3, r3, r3
 800095e:	b29a      	uxth	r2, r3
 8000960:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000962:	202c      	movs	r0, #44	; 0x2c
 8000964:	f7ff fd7e 	bl	8000464 <sendCommand>
 8000968:	46b5      	mov	sp, r6
 800096a:	e001      	b.n	8000970 <drawHLine+0x146>
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46b5      	mov	sp, r6
}
 8000970:	46bd      	mov	sp, r7
 8000972:	b00f      	add	sp, #60	; 0x3c
 8000974:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000976 <drawVLine>:

void drawVLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 8000976:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000978:	b091      	sub	sp, #68	; 0x44
 800097a:	af02      	add	r7, sp, #8
 800097c:	000c      	movs	r4, r1
 800097e:	0016      	movs	r6, r2
 8000980:	0019      	movs	r1, r3
 8000982:	2327      	movs	r3, #39	; 0x27
 8000984:	18fa      	adds	r2, r7, r3
 8000986:	1c03      	adds	r3, r0, #0
 8000988:	7013      	strb	r3, [r2, #0]
 800098a:	2326      	movs	r3, #38	; 0x26
 800098c:	18fb      	adds	r3, r7, r3
 800098e:	1c22      	adds	r2, r4, #0
 8000990:	701a      	strb	r2, [r3, #0]
 8000992:	2325      	movs	r3, #37	; 0x25
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	1c32      	adds	r2, r6, #0
 8000998:	701a      	strb	r2, [r3, #0]
 800099a:	2322      	movs	r3, #34	; 0x22
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	1c0a      	adds	r2, r1, #0
 80009a0:	801a      	strh	r2, [r3, #0]
 80009a2:	466b      	mov	r3, sp
 80009a4:	001e      	movs	r6, r3
	// bounds checking
	if (y < 0) x = 0;						// don't set x out of bounds
	if (y > HEIGHT) x = HEIGHT;
 80009a6:	2326      	movs	r3, #38	; 0x26
 80009a8:	18fb      	adds	r3, r7, r3
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2ba0      	cmp	r3, #160	; 0xa0
 80009ae:	d903      	bls.n	80009b8 <drawVLine+0x42>
 80009b0:	2327      	movs	r3, #39	; 0x27
 80009b2:	18fb      	adds	r3, r7, r3
 80009b4:	22a0      	movs	r2, #160	; 0xa0
 80009b6:	701a      	strb	r2, [r3, #0]
	if (y+size > HEIGHT) size = HEIGHT-y;	// don't set size so line draws out of bounds
 80009b8:	2326      	movs	r3, #38	; 0x26
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	781a      	ldrb	r2, [r3, #0]
 80009be:	2325      	movs	r3, #37	; 0x25
 80009c0:	18fb      	adds	r3, r7, r3
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	18d3      	adds	r3, r2, r3
 80009c6:	2ba0      	cmp	r3, #160	; 0xa0
 80009c8:	dd08      	ble.n	80009dc <drawVLine+0x66>
 80009ca:	2325      	movs	r3, #37	; 0x25
 80009cc:	18fb      	adds	r3, r7, r3
 80009ce:	2226      	movs	r2, #38	; 0x26
 80009d0:	18ba      	adds	r2, r7, r2
 80009d2:	7812      	ldrb	r2, [r2, #0]
 80009d4:	2160      	movs	r1, #96	; 0x60
 80009d6:	4249      	negs	r1, r1
 80009d8:	1a8a      	subs	r2, r1, r2
 80009da:	701a      	strb	r2, [r3, #0]
	if (y+size < 0) size = 0-y;
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if y is out of bounds
 80009dc:	2327      	movs	r3, #39	; 0x27
 80009de:	18fb      	adds	r3, r7, r3
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b80      	cmp	r3, #128	; 0x80
 80009e4:	d869      	bhi.n	8000aba <drawVLine+0x144>

	setAddrWindow(x, y, 1, size, hspi);
 80009e6:	2327      	movs	r3, #39	; 0x27
 80009e8:	18fb      	adds	r3, r7, r3
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	b298      	uxth	r0, r3
 80009ee:	2326      	movs	r3, #38	; 0x26
 80009f0:	18fb      	adds	r3, r7, r3
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b299      	uxth	r1, r3
 80009f6:	2325      	movs	r3, #37	; 0x25
 80009f8:	18fb      	adds	r3, r7, r3
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a00:	9300      	str	r3, [sp, #0]
 8000a02:	0013      	movs	r3, r2
 8000a04:	2201      	movs	r2, #1
 8000a06:	f7ff fe41 	bl	800068c <setAddrWindow>
	uint16_t colors[size];
 8000a0a:	2325      	movs	r3, #37	; 0x25
 8000a0c:	18fb      	adds	r3, r7, r3
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	001a      	movs	r2, r3
 8000a12:	3a01      	subs	r2, #1
 8000a14:	633a      	str	r2, [r7, #48]	; 0x30
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	60fa      	str	r2, [r7, #12]
 8000a1c:	68b8      	ldr	r0, [r7, #8]
 8000a1e:	68f9      	ldr	r1, [r7, #12]
 8000a20:	0002      	movs	r2, r0
 8000a22:	0f12      	lsrs	r2, r2, #28
 8000a24:	000c      	movs	r4, r1
 8000a26:	0124      	lsls	r4, r4, #4
 8000a28:	61fc      	str	r4, [r7, #28]
 8000a2a:	69fc      	ldr	r4, [r7, #28]
 8000a2c:	4314      	orrs	r4, r2
 8000a2e:	61fc      	str	r4, [r7, #28]
 8000a30:	0002      	movs	r2, r0
 8000a32:	0112      	lsls	r2, r2, #4
 8000a34:	61ba      	str	r2, [r7, #24]
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	2200      	movs	r2, #0
 8000a3a:	607a      	str	r2, [r7, #4]
 8000a3c:	6838      	ldr	r0, [r7, #0]
 8000a3e:	6879      	ldr	r1, [r7, #4]
 8000a40:	0002      	movs	r2, r0
 8000a42:	0f12      	lsrs	r2, r2, #28
 8000a44:	000c      	movs	r4, r1
 8000a46:	0124      	lsls	r4, r4, #4
 8000a48:	617c      	str	r4, [r7, #20]
 8000a4a:	697c      	ldr	r4, [r7, #20]
 8000a4c:	4314      	orrs	r4, r2
 8000a4e:	617c      	str	r4, [r7, #20]
 8000a50:	0002      	movs	r2, r0
 8000a52:	0112      	lsls	r2, r2, #4
 8000a54:	613a      	str	r2, [r7, #16]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	3301      	adds	r3, #1
 8000a5a:	3307      	adds	r3, #7
 8000a5c:	08db      	lsrs	r3, r3, #3
 8000a5e:	00db      	lsls	r3, r3, #3
 8000a60:	466a      	mov	r2, sp
 8000a62:	1ad3      	subs	r3, r2, r3
 8000a64:	469d      	mov	sp, r3
 8000a66:	ab02      	add	r3, sp, #8
 8000a68:	3301      	adds	r3, #1
 8000a6a:	085b      	lsrs	r3, r3, #1
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i = 0; i < size; i++) {		// there has to be a better way to make array of 1 color
 8000a70:	2300      	movs	r3, #0
 8000a72:	637b      	str	r3, [r7, #52]	; 0x34
 8000a74:	e00e      	b.n	8000a94 <drawVLine+0x11e>
											// SPI without moving address of sent buffer?
		colors[i] = colorFixer(color);
 8000a76:	2322      	movs	r3, #34	; 0x22
 8000a78:	18fb      	adds	r3, r7, r3
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f7ff fe77 	bl	8000770 <colorFixer>
 8000a82:	0003      	movs	r3, r0
 8000a84:	0019      	movs	r1, r3
 8000a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a8a:	0052      	lsls	r2, r2, #1
 8000a8c:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < size; i++) {		// there has to be a better way to make array of 1 color
 8000a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a90:	3301      	adds	r3, #1
 8000a92:	637b      	str	r3, [r7, #52]	; 0x34
 8000a94:	2325      	movs	r3, #37	; 0x25
 8000a96:	18fb      	adds	r3, r7, r3
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	dbea      	blt.n	8000a76 <drawVLine+0x100>
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
 8000aa0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000aa2:	2325      	movs	r3, #37	; 0x25
 8000aa4:	18fb      	adds	r3, r7, r3
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	18db      	adds	r3, r3, r3
 8000aac:	b29a      	uxth	r2, r3
 8000aae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ab0:	202c      	movs	r0, #44	; 0x2c
 8000ab2:	f7ff fcd7 	bl	8000464 <sendCommand>
 8000ab6:	46b5      	mov	sp, r6
 8000ab8:	e001      	b.n	8000abe <drawVLine+0x148>
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if y is out of bounds
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	46b5      	mov	sp, r6
}
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b00f      	add	sp, #60	; 0x3c
 8000ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ac4 <fillRect>:
	drawHLine(x, y+h-1, w, color, hspi);
	drawVLine(x, y, h, color, hspi);
	drawVLine(x+w-1, y, h, color, hspi);
}

void fillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color, SPI_HandleTypeDef *hspi) {
 8000ac4:	b5b0      	push	{r4, r5, r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af02      	add	r7, sp, #8
 8000aca:	0005      	movs	r5, r0
 8000acc:	000c      	movs	r4, r1
 8000ace:	0010      	movs	r0, r2
 8000ad0:	0019      	movs	r1, r3
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	1c2a      	adds	r2, r5, #0
 8000ad6:	701a      	strb	r2, [r3, #0]
 8000ad8:	1dbb      	adds	r3, r7, #6
 8000ada:	1c22      	adds	r2, r4, #0
 8000adc:	701a      	strb	r2, [r3, #0]
 8000ade:	1d7b      	adds	r3, r7, #5
 8000ae0:	1c02      	adds	r2, r0, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	1c0a      	adds	r2, r1, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < h; i++) {
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	e014      	b.n	8000b1a <fillRect+0x56>
		drawHLine(x, y+i, w, color, hspi);
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	b2da      	uxtb	r2, r3
 8000af4:	1dbb      	adds	r3, r7, #6
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	18d3      	adds	r3, r2, r3
 8000afa:	b2d9      	uxtb	r1, r3
 8000afc:	2320      	movs	r3, #32
 8000afe:	18fb      	adds	r3, r7, r3
 8000b00:	881c      	ldrh	r4, [r3, #0]
 8000b02:	1d7b      	adds	r3, r7, #5
 8000b04:	781a      	ldrb	r2, [r3, #0]
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	7818      	ldrb	r0, [r3, #0]
 8000b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	0023      	movs	r3, r4
 8000b10:	f7ff fe8b 	bl	800082a <drawHLine>
	for (int i = 0; i < h; i++) {
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	3301      	adds	r3, #1
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	dbe5      	blt.n	8000af0 <fillRect+0x2c>
	}
}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b004      	add	sp, #16
 8000b2a:	bdb0      	pop	{r4, r5, r7, pc}

08000b2c <fillScreen>:

void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af02      	add	r7, sp, #8
 8000b32:	0002      	movs	r2, r0
 8000b34:	6039      	str	r1, [r7, #0]
 8000b36:	1dbb      	adds	r3, r7, #6
 8000b38:	801a      	strh	r2, [r3, #0]
	fillRect(0, 0, WIDTH, HEIGHT, color, hspi);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	9301      	str	r3, [sp, #4]
 8000b3e:	1dbb      	adds	r3, r7, #6
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	9300      	str	r3, [sp, #0]
 8000b44:	23a0      	movs	r3, #160	; 0xa0
 8000b46:	2280      	movs	r2, #128	; 0x80
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f7ff ffba 	bl	8000ac4 <fillRect>
}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	b002      	add	sp, #8
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <drawChar>:
// ---- end of basic shapes and lines ----

// ---- text functions ----
//void drawChar(uint8_t x, uint8_t y, uint8_t ch, uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y, SPI_HandleTypeDef *hspi) {
void drawChar(uint8_t ch, SPI_HandleTypeDef *hspi) {
 8000b58:	b5b0      	push	{r4, r5, r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af02      	add	r7, sp, #8
 8000b5e:	0002      	movs	r2, r0
 8000b60:	6039      	str	r1, [r7, #0]
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	701a      	strb	r2, [r3, #0]
//	   ((y + 8 * size_y - 1) < 0))   // Clip top
//		return;

//	if(!_cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior

	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 8000b66:	230f      	movs	r3, #15
 8000b68:	18fb      	adds	r3, r7, r3
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	701a      	strb	r2, [r3, #0]
 8000b6e:	e0b5      	b.n	8000cdc <drawChar+0x184>
		uint8_t line = font[ch*5+i];
 8000b70:	1dfb      	adds	r3, r7, #7
 8000b72:	781a      	ldrb	r2, [r3, #0]
 8000b74:	0013      	movs	r3, r2
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	189a      	adds	r2, r3, r2
 8000b7a:	230f      	movs	r3, #15
 8000b7c:	18fb      	adds	r3, r7, r3
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	b25b      	sxtb	r3, r3
 8000b82:	18d2      	adds	r2, r2, r3
 8000b84:	230e      	movs	r3, #14
 8000b86:	18fb      	adds	r3, r7, r3
 8000b88:	4974      	ldr	r1, [pc, #464]	; (8000d5c <drawChar+0x204>)
 8000b8a:	5c8a      	ldrb	r2, [r1, r2]
 8000b8c:	701a      	strb	r2, [r3, #0]
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8000b8e:	230d      	movs	r3, #13
 8000b90:	18fb      	adds	r3, r7, r3
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
 8000b96:	e091      	b.n	8000cbc <drawChar+0x164>
			if (line & 1) {
 8000b98:	230e      	movs	r3, #14
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	d03b      	beq.n	8000c1c <drawChar+0xc4>
				if (textSize == 1)
 8000ba4:	4b6e      	ldr	r3, [pc, #440]	; (8000d60 <drawChar+0x208>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d113      	bne.n	8000bd4 <drawChar+0x7c>
					drawPixel(cursorX+i, cursorY+j, textColor, hspi);
 8000bac:	4b6d      	ldr	r3, [pc, #436]	; (8000d64 <drawChar+0x20c>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	230f      	movs	r3, #15
 8000bb2:	18fb      	adds	r3, r7, r3
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	18d3      	adds	r3, r2, r3
 8000bb8:	b2d8      	uxtb	r0, r3
 8000bba:	4b6b      	ldr	r3, [pc, #428]	; (8000d68 <drawChar+0x210>)
 8000bbc:	781a      	ldrb	r2, [r3, #0]
 8000bbe:	230d      	movs	r3, #13
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	18d3      	adds	r3, r2, r3
 8000bc6:	b2d9      	uxtb	r1, r3
 8000bc8:	4b68      	ldr	r3, [pc, #416]	; (8000d6c <drawChar+0x214>)
 8000bca:	881a      	ldrh	r2, [r3, #0]
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	f7ff fdf3 	bl	80007b8 <drawPixel>
 8000bd2:	e064      	b.n	8000c9e <drawChar+0x146>
				else
					fillRect(cursorX+i*textSize, cursorY+j*textSize, textSize, textSize, textColor, hspi);
 8000bd4:	230f      	movs	r3, #15
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	4a61      	ldr	r2, [pc, #388]	; (8000d60 <drawChar+0x208>)
 8000bdc:	7812      	ldrb	r2, [r2, #0]
 8000bde:	4353      	muls	r3, r2
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4b60      	ldr	r3, [pc, #384]	; (8000d64 <drawChar+0x20c>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	18d3      	adds	r3, r2, r3
 8000be8:	b2d8      	uxtb	r0, r3
 8000bea:	230d      	movs	r3, #13
 8000bec:	18fb      	adds	r3, r7, r3
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4a5b      	ldr	r2, [pc, #364]	; (8000d60 <drawChar+0x208>)
 8000bf2:	7812      	ldrb	r2, [r2, #0]
 8000bf4:	4353      	muls	r3, r2
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	4b5b      	ldr	r3, [pc, #364]	; (8000d68 <drawChar+0x210>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	18d3      	adds	r3, r2, r3
 8000bfe:	b2d9      	uxtb	r1, r3
 8000c00:	4b57      	ldr	r3, [pc, #348]	; (8000d60 <drawChar+0x208>)
 8000c02:	781c      	ldrb	r4, [r3, #0]
 8000c04:	4b56      	ldr	r3, [pc, #344]	; (8000d60 <drawChar+0x208>)
 8000c06:	781d      	ldrb	r5, [r3, #0]
 8000c08:	4b58      	ldr	r3, [pc, #352]	; (8000d6c <drawChar+0x214>)
 8000c0a:	881b      	ldrh	r3, [r3, #0]
 8000c0c:	683a      	ldr	r2, [r7, #0]
 8000c0e:	9201      	str	r2, [sp, #4]
 8000c10:	9300      	str	r3, [sp, #0]
 8000c12:	002b      	movs	r3, r5
 8000c14:	0022      	movs	r2, r4
 8000c16:	f7ff ff55 	bl	8000ac4 <fillRect>
 8000c1a:	e040      	b.n	8000c9e <drawChar+0x146>
			} else if (bg != textColor) {
 8000c1c:	4b54      	ldr	r3, [pc, #336]	; (8000d70 <drawChar+0x218>)
 8000c1e:	881a      	ldrh	r2, [r3, #0]
 8000c20:	4b52      	ldr	r3, [pc, #328]	; (8000d6c <drawChar+0x214>)
 8000c22:	881b      	ldrh	r3, [r3, #0]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d03a      	beq.n	8000c9e <drawChar+0x146>
				if (textSize == 1)
 8000c28:	4b4d      	ldr	r3, [pc, #308]	; (8000d60 <drawChar+0x208>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d113      	bne.n	8000c58 <drawChar+0x100>
					drawPixel(cursorX+i, cursorY+j, bg, hspi);
 8000c30:	4b4c      	ldr	r3, [pc, #304]	; (8000d64 <drawChar+0x20c>)
 8000c32:	781a      	ldrb	r2, [r3, #0]
 8000c34:	230f      	movs	r3, #15
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	18d3      	adds	r3, r2, r3
 8000c3c:	b2d8      	uxtb	r0, r3
 8000c3e:	4b4a      	ldr	r3, [pc, #296]	; (8000d68 <drawChar+0x210>)
 8000c40:	781a      	ldrb	r2, [r3, #0]
 8000c42:	230d      	movs	r3, #13
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	18d3      	adds	r3, r2, r3
 8000c4a:	b2d9      	uxtb	r1, r3
 8000c4c:	4b48      	ldr	r3, [pc, #288]	; (8000d70 <drawChar+0x218>)
 8000c4e:	881a      	ldrh	r2, [r3, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	f7ff fdb1 	bl	80007b8 <drawPixel>
 8000c56:	e022      	b.n	8000c9e <drawChar+0x146>
				else
					fillRect(cursorX+i*textSize, cursorY+j*textSize, textSize, textSize, bg, hspi);
 8000c58:	230f      	movs	r3, #15
 8000c5a:	18fb      	adds	r3, r7, r3
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	4a40      	ldr	r2, [pc, #256]	; (8000d60 <drawChar+0x208>)
 8000c60:	7812      	ldrb	r2, [r2, #0]
 8000c62:	4353      	muls	r3, r2
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	4b3f      	ldr	r3, [pc, #252]	; (8000d64 <drawChar+0x20c>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	18d3      	adds	r3, r2, r3
 8000c6c:	b2d8      	uxtb	r0, r3
 8000c6e:	230d      	movs	r3, #13
 8000c70:	18fb      	adds	r3, r7, r3
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	4a3a      	ldr	r2, [pc, #232]	; (8000d60 <drawChar+0x208>)
 8000c76:	7812      	ldrb	r2, [r2, #0]
 8000c78:	4353      	muls	r3, r2
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	4b3a      	ldr	r3, [pc, #232]	; (8000d68 <drawChar+0x210>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	18d3      	adds	r3, r2, r3
 8000c82:	b2d9      	uxtb	r1, r3
 8000c84:	4b36      	ldr	r3, [pc, #216]	; (8000d60 <drawChar+0x208>)
 8000c86:	781c      	ldrb	r4, [r3, #0]
 8000c88:	4b35      	ldr	r3, [pc, #212]	; (8000d60 <drawChar+0x208>)
 8000c8a:	781d      	ldrb	r5, [r3, #0]
 8000c8c:	4b38      	ldr	r3, [pc, #224]	; (8000d70 <drawChar+0x218>)
 8000c8e:	881b      	ldrh	r3, [r3, #0]
 8000c90:	683a      	ldr	r2, [r7, #0]
 8000c92:	9201      	str	r2, [sp, #4]
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	002b      	movs	r3, r5
 8000c98:	0022      	movs	r2, r4
 8000c9a:	f7ff ff13 	bl	8000ac4 <fillRect>
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8000c9e:	210d      	movs	r1, #13
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	3301      	adds	r3, #1
 8000caa:	b2da      	uxtb	r2, r3
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	701a      	strb	r2, [r3, #0]
 8000cb0:	220e      	movs	r2, #14
 8000cb2:	18bb      	adds	r3, r7, r2
 8000cb4:	18ba      	adds	r2, r7, r2
 8000cb6:	7812      	ldrb	r2, [r2, #0]
 8000cb8:	0852      	lsrs	r2, r2, #1
 8000cba:	701a      	strb	r2, [r3, #0]
 8000cbc:	230d      	movs	r3, #13
 8000cbe:	18fb      	adds	r3, r7, r3
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	2b07      	cmp	r3, #7
 8000cc6:	dc00      	bgt.n	8000cca <drawChar+0x172>
 8000cc8:	e766      	b.n	8000b98 <drawChar+0x40>
	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 8000cca:	210f      	movs	r1, #15
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	187b      	adds	r3, r7, r1
 8000cda:	701a      	strb	r2, [r3, #0]
 8000cdc:	230f      	movs	r3, #15
 8000cde:	18fb      	adds	r3, r7, r3
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	b25b      	sxtb	r3, r3
 8000ce4:	2b04      	cmp	r3, #4
 8000ce6:	dc00      	bgt.n	8000cea <drawChar+0x192>
 8000ce8:	e742      	b.n	8000b70 <drawChar+0x18>
			}
		}
	}

	// not sure if needed? forgot what it did 11/13/19
	if (bg != textColor) { // If opaque, draw vertical line for last column
 8000cea:	4b21      	ldr	r3, [pc, #132]	; (8000d70 <drawChar+0x218>)
 8000cec:	881a      	ldrh	r2, [r3, #0]
 8000cee:	4b1f      	ldr	r3, [pc, #124]	; (8000d6c <drawChar+0x214>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d02d      	beq.n	8000d52 <drawChar+0x1fa>
		if (textSize == 1) drawVLine(cursorX+5, cursorY, 8, bg, hspi);
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	; (8000d60 <drawChar+0x208>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d10e      	bne.n	8000d1c <drawChar+0x1c4>
 8000cfe:	4b19      	ldr	r3, [pc, #100]	; (8000d64 <drawChar+0x20c>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	3305      	adds	r3, #5
 8000d04:	b2d8      	uxtb	r0, r3
 8000d06:	4b18      	ldr	r3, [pc, #96]	; (8000d68 <drawChar+0x210>)
 8000d08:	7819      	ldrb	r1, [r3, #0]
 8000d0a:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <drawChar+0x218>)
 8000d0c:	881a      	ldrh	r2, [r3, #0]
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	0013      	movs	r3, r2
 8000d14:	2208      	movs	r2, #8
 8000d16:	f7ff fe2e 	bl	8000976 <drawVLine>
		else fillRect(cursorX+5*textSize, cursorY, textSize, 8*textSize, bg, hspi);
	}
}
 8000d1a:	e01a      	b.n	8000d52 <drawChar+0x1fa>
		else fillRect(cursorX+5*textSize, cursorY, textSize, 8*textSize, bg, hspi);
 8000d1c:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <drawChar+0x208>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	1c1a      	adds	r2, r3, #0
 8000d22:	0092      	lsls	r2, r2, #2
 8000d24:	18d3      	adds	r3, r2, r3
 8000d26:	b2da      	uxtb	r2, r3
 8000d28:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <drawChar+0x20c>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	18d3      	adds	r3, r2, r3
 8000d2e:	b2d8      	uxtb	r0, r3
 8000d30:	4b0d      	ldr	r3, [pc, #52]	; (8000d68 <drawChar+0x210>)
 8000d32:	7819      	ldrb	r1, [r3, #0]
 8000d34:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <drawChar+0x208>)
 8000d36:	781c      	ldrb	r4, [r3, #0]
 8000d38:	4b09      	ldr	r3, [pc, #36]	; (8000d60 <drawChar+0x208>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	00db      	lsls	r3, r3, #3
 8000d3e:	b2dd      	uxtb	r5, r3
 8000d40:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <drawChar+0x218>)
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	683a      	ldr	r2, [r7, #0]
 8000d46:	9201      	str	r2, [sp, #4]
 8000d48:	9300      	str	r3, [sp, #0]
 8000d4a:	002b      	movs	r3, r5
 8000d4c:	0022      	movs	r2, r4
 8000d4e:	f7ff feb9 	bl	8000ac4 <fillRect>
}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	46bd      	mov	sp, r7
 8000d56:	b004      	add	sp, #16
 8000d58:	bdb0      	pop	{r4, r5, r7, pc}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	0800614c 	.word	0x0800614c
 8000d60:	20000086 	.word	0x20000086
 8000d64:	20000084 	.word	0x20000084
 8000d68:	20000085 	.word	0x20000085
 8000d6c:	20000088 	.word	0x20000088
 8000d70:	2000008a 	.word	0x2000008a

08000d74 <drawTextAt>:
	for (int i = 0; str[i] != '\0'; i++) {
		drawChar(str[i], hspi);
	}
}

void drawTextAt(uint8_t x, uint8_t y, char *str, SPI_HandleTypeDef *hspi) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60ba      	str	r2, [r7, #8]
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	230f      	movs	r3, #15
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	1c02      	adds	r2, r0, #0
 8000d84:	701a      	strb	r2, [r3, #0]
 8000d86:	230e      	movs	r3, #14
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	1c0a      	adds	r2, r1, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
	// add text wrap
	int i = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
	for (i = 0; str[i] != '\0'; i++) {
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	e00b      	b.n	8000db0 <drawTextAt+0x3c>
		drawChar(str[i], hspi);
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	18d3      	adds	r3, r2, r3
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	0011      	movs	r1, r2
 8000da4:	0018      	movs	r0, r3
 8000da6:	f7ff fed7 	bl	8000b58 <drawChar>
	for (i = 0; str[i] != '\0'; i++) {
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	3301      	adds	r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	18d3      	adds	r3, r2, r3
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d1ed      	bne.n	8000d98 <drawTextAt+0x24>
	}
//	setCursor(x+i*textSize*6, y);
}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b006      	add	sp, #24
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <setTextColor>:
	cursorY = y;
}

void setTextSize(uint8_t size) {textSize = size;}

void setTextColor(uint16_t color) {textColor = color;}
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	0002      	movs	r2, r0
 8000dcc:	1dbb      	adds	r3, r7, #6
 8000dce:	801a      	strh	r2, [r3, #0]
 8000dd0:	4b03      	ldr	r3, [pc, #12]	; (8000de0 <setTextColor+0x1c>)
 8000dd2:	1dba      	adds	r2, r7, #6
 8000dd4:	8812      	ldrh	r2, [r2, #0]
 8000dd6:	801a      	strh	r2, [r3, #0]
 8000dd8:	46c0      	nop			; (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	b002      	add	sp, #8
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000088 	.word	0x20000088

08000de4 <setTime>:


#include "clocks.h"

// set rtc time. uses perosnal struct as arg
void setTime(RTC_HandleTypeDef *hrtc, struct times *t) {
 8000de4:	b590      	push	{r4, r7, lr}
 8000de6:	b089      	sub	sp, #36	; 0x24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
	RTC_TimeTypeDef stime = {0};	// change to malloc call? does that work in embedded?
 8000dee:	210c      	movs	r1, #12
 8000df0:	000c      	movs	r4, r1
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	0018      	movs	r0, r3
 8000df6:	2314      	movs	r3, #20
 8000df8:	001a      	movs	r2, r3
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	f004 fd35 	bl	800586a <memset>

	// set using args later
	stime.Hours = t->hr;
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	781a      	ldrb	r2, [r3, #0]
 8000e04:	0021      	movs	r1, r4
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	701a      	strb	r2, [r3, #0]
	stime.Minutes = t->min;
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	785a      	ldrb	r2, [r3, #1]
 8000e0e:	187b      	adds	r3, r7, r1
 8000e10:	705a      	strb	r2, [r3, #1]
	stime.Seconds = t->sec;
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	789a      	ldrb	r2, [r3, #2]
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	709a      	strb	r2, [r3, #2]

	stime.TimeFormat = RTC_HOURFORMAT_24;
 8000e1a:	187b      	adds	r3, r7, r1
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	70da      	strb	r2, [r3, #3]

	// not sure what these do, but probably fine if set to 0 or ignored
	stime.SubSeconds = 0;
 8000e20:	187b      	adds	r3, r7, r1
 8000e22:	2200      	movs	r2, #0
 8000e24:	605a      	str	r2, [r3, #4]
	stime.SecondFraction = 0;
 8000e26:	187b      	adds	r3, r7, r1
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]

	stime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;		// add daylight savings later?
 8000e2c:	187b      	adds	r3, r7, r1
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
	stime.StoreOperation = RTC_STOREOPERATION_SET;		// not sure what this does
 8000e32:	187b      	adds	r3, r7, r1
 8000e34:	2280      	movs	r2, #128	; 0x80
 8000e36:	02d2      	lsls	r2, r2, #11
 8000e38:	611a      	str	r2, [r3, #16]

	// do nothing until done
	// not following BCD format (4-bit digit 1, 4-bit digit 2)
	// while makes program hang? ignore instead?
//	while (HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK);
	HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8000e3a:	1879      	adds	r1, r7, r1
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	0018      	movs	r0, r3
 8000e42:	f003 f805 	bl	8003e50 <HAL_RTC_SetTime>
}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b009      	add	sp, #36	; 0x24
 8000e4c:	bd90      	pop	{r4, r7, pc}

08000e4e <setDate>:

// set rtc date. uses personal struct
void setDate(RTC_HandleTypeDef *hrtc, struct dates *d) {
 8000e4e:	b590      	push	{r4, r7, lr}
 8000e50:	b085      	sub	sp, #20
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
 8000e56:	6039      	str	r1, [r7, #0]
	// ---- date ----
	RTC_DateTypeDef sdate = {0};
 8000e58:	240c      	movs	r4, #12
 8000e5a:	193b      	adds	r3, r7, r4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]

	sdate.Month = d->month;
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	785a      	ldrb	r2, [r3, #1]
 8000e64:	193b      	adds	r3, r7, r4
 8000e66:	705a      	strb	r2, [r3, #1]
	sdate.Date = d->date;
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	789a      	ldrb	r2, [r3, #2]
 8000e6c:	193b      	adds	r3, r7, r4
 8000e6e:	709a      	strb	r2, [r3, #2]
	sdate.WeekDay = d->weekday;
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	78da      	ldrb	r2, [r3, #3]
 8000e74:	193b      	adds	r3, r7, r4
 8000e76:	701a      	strb	r2, [r3, #0]
	sdate.Year = d->yr % 100; 		// set only between 0-99. part of the library (!?)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2164      	movs	r1, #100	; 0x64
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f7ff f9c8 	bl	8000214 <__aeabi_uidivmod>
 8000e84:	000b      	movs	r3, r1
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	193b      	adds	r3, r7, r4
 8000e8a:	70da      	strb	r2, [r3, #3]

	HAL_RTC_SetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 8000e8c:	1939      	adds	r1, r7, r4
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2200      	movs	r2, #0
 8000e92:	0018      	movs	r0, r3
 8000e94:	f003 f8fc 	bl	8004090 <HAL_RTC_SetDate>
}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b005      	add	sp, #20
 8000e9e:	bd90      	pop	{r4, r7, pc}

08000ea0 <setDateTime>:

void setDateTime(RTC_HandleTypeDef *hrtc, struct dates *d, struct times *t) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
	setDate(hrtc, d);
 8000eac:	68ba      	ldr	r2, [r7, #8]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	0011      	movs	r1, r2
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f7ff ffcb 	bl	8000e4e <setDate>
	setTime(hrtc, t);
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	0011      	movs	r1, r2
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f7ff ff90 	bl	8000de4 <setTime>
}
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b004      	add	sp, #16
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_RTC_AlarmAEventCallback>:

// ---- callbacks for interrupts ----
// used for alarm function in project
// meant to send signal to use motor
// change to use hw timer so signal is temporary
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	// change pin to whatever's accessible
	// using PC0
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8000ed4:	4b04      	ldr	r3, [pc, #16]	; (8000ee8 <HAL_RTC_AlarmAEventCallback+0x1c>)
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f001 ff7b 	bl	8002dd4 <HAL_GPIO_TogglePin>
}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	50000800 	.word	0x50000800

08000eec <getTime>:
}
// ---- end of callbacks ----

// ---- clock get functions ----
// maybe needs subseconds?
void getTime(RTC_HandleTypeDef *hrtc, struct times *t) {
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b089      	sub	sp, #36	; 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8000ef6:	210c      	movs	r1, #12
 8000ef8:	000c      	movs	r4, r1
 8000efa:	1879      	adds	r1, r7, r1
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2200      	movs	r2, #0
 8000f00:	0018      	movs	r0, r3
 8000f02:	f003 f869 	bl	8003fd8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, NULL, RTC_FORMAT_BIN);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f003 f96d 	bl	80041ec <HAL_RTC_GetDate>

	t->hr = stime.Hours;
 8000f12:	0021      	movs	r1, r4
 8000f14:	187b      	adds	r3, r7, r1
 8000f16:	781a      	ldrb	r2, [r3, #0]
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	785a      	ldrb	r2, [r3, #1]
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	789a      	ldrb	r2, [r3, #2]
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	709a      	strb	r2, [r3, #2]
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	b009      	add	sp, #36	; 0x24
 8000f32:	bd90      	pop	{r4, r7, pc}

08000f34 <getDate>:

void getDate(RTC_HandleTypeDef *hrtc, struct dates *d) {
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
	RTC_DateTypeDef sdate;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(hrtc, NULL, RTC_FORMAT_BIN);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	2100      	movs	r1, #0
 8000f44:	0018      	movs	r0, r3
 8000f46:	f003 f847 	bl	8003fd8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 8000f4a:	240c      	movs	r4, #12
 8000f4c:	1939      	adds	r1, r7, r4
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	0018      	movs	r0, r3
 8000f54:	f003 f94a 	bl	80041ec <HAL_RTC_GetDate>

	d->yr = sdate.Year > 50 ? sdate.Year+1900 : sdate.Year+2000;
 8000f58:	193b      	adds	r3, r7, r4
 8000f5a:	78db      	ldrb	r3, [r3, #3]
 8000f5c:	2b32      	cmp	r3, #50	; 0x32
 8000f5e:	d905      	bls.n	8000f6c <getDate+0x38>
 8000f60:	230c      	movs	r3, #12
 8000f62:	18fb      	adds	r3, r7, r3
 8000f64:	78db      	ldrb	r3, [r3, #3]
 8000f66:	336c      	adds	r3, #108	; 0x6c
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	e004      	b.n	8000f76 <getDate+0x42>
 8000f6c:	230c      	movs	r3, #12
 8000f6e:	18fb      	adds	r3, r7, r3
 8000f70:	78db      	ldrb	r3, [r3, #3]
 8000f72:	3b30      	subs	r3, #48	; 0x30
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	683a      	ldr	r2, [r7, #0]
 8000f78:	7013      	strb	r3, [r2, #0]
	d->month = sdate.Month;
 8000f7a:	210c      	movs	r1, #12
 8000f7c:	187b      	adds	r3, r7, r1
 8000f7e:	785a      	ldrb	r2, [r3, #1]
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	705a      	strb	r2, [r3, #1]
	d->date = sdate.Date;
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	789a      	ldrb	r2, [r3, #2]
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	709a      	strb	r2, [r3, #2]
	d->weekday = sdate.WeekDay;
 8000f8c:	187b      	adds	r3, r7, r1
 8000f8e:	781a      	ldrb	r2, [r3, #0]
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	70da      	strb	r2, [r3, #3]
}
 8000f94:	46c0      	nop			; (mov r8, r8)
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b005      	add	sp, #20
 8000f9a:	bd90      	pop	{r4, r7, pc}

08000f9c <printTime>:

// ---- clock print functions ----
// print functions for RTC
// assumes we're using SPI display and file TFT_display.c
// pulls date and time structs automatically to only print current time in RTC
void printTime(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8000f9c:	b5b0      	push	{r4, r5, r7, lr}
 8000f9e:	b08e      	sub	sp, #56	; 0x38
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
	char str[40];		// problems when using only char*

	struct times t;
	getTime(hrtc, &t);
 8000fa6:	250c      	movs	r5, #12
 8000fa8:	197a      	adds	r2, r7, r5
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	0011      	movs	r1, r2
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f7ff ff9c 	bl	8000eec <getTime>

	setTextColor(ST77XX_WHITE);
 8000fb4:	4b19      	ldr	r3, [pc, #100]	; (800101c <printTime+0x80>)
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f7ff ff04 	bl	8000dc4 <setTextColor>
	sprintf(str, "sec: %2d", t.sec);
 8000fbc:	197b      	adds	r3, r7, r5
 8000fbe:	789b      	ldrb	r3, [r3, #2]
 8000fc0:	001a      	movs	r2, r3
 8000fc2:	4917      	ldr	r1, [pc, #92]	; (8001020 <printTime+0x84>)
 8000fc4:	2410      	movs	r4, #16
 8000fc6:	193b      	adds	r3, r7, r4
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f004 fc57 	bl	800587c <siprintf>
	drawTextAt(0, 0, str, hspi);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	193a      	adds	r2, r7, r4
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f7ff fecd 	bl	8000d74 <drawTextAt>
	sprintf(str, "min: %2d", t.min);
 8000fda:	197b      	adds	r3, r7, r5
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	001a      	movs	r2, r3
 8000fe0:	4910      	ldr	r1, [pc, #64]	; (8001024 <printTime+0x88>)
 8000fe2:	193b      	adds	r3, r7, r4
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f004 fc49 	bl	800587c <siprintf>
	drawTextAt(0, 10, str, hspi);
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	193a      	adds	r2, r7, r4
 8000fee:	210a      	movs	r1, #10
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f7ff febf 	bl	8000d74 <drawTextAt>
	sprintf(str, "hr: %3d", t.hr);
 8000ff6:	197b      	adds	r3, r7, r5
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	001a      	movs	r2, r3
 8000ffc:	490a      	ldr	r1, [pc, #40]	; (8001028 <printTime+0x8c>)
 8000ffe:	193b      	adds	r3, r7, r4
 8001000:	0018      	movs	r0, r3
 8001002:	f004 fc3b 	bl	800587c <siprintf>
	drawTextAt(0, 20, str, hspi);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	193a      	adds	r2, r7, r4
 800100a:	2114      	movs	r1, #20
 800100c:	2000      	movs	r0, #0
 800100e:	f7ff feb1 	bl	8000d74 <drawTextAt>
}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	46bd      	mov	sp, r7
 8001016:	b00e      	add	sp, #56	; 0x38
 8001018:	bdb0      	pop	{r4, r5, r7, pc}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	0000ffff 	.word	0x0000ffff
 8001020:	08006104 	.word	0x08006104
 8001024:	08006110 	.word	0x08006110
 8001028:	0800611c 	.word	0x0800611c

0800102c <printDate>:

void printDate(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 800102c:	b5b0      	push	{r4, r5, r7, lr}
 800102e:	b08e      	sub	sp, #56	; 0x38
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
	char str[40];		// problems when using only char*

	struct dates d;
	getDate(hrtc, &d);
 8001036:	250c      	movs	r5, #12
 8001038:	197a      	adds	r2, r7, r5
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	0011      	movs	r1, r2
 800103e:	0018      	movs	r0, r3
 8001040:	f7ff ff78 	bl	8000f34 <getDate>

	setTextColor(ST77XX_WHITE);
 8001044:	4b20      	ldr	r3, [pc, #128]	; (80010c8 <printDate+0x9c>)
 8001046:	0018      	movs	r0, r3
 8001048:	f7ff febc 	bl	8000dc4 <setTextColor>
	sprintf(str, "year: %3d", d.yr);
 800104c:	197b      	adds	r3, r7, r5
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	001a      	movs	r2, r3
 8001052:	491e      	ldr	r1, [pc, #120]	; (80010cc <printDate+0xa0>)
 8001054:	2410      	movs	r4, #16
 8001056:	193b      	adds	r3, r7, r4
 8001058:	0018      	movs	r0, r3
 800105a:	f004 fc0f 	bl	800587c <siprintf>
	drawTextAt(0, 40, str, hspi);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	193a      	adds	r2, r7, r4
 8001062:	2128      	movs	r1, #40	; 0x28
 8001064:	2000      	movs	r0, #0
 8001066:	f7ff fe85 	bl	8000d74 <drawTextAt>
	sprintf(str, "month: %4d", d.month);
 800106a:	197b      	adds	r3, r7, r5
 800106c:	785b      	ldrb	r3, [r3, #1]
 800106e:	001a      	movs	r2, r3
 8001070:	4917      	ldr	r1, [pc, #92]	; (80010d0 <printDate+0xa4>)
 8001072:	193b      	adds	r3, r7, r4
 8001074:	0018      	movs	r0, r3
 8001076:	f004 fc01 	bl	800587c <siprintf>
	drawTextAt(0, 50, str, hspi);
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	193a      	adds	r2, r7, r4
 800107e:	2132      	movs	r1, #50	; 0x32
 8001080:	2000      	movs	r0, #0
 8001082:	f7ff fe77 	bl	8000d74 <drawTextAt>
	sprintf(str, "day: %2d", d.date);
 8001086:	197b      	adds	r3, r7, r5
 8001088:	789b      	ldrb	r3, [r3, #2]
 800108a:	001a      	movs	r2, r3
 800108c:	4911      	ldr	r1, [pc, #68]	; (80010d4 <printDate+0xa8>)
 800108e:	193b      	adds	r3, r7, r4
 8001090:	0018      	movs	r0, r3
 8001092:	f004 fbf3 	bl	800587c <siprintf>
	drawTextAt(0, 60, str, hspi);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	193a      	adds	r2, r7, r4
 800109a:	213c      	movs	r1, #60	; 0x3c
 800109c:	2000      	movs	r0, #0
 800109e:	f7ff fe69 	bl	8000d74 <drawTextAt>
	sprintf(str, "day: %2d", d.weekday);	// probably not gonna show nice since its an enum
 80010a2:	197b      	adds	r3, r7, r5
 80010a4:	78db      	ldrb	r3, [r3, #3]
 80010a6:	001a      	movs	r2, r3
 80010a8:	490a      	ldr	r1, [pc, #40]	; (80010d4 <printDate+0xa8>)
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	0018      	movs	r0, r3
 80010ae:	f004 fbe5 	bl	800587c <siprintf>
	drawTextAt(0, 70, str, hspi);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	193a      	adds	r2, r7, r4
 80010b6:	2146      	movs	r1, #70	; 0x46
 80010b8:	2000      	movs	r0, #0
 80010ba:	f7ff fe5b 	bl	8000d74 <drawTextAt>
}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	46bd      	mov	sp, r7
 80010c2:	b00e      	add	sp, #56	; 0x38
 80010c4:	bdb0      	pop	{r4, r5, r7, pc}
 80010c6:	46c0      	nop			; (mov r8, r8)
 80010c8:	0000ffff 	.word	0x0000ffff
 80010cc:	08006124 	.word	0x08006124
 80010d0:	08006130 	.word	0x08006130
 80010d4:	0800613c 	.word	0x0800613c

080010d8 <printDateTime>:

void printDateTime(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
	printTime(hrtc, hspi);
 80010e2:	683a      	ldr	r2, [r7, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	0011      	movs	r1, r2
 80010e8:	0018      	movs	r0, r3
 80010ea:	f7ff ff57 	bl	8000f9c <printTime>
	printDate(hrtc, hspi);
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	0011      	movs	r1, r2
 80010f4:	0018      	movs	r0, r3
 80010f6:	f7ff ff99 	bl	800102c <printDate>
}
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	46bd      	mov	sp, r7
 80010fe:	b002      	add	sp, #8
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <clockTest>:
// ---- end of clock print functions ----

// tests clock functions. assumes SPI display using TFT_display.c is available
void clockTest(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8001104:	b5b0      	push	{r4, r5, r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
	struct times t = {1, 1, 1};
 800110e:	250c      	movs	r5, #12
 8001110:	197b      	adds	r3, r7, r5
 8001112:	4a32      	ldr	r2, [pc, #200]	; (80011dc <clockTest+0xd8>)
 8001114:	8811      	ldrh	r1, [r2, #0]
 8001116:	8019      	strh	r1, [r3, #0]
 8001118:	7892      	ldrb	r2, [r2, #2]
 800111a:	709a      	strb	r2, [r3, #2]
	struct dates d = {19, 11, 13};
 800111c:	2408      	movs	r4, #8
 800111e:	193b      	adds	r3, r7, r4
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	193b      	adds	r3, r7, r4
 8001126:	2213      	movs	r2, #19
 8001128:	701a      	strb	r2, [r3, #0]
 800112a:	193b      	adds	r3, r7, r4
 800112c:	220b      	movs	r2, #11
 800112e:	705a      	strb	r2, [r3, #1]
 8001130:	193b      	adds	r3, r7, r4
 8001132:	220d      	movs	r2, #13
 8001134:	709a      	strb	r2, [r3, #2]

	HAL_Delay(1000);
 8001136:	23fa      	movs	r3, #250	; 0xfa
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	0018      	movs	r0, r3
 800113c:	f000 ff66 	bl	800200c <HAL_Delay>
	printDateTime(hrtc, hspi);
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	0011      	movs	r1, r2
 8001146:	0018      	movs	r0, r3
 8001148:	f7ff ffc6 	bl	80010d8 <printDateTime>
	HAL_Delay(2000);
 800114c:	23fa      	movs	r3, #250	; 0xfa
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	0018      	movs	r0, r3
 8001152:	f000 ff5b 	bl	800200c <HAL_Delay>
	printDateTime(hrtc, hspi);
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	0011      	movs	r1, r2
 800115c:	0018      	movs	r0, r3
 800115e:	f7ff ffbb 	bl	80010d8 <printDateTime>

	HAL_Delay(1000);
 8001162:	23fa      	movs	r3, #250	; 0xfa
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	0018      	movs	r0, r3
 8001168:	f000 ff50 	bl	800200c <HAL_Delay>
	setTime(hrtc, &t);
 800116c:	197a      	adds	r2, r7, r5
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	0011      	movs	r1, r2
 8001172:	0018      	movs	r0, r3
 8001174:	f7ff fe36 	bl	8000de4 <setTime>
	printDateTime(hrtc, hspi);
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	0011      	movs	r1, r2
 800117e:	0018      	movs	r0, r3
 8001180:	f7ff ffaa 	bl	80010d8 <printDateTime>
	HAL_Delay(1000);
 8001184:	23fa      	movs	r3, #250	; 0xfa
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	0018      	movs	r0, r3
 800118a:	f000 ff3f 	bl	800200c <HAL_Delay>
	printDateTime(hrtc, hspi);
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	0011      	movs	r1, r2
 8001194:	0018      	movs	r0, r3
 8001196:	f7ff ff9f 	bl	80010d8 <printDateTime>

	HAL_Delay(1000);
 800119a:	23fa      	movs	r3, #250	; 0xfa
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	0018      	movs	r0, r3
 80011a0:	f000 ff34 	bl	800200c <HAL_Delay>
	setDateTime(hrtc, &d, &t);
 80011a4:	197a      	adds	r2, r7, r5
 80011a6:	1939      	adds	r1, r7, r4
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	0018      	movs	r0, r3
 80011ac:	f7ff fe78 	bl	8000ea0 <setDateTime>
	printDateTime(hrtc, hspi);
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	0011      	movs	r1, r2
 80011b6:	0018      	movs	r0, r3
 80011b8:	f7ff ff8e 	bl	80010d8 <printDateTime>
	HAL_Delay(1000);
 80011bc:	23fa      	movs	r3, #250	; 0xfa
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	0018      	movs	r0, r3
 80011c2:	f000 ff23 	bl	800200c <HAL_Delay>
	printDateTime(hrtc, hspi);
 80011c6:	683a      	ldr	r2, [r7, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	0011      	movs	r1, r2
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff ff83 	bl	80010d8 <printDateTime>
}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46bd      	mov	sp, r7
 80011d6:	b004      	add	sp, #16
 80011d8:	bdb0      	pop	{r4, r5, r7, pc}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	08006148 	.word	0x08006148

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e4:	f000 feb2 	bl	8001f4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e8:	f000 f83a 	bl	8001260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ec:	f000 fac2 	bl	8001774 <MX_GPIO_Init>
  MX_SPI1_Init();
 80011f0:	f000 f9e6 	bl	80015c0 <MX_SPI1_Init>
  MX_ADC_Init();
 80011f4:	f000 f8aa 	bl	800134c <MX_ADC_Init>
  MX_RTC_Init();
 80011f8:	f000 f934 	bl	8001464 <MX_RTC_Init>
  MX_TIM21_Init();
 80011fc:	f000 fa18 	bl	8001630 <MX_TIM21_Init>
  MX_LPTIM1_Init();
 8001200:	f000 f908 	bl	8001414 <MX_LPTIM1_Init>
  MX_DMA_Init();
 8001204:	f000 fa98 	bl	8001738 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
//	uint16_t bg = ST77XX_BLACK;
  	bg = ST77XX_BLACK;
 8001208:	4b11      	ldr	r3, [pc, #68]	; (8001250 <main+0x70>)
 800120a:	2200      	movs	r2, #0
 800120c:	801a      	strh	r2, [r3, #0]
	HAL_Delay(2000);
 800120e:	23fa      	movs	r3, #250	; 0xfa
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	0018      	movs	r0, r3
 8001214:	f000 fefa 	bl	800200c <HAL_Delay>
	TFT_startup(&hspi1);
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <main+0x74>)
 800121a:	0018      	movs	r0, r3
 800121c:	f7ff f9fa 	bl	8000614 <TFT_startup>
	fillScreen(bg, &hspi1);
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <main+0x70>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	4a0b      	ldr	r2, [pc, #44]	; (8001254 <main+0x74>)
 8001226:	0011      	movs	r1, r2
 8001228:	0018      	movs	r0, r3
 800122a:	f7ff fc7f 	bl	8000b2c <fillScreen>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // default
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <main+0x78>)
 8001230:	2102      	movs	r1, #2
 8001232:	0018      	movs	r0, r3
 8001234:	f001 fdce 	bl	8002dd4 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8001238:	23fa      	movs	r3, #250	; 0xfa
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	0018      	movs	r0, r3
 800123e:	f000 fee5 	bl	800200c <HAL_Delay>

	  // clocks tests
	  // not a loopable test yet
	  clockTest(&hrtc, &hspi1);
 8001242:	4a04      	ldr	r2, [pc, #16]	; (8001254 <main+0x74>)
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <main+0x7c>)
 8001246:	0011      	movs	r1, r2
 8001248:	0018      	movs	r0, r3
 800124a:	f7ff ff5b 	bl	8001104 <clockTest>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 800124e:	e7ee      	b.n	800122e <main+0x4e>
 8001250:	2000008c 	.word	0x2000008c
 8001254:	20000148 	.word	0x20000148
 8001258:	50000400 	.word	0x50000400
 800125c:	20000124 	.word	0x20000124

08001260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b09f      	sub	sp, #124	; 0x7c
 8001264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001266:	2440      	movs	r4, #64	; 0x40
 8001268:	193b      	adds	r3, r7, r4
 800126a:	0018      	movs	r0, r3
 800126c:	2338      	movs	r3, #56	; 0x38
 800126e:	001a      	movs	r2, r3
 8001270:	2100      	movs	r1, #0
 8001272:	f004 fafa 	bl	800586a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001276:	232c      	movs	r3, #44	; 0x2c
 8001278:	18fb      	adds	r3, r7, r3
 800127a:	0018      	movs	r0, r3
 800127c:	2314      	movs	r3, #20
 800127e:	001a      	movs	r2, r3
 8001280:	2100      	movs	r1, #0
 8001282:	f004 faf2 	bl	800586a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	0018      	movs	r0, r3
 800128a:	2328      	movs	r3, #40	; 0x28
 800128c:	001a      	movs	r2, r3
 800128e:	2100      	movs	r1, #0
 8001290:	f004 faeb 	bl	800586a <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001294:	4b2b      	ldr	r3, [pc, #172]	; (8001344 <SystemClock_Config+0xe4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a2b      	ldr	r2, [pc, #172]	; (8001348 <SystemClock_Config+0xe8>)
 800129a:	401a      	ands	r2, r3
 800129c:	4b29      	ldr	r3, [pc, #164]	; (8001344 <SystemClock_Config+0xe4>)
 800129e:	2180      	movs	r1, #128	; 0x80
 80012a0:	0109      	lsls	r1, r1, #4
 80012a2:	430a      	orrs	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSI48
 80012a6:	0021      	movs	r1, r4
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	2238      	movs	r2, #56	; 0x38
 80012ac:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012ae:	187b      	adds	r3, r7, r1
 80012b0:	2201      	movs	r2, #1
 80012b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80012b4:	187b      	adds	r3, r7, r1
 80012b6:	2201      	movs	r2, #1
 80012b8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012ba:	187b      	adds	r3, r7, r1
 80012bc:	2201      	movs	r2, #1
 80012be:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012c0:	187b      	adds	r3, r7, r1
 80012c2:	2200      	movs	r2, #0
 80012c4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80012c6:	187b      	adds	r3, r7, r1
 80012c8:	22a0      	movs	r2, #160	; 0xa0
 80012ca:	0212      	lsls	r2, r2, #8
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	2200      	movs	r2, #0
 80012d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	0018      	movs	r0, r3
 80012d8:	f001 fe2a 	bl	8002f30 <HAL_RCC_OscConfig>
 80012dc:	1e03      	subs	r3, r0, #0
 80012de:	d001      	beq.n	80012e4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80012e0:	f000 faee 	bl	80018c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e4:	212c      	movs	r1, #44	; 0x2c
 80012e6:	187b      	adds	r3, r7, r1
 80012e8:	220f      	movs	r2, #15
 80012ea:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80012ec:	187b      	adds	r3, r7, r1
 80012ee:	2200      	movs	r2, #0
 80012f0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f2:	187b      	adds	r3, r7, r1
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012f8:	187b      	adds	r3, r7, r1
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012fe:	187b      	adds	r3, r7, r1
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001304:	187b      	adds	r3, r7, r1
 8001306:	2100      	movs	r1, #0
 8001308:	0018      	movs	r0, r3
 800130a:	f002 f9e1 	bl	80036d0 <HAL_RCC_ClockConfig>
 800130e:	1e03      	subs	r3, r0, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001312:	f000 fad5 	bl	80018c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LPTIM1;
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	22a0      	movs	r2, #160	; 0xa0
 800131a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2280      	movs	r2, #128	; 0x80
 8001320:	0292      	lsls	r2, r2, #10
 8001322:	605a      	str	r2, [r3, #4]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	2200      	movs	r2, #0
 8001328:	621a      	str	r2, [r3, #32]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	0018      	movs	r0, r3
 800132e:	f002 fb7d 	bl	8003a2c <HAL_RCCEx_PeriphCLKConfig>
 8001332:	1e03      	subs	r3, r0, #0
 8001334:	d001      	beq.n	800133a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001336:	f000 fac3 	bl	80018c0 <Error_Handler>
  }
}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	46bd      	mov	sp, r7
 800133e:	b01f      	add	sp, #124	; 0x7c
 8001340:	bd90      	pop	{r4, r7, pc}
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	40007000 	.word	0x40007000
 8001348:	ffffe7ff 	.word	0xffffe7ff

0800134c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001352:	003b      	movs	r3, r7
 8001354:	0018      	movs	r0, r3
 8001356:	2308      	movs	r3, #8
 8001358:	001a      	movs	r2, r3
 800135a:	2100      	movs	r1, #0
 800135c:	f004 fa85 	bl	800586a <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8001360:	4b2a      	ldr	r3, [pc, #168]	; (800140c <MX_ADC_Init+0xc0>)
 8001362:	4a2b      	ldr	r2, [pc, #172]	; (8001410 <MX_ADC_Init+0xc4>)
 8001364:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8001366:	4b29      	ldr	r3, [pc, #164]	; (800140c <MX_ADC_Init+0xc0>)
 8001368:	2200      	movs	r2, #0
 800136a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800136c:	4b27      	ldr	r3, [pc, #156]	; (800140c <MX_ADC_Init+0xc0>)
 800136e:	22c0      	movs	r2, #192	; 0xc0
 8001370:	0612      	lsls	r2, r2, #24
 8001372:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001374:	4b25      	ldr	r3, [pc, #148]	; (800140c <MX_ADC_Init+0xc0>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800137a:	4b24      	ldr	r3, [pc, #144]	; (800140c <MX_ADC_Init+0xc0>)
 800137c:	2200      	movs	r2, #0
 800137e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001380:	4b22      	ldr	r3, [pc, #136]	; (800140c <MX_ADC_Init+0xc0>)
 8001382:	2201      	movs	r2, #1
 8001384:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001386:	4b21      	ldr	r3, [pc, #132]	; (800140c <MX_ADC_Init+0xc0>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 800138c:	4b1f      	ldr	r3, [pc, #124]	; (800140c <MX_ADC_Init+0xc0>)
 800138e:	2220      	movs	r2, #32
 8001390:	2100      	movs	r1, #0
 8001392:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001394:	4b1d      	ldr	r3, [pc, #116]	; (800140c <MX_ADC_Init+0xc0>)
 8001396:	2221      	movs	r2, #33	; 0x21
 8001398:	2100      	movs	r1, #0
 800139a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800139c:	4b1b      	ldr	r3, [pc, #108]	; (800140c <MX_ADC_Init+0xc0>)
 800139e:	2200      	movs	r2, #0
 80013a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013a2:	4b1a      	ldr	r3, [pc, #104]	; (800140c <MX_ADC_Init+0xc0>)
 80013a4:	22c2      	movs	r2, #194	; 0xc2
 80013a6:	32ff      	adds	r2, #255	; 0xff
 80013a8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <MX_ADC_Init+0xc0>)
 80013ac:	222c      	movs	r2, #44	; 0x2c
 80013ae:	2100      	movs	r1, #0
 80013b0:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013b2:	4b16      	ldr	r3, [pc, #88]	; (800140c <MX_ADC_Init+0xc0>)
 80013b4:	2204      	movs	r2, #4
 80013b6:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013b8:	4b14      	ldr	r3, [pc, #80]	; (800140c <MX_ADC_Init+0xc0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80013be:	4b13      	ldr	r3, [pc, #76]	; (800140c <MX_ADC_Init+0xc0>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80013c4:	4b11      	ldr	r3, [pc, #68]	; (800140c <MX_ADC_Init+0xc0>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80013ca:	4b10      	ldr	r3, [pc, #64]	; (800140c <MX_ADC_Init+0xc0>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013d0:	4b0e      	ldr	r3, [pc, #56]	; (800140c <MX_ADC_Init+0xc0>)
 80013d2:	0018      	movs	r0, r3
 80013d4:	f000 fe38 	bl	8002048 <HAL_ADC_Init>
 80013d8:	1e03      	subs	r3, r0, #0
 80013da:	d001      	beq.n	80013e0 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80013dc:	f000 fa70 	bl	80018c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013e0:	003b      	movs	r3, r7
 80013e2:	2201      	movs	r2, #1
 80013e4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80013e6:	003b      	movs	r3, r7
 80013e8:	2280      	movs	r2, #128	; 0x80
 80013ea:	0152      	lsls	r2, r2, #5
 80013ec:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013ee:	003a      	movs	r2, r7
 80013f0:	4b06      	ldr	r3, [pc, #24]	; (800140c <MX_ADC_Init+0xc0>)
 80013f2:	0011      	movs	r1, r2
 80013f4:	0018      	movs	r0, r3
 80013f6:	f000 ff9b 	bl	8002330 <HAL_ADC_ConfigChannel>
 80013fa:	1e03      	subs	r3, r0, #0
 80013fc:	d001      	beq.n	8001402 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80013fe:	f000 fa5f 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001402:	46c0      	nop			; (mov r8, r8)
 8001404:	46bd      	mov	sp, r7
 8001406:	b002      	add	sp, #8
 8001408:	bd80      	pop	{r7, pc}
 800140a:	46c0      	nop			; (mov r8, r8)
 800140c:	200001a0 	.word	0x200001a0
 8001410:	40012400 	.word	0x40012400

08001414 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001418:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <MX_LPTIM1_Init+0x44>)
 800141a:	4a10      	ldr	r2, [pc, #64]	; (800145c <MX_LPTIM1_Init+0x48>)
 800141c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800141e:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <MX_LPTIM1_Init+0x44>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <MX_LPTIM1_Init+0x44>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	; (8001458 <MX_LPTIM1_Init+0x44>)
 800142c:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <MX_LPTIM1_Init+0x4c>)
 800142e:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <MX_LPTIM1_Init+0x44>)
 8001432:	2200      	movs	r2, #0
 8001434:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001436:	4b08      	ldr	r3, [pc, #32]	; (8001458 <MX_LPTIM1_Init+0x44>)
 8001438:	2200      	movs	r2, #0
 800143a:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <MX_LPTIM1_Init+0x44>)
 800143e:	2200      	movs	r2, #0
 8001440:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <MX_LPTIM1_Init+0x44>)
 8001444:	0018      	movs	r0, r3
 8001446:	f001 fcf3 	bl	8002e30 <HAL_LPTIM_Init>
 800144a:	1e03      	subs	r3, r0, #0
 800144c:	d001      	beq.n	8001452 <MX_LPTIM1_Init+0x3e>
  {
    Error_Handler();
 800144e:	f000 fa37 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200000f4 	.word	0x200000f4
 800145c:	40007c00 	.word	0x40007c00
 8001460:	0000ffff 	.word	0x0000ffff

08001464 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b090      	sub	sp, #64	; 0x40
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800146a:	232c      	movs	r3, #44	; 0x2c
 800146c:	18fb      	adds	r3, r7, r3
 800146e:	0018      	movs	r0, r3
 8001470:	2314      	movs	r3, #20
 8001472:	001a      	movs	r2, r3
 8001474:	2100      	movs	r1, #0
 8001476:	f004 f9f8 	bl	800586a <memset>
  RTC_DateTypeDef sDate = {0};
 800147a:	2328      	movs	r3, #40	; 0x28
 800147c:	18fb      	adds	r3, r7, r3
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8001482:	003b      	movs	r3, r7
 8001484:	0018      	movs	r0, r3
 8001486:	2328      	movs	r3, #40	; 0x28
 8001488:	001a      	movs	r2, r3
 800148a:	2100      	movs	r1, #0
 800148c:	f004 f9ed 	bl	800586a <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001490:	4b49      	ldr	r3, [pc, #292]	; (80015b8 <MX_RTC_Init+0x154>)
 8001492:	4a4a      	ldr	r2, [pc, #296]	; (80015bc <MX_RTC_Init+0x158>)
 8001494:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001496:	4b48      	ldr	r3, [pc, #288]	; (80015b8 <MX_RTC_Init+0x154>)
 8001498:	2200      	movs	r2, #0
 800149a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800149c:	4b46      	ldr	r3, [pc, #280]	; (80015b8 <MX_RTC_Init+0x154>)
 800149e:	227f      	movs	r2, #127	; 0x7f
 80014a0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014a2:	4b45      	ldr	r3, [pc, #276]	; (80015b8 <MX_RTC_Init+0x154>)
 80014a4:	22ff      	movs	r2, #255	; 0xff
 80014a6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014a8:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <MX_RTC_Init+0x154>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80014ae:	4b42      	ldr	r3, [pc, #264]	; (80015b8 <MX_RTC_Init+0x154>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014b4:	4b40      	ldr	r3, [pc, #256]	; (80015b8 <MX_RTC_Init+0x154>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014ba:	4b3f      	ldr	r3, [pc, #252]	; (80015b8 <MX_RTC_Init+0x154>)
 80014bc:	2200      	movs	r2, #0
 80014be:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014c0:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <MX_RTC_Init+0x154>)
 80014c2:	0018      	movs	r0, r3
 80014c4:	f002 fc26 	bl	8003d14 <HAL_RTC_Init>
 80014c8:	1e03      	subs	r3, r0, #0
 80014ca:	d001      	beq.n	80014d0 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80014cc:	f000 f9f8 	bl	80018c0 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 80014d0:	212c      	movs	r1, #44	; 0x2c
 80014d2:	187b      	adds	r3, r7, r1
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80014d8:	187b      	adds	r3, r7, r1
 80014da:	2200      	movs	r2, #0
 80014dc:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80014de:	187b      	adds	r3, r7, r1
 80014e0:	2200      	movs	r2, #0
 80014e2:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014e4:	187b      	adds	r3, r7, r1
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014ea:	187b      	adds	r3, r7, r1
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80014f0:	1879      	adds	r1, r7, r1
 80014f2:	4b31      	ldr	r3, [pc, #196]	; (80015b8 <MX_RTC_Init+0x154>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	0018      	movs	r0, r3
 80014f8:	f002 fcaa 	bl	8003e50 <HAL_RTC_SetTime>
 80014fc:	1e03      	subs	r3, r0, #0
 80014fe:	d001      	beq.n	8001504 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8001500:	f000 f9de 	bl	80018c0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001504:	2128      	movs	r1, #40	; 0x28
 8001506:	187b      	adds	r3, r7, r1
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800150c:	187b      	adds	r3, r7, r1
 800150e:	2201      	movs	r2, #1
 8001510:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8001512:	187b      	adds	r3, r7, r1
 8001514:	2201      	movs	r2, #1
 8001516:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8001518:	187b      	adds	r3, r7, r1
 800151a:	2200      	movs	r2, #0
 800151c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800151e:	1879      	adds	r1, r7, r1
 8001520:	4b25      	ldr	r3, [pc, #148]	; (80015b8 <MX_RTC_Init+0x154>)
 8001522:	2200      	movs	r2, #0
 8001524:	0018      	movs	r0, r3
 8001526:	f002 fdb3 	bl	8004090 <HAL_RTC_SetDate>
 800152a:	1e03      	subs	r3, r0, #0
 800152c:	d001      	beq.n	8001532 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800152e:	f000 f9c7 	bl	80018c0 <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 8001532:	003b      	movs	r3, r7
 8001534:	2200      	movs	r2, #0
 8001536:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8001538:	003b      	movs	r3, r7
 800153a:	2200      	movs	r2, #0
 800153c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 800153e:	003b      	movs	r3, r7
 8001540:	2200      	movs	r2, #0
 8001542:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001544:	003b      	movs	r3, r7
 8001546:	2200      	movs	r2, #0
 8001548:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800154a:	003b      	movs	r3, r7
 800154c:	2200      	movs	r2, #0
 800154e:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001550:	003b      	movs	r3, r7
 8001552:	2200      	movs	r2, #0
 8001554:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001556:	003b      	movs	r3, r7
 8001558:	2200      	movs	r2, #0
 800155a:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800155c:	003b      	movs	r3, r7
 800155e:	2200      	movs	r2, #0
 8001560:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001562:	003b      	movs	r3, r7
 8001564:	2200      	movs	r2, #0
 8001566:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8001568:	003b      	movs	r3, r7
 800156a:	2220      	movs	r2, #32
 800156c:	2101      	movs	r1, #1
 800156e:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001570:	003b      	movs	r3, r7
 8001572:	2280      	movs	r2, #128	; 0x80
 8001574:	0052      	lsls	r2, r2, #1
 8001576:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001578:	0039      	movs	r1, r7
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <MX_RTC_Init+0x154>)
 800157c:	2200      	movs	r2, #0
 800157e:	0018      	movs	r0, r3
 8001580:	f002 fe82 	bl	8004288 <HAL_RTC_SetAlarm_IT>
 8001584:	1e03      	subs	r3, r0, #0
 8001586:	d001      	beq.n	800158c <MX_RTC_Init+0x128>
  {
    Error_Handler();
 8001588:	f000 f99a 	bl	80018c0 <Error_Handler>
  }
  /** Enable the Alarm B 
  */
  sAlarm.AlarmDateWeekDay = 1;
 800158c:	003b      	movs	r3, r7
 800158e:	2220      	movs	r2, #32
 8001590:	2101      	movs	r1, #1
 8001592:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_B;
 8001594:	003b      	movs	r3, r7
 8001596:	2280      	movs	r2, #128	; 0x80
 8001598:	0092      	lsls	r2, r2, #2
 800159a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800159c:	0039      	movs	r1, r7
 800159e:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <MX_RTC_Init+0x154>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	0018      	movs	r0, r3
 80015a4:	f002 fe70 	bl	8004288 <HAL_RTC_SetAlarm_IT>
 80015a8:	1e03      	subs	r3, r0, #0
 80015aa:	d001      	beq.n	80015b0 <MX_RTC_Init+0x14c>
  {
    Error_Handler();
 80015ac:	f000 f988 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015b0:	46c0      	nop			; (mov r8, r8)
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b010      	add	sp, #64	; 0x40
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000124 	.word	0x20000124
 80015bc:	40002800 	.word	0x40002800

080015c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015c4:	4b18      	ldr	r3, [pc, #96]	; (8001628 <MX_SPI1_Init+0x68>)
 80015c6:	4a19      	ldr	r2, [pc, #100]	; (800162c <MX_SPI1_Init+0x6c>)
 80015c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015ca:	4b17      	ldr	r3, [pc, #92]	; (8001628 <MX_SPI1_Init+0x68>)
 80015cc:	2282      	movs	r2, #130	; 0x82
 80015ce:	0052      	lsls	r2, r2, #1
 80015d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015d2:	4b15      	ldr	r3, [pc, #84]	; (8001628 <MX_SPI1_Init+0x68>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015d8:	4b13      	ldr	r3, [pc, #76]	; (8001628 <MX_SPI1_Init+0x68>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <MX_SPI1_Init+0x68>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015e4:	4b10      	ldr	r3, [pc, #64]	; (8001628 <MX_SPI1_Init+0x68>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <MX_SPI1_Init+0x68>)
 80015ec:	2280      	movs	r2, #128	; 0x80
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015f2:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <MX_SPI1_Init+0x68>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015f8:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <MX_SPI1_Init+0x68>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015fe:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <MX_SPI1_Init+0x68>)
 8001600:	2200      	movs	r2, #0
 8001602:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001604:	4b08      	ldr	r3, [pc, #32]	; (8001628 <MX_SPI1_Init+0x68>)
 8001606:	2200      	movs	r2, #0
 8001608:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800160a:	4b07      	ldr	r3, [pc, #28]	; (8001628 <MX_SPI1_Init+0x68>)
 800160c:	2207      	movs	r2, #7
 800160e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <MX_SPI1_Init+0x68>)
 8001612:	0018      	movs	r0, r3
 8001614:	f003 f872 	bl	80046fc <HAL_SPI_Init>
 8001618:	1e03      	subs	r3, r0, #0
 800161a:	d001      	beq.n	8001620 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800161c:	f000 f950 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001620:	46c0      	nop			; (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	20000148 	.word	0x20000148
 800162c:	40013000 	.word	0x40013000

08001630 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08a      	sub	sp, #40	; 0x28
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001636:	2318      	movs	r3, #24
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	0018      	movs	r0, r3
 800163c:	2310      	movs	r3, #16
 800163e:	001a      	movs	r2, r3
 8001640:	2100      	movs	r1, #0
 8001642:	f004 f912 	bl	800586a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001646:	2310      	movs	r3, #16
 8001648:	18fb      	adds	r3, r7, r3
 800164a:	0018      	movs	r0, r3
 800164c:	2308      	movs	r3, #8
 800164e:	001a      	movs	r2, r3
 8001650:	2100      	movs	r1, #0
 8001652:	f004 f90a 	bl	800586a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001656:	003b      	movs	r3, r7
 8001658:	0018      	movs	r0, r3
 800165a:	2310      	movs	r3, #16
 800165c:	001a      	movs	r2, r3
 800165e:	2100      	movs	r1, #0
 8001660:	f004 f903 	bl	800586a <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8001664:	4b32      	ldr	r3, [pc, #200]	; (8001730 <MX_TIM21_Init+0x100>)
 8001666:	4a33      	ldr	r2, [pc, #204]	; (8001734 <MX_TIM21_Init+0x104>)
 8001668:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 800166a:	4b31      	ldr	r3, [pc, #196]	; (8001730 <MX_TIM21_Init+0x100>)
 800166c:	2200      	movs	r2, #0
 800166e:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001670:	4b2f      	ldr	r3, [pc, #188]	; (8001730 <MX_TIM21_Init+0x100>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 0;
 8001676:	4b2e      	ldr	r3, [pc, #184]	; (8001730 <MX_TIM21_Init+0x100>)
 8001678:	2200      	movs	r2, #0
 800167a:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167c:	4b2c      	ldr	r3, [pc, #176]	; (8001730 <MX_TIM21_Init+0x100>)
 800167e:	2200      	movs	r2, #0
 8001680:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001682:	4b2b      	ldr	r3, [pc, #172]	; (8001730 <MX_TIM21_Init+0x100>)
 8001684:	2200      	movs	r2, #0
 8001686:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8001688:	4b29      	ldr	r3, [pc, #164]	; (8001730 <MX_TIM21_Init+0x100>)
 800168a:	0018      	movs	r0, r3
 800168c:	f003 fd0d 	bl	80050aa <HAL_TIM_Base_Init>
 8001690:	1e03      	subs	r3, r0, #0
 8001692:	d001      	beq.n	8001698 <MX_TIM21_Init+0x68>
  {
    Error_Handler();
 8001694:	f000 f914 	bl	80018c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8001698:	2118      	movs	r1, #24
 800169a:	187b      	adds	r3, r7, r1
 800169c:	2280      	movs	r2, #128	; 0x80
 800169e:	0192      	lsls	r2, r2, #6
 80016a0:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80016a2:	187b      	adds	r3, r7, r1
 80016a4:	2200      	movs	r2, #0
 80016a6:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80016a8:	187b      	adds	r3, r7, r1
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 80016ae:	187b      	adds	r3, r7, r1
 80016b0:	2200      	movs	r2, #0
 80016b2:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80016b4:	187a      	adds	r2, r7, r1
 80016b6:	4b1e      	ldr	r3, [pc, #120]	; (8001730 <MX_TIM21_Init+0x100>)
 80016b8:	0011      	movs	r1, r2
 80016ba:	0018      	movs	r0, r3
 80016bc:	f003 fda4 	bl	8005208 <HAL_TIM_ConfigClockSource>
 80016c0:	1e03      	subs	r3, r0, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM21_Init+0x98>
  {
    Error_Handler();
 80016c4:	f000 f8fc 	bl	80018c0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim21) != HAL_OK)
 80016c8:	4b19      	ldr	r3, [pc, #100]	; (8001730 <MX_TIM21_Init+0x100>)
 80016ca:	0018      	movs	r0, r3
 80016cc:	f003 fd19 	bl	8005102 <HAL_TIM_OC_Init>
 80016d0:	1e03      	subs	r3, r0, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM21_Init+0xa8>
  {
    Error_Handler();
 80016d4:	f000 f8f4 	bl	80018c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d8:	2110      	movs	r1, #16
 80016da:	187b      	adds	r3, r7, r1
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e0:	187b      	adds	r3, r7, r1
 80016e2:	2200      	movs	r2, #0
 80016e4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 80016e6:	187a      	adds	r2, r7, r1
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MX_TIM21_Init+0x100>)
 80016ea:	0011      	movs	r1, r2
 80016ec:	0018      	movs	r0, r3
 80016ee:	f004 f845 	bl	800577c <HAL_TIMEx_MasterConfigSynchronization>
 80016f2:	1e03      	subs	r3, r0, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM21_Init+0xca>
  {
    Error_Handler();
 80016f6:	f000 f8e3 	bl	80018c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80016fa:	003b      	movs	r3, r7
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001700:	003b      	movs	r3, r7
 8001702:	2200      	movs	r2, #0
 8001704:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001706:	003b      	movs	r3, r7
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800170c:	003b      	movs	r3, r7
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001712:	0039      	movs	r1, r7
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <MX_TIM21_Init+0x100>)
 8001716:	2200      	movs	r2, #0
 8001718:	0018      	movs	r0, r3
 800171a:	f003 fd26 	bl	800516a <HAL_TIM_OC_ConfigChannel>
 800171e:	1e03      	subs	r3, r0, #0
 8001720:	d001      	beq.n	8001726 <MX_TIM21_Init+0xf6>
  {
    Error_Handler();
 8001722:	f000 f8cd 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	46bd      	mov	sp, r7
 800172a:	b00a      	add	sp, #40	; 0x28
 800172c:	bd80      	pop	{r7, pc}
 800172e:	46c0      	nop			; (mov r8, r8)
 8001730:	20000258 	.word	0x20000258
 8001734:	40010800 	.word	0x40010800

08001738 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <MX_DMA_Init+0x38>)
 8001740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <MX_DMA_Init+0x38>)
 8001744:	2101      	movs	r1, #1
 8001746:	430a      	orrs	r2, r1
 8001748:	631a      	str	r2, [r3, #48]	; 0x30
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <MX_DMA_Init+0x38>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	2201      	movs	r2, #1
 8001750:	4013      	ands	r3, r2
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001756:	2200      	movs	r2, #0
 8001758:	2100      	movs	r1, #0
 800175a:	200a      	movs	r0, #10
 800175c:	f000 ff4e 	bl	80025fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001760:	200a      	movs	r0, #10
 8001762:	f000 ff60 	bl	8002626 <HAL_NVIC_EnableIRQ>

}
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	40021000 	.word	0x40021000

08001774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b089      	sub	sp, #36	; 0x24
 8001778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177a:	240c      	movs	r4, #12
 800177c:	193b      	adds	r3, r7, r4
 800177e:	0018      	movs	r0, r3
 8001780:	2314      	movs	r3, #20
 8001782:	001a      	movs	r2, r3
 8001784:	2100      	movs	r1, #0
 8001786:	f004 f870 	bl	800586a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800178a:	4b47      	ldr	r3, [pc, #284]	; (80018a8 <MX_GPIO_Init+0x134>)
 800178c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800178e:	4b46      	ldr	r3, [pc, #280]	; (80018a8 <MX_GPIO_Init+0x134>)
 8001790:	2104      	movs	r1, #4
 8001792:	430a      	orrs	r2, r1
 8001794:	62da      	str	r2, [r3, #44]	; 0x2c
 8001796:	4b44      	ldr	r3, [pc, #272]	; (80018a8 <MX_GPIO_Init+0x134>)
 8001798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800179a:	2204      	movs	r2, #4
 800179c:	4013      	ands	r3, r2
 800179e:	60bb      	str	r3, [r7, #8]
 80017a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	4b41      	ldr	r3, [pc, #260]	; (80018a8 <MX_GPIO_Init+0x134>)
 80017a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017a6:	4b40      	ldr	r3, [pc, #256]	; (80018a8 <MX_GPIO_Init+0x134>)
 80017a8:	2101      	movs	r1, #1
 80017aa:	430a      	orrs	r2, r1
 80017ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80017ae:	4b3e      	ldr	r3, [pc, #248]	; (80018a8 <MX_GPIO_Init+0x134>)
 80017b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b2:	2201      	movs	r2, #1
 80017b4:	4013      	ands	r3, r2
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ba:	4b3b      	ldr	r3, [pc, #236]	; (80018a8 <MX_GPIO_Init+0x134>)
 80017bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017be:	4b3a      	ldr	r3, [pc, #232]	; (80018a8 <MX_GPIO_Init+0x134>)
 80017c0:	2102      	movs	r1, #2
 80017c2:	430a      	orrs	r2, r1
 80017c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80017c6:	4b38      	ldr	r3, [pc, #224]	; (80018a8 <MX_GPIO_Init+0x134>)
 80017c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ca:	2202      	movs	r2, #2
 80017cc:	4013      	ands	r3, r2
 80017ce:	603b      	str	r3, [r7, #0]
 80017d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 80017d2:	4b36      	ldr	r3, [pc, #216]	; (80018ac <MX_GPIO_Init+0x138>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	2183      	movs	r1, #131	; 0x83
 80017d8:	0018      	movs	r0, r3
 80017da:	f001 fade 	bl	8002d9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_6, GPIO_PIN_RESET);
 80017de:	4b34      	ldr	r3, [pc, #208]	; (80018b0 <MX_GPIO_Init+0x13c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	2142      	movs	r1, #66	; 0x42
 80017e4:	0018      	movs	r0, r3
 80017e6:	f001 fad8 	bl	8002d9a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 80017ea:	0021      	movs	r1, r4
 80017ec:	187b      	adds	r3, r7, r1
 80017ee:	2283      	movs	r2, #131	; 0x83
 80017f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	2201      	movs	r2, #1
 80017f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	187b      	adds	r3, r7, r1
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	187b      	adds	r3, r7, r1
 8001800:	2200      	movs	r2, #0
 8001802:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001804:	000c      	movs	r4, r1
 8001806:	187b      	adds	r3, r7, r1
 8001808:	4a28      	ldr	r2, [pc, #160]	; (80018ac <MX_GPIO_Init+0x138>)
 800180a:	0019      	movs	r1, r3
 800180c:	0010      	movs	r0, r2
 800180e:	f001 f929 	bl	8002a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8001812:	0021      	movs	r1, r4
 8001814:	187b      	adds	r3, r7, r1
 8001816:	2242      	movs	r2, #66	; 0x42
 8001818:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2201      	movs	r2, #1
 800181e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	187b      	adds	r3, r7, r1
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001826:	187b      	adds	r3, r7, r1
 8001828:	2200      	movs	r2, #0
 800182a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182c:	000c      	movs	r4, r1
 800182e:	187b      	adds	r3, r7, r1
 8001830:	4a1f      	ldr	r2, [pc, #124]	; (80018b0 <MX_GPIO_Init+0x13c>)
 8001832:	0019      	movs	r1, r3
 8001834:	0010      	movs	r0, r2
 8001836:	f001 f915 	bl	8002a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14;
 800183a:	0021      	movs	r1, r4
 800183c:	187b      	adds	r3, r7, r1
 800183e:	4a1d      	ldr	r2, [pc, #116]	; (80018b4 <MX_GPIO_Init+0x140>)
 8001840:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001842:	187b      	adds	r3, r7, r1
 8001844:	4a1c      	ldr	r2, [pc, #112]	; (80018b8 <MX_GPIO_Init+0x144>)
 8001846:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001848:	187b      	adds	r3, r7, r1
 800184a:	2202      	movs	r2, #2
 800184c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184e:	000c      	movs	r4, r1
 8001850:	187b      	adds	r3, r7, r1
 8001852:	4a17      	ldr	r2, [pc, #92]	; (80018b0 <MX_GPIO_Init+0x13c>)
 8001854:	0019      	movs	r1, r3
 8001856:	0010      	movs	r0, r2
 8001858:	f001 f904 	bl	8002a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800185c:	0021      	movs	r1, r4
 800185e:	187b      	adds	r3, r7, r1
 8001860:	2280      	movs	r2, #128	; 0x80
 8001862:	0212      	lsls	r2, r2, #8
 8001864:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001866:	187b      	adds	r3, r7, r1
 8001868:	4a14      	ldr	r2, [pc, #80]	; (80018bc <MX_GPIO_Init+0x148>)
 800186a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800186c:	187b      	adds	r3, r7, r1
 800186e:	2201      	movs	r2, #1
 8001870:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001872:	187b      	adds	r3, r7, r1
 8001874:	4a0e      	ldr	r2, [pc, #56]	; (80018b0 <MX_GPIO_Init+0x13c>)
 8001876:	0019      	movs	r1, r3
 8001878:	0010      	movs	r0, r2
 800187a:	f001 f8f3 	bl	8002a64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2100      	movs	r1, #0
 8001882:	2006      	movs	r0, #6
 8001884:	f000 feba 	bl	80025fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001888:	2006      	movs	r0, #6
 800188a:	f000 fecc 	bl	8002626 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2100      	movs	r1, #0
 8001892:	2007      	movs	r0, #7
 8001894:	f000 feb2 	bl	80025fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001898:	2007      	movs	r0, #7
 800189a:	f000 fec4 	bl	8002626 <HAL_NVIC_EnableIRQ>

}
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	46bd      	mov	sp, r7
 80018a2:	b009      	add	sp, #36	; 0x24
 80018a4:	bd90      	pop	{r4, r7, pc}
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	40021000 	.word	0x40021000
 80018ac:	50000800 	.word	0x50000800
 80018b0:	50000400 	.word	0x50000400
 80018b4:	00006004 	.word	0x00006004
 80018b8:	10110000 	.word	0x10110000
 80018bc:	10210000 	.word	0x10210000

080018c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
	...

080018cc <HAL_GPIO_EXTI_Callback>:
	}
}

// this sure is a big callback
// need to complete
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	0002      	movs	r2, r0
 80018d4:	1dbb      	adds	r3, r7, #6
 80018d6:	801a      	strh	r2, [r3, #0]
	/* program flow:
	 *   check current face used
	 *   check current variables and check button pressed
	 */
//	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);	// should run for any button
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 80018d8:	4b76      	ldr	r3, [pc, #472]	; (8001ab4 <HAL_GPIO_EXTI_Callback+0x1e8>)
 80018da:	2102      	movs	r1, #2
 80018dc:	0018      	movs	r0, r3
 80018de:	f001 fa79 	bl	8002dd4 <HAL_GPIO_TogglePin>
	if (GPIO_Pin == BUTTON0) {
 80018e2:	1dbb      	adds	r3, r7, #6
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	2b04      	cmp	r3, #4
 80018e8:	d110      	bne.n	800190c <HAL_GPIO_EXTI_Callback+0x40>
		face = (face + 1) % NUM_FACES;
 80018ea:	4b73      	ldr	r3, [pc, #460]	; (8001ab8 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	3301      	adds	r3, #1
 80018f0:	4a72      	ldr	r2, [pc, #456]	; (8001abc <HAL_GPIO_EXTI_Callback+0x1f0>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	d504      	bpl.n	8001900 <HAL_GPIO_EXTI_Callback+0x34>
 80018f6:	3b01      	subs	r3, #1
 80018f8:	2204      	movs	r2, #4
 80018fa:	4252      	negs	r2, r2
 80018fc:	4313      	orrs	r3, r2
 80018fe:	3301      	adds	r3, #1
 8001900:	001a      	movs	r2, r3
 8001902:	4b6d      	ldr	r3, [pc, #436]	; (8001ab8 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001904:	601a      	str	r2, [r3, #0]
		faceChange = 1;
 8001906:	4b6e      	ldr	r3, [pc, #440]	; (8001ac0 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8001908:	2201      	movs	r2, #1
 800190a:	601a      	str	r2, [r3, #0]
	}
	// use RTC
	if (face == faceMain) {
 800190c:	4b6a      	ldr	r3, [pc, #424]	; (8001ab8 <HAL_GPIO_EXTI_Callback+0x1ec>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d11d      	bne.n	8001950 <HAL_GPIO_EXTI_Callback+0x84>
			// change fields up, do nothing if not setting clock
		}
		if (GPIO_Pin == BUTTON2 && clockSet) {
			// change fields down, do nothing if not setting clock
		}
		if (GPIO_Pin == BUTTON3) {
 8001914:	1dbb      	adds	r3, r7, #6
 8001916:	881a      	ldrh	r2, [r3, #0]
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	429a      	cmp	r2, r3
 800191e:	d000      	beq.n	8001922 <HAL_GPIO_EXTI_Callback+0x56>
 8001920:	e0c4      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
			clockField = (clockField + 1) % (NUM_CLOCKFIELDS + 1);
 8001922:	4b68      	ldr	r3, [pc, #416]	; (8001ac4 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	3301      	adds	r3, #1
 8001928:	2106      	movs	r1, #6
 800192a:	0018      	movs	r0, r3
 800192c:	f7fe fd5c 	bl	80003e8 <__aeabi_idivmod>
 8001930:	000b      	movs	r3, r1
 8001932:	001a      	movs	r2, r3
 8001934:	4b63      	ldr	r3, [pc, #396]	; (8001ac4 <HAL_GPIO_EXTI_Callback+0x1f8>)
 8001936:	601a      	str	r2, [r3, #0]
			if (clockField != 0) clockSet = 1;
 8001938:	4b62      	ldr	r3, [pc, #392]	; (8001ac4 <HAL_GPIO_EXTI_Callback+0x1f8>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d003      	beq.n	8001948 <HAL_GPIO_EXTI_Callback+0x7c>
 8001940:	4b61      	ldr	r3, [pc, #388]	; (8001ac8 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8001942:	2201      	movs	r2, #1
 8001944:	601a      	str	r2, [r3, #0]
		if (GPIO_Pin == BUTTON3) {
			// clear stopwatch hw
			stopwatchRunning = 0;
		}
	}
}
 8001946:	e0b1      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
			else clockSet = 0;
 8001948:	4b5f      	ldr	r3, [pc, #380]	; (8001ac8 <HAL_GPIO_EXTI_Callback+0x1fc>)
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
}
 800194e:	e0ad      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
	else if (face == faceTimer) {
 8001950:	4b59      	ldr	r3, [pc, #356]	; (8001ab8 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d155      	bne.n	8001a04 <HAL_GPIO_EXTI_Callback+0x138>
		if (timerRunning == 0) {
 8001958:	4b5c      	ldr	r3, [pc, #368]	; (8001acc <HAL_GPIO_EXTI_Callback+0x200>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d130      	bne.n	80019c2 <HAL_GPIO_EXTI_Callback+0xf6>
			if (GPIO_Pin == BUTTON1) {
 8001960:	1dbb      	adds	r3, r7, #6
 8001962:	881a      	ldrh	r2, [r3, #0]
 8001964:	2380      	movs	r3, #128	; 0x80
 8001966:	019b      	lsls	r3, r3, #6
 8001968:	429a      	cmp	r2, r3
 800196a:	d106      	bne.n	800197a <HAL_GPIO_EXTI_Callback+0xae>
				if (timerSet == 0) timerRunning = 1;
 800196c:	4b58      	ldr	r3, [pc, #352]	; (8001ad0 <HAL_GPIO_EXTI_Callback+0x204>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d102      	bne.n	800197a <HAL_GPIO_EXTI_Callback+0xae>
 8001974:	4b55      	ldr	r3, [pc, #340]	; (8001acc <HAL_GPIO_EXTI_Callback+0x200>)
 8001976:	2201      	movs	r2, #1
 8001978:	601a      	str	r2, [r3, #0]
			if (GPIO_Pin == BUTTON3) {
 800197a:	1dbb      	adds	r3, r7, #6
 800197c:	881a      	ldrh	r2, [r3, #0]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	021b      	lsls	r3, r3, #8
 8001982:	429a      	cmp	r2, r3
 8001984:	d000      	beq.n	8001988 <HAL_GPIO_EXTI_Callback+0xbc>
 8001986:	e091      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
				timerField = (timerField + 1) % (NUM_TIMERFIELDS + 1);
 8001988:	4b52      	ldr	r3, [pc, #328]	; (8001ad4 <HAL_GPIO_EXTI_Callback+0x208>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	3301      	adds	r3, #1
 800198e:	4a4b      	ldr	r2, [pc, #300]	; (8001abc <HAL_GPIO_EXTI_Callback+0x1f0>)
 8001990:	4013      	ands	r3, r2
 8001992:	d504      	bpl.n	800199e <HAL_GPIO_EXTI_Callback+0xd2>
 8001994:	3b01      	subs	r3, #1
 8001996:	2204      	movs	r2, #4
 8001998:	4252      	negs	r2, r2
 800199a:	4313      	orrs	r3, r2
 800199c:	3301      	adds	r3, #1
 800199e:	001a      	movs	r2, r3
 80019a0:	4b4c      	ldr	r3, [pc, #304]	; (8001ad4 <HAL_GPIO_EXTI_Callback+0x208>)
 80019a2:	601a      	str	r2, [r3, #0]
				if (timerField != 0) timerSet = 1;
 80019a4:	4b4b      	ldr	r3, [pc, #300]	; (8001ad4 <HAL_GPIO_EXTI_Callback+0x208>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_EXTI_Callback+0xe8>
 80019ac:	4b48      	ldr	r3, [pc, #288]	; (8001ad0 <HAL_GPIO_EXTI_Callback+0x204>)
 80019ae:	2201      	movs	r2, #1
 80019b0:	601a      	str	r2, [r3, #0]
}
 80019b2:	e07b      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
					timerSet = 0;
 80019b4:	4b46      	ldr	r3, [pc, #280]	; (8001ad0 <HAL_GPIO_EXTI_Callback+0x204>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
					timerRunning = 1;	// careful where this gets set/unset
 80019ba:	4b44      	ldr	r3, [pc, #272]	; (8001acc <HAL_GPIO_EXTI_Callback+0x200>)
 80019bc:	2201      	movs	r2, #1
 80019be:	601a      	str	r2, [r3, #0]
}
 80019c0:	e074      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
		else if (timerRunning == 1) {
 80019c2:	4b42      	ldr	r3, [pc, #264]	; (8001acc <HAL_GPIO_EXTI_Callback+0x200>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d000      	beq.n	80019cc <HAL_GPIO_EXTI_Callback+0x100>
 80019ca:	e06f      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
			if (GPIO_Pin == BUTTON1) {
 80019cc:	1dbb      	adds	r3, r7, #6
 80019ce:	881a      	ldrh	r2, [r3, #0]
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	019b      	lsls	r3, r3, #6
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d102      	bne.n	80019de <HAL_GPIO_EXTI_Callback+0x112>
				timerRunning = 1;
 80019d8:	4b3c      	ldr	r3, [pc, #240]	; (8001acc <HAL_GPIO_EXTI_Callback+0x200>)
 80019da:	2201      	movs	r2, #1
 80019dc:	601a      	str	r2, [r3, #0]
			if (GPIO_Pin == BUTTON2) {
 80019de:	1dbb      	adds	r3, r7, #6
 80019e0:	881a      	ldrh	r2, [r3, #0]
 80019e2:	2380      	movs	r3, #128	; 0x80
 80019e4:	01db      	lsls	r3, r3, #7
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d102      	bne.n	80019f0 <HAL_GPIO_EXTI_Callback+0x124>
				timerRunning = 0;
 80019ea:	4b38      	ldr	r3, [pc, #224]	; (8001acc <HAL_GPIO_EXTI_Callback+0x200>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
			if (GPIO_Pin == BUTTON3) {
 80019f0:	1dbb      	adds	r3, r7, #6
 80019f2:	881a      	ldrh	r2, [r3, #0]
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	021b      	lsls	r3, r3, #8
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d157      	bne.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
				timerRunning = 0;
 80019fc:	4b33      	ldr	r3, [pc, #204]	; (8001acc <HAL_GPIO_EXTI_Callback+0x200>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
}
 8001a02:	e053      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
	else if (face == faceAlarm) {
 8001a04:	4b2c      	ldr	r3, [pc, #176]	; (8001ab8 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d131      	bne.n	8001a70 <HAL_GPIO_EXTI_Callback+0x1a4>
		if (alarmRunning == 0) {
 8001a0c:	4b32      	ldr	r3, [pc, #200]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0x20c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d11f      	bne.n	8001a54 <HAL_GPIO_EXTI_Callback+0x188>
			if (GPIO_Pin == BUTTON3) {
 8001a14:	1dbb      	adds	r3, r7, #6
 8001a16:	881a      	ldrh	r2, [r3, #0]
 8001a18:	2380      	movs	r3, #128	; 0x80
 8001a1a:	021b      	lsls	r3, r3, #8
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d145      	bne.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
				alarmField = (alarmField + 1) % (NUM_ALARMFIELDS + 1);
 8001a20:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <HAL_GPIO_EXTI_Callback+0x210>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	3301      	adds	r3, #1
 8001a26:	2105      	movs	r1, #5
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f7fe fcdd 	bl	80003e8 <__aeabi_idivmod>
 8001a2e:	000b      	movs	r3, r1
 8001a30:	001a      	movs	r2, r3
 8001a32:	4b2a      	ldr	r3, [pc, #168]	; (8001adc <HAL_GPIO_EXTI_Callback+0x210>)
 8001a34:	601a      	str	r2, [r3, #0]
				if (alarmField != 0) {
 8001a36:	4b29      	ldr	r3, [pc, #164]	; (8001adc <HAL_GPIO_EXTI_Callback+0x210>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <HAL_GPIO_EXTI_Callback+0x17a>
					alarmSet = 1;
 8001a3e:	4b28      	ldr	r3, [pc, #160]	; (8001ae0 <HAL_GPIO_EXTI_Callback+0x214>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	601a      	str	r2, [r3, #0]
}
 8001a44:	e032      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
					alarmSet = 0;
 8001a46:	4b26      	ldr	r3, [pc, #152]	; (8001ae0 <HAL_GPIO_EXTI_Callback+0x214>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
					alarmRunning = 1;
 8001a4c:	4b22      	ldr	r3, [pc, #136]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0x20c>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	601a      	str	r2, [r3, #0]
}
 8001a52:	e02b      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
		else if (alarmRunning == 1) {
 8001a54:	4b20      	ldr	r3, [pc, #128]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0x20c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d127      	bne.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
			if (GPIO_Pin == BUTTON3) {
 8001a5c:	1dbb      	adds	r3, r7, #6
 8001a5e:	881a      	ldrh	r2, [r3, #0]
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	021b      	lsls	r3, r3, #8
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d121      	bne.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
				alarmRunning = 0;
 8001a68:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0x20c>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
}
 8001a6e:	e01d      	b.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
	else if (face == faceStopwatch) {
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d119      	bne.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
		if (GPIO_Pin == BUTTON1) {	// start/stop
 8001a78:	1dbb      	adds	r3, r7, #6
 8001a7a:	881a      	ldrh	r2, [r3, #0]
 8001a7c:	2380      	movs	r3, #128	; 0x80
 8001a7e:	019b      	lsls	r3, r3, #6
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d10a      	bne.n	8001a9a <HAL_GPIO_EXTI_Callback+0x1ce>
			if (stopwatchRunning == 0) stopwatchRunning = 1;
 8001a84:	4b17      	ldr	r3, [pc, #92]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x218>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d103      	bne.n	8001a94 <HAL_GPIO_EXTI_Callback+0x1c8>
 8001a8c:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x218>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	e002      	b.n	8001a9a <HAL_GPIO_EXTI_Callback+0x1ce>
			else stopwatchRunning = 0;
 8001a94:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x218>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
		if (GPIO_Pin == BUTTON3) {
 8001a9a:	1dbb      	adds	r3, r7, #6
 8001a9c:	881a      	ldrh	r2, [r3, #0]
 8001a9e:	2380      	movs	r3, #128	; 0x80
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d102      	bne.n	8001aac <HAL_GPIO_EXTI_Callback+0x1e0>
			stopwatchRunning = 0;
 8001aa6:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x218>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	50000400 	.word	0x50000400
 8001ab8:	20000090 	.word	0x20000090
 8001abc:	80000003 	.word	0x80000003
 8001ac0:	20000094 	.word	0x20000094
 8001ac4:	2000009c 	.word	0x2000009c
 8001ac8:	20000098 	.word	0x20000098
 8001acc:	200000a8 	.word	0x200000a8
 8001ad0:	200000a0 	.word	0x200000a0
 8001ad4:	200000a4 	.word	0x200000a4
 8001ad8:	200000b4 	.word	0x200000b4
 8001adc:	200000b0 	.word	0x200000b0
 8001ae0:	200000ac 	.word	0x200000ac
 8001ae4:	200000b8 	.word	0x200000b8

08001ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <HAL_MspInit+0x24>)
 8001aee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001af0:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_MspInit+0x24>)
 8001af2:	2101      	movs	r1, #1
 8001af4:	430a      	orrs	r2, r1
 8001af6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af8:	4b04      	ldr	r3, [pc, #16]	; (8001b0c <HAL_MspInit+0x24>)
 8001afa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <HAL_MspInit+0x24>)
 8001afe:	2180      	movs	r1, #128	; 0x80
 8001b00:	0549      	lsls	r1, r1, #21
 8001b02:	430a      	orrs	r2, r1
 8001b04:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40021000 	.word	0x40021000

08001b10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	230c      	movs	r3, #12
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	2314      	movs	r3, #20
 8001b20:	001a      	movs	r2, r3
 8001b22:	2100      	movs	r1, #0
 8001b24:	f003 fea1 	bl	800586a <memset>
  if(hadc->Instance==ADC1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a15      	ldr	r2, [pc, #84]	; (8001b84 <HAL_ADC_MspInit+0x74>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d123      	bne.n	8001b7a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <HAL_ADC_MspInit+0x78>)
 8001b34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b36:	4b14      	ldr	r3, [pc, #80]	; (8001b88 <HAL_ADC_MspInit+0x78>)
 8001b38:	2180      	movs	r1, #128	; 0x80
 8001b3a:	0089      	lsls	r1, r1, #2
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <HAL_ADC_MspInit+0x78>)
 8001b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b44:	4b10      	ldr	r3, [pc, #64]	; (8001b88 <HAL_ADC_MspInit+0x78>)
 8001b46:	2101      	movs	r1, #1
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b4c:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <HAL_ADC_MspInit+0x78>)
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b50:	2201      	movs	r2, #1
 8001b52:	4013      	ands	r3, r2
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b58:	210c      	movs	r1, #12
 8001b5a:	187b      	adds	r3, r7, r1
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b60:	187b      	adds	r3, r7, r1
 8001b62:	2203      	movs	r2, #3
 8001b64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	187b      	adds	r3, r7, r1
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6c:	187a      	adds	r2, r7, r1
 8001b6e:	23a0      	movs	r3, #160	; 0xa0
 8001b70:	05db      	lsls	r3, r3, #23
 8001b72:	0011      	movs	r1, r2
 8001b74:	0018      	movs	r0, r3
 8001b76:	f000 ff75 	bl	8002a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	b008      	add	sp, #32
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	46c0      	nop			; (mov r8, r8)
 8001b84:	40012400 	.word	0x40012400
 8001b88:	40021000 	.word	0x40021000

08001b8c <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a06      	ldr	r2, [pc, #24]	; (8001bb4 <HAL_LPTIM_MspInit+0x28>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d106      	bne.n	8001bac <HAL_LPTIM_MspInit+0x20>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_LPTIM_MspInit+0x2c>)
 8001ba0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ba2:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <HAL_LPTIM_MspInit+0x2c>)
 8001ba4:	2180      	movs	r1, #128	; 0x80
 8001ba6:	0609      	lsls	r1, r1, #24
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8001bac:	46c0      	nop			; (mov r8, r8)
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	b002      	add	sp, #8
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40007c00 	.word	0x40007c00
 8001bb8:	40021000 	.word	0x40021000

08001bbc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_RTC_MspInit+0x38>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d10e      	bne.n	8001bec <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001bce:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <HAL_RTC_MspInit+0x3c>)
 8001bd0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bd2:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <HAL_RTC_MspInit+0x3c>)
 8001bd4:	2180      	movs	r1, #128	; 0x80
 8001bd6:	02c9      	lsls	r1, r1, #11
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2100      	movs	r1, #0
 8001be0:	2002      	movs	r0, #2
 8001be2:	f000 fd0b 	bl	80025fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001be6:	2002      	movs	r0, #2
 8001be8:	f000 fd1d 	bl	8002626 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001bec:	46c0      	nop			; (mov r8, r8)
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b002      	add	sp, #8
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40002800 	.word	0x40002800
 8001bf8:	40021000 	.word	0x40021000

08001bfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	230c      	movs	r3, #12
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	0018      	movs	r0, r3
 8001c0a:	2314      	movs	r3, #20
 8001c0c:	001a      	movs	r2, r3
 8001c0e:	2100      	movs	r1, #0
 8001c10:	f003 fe2b 	bl	800586a <memset>
  if(hspi->Instance==SPI1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a30      	ldr	r2, [pc, #192]	; (8001cdc <HAL_SPI_MspInit+0xe0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d15a      	bne.n	8001cd4 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c1e:	4b30      	ldr	r3, [pc, #192]	; (8001ce0 <HAL_SPI_MspInit+0xe4>)
 8001c20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c22:	4b2f      	ldr	r3, [pc, #188]	; (8001ce0 <HAL_SPI_MspInit+0xe4>)
 8001c24:	2180      	movs	r1, #128	; 0x80
 8001c26:	0149      	lsls	r1, r1, #5
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2c:	4b2c      	ldr	r3, [pc, #176]	; (8001ce0 <HAL_SPI_MspInit+0xe4>)
 8001c2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c30:	4b2b      	ldr	r3, [pc, #172]	; (8001ce0 <HAL_SPI_MspInit+0xe4>)
 8001c32:	2101      	movs	r1, #1
 8001c34:	430a      	orrs	r2, r1
 8001c36:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c38:	4b29      	ldr	r3, [pc, #164]	; (8001ce0 <HAL_SPI_MspInit+0xe4>)
 8001c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	4013      	ands	r3, r2
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c44:	210c      	movs	r1, #12
 8001c46:	187b      	adds	r3, r7, r1
 8001c48:	22a0      	movs	r2, #160	; 0xa0
 8001c4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	187b      	adds	r3, r7, r1
 8001c4e:	2202      	movs	r2, #2
 8001c50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	187b      	adds	r3, r7, r1
 8001c54:	2200      	movs	r2, #0
 8001c56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	187b      	adds	r3, r7, r1
 8001c5a:	2203      	movs	r2, #3
 8001c5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001c5e:	187b      	adds	r3, r7, r1
 8001c60:	2200      	movs	r2, #0
 8001c62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c64:	187a      	adds	r2, r7, r1
 8001c66:	23a0      	movs	r3, #160	; 0xa0
 8001c68:	05db      	lsls	r3, r3, #23
 8001c6a:	0011      	movs	r1, r2
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f000 fef9 	bl	8002a64 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001c72:	4b1c      	ldr	r3, [pc, #112]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c74:	4a1c      	ldr	r2, [pc, #112]	; (8001ce8 <HAL_SPI_MspInit+0xec>)
 8001c76:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001c78:	4b1a      	ldr	r3, [pc, #104]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c7e:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c80:	2210      	movs	r2, #16
 8001c82:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c8a:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c8c:	2280      	movs	r2, #128	; 0x80
 8001c8e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c90:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c96:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ca2:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001ca8:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001caa:	0018      	movs	r0, r3
 8001cac:	f000 fcd8 	bl	8002660 <HAL_DMA_Init>
 8001cb0:	1e03      	subs	r3, r0, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001cb4:	f7ff fe04 	bl	80018c0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001cbc:	649a      	str	r2, [r3, #72]	; 0x48
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <HAL_SPI_MspInit+0xe8>)
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	2019      	movs	r0, #25
 8001cca:	f000 fc97 	bl	80025fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001cce:	2019      	movs	r0, #25
 8001cd0:	f000 fca9 	bl	8002626 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001cd4:	46c0      	nop			; (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b008      	add	sp, #32
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40013000 	.word	0x40013000
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	200001fc 	.word	0x200001fc
 8001ce8:	40020030 	.word	0x40020030

08001cec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	230c      	movs	r3, #12
 8001cf6:	18fb      	adds	r3, r7, r3
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	2314      	movs	r3, #20
 8001cfc:	001a      	movs	r2, r3
 8001cfe:	2100      	movs	r1, #0
 8001d00:	f003 fdb3 	bl	800586a <memset>
  if(htim_base->Instance==TIM21)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a17      	ldr	r2, [pc, #92]	; (8001d68 <HAL_TIM_Base_MspInit+0x7c>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d128      	bne.n	8001d60 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <HAL_TIM_Base_MspInit+0x80>)
 8001d10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d12:	4b16      	ldr	r3, [pc, #88]	; (8001d6c <HAL_TIM_Base_MspInit+0x80>)
 8001d14:	2104      	movs	r1, #4
 8001d16:	430a      	orrs	r2, r1
 8001d18:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1a:	4b14      	ldr	r3, [pc, #80]	; (8001d6c <HAL_TIM_Base_MspInit+0x80>)
 8001d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d1e:	4b13      	ldr	r3, [pc, #76]	; (8001d6c <HAL_TIM_Base_MspInit+0x80>)
 8001d20:	2101      	movs	r1, #1
 8001d22:	430a      	orrs	r2, r1
 8001d24:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d26:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <HAL_TIM_Base_MspInit+0x80>)
 8001d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
    /**TIM21 GPIO Configuration    
    PA1     ------> TIM21_ETR 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d32:	210c      	movs	r1, #12
 8001d34:	187b      	adds	r3, r7, r1
 8001d36:	2202      	movs	r2, #2
 8001d38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3a:	187b      	adds	r3, r7, r1
 8001d3c:	2202      	movs	r2, #2
 8001d3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	187b      	adds	r3, r7, r1
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d46:	187b      	adds	r3, r7, r1
 8001d48:	2200      	movs	r2, #0
 8001d4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 8001d4c:	187b      	adds	r3, r7, r1
 8001d4e:	2205      	movs	r2, #5
 8001d50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d52:	187a      	adds	r2, r7, r1
 8001d54:	23a0      	movs	r3, #160	; 0xa0
 8001d56:	05db      	lsls	r3, r3, #23
 8001d58:	0011      	movs	r1, r2
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f000 fe82 	bl	8002a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 8001d60:	46c0      	nop			; (mov r8, r8)
 8001d62:	46bd      	mov	sp, r7
 8001d64:	b008      	add	sp, #32
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40010800 	.word	0x40010800
 8001d6c:	40021000 	.word	0x40021000

08001d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d74:	46c0      	nop			; (mov r8, r8)
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <HardFault_Handler+0x4>

08001d80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d84:	46c0      	nop			; (mov r8, r8)
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d98:	f000 f922 	bl	8001fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d9c:	46c0      	nop			; (mov r8, r8)
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001da8:	4b03      	ldr	r3, [pc, #12]	; (8001db8 <RTC_IRQHandler+0x14>)
 8001daa:	0018      	movs	r0, r3
 8001dac:	f002 fbb8 	bl	8004520 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001db0:	46c0      	nop			; (mov r8, r8)
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	20000124 	.word	0x20000124

08001dbc <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001dc0:	2004      	movs	r0, #4
 8001dc2:	f001 f819 	bl	8002df8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001dc6:	46c0      	nop			; (mov r8, r8)
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001dd0:	2380      	movs	r3, #128	; 0x80
 8001dd2:	019b      	lsls	r3, r3, #6
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	f001 f80f 	bl	8002df8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001dda:	2380      	movs	r3, #128	; 0x80
 8001ddc:	01db      	lsls	r3, r3, #7
 8001dde:	0018      	movs	r0, r3
 8001de0:	f001 f80a 	bl	8002df8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001de4:	2380      	movs	r3, #128	; 0x80
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	0018      	movs	r0, r3
 8001dea:	f001 f805 	bl	8002df8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001dee:	46c0      	nop			; (mov r8, r8)
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001df8:	4b03      	ldr	r3, [pc, #12]	; (8001e08 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	f000 fd56 	bl	80028ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001e00:	46c0      	nop			; (mov r8, r8)
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	200001fc 	.word	0x200001fc

08001e0c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e10:	4b03      	ldr	r3, [pc, #12]	; (8001e20 <SPI1_IRQHandler+0x14>)
 8001e12:	0018      	movs	r0, r3
 8001e14:	f002 fee6 	bl	8004be4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e18:	46c0      	nop			; (mov r8, r8)
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	46c0      	nop			; (mov r8, r8)
 8001e20:	20000148 	.word	0x20000148

08001e24 <_sbrk>:
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <_sbrk+0x50>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d102      	bne.n	8001e3a <_sbrk+0x16>
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <_sbrk+0x50>)
 8001e36:	4a10      	ldr	r2, [pc, #64]	; (8001e78 <_sbrk+0x54>)
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <_sbrk+0x50>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <_sbrk+0x50>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	18d3      	adds	r3, r2, r3
 8001e48:	466a      	mov	r2, sp
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d907      	bls.n	8001e5e <_sbrk+0x3a>
 8001e4e:	f003 fcd9 	bl	8005804 <__errno>
 8001e52:	0003      	movs	r3, r0
 8001e54:	220c      	movs	r2, #12
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	2301      	movs	r3, #1
 8001e5a:	425b      	negs	r3, r3
 8001e5c:	e006      	b.n	8001e6c <_sbrk+0x48>
 8001e5e:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <_sbrk+0x50>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	18d2      	adds	r2, r2, r3
 8001e66:	4b03      	ldr	r3, [pc, #12]	; (8001e74 <_sbrk+0x50>)
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	b004      	add	sp, #16
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	200000bc 	.word	0x200000bc
 8001e78:	200002a0 	.word	0x200002a0

08001e7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8001e80:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <SystemInit+0x64>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <SystemInit+0x64>)
 8001e86:	2180      	movs	r1, #128	; 0x80
 8001e88:	0049      	lsls	r1, r1, #1
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <SystemInit+0x64>)
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <SystemInit+0x64>)
 8001e94:	4913      	ldr	r1, [pc, #76]	; (8001ee4 <SystemInit+0x68>)
 8001e96:	400a      	ands	r2, r1
 8001e98:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <SystemInit+0x64>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <SystemInit+0x64>)
 8001ea0:	4911      	ldr	r1, [pc, #68]	; (8001ee8 <SystemInit+0x6c>)
 8001ea2:	400a      	ands	r2, r1
 8001ea4:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <SystemInit+0x64>)
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <SystemInit+0x64>)
 8001eac:	2101      	movs	r1, #1
 8001eae:	438a      	bics	r2, r1
 8001eb0:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <SystemInit+0x64>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <SystemInit+0x64>)
 8001eb8:	490c      	ldr	r1, [pc, #48]	; (8001eec <SystemInit+0x70>)
 8001eba:	400a      	ands	r2, r1
 8001ebc:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8001ebe:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <SystemInit+0x64>)
 8001ec0:	68da      	ldr	r2, [r3, #12]
 8001ec2:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <SystemInit+0x64>)
 8001ec4:	490a      	ldr	r1, [pc, #40]	; (8001ef0 <SystemInit+0x74>)
 8001ec6:	400a      	ands	r2, r1
 8001ec8:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001eca:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <SystemInit+0x64>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <SystemInit+0x78>)
 8001ed2:	2280      	movs	r2, #128	; 0x80
 8001ed4:	0512      	lsls	r2, r2, #20
 8001ed6:	609a      	str	r2, [r3, #8]
#endif
}
 8001ed8:	46c0      	nop			; (mov r8, r8)
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	46c0      	nop			; (mov r8, r8)
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	88ff400c 	.word	0x88ff400c
 8001ee8:	fef6fff6 	.word	0xfef6fff6
 8001eec:	fffbffff 	.word	0xfffbffff
 8001ef0:	ff02ffff 	.word	0xff02ffff
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <Reset_Handler>:
 8001ef8:	480d      	ldr	r0, [pc, #52]	; (8001f30 <LoopForever+0x2>)
 8001efa:	4685      	mov	sp, r0
 8001efc:	2100      	movs	r1, #0
 8001efe:	e003      	b.n	8001f08 <LoopCopyDataInit>

08001f00 <CopyDataInit>:
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <LoopForever+0x6>)
 8001f02:	585b      	ldr	r3, [r3, r1]
 8001f04:	5043      	str	r3, [r0, r1]
 8001f06:	3104      	adds	r1, #4

08001f08 <LoopCopyDataInit>:
 8001f08:	480b      	ldr	r0, [pc, #44]	; (8001f38 <LoopForever+0xa>)
 8001f0a:	4b0c      	ldr	r3, [pc, #48]	; (8001f3c <LoopForever+0xe>)
 8001f0c:	1842      	adds	r2, r0, r1
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d3f6      	bcc.n	8001f00 <CopyDataInit>
 8001f12:	4a0b      	ldr	r2, [pc, #44]	; (8001f40 <LoopForever+0x12>)
 8001f14:	e002      	b.n	8001f1c <LoopFillZerobss>

08001f16 <FillZerobss>:
 8001f16:	2300      	movs	r3, #0
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	3204      	adds	r2, #4

08001f1c <LoopFillZerobss>:
 8001f1c:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <LoopForever+0x16>)
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d3f9      	bcc.n	8001f16 <FillZerobss>
 8001f22:	f7ff ffab 	bl	8001e7c <SystemInit>
 8001f26:	f003 fc73 	bl	8005810 <__libc_init_array>
 8001f2a:	f7ff f959 	bl	80011e0 <main>

08001f2e <LoopForever>:
 8001f2e:	e7fe      	b.n	8001f2e <LoopForever>
 8001f30:	20005000 	.word	0x20005000
 8001f34:	080066a0 	.word	0x080066a0
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	20000068 	.word	0x20000068
 8001f40:	20000068 	.word	0x20000068
 8001f44:	2000029c 	.word	0x2000029c

08001f48 <ADC1_COMP_IRQHandler>:
 8001f48:	e7fe      	b.n	8001f48 <ADC1_COMP_IRQHandler>
	...

08001f4c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f52:	1dfb      	adds	r3, r7, #7
 8001f54:	2200      	movs	r2, #0
 8001f56:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001f58:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <HAL_Init+0x3c>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <HAL_Init+0x3c>)
 8001f5e:	2140      	movs	r1, #64	; 0x40
 8001f60:	430a      	orrs	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f64:	2000      	movs	r0, #0
 8001f66:	f000 f811 	bl	8001f8c <HAL_InitTick>
 8001f6a:	1e03      	subs	r3, r0, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001f6e:	1dfb      	adds	r3, r7, #7
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	e001      	b.n	8001f7a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f76:	f7ff fdb7 	bl	8001ae8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f7a:	1dfb      	adds	r3, r7, #7
 8001f7c:	781b      	ldrb	r3, [r3, #0]
}
 8001f7e:	0018      	movs	r0, r3
 8001f80:	46bd      	mov	sp, r7
 8001f82:	b002      	add	sp, #8
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	46c0      	nop			; (mov r8, r8)
 8001f88:	40022000 	.word	0x40022000

08001f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f94:	230f      	movs	r3, #15
 8001f96:	18fb      	adds	r3, r7, r3
 8001f98:	2200      	movs	r2, #0
 8001f9a:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001f9c:	4b0f      	ldr	r3, [pc, #60]	; (8001fdc <HAL_InitTick+0x50>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	23fa      	movs	r3, #250	; 0xfa
 8001fa2:	0099      	lsls	r1, r3, #2
 8001fa4:	0010      	movs	r0, r2
 8001fa6:	f7fe f8af 	bl	8000108 <__udivsi3>
 8001faa:	0003      	movs	r3, r0
 8001fac:	0018      	movs	r0, r3
 8001fae:	f000 fb4a 	bl	8002646 <HAL_SYSTICK_Config>
 8001fb2:	1e03      	subs	r3, r0, #0
 8001fb4:	d004      	beq.n	8001fc0 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8001fb6:	230f      	movs	r3, #15
 8001fb8:	18fb      	adds	r3, r7, r3
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	e006      	b.n	8001fce <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	425b      	negs	r3, r3
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	0018      	movs	r0, r3
 8001fca:	f000 fb17 	bl	80025fc <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8001fce:	230f      	movs	r3, #15
 8001fd0:	18fb      	adds	r3, r7, r3
 8001fd2:	781b      	ldrb	r3, [r3, #0]
}
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	b004      	add	sp, #16
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	20000000 	.word	0x20000000

08001fe0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  uwTick++;
 8001fe4:	4b03      	ldr	r3, [pc, #12]	; (8001ff4 <HAL_IncTick+0x14>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	4b02      	ldr	r3, [pc, #8]	; (8001ff4 <HAL_IncTick+0x14>)
 8001fec:	601a      	str	r2, [r3, #0]
}
 8001fee:	46c0      	nop			; (mov r8, r8)
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20000294 	.word	0x20000294

08001ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8001ffc:	4b02      	ldr	r3, [pc, #8]	; (8002008 <HAL_GetTick+0x10>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
}
 8002000:	0018      	movs	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	46c0      	nop			; (mov r8, r8)
 8002008:	20000294 	.word	0x20000294

0800200c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002014:	f7ff fff0 	bl	8001ff8 <HAL_GetTick>
 8002018:	0003      	movs	r3, r0
 800201a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	3301      	adds	r3, #1
 8002024:	d002      	beq.n	800202c <HAL_Delay+0x20>
  {
    wait++;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	3301      	adds	r3, #1
 800202a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800202c:	46c0      	nop			; (mov r8, r8)
 800202e:	f7ff ffe3 	bl	8001ff8 <HAL_GetTick>
 8002032:	0002      	movs	r2, r0
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	429a      	cmp	r2, r3
 800203c:	d8f7      	bhi.n	800202e <HAL_Delay+0x22>
  {
  }
}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	46bd      	mov	sp, r7
 8002042:	b004      	add	sp, #16
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e159      	b.n	800230e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10a      	bne.n	8002078 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2250      	movs	r2, #80	; 0x50
 800206c:	2100      	movs	r1, #0
 800206e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	0018      	movs	r0, r3
 8002074:	f7ff fd4c 	bl	8001b10 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207c:	2210      	movs	r2, #16
 800207e:	4013      	ands	r3, r2
 8002080:	2b10      	cmp	r3, #16
 8002082:	d005      	beq.n	8002090 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2204      	movs	r2, #4
 800208c:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800208e:	d00b      	beq.n	80020a8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002094:	2210      	movs	r2, #16
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2250      	movs	r2, #80	; 0x50
 80020a0:	2100      	movs	r1, #0
 80020a2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e132      	b.n	800230e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ac:	4a9a      	ldr	r2, [pc, #616]	; (8002318 <HAL_ADC_Init+0x2d0>)
 80020ae:	4013      	ands	r3, r2
 80020b0:	2202      	movs	r2, #2
 80020b2:	431a      	orrs	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	2203      	movs	r2, #3
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d108      	bne.n	80020d8 <HAL_ADC_Init+0x90>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2201      	movs	r2, #1
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_Init+0x90>
 80020d4:	2301      	movs	r3, #1
 80020d6:	e000      	b.n	80020da <HAL_ADC_Init+0x92>
 80020d8:	2300      	movs	r3, #0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d149      	bne.n	8002172 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	23c0      	movs	r3, #192	; 0xc0
 80020e4:	061b      	lsls	r3, r3, #24
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d00b      	beq.n	8002102 <HAL_ADC_Init+0xba>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	2380      	movs	r3, #128	; 0x80
 80020f0:	05db      	lsls	r3, r3, #23
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d005      	beq.n	8002102 <HAL_ADC_Init+0xba>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	2380      	movs	r3, #128	; 0x80
 80020fc:	061b      	lsls	r3, r3, #24
 80020fe:	429a      	cmp	r2, r3
 8002100:	d111      	bne.n	8002126 <HAL_ADC_Init+0xde>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	691a      	ldr	r2, [r3, #16]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	0092      	lsls	r2, r2, #2
 800210e:	0892      	lsrs	r2, r2, #2
 8002110:	611a      	str	r2, [r3, #16]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6919      	ldr	r1, [r3, #16]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	430a      	orrs	r2, r1
 8002122:	611a      	str	r2, [r3, #16]
 8002124:	e014      	b.n	8002150 <HAL_ADC_Init+0x108>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	691a      	ldr	r2, [r3, #16]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	0092      	lsls	r2, r2, #2
 8002132:	0892      	lsrs	r2, r2, #2
 8002134:	611a      	str	r2, [r3, #16]
 8002136:	4b79      	ldr	r3, [pc, #484]	; (800231c <HAL_ADC_Init+0x2d4>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	4b78      	ldr	r3, [pc, #480]	; (800231c <HAL_ADC_Init+0x2d4>)
 800213c:	4978      	ldr	r1, [pc, #480]	; (8002320 <HAL_ADC_Init+0x2d8>)
 800213e:	400a      	ands	r2, r1
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	4b76      	ldr	r3, [pc, #472]	; (800231c <HAL_ADC_Init+0x2d4>)
 8002144:	6819      	ldr	r1, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	4b74      	ldr	r3, [pc, #464]	; (800231c <HAL_ADC_Init+0x2d4>)
 800214c:	430a      	orrs	r2, r1
 800214e:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2118      	movs	r1, #24
 800215c:	438a      	bics	r2, r1
 800215e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68d9      	ldr	r1, [r3, #12]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002172:	4b6a      	ldr	r3, [pc, #424]	; (800231c <HAL_ADC_Init+0x2d4>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	4b69      	ldr	r3, [pc, #420]	; (800231c <HAL_ADC_Init+0x2d4>)
 8002178:	496a      	ldr	r1, [pc, #424]	; (8002324 <HAL_ADC_Init+0x2dc>)
 800217a:	400a      	ands	r2, r1
 800217c:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 800217e:	4b67      	ldr	r3, [pc, #412]	; (800231c <HAL_ADC_Init+0x2d4>)
 8002180:	6819      	ldr	r1, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002186:	065a      	lsls	r2, r3, #25
 8002188:	4b64      	ldr	r3, [pc, #400]	; (800231c <HAL_ADC_Init+0x2d4>)
 800218a:	430a      	orrs	r2, r1
 800218c:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	055b      	lsls	r3, r3, #21
 8002198:	4013      	ands	r3, r2
 800219a:	d108      	bne.n	80021ae <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2180      	movs	r1, #128	; 0x80
 80021a8:	0549      	lsls	r1, r1, #21
 80021aa:	430a      	orrs	r2, r1
 80021ac:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	495b      	ldr	r1, [pc, #364]	; (8002328 <HAL_ADC_Init+0x2e0>)
 80021ba:	400a      	ands	r2, r1
 80021bc:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68d9      	ldr	r1, [r3, #12]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d101      	bne.n	80021d4 <HAL_ADC_Init+0x18c>
 80021d0:	2304      	movs	r3, #4
 80021d2:	e000      	b.n	80021d6 <HAL_ADC_Init+0x18e>
 80021d4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80021d6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2020      	movs	r0, #32
 80021dc:	5c1b      	ldrb	r3, [r3, r0]
 80021de:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80021e0:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	202c      	movs	r0, #44	; 0x2c
 80021e6:	5c1b      	ldrb	r3, [r3, r0]
 80021e8:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80021ea:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80021f0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80021f8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002200:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800220e:	23c2      	movs	r3, #194	; 0xc2
 8002210:	33ff      	adds	r3, #255	; 0xff
 8002212:	429a      	cmp	r2, r3
 8002214:	d00b      	beq.n	800222e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68d9      	ldr	r1, [r3, #12]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2221      	movs	r2, #33	; 0x21
 8002232:	5c9b      	ldrb	r3, [r3, r2]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d11a      	bne.n	800226e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2220      	movs	r2, #32
 800223c:	5c9b      	ldrb	r3, [r3, r2]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d109      	bne.n	8002256 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68da      	ldr	r2, [r3, #12]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2180      	movs	r1, #128	; 0x80
 800224e:	0249      	lsls	r1, r1, #9
 8002250:	430a      	orrs	r2, r1
 8002252:	60da      	str	r2, [r3, #12]
 8002254:	e00b      	b.n	800226e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225a:	2220      	movs	r2, #32
 800225c:	431a      	orrs	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002266:	2201      	movs	r2, #1
 8002268:	431a      	orrs	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002272:	2b01      	cmp	r3, #1
 8002274:	d11f      	bne.n	80022b6 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	691a      	ldr	r2, [r3, #16]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	492a      	ldr	r1, [pc, #168]	; (800232c <HAL_ADC_Init+0x2e4>)
 8002282:	400a      	ands	r2, r1
 8002284:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6919      	ldr	r1, [r3, #16]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002294:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 800229a:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2101      	movs	r1, #1
 80022b0:	430a      	orrs	r2, r1
 80022b2:	611a      	str	r2, [r3, #16]
 80022b4:	e00e      	b.n	80022d4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	2201      	movs	r2, #1
 80022be:	4013      	ands	r3, r2
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d107      	bne.n	80022d4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	691a      	ldr	r2, [r3, #16]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2101      	movs	r1, #1
 80022d0:	438a      	bics	r2, r1
 80022d2:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	695a      	ldr	r2, [r3, #20]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2107      	movs	r1, #7
 80022e0:	438a      	bics	r2, r1
 80022e2:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6959      	ldr	r1, [r3, #20]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002300:	2203      	movs	r2, #3
 8002302:	4393      	bics	r3, r2
 8002304:	2201      	movs	r2, #1
 8002306:	431a      	orrs	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	0018      	movs	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	b002      	add	sp, #8
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	fffffefd 	.word	0xfffffefd
 800231c:	40012708 	.word	0x40012708
 8002320:	ffc3ffff 	.word	0xffc3ffff
 8002324:	fdffffff 	.word	0xfdffffff
 8002328:	fffe0219 	.word	0xfffe0219
 800232c:	fffffc03 	.word	0xfffffc03

08002330 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2250      	movs	r2, #80	; 0x50
 800233e:	5c9b      	ldrb	r3, [r3, r2]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d101      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x18>
 8002344:	2302      	movs	r3, #2
 8002346:	e085      	b.n	8002454 <HAL_ADC_ConfigChannel+0x124>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2250      	movs	r2, #80	; 0x50
 800234c:	2101      	movs	r1, #1
 800234e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	2204      	movs	r2, #4
 8002358:	4013      	ands	r3, r2
 800235a:	d00b      	beq.n	8002374 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002360:	2220      	movs	r2, #32
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2250      	movs	r2, #80	; 0x50
 800236c:	2100      	movs	r1, #0
 800236e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e06f      	b.n	8002454 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	4a38      	ldr	r2, [pc, #224]	; (800245c <HAL_ADC_ConfigChannel+0x12c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d035      	beq.n	80023ea <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	035b      	lsls	r3, r3, #13
 800238a:	0b5a      	lsrs	r2, r3, #13
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	2380      	movs	r3, #128	; 0x80
 800239a:	02db      	lsls	r3, r3, #11
 800239c:	4013      	ands	r3, r2
 800239e:	d009      	beq.n	80023b4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80023a0:	4b2f      	ldr	r3, [pc, #188]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b2e      	ldr	r3, [pc, #184]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 80023a6:	2180      	movs	r1, #128	; 0x80
 80023a8:	0409      	lsls	r1, r1, #16
 80023aa:	430a      	orrs	r2, r1
 80023ac:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80023ae:	200a      	movs	r0, #10
 80023b0:	f000 f85e 	bl	8002470 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	2380      	movs	r3, #128	; 0x80
 80023ba:	029b      	lsls	r3, r3, #10
 80023bc:	4013      	ands	r3, r2
 80023be:	d006      	beq.n	80023ce <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80023c0:	4b27      	ldr	r3, [pc, #156]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b26      	ldr	r3, [pc, #152]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 80023c6:	2180      	movs	r1, #128	; 0x80
 80023c8:	03c9      	lsls	r1, r1, #15
 80023ca:	430a      	orrs	r2, r1
 80023cc:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	2380      	movs	r3, #128	; 0x80
 80023d4:	025b      	lsls	r3, r3, #9
 80023d6:	4013      	ands	r3, r2
 80023d8:	d037      	beq.n	800244a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 80023da:	4b21      	ldr	r3, [pc, #132]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	4b20      	ldr	r3, [pc, #128]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 80023e0:	2180      	movs	r1, #128	; 0x80
 80023e2:	0449      	lsls	r1, r1, #17
 80023e4:	430a      	orrs	r2, r1
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	e02f      	b.n	800244a <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	035b      	lsls	r3, r3, #13
 80023f6:	0b5b      	lsrs	r3, r3, #13
 80023f8:	43d9      	mvns	r1, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	400a      	ands	r2, r1
 8002400:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	02db      	lsls	r3, r3, #11
 800240a:	4013      	ands	r3, r2
 800240c:	d005      	beq.n	800241a <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800240e:	4b14      	ldr	r3, [pc, #80]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	4b13      	ldr	r3, [pc, #76]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 8002414:	4913      	ldr	r1, [pc, #76]	; (8002464 <HAL_ADC_ConfigChannel+0x134>)
 8002416:	400a      	ands	r2, r1
 8002418:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	2380      	movs	r3, #128	; 0x80
 8002420:	029b      	lsls	r3, r3, #10
 8002422:	4013      	ands	r3, r2
 8002424:	d005      	beq.n	8002432 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8002426:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 800242c:	490e      	ldr	r1, [pc, #56]	; (8002468 <HAL_ADC_ConfigChannel+0x138>)
 800242e:	400a      	ands	r2, r1
 8002430:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	2380      	movs	r3, #128	; 0x80
 8002438:	025b      	lsls	r3, r3, #9
 800243a:	4013      	ands	r3, r2
 800243c:	d005      	beq.n	800244a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 800243e:	4b08      	ldr	r3, [pc, #32]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	4b07      	ldr	r3, [pc, #28]	; (8002460 <HAL_ADC_ConfigChannel+0x130>)
 8002444:	4909      	ldr	r1, [pc, #36]	; (800246c <HAL_ADC_ConfigChannel+0x13c>)
 8002446:	400a      	ands	r2, r1
 8002448:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2250      	movs	r2, #80	; 0x50
 800244e:	2100      	movs	r1, #0
 8002450:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	0018      	movs	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	b002      	add	sp, #8
 800245a:	bd80      	pop	{r7, pc}
 800245c:	00001001 	.word	0x00001001
 8002460:	40012708 	.word	0x40012708
 8002464:	ff7fffff 	.word	0xff7fffff
 8002468:	ffbfffff 	.word	0xffbfffff
 800246c:	feffffff 	.word	0xfeffffff

08002470 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002478:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <ADC_DelayMicroSecond+0x34>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	490a      	ldr	r1, [pc, #40]	; (80024a8 <ADC_DelayMicroSecond+0x38>)
 800247e:	0018      	movs	r0, r3
 8002480:	f7fd fe42 	bl	8000108 <__udivsi3>
 8002484:	0003      	movs	r3, r0
 8002486:	001a      	movs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4353      	muls	r3, r2
 800248c:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800248e:	e002      	b.n	8002496 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	3b01      	subs	r3, #1
 8002494:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f9      	bne.n	8002490 <ADC_DelayMicroSecond+0x20>
  } 
}
 800249c:	46c0      	nop			; (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b004      	add	sp, #16
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000000 	.word	0x20000000
 80024a8:	000f4240 	.word	0x000f4240

080024ac <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	0002      	movs	r2, r0
 80024b4:	1dfb      	adds	r3, r7, #7
 80024b6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80024b8:	1dfb      	adds	r3, r7, #7
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	001a      	movs	r2, r3
 80024be:	231f      	movs	r3, #31
 80024c0:	401a      	ands	r2, r3
 80024c2:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <NVIC_EnableIRQ+0x28>)
 80024c4:	2101      	movs	r1, #1
 80024c6:	4091      	lsls	r1, r2
 80024c8:	000a      	movs	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]
}
 80024cc:	46c0      	nop			; (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b002      	add	sp, #8
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	e000e100 	.word	0xe000e100

080024d8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	0002      	movs	r2, r0
 80024e0:	6039      	str	r1, [r7, #0]
 80024e2:	1dfb      	adds	r3, r7, #7
 80024e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80024e6:	1dfb      	adds	r3, r7, #7
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	2b7f      	cmp	r3, #127	; 0x7f
 80024ec:	d932      	bls.n	8002554 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024ee:	4a2f      	ldr	r2, [pc, #188]	; (80025ac <NVIC_SetPriority+0xd4>)
 80024f0:	1dfb      	adds	r3, r7, #7
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	0019      	movs	r1, r3
 80024f6:	230f      	movs	r3, #15
 80024f8:	400b      	ands	r3, r1
 80024fa:	3b08      	subs	r3, #8
 80024fc:	089b      	lsrs	r3, r3, #2
 80024fe:	3306      	adds	r3, #6
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	18d3      	adds	r3, r2, r3
 8002504:	3304      	adds	r3, #4
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	1dfa      	adds	r2, r7, #7
 800250a:	7812      	ldrb	r2, [r2, #0]
 800250c:	0011      	movs	r1, r2
 800250e:	2203      	movs	r2, #3
 8002510:	400a      	ands	r2, r1
 8002512:	00d2      	lsls	r2, r2, #3
 8002514:	21ff      	movs	r1, #255	; 0xff
 8002516:	4091      	lsls	r1, r2
 8002518:	000a      	movs	r2, r1
 800251a:	43d2      	mvns	r2, r2
 800251c:	401a      	ands	r2, r3
 800251e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	019b      	lsls	r3, r3, #6
 8002524:	22ff      	movs	r2, #255	; 0xff
 8002526:	401a      	ands	r2, r3
 8002528:	1dfb      	adds	r3, r7, #7
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	0018      	movs	r0, r3
 800252e:	2303      	movs	r3, #3
 8002530:	4003      	ands	r3, r0
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002536:	481d      	ldr	r0, [pc, #116]	; (80025ac <NVIC_SetPriority+0xd4>)
 8002538:	1dfb      	adds	r3, r7, #7
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	001c      	movs	r4, r3
 800253e:	230f      	movs	r3, #15
 8002540:	4023      	ands	r3, r4
 8002542:	3b08      	subs	r3, #8
 8002544:	089b      	lsrs	r3, r3, #2
 8002546:	430a      	orrs	r2, r1
 8002548:	3306      	adds	r3, #6
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	18c3      	adds	r3, r0, r3
 800254e:	3304      	adds	r3, #4
 8002550:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002552:	e027      	b.n	80025a4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002554:	4a16      	ldr	r2, [pc, #88]	; (80025b0 <NVIC_SetPriority+0xd8>)
 8002556:	1dfb      	adds	r3, r7, #7
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	b25b      	sxtb	r3, r3
 800255c:	089b      	lsrs	r3, r3, #2
 800255e:	33c0      	adds	r3, #192	; 0xc0
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	589b      	ldr	r3, [r3, r2]
 8002564:	1dfa      	adds	r2, r7, #7
 8002566:	7812      	ldrb	r2, [r2, #0]
 8002568:	0011      	movs	r1, r2
 800256a:	2203      	movs	r2, #3
 800256c:	400a      	ands	r2, r1
 800256e:	00d2      	lsls	r2, r2, #3
 8002570:	21ff      	movs	r1, #255	; 0xff
 8002572:	4091      	lsls	r1, r2
 8002574:	000a      	movs	r2, r1
 8002576:	43d2      	mvns	r2, r2
 8002578:	401a      	ands	r2, r3
 800257a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	019b      	lsls	r3, r3, #6
 8002580:	22ff      	movs	r2, #255	; 0xff
 8002582:	401a      	ands	r2, r3
 8002584:	1dfb      	adds	r3, r7, #7
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	0018      	movs	r0, r3
 800258a:	2303      	movs	r3, #3
 800258c:	4003      	ands	r3, r0
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002592:	4807      	ldr	r0, [pc, #28]	; (80025b0 <NVIC_SetPriority+0xd8>)
 8002594:	1dfb      	adds	r3, r7, #7
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	b25b      	sxtb	r3, r3
 800259a:	089b      	lsrs	r3, r3, #2
 800259c:	430a      	orrs	r2, r1
 800259e:	33c0      	adds	r3, #192	; 0xc0
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	501a      	str	r2, [r3, r0]
}
 80025a4:	46c0      	nop			; (mov r8, r8)
 80025a6:	46bd      	mov	sp, r7
 80025a8:	b003      	add	sp, #12
 80025aa:	bd90      	pop	{r4, r7, pc}
 80025ac:	e000ed00 	.word	0xe000ed00
 80025b0:	e000e100 	.word	0xe000e100

080025b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3b01      	subs	r3, #1
 80025c0:	4a0c      	ldr	r2, [pc, #48]	; (80025f4 <SysTick_Config+0x40>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d901      	bls.n	80025ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c6:	2301      	movs	r3, #1
 80025c8:	e010      	b.n	80025ec <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ca:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <SysTick_Config+0x44>)
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	3a01      	subs	r2, #1
 80025d0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025d2:	2301      	movs	r3, #1
 80025d4:	425b      	negs	r3, r3
 80025d6:	2103      	movs	r1, #3
 80025d8:	0018      	movs	r0, r3
 80025da:	f7ff ff7d 	bl	80024d8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025de:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <SysTick_Config+0x44>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025e4:	4b04      	ldr	r3, [pc, #16]	; (80025f8 <SysTick_Config+0x44>)
 80025e6:	2207      	movs	r2, #7
 80025e8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	0018      	movs	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	b002      	add	sp, #8
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	00ffffff 	.word	0x00ffffff
 80025f8:	e000e010 	.word	0xe000e010

080025fc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	60b9      	str	r1, [r7, #8]
 8002604:	607a      	str	r2, [r7, #4]
 8002606:	210f      	movs	r1, #15
 8002608:	187b      	adds	r3, r7, r1
 800260a:	1c02      	adds	r2, r0, #0
 800260c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	187b      	adds	r3, r7, r1
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	b25b      	sxtb	r3, r3
 8002616:	0011      	movs	r1, r2
 8002618:	0018      	movs	r0, r3
 800261a:	f7ff ff5d 	bl	80024d8 <NVIC_SetPriority>
}
 800261e:	46c0      	nop			; (mov r8, r8)
 8002620:	46bd      	mov	sp, r7
 8002622:	b004      	add	sp, #16
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	0002      	movs	r2, r0
 800262e:	1dfb      	adds	r3, r7, #7
 8002630:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002632:	1dfb      	adds	r3, r7, #7
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	b25b      	sxtb	r3, r3
 8002638:	0018      	movs	r0, r3
 800263a:	f7ff ff37 	bl	80024ac <NVIC_EnableIRQ>
}
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	46bd      	mov	sp, r7
 8002642:	b002      	add	sp, #8
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	0018      	movs	r0, r3
 8002652:	f7ff ffaf 	bl	80025b4 <SysTick_Config>
 8002656:	0003      	movs	r3, r0
}
 8002658:	0018      	movs	r0, r3
 800265a:	46bd      	mov	sp, r7
 800265c:	b002      	add	sp, #8
 800265e:	bd80      	pop	{r7, pc}

08002660 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e061      	b.n	8002736 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a32      	ldr	r2, [pc, #200]	; (8002740 <HAL_DMA_Init+0xe0>)
 8002678:	4694      	mov	ip, r2
 800267a:	4463      	add	r3, ip
 800267c:	2114      	movs	r1, #20
 800267e:	0018      	movs	r0, r3
 8002680:	f7fd fd42 	bl	8000108 <__udivsi3>
 8002684:	0003      	movs	r3, r0
 8002686:	009a      	lsls	r2, r3, #2
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a2d      	ldr	r2, [pc, #180]	; (8002744 <HAL_DMA_Init+0xe4>)
 8002690:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2225      	movs	r2, #37	; 0x25
 8002696:	2102      	movs	r1, #2
 8002698:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4a28      	ldr	r2, [pc, #160]	; (8002748 <HAL_DMA_Init+0xe8>)
 80026a6:	4013      	ands	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80026b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	01db      	lsls	r3, r3, #7
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d018      	beq.n	800271e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80026ec:	4b17      	ldr	r3, [pc, #92]	; (800274c <HAL_DMA_Init+0xec>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f4:	211c      	movs	r1, #28
 80026f6:	400b      	ands	r3, r1
 80026f8:	210f      	movs	r1, #15
 80026fa:	4099      	lsls	r1, r3
 80026fc:	000b      	movs	r3, r1
 80026fe:	43d9      	mvns	r1, r3
 8002700:	4b12      	ldr	r3, [pc, #72]	; (800274c <HAL_DMA_Init+0xec>)
 8002702:	400a      	ands	r2, r1
 8002704:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002706:	4b11      	ldr	r3, [pc, #68]	; (800274c <HAL_DMA_Init+0xec>)
 8002708:	6819      	ldr	r1, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685a      	ldr	r2, [r3, #4]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002712:	201c      	movs	r0, #28
 8002714:	4003      	ands	r3, r0
 8002716:	409a      	lsls	r2, r3
 8002718:	4b0c      	ldr	r3, [pc, #48]	; (800274c <HAL_DMA_Init+0xec>)
 800271a:	430a      	orrs	r2, r1
 800271c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2225      	movs	r2, #37	; 0x25
 8002728:	2101      	movs	r1, #1
 800272a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2224      	movs	r2, #36	; 0x24
 8002730:	2100      	movs	r1, #0
 8002732:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	0018      	movs	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	b004      	add	sp, #16
 800273c:	bd80      	pop	{r7, pc}
 800273e:	46c0      	nop			; (mov r8, r8)
 8002740:	bffdfff8 	.word	0xbffdfff8
 8002744:	40020000 	.word	0x40020000
 8002748:	ffff800f 	.word	0xffff800f
 800274c:	400200a8 	.word	0x400200a8

08002750 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
 800275c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800275e:	2317      	movs	r3, #23
 8002760:	18fb      	adds	r3, r7, r3
 8002762:	2200      	movs	r2, #0
 8002764:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2224      	movs	r2, #36	; 0x24
 800276a:	5c9b      	ldrb	r3, [r3, r2]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d101      	bne.n	8002774 <HAL_DMA_Start_IT+0x24>
 8002770:	2302      	movs	r3, #2
 8002772:	e04f      	b.n	8002814 <HAL_DMA_Start_IT+0xc4>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2224      	movs	r2, #36	; 0x24
 8002778:	2101      	movs	r1, #1
 800277a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2225      	movs	r2, #37	; 0x25
 8002780:	5c9b      	ldrb	r3, [r3, r2]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b01      	cmp	r3, #1
 8002786:	d13a      	bne.n	80027fe <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2225      	movs	r2, #37	; 0x25
 800278c:	2102      	movs	r1, #2
 800278e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2101      	movs	r1, #1
 80027a2:	438a      	bics	r2, r1
 80027a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	68b9      	ldr	r1, [r7, #8]
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f000 f92b 	bl	8002a08 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d008      	beq.n	80027cc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	210e      	movs	r1, #14
 80027c6:	430a      	orrs	r2, r1
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	e00f      	b.n	80027ec <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2104      	movs	r1, #4
 80027d8:	438a      	bics	r2, r1
 80027da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	210a      	movs	r1, #10
 80027e8:	430a      	orrs	r2, r1
 80027ea:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2101      	movs	r1, #1
 80027f8:	430a      	orrs	r2, r1
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	e007      	b.n	800280e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2224      	movs	r2, #36	; 0x24
 8002802:	2100      	movs	r1, #0
 8002804:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002806:	2317      	movs	r3, #23
 8002808:	18fb      	adds	r3, r7, r3
 800280a:	2202      	movs	r2, #2
 800280c:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800280e:	2317      	movs	r3, #23
 8002810:	18fb      	adds	r3, r7, r3
 8002812:	781b      	ldrb	r3, [r3, #0]
}
 8002814:	0018      	movs	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	b006      	add	sp, #24
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002824:	230f      	movs	r3, #15
 8002826:	18fb      	adds	r3, r7, r3
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2225      	movs	r2, #37	; 0x25
 8002830:	5c9b      	ldrb	r3, [r3, r2]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b02      	cmp	r3, #2
 8002836:	d007      	beq.n	8002848 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2204      	movs	r2, #4
 800283c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800283e:	230f      	movs	r3, #15
 8002840:	18fb      	adds	r3, r7, r3
 8002842:	2201      	movs	r2, #1
 8002844:	701a      	strb	r2, [r3, #0]
 8002846:	e02a      	b.n	800289e <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	210e      	movs	r1, #14
 8002854:	438a      	bics	r2, r1
 8002856:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2101      	movs	r1, #1
 8002864:	438a      	bics	r2, r1
 8002866:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286c:	221c      	movs	r2, #28
 800286e:	401a      	ands	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002874:	2101      	movs	r1, #1
 8002876:	4091      	lsls	r1, r2
 8002878:	000a      	movs	r2, r1
 800287a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2225      	movs	r2, #37	; 0x25
 8002880:	2101      	movs	r1, #1
 8002882:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2224      	movs	r2, #36	; 0x24
 8002888:	2100      	movs	r1, #0
 800288a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002890:	2b00      	cmp	r3, #0
 8002892:	d004      	beq.n	800289e <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	0010      	movs	r0, r2
 800289c:	4798      	blx	r3
    }
  }
  return status;
 800289e:	230f      	movs	r3, #15
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	781b      	ldrb	r3, [r3, #0]
}
 80028a4:	0018      	movs	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	b004      	add	sp, #16
 80028aa:	bd80      	pop	{r7, pc}

080028ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c8:	221c      	movs	r2, #28
 80028ca:	4013      	ands	r3, r2
 80028cc:	2204      	movs	r2, #4
 80028ce:	409a      	lsls	r2, r3
 80028d0:	0013      	movs	r3, r2
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	4013      	ands	r3, r2
 80028d6:	d026      	beq.n	8002926 <HAL_DMA_IRQHandler+0x7a>
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2204      	movs	r2, #4
 80028dc:	4013      	ands	r3, r2
 80028de:	d022      	beq.n	8002926 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2220      	movs	r2, #32
 80028e8:	4013      	ands	r3, r2
 80028ea:	d107      	bne.n	80028fc <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2104      	movs	r1, #4
 80028f8:	438a      	bics	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002900:	221c      	movs	r2, #28
 8002902:	401a      	ands	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002908:	2104      	movs	r1, #4
 800290a:	4091      	lsls	r1, r2
 800290c:	000a      	movs	r2, r1
 800290e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002914:	2b00      	cmp	r3, #0
 8002916:	d100      	bne.n	800291a <HAL_DMA_IRQHandler+0x6e>
 8002918:	e071      	b.n	80029fe <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	0010      	movs	r0, r2
 8002922:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8002924:	e06b      	b.n	80029fe <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292a:	221c      	movs	r2, #28
 800292c:	4013      	ands	r3, r2
 800292e:	2202      	movs	r2, #2
 8002930:	409a      	lsls	r2, r3
 8002932:	0013      	movs	r3, r2
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	4013      	ands	r3, r2
 8002938:	d02d      	beq.n	8002996 <HAL_DMA_IRQHandler+0xea>
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2202      	movs	r2, #2
 800293e:	4013      	ands	r3, r2
 8002940:	d029      	beq.n	8002996 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2220      	movs	r2, #32
 800294a:	4013      	ands	r3, r2
 800294c:	d10b      	bne.n	8002966 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	210a      	movs	r1, #10
 800295a:	438a      	bics	r2, r1
 800295c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2225      	movs	r2, #37	; 0x25
 8002962:	2101      	movs	r1, #1
 8002964:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296a:	221c      	movs	r2, #28
 800296c:	401a      	ands	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	2102      	movs	r1, #2
 8002974:	4091      	lsls	r1, r2
 8002976:	000a      	movs	r2, r1
 8002978:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2224      	movs	r2, #36	; 0x24
 800297e:	2100      	movs	r1, #0
 8002980:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002986:	2b00      	cmp	r3, #0
 8002988:	d039      	beq.n	80029fe <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	0010      	movs	r0, r2
 8002992:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002994:	e033      	b.n	80029fe <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	221c      	movs	r2, #28
 800299c:	4013      	ands	r3, r2
 800299e:	2208      	movs	r2, #8
 80029a0:	409a      	lsls	r2, r3
 80029a2:	0013      	movs	r3, r2
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	4013      	ands	r3, r2
 80029a8:	d02a      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x154>
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2208      	movs	r2, #8
 80029ae:	4013      	ands	r3, r2
 80029b0:	d026      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	210e      	movs	r1, #14
 80029be:	438a      	bics	r2, r1
 80029c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c6:	221c      	movs	r2, #28
 80029c8:	401a      	ands	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	2101      	movs	r1, #1
 80029d0:	4091      	lsls	r1, r2
 80029d2:	000a      	movs	r2, r1
 80029d4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2201      	movs	r2, #1
 80029da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2225      	movs	r2, #37	; 0x25
 80029e0:	2101      	movs	r1, #1
 80029e2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2224      	movs	r2, #36	; 0x24
 80029e8:	2100      	movs	r1, #0
 80029ea:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	0010      	movs	r0, r2
 80029fc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029fe:	46c0      	nop			; (mov r8, r8)
 8002a00:	46c0      	nop			; (mov r8, r8)
}
 8002a02:	46bd      	mov	sp, r7
 8002a04:	b004      	add	sp, #16
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1a:	221c      	movs	r2, #28
 8002a1c:	401a      	ands	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	2101      	movs	r1, #1
 8002a24:	4091      	lsls	r1, r2
 8002a26:	000a      	movs	r2, r1
 8002a28:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	2b10      	cmp	r3, #16
 8002a38:	d108      	bne.n	8002a4c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68ba      	ldr	r2, [r7, #8]
 8002a48:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a4a:	e007      	b.n	8002a5c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68ba      	ldr	r2, [r7, #8]
 8002a52:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	60da      	str	r2, [r3, #12]
}
 8002a5c:	46c0      	nop			; (mov r8, r8)
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	b004      	add	sp, #16
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002a76:	2300      	movs	r3, #0
 8002a78:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002a7a:	e155      	b.n	8002d28 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2101      	movs	r1, #1
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	4091      	lsls	r1, r2
 8002a86:	000a      	movs	r2, r1
 8002a88:	4013      	ands	r3, r2
 8002a8a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d100      	bne.n	8002a94 <HAL_GPIO_Init+0x30>
 8002a92:	e146      	b.n	8002d22 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d003      	beq.n	8002aa4 <HAL_GPIO_Init+0x40>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b12      	cmp	r3, #18
 8002aa2:	d123      	bne.n	8002aec <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	08da      	lsrs	r2, r3, #3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3208      	adds	r2, #8
 8002aac:	0092      	lsls	r2, r2, #2
 8002aae:	58d3      	ldr	r3, [r2, r3]
 8002ab0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2207      	movs	r2, #7
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	220f      	movs	r2, #15
 8002abc:	409a      	lsls	r2, r3
 8002abe:	0013      	movs	r3, r2
 8002ac0:	43da      	mvns	r2, r3
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	691a      	ldr	r2, [r3, #16]
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	2107      	movs	r1, #7
 8002ad0:	400b      	ands	r3, r1
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	0013      	movs	r3, r2
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	08da      	lsrs	r2, r3, #3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3208      	adds	r2, #8
 8002ae6:	0092      	lsls	r2, r2, #2
 8002ae8:	6939      	ldr	r1, [r7, #16]
 8002aea:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d00b      	beq.n	8002b0c <HAL_GPIO_Init+0xa8>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d007      	beq.n	8002b0c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b00:	2b11      	cmp	r3, #17
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	2b12      	cmp	r3, #18
 8002b0a:	d130      	bne.n	8002b6e <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	2203      	movs	r2, #3
 8002b18:	409a      	lsls	r2, r3
 8002b1a:	0013      	movs	r3, r2
 8002b1c:	43da      	mvns	r2, r3
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	4013      	ands	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	409a      	lsls	r2, r3
 8002b2e:	0013      	movs	r3, r2
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b42:	2201      	movs	r2, #1
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	409a      	lsls	r2, r3
 8002b48:	0013      	movs	r3, r2
 8002b4a:	43da      	mvns	r2, r3
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	091b      	lsrs	r3, r3, #4
 8002b58:	2201      	movs	r2, #1
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	409a      	lsls	r2, r3
 8002b60:	0013      	movs	r3, r2
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	2203      	movs	r2, #3
 8002b7a:	409a      	lsls	r2, r3
 8002b7c:	0013      	movs	r3, r2
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4013      	ands	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2203      	movs	r2, #3
 8002b8c:	401a      	ands	r2, r3
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	409a      	lsls	r2, r3
 8002b94:	0013      	movs	r3, r2
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	2203      	movs	r2, #3
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	0013      	movs	r3, r2
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	0013      	movs	r3, r2
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	2380      	movs	r3, #128	; 0x80
 8002bd8:	055b      	lsls	r3, r3, #21
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d100      	bne.n	8002be0 <HAL_GPIO_Init+0x17c>
 8002bde:	e0a0      	b.n	8002d22 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be0:	4b57      	ldr	r3, [pc, #348]	; (8002d40 <HAL_GPIO_Init+0x2dc>)
 8002be2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002be4:	4b56      	ldr	r3, [pc, #344]	; (8002d40 <HAL_GPIO_Init+0x2dc>)
 8002be6:	2101      	movs	r1, #1
 8002be8:	430a      	orrs	r2, r1
 8002bea:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8002bec:	4a55      	ldr	r2, [pc, #340]	; (8002d44 <HAL_GPIO_Init+0x2e0>)
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	089b      	lsrs	r3, r3, #2
 8002bf2:	3302      	adds	r3, #2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	589b      	ldr	r3, [r3, r2]
 8002bf8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2203      	movs	r2, #3
 8002bfe:	4013      	ands	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	220f      	movs	r2, #15
 8002c04:	409a      	lsls	r2, r3
 8002c06:	0013      	movs	r3, r2
 8002c08:	43da      	mvns	r2, r3
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	23a0      	movs	r3, #160	; 0xa0
 8002c14:	05db      	lsls	r3, r3, #23
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d01f      	beq.n	8002c5a <HAL_GPIO_Init+0x1f6>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a4a      	ldr	r2, [pc, #296]	; (8002d48 <HAL_GPIO_Init+0x2e4>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d019      	beq.n	8002c56 <HAL_GPIO_Init+0x1f2>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a49      	ldr	r2, [pc, #292]	; (8002d4c <HAL_GPIO_Init+0x2e8>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d013      	beq.n	8002c52 <HAL_GPIO_Init+0x1ee>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a48      	ldr	r2, [pc, #288]	; (8002d50 <HAL_GPIO_Init+0x2ec>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d00d      	beq.n	8002c4e <HAL_GPIO_Init+0x1ea>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a47      	ldr	r2, [pc, #284]	; (8002d54 <HAL_GPIO_Init+0x2f0>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d007      	beq.n	8002c4a <HAL_GPIO_Init+0x1e6>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a46      	ldr	r2, [pc, #280]	; (8002d58 <HAL_GPIO_Init+0x2f4>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d101      	bne.n	8002c46 <HAL_GPIO_Init+0x1e2>
 8002c42:	2305      	movs	r3, #5
 8002c44:	e00a      	b.n	8002c5c <HAL_GPIO_Init+0x1f8>
 8002c46:	2306      	movs	r3, #6
 8002c48:	e008      	b.n	8002c5c <HAL_GPIO_Init+0x1f8>
 8002c4a:	2304      	movs	r3, #4
 8002c4c:	e006      	b.n	8002c5c <HAL_GPIO_Init+0x1f8>
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e004      	b.n	8002c5c <HAL_GPIO_Init+0x1f8>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e002      	b.n	8002c5c <HAL_GPIO_Init+0x1f8>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_GPIO_Init+0x1f8>
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	2103      	movs	r1, #3
 8002c60:	400a      	ands	r2, r1
 8002c62:	0092      	lsls	r2, r2, #2
 8002c64:	4093      	lsls	r3, r2
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c6c:	4935      	ldr	r1, [pc, #212]	; (8002d44 <HAL_GPIO_Init+0x2e0>)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	089b      	lsrs	r3, r3, #2
 8002c72:	3302      	adds	r3, #2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c7a:	4b38      	ldr	r3, [pc, #224]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	43da      	mvns	r2, r3
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	4013      	ands	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	025b      	lsls	r3, r3, #9
 8002c92:	4013      	ands	r3, r2
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c9e:	4b2f      	ldr	r3, [pc, #188]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002ca4:	4b2d      	ldr	r3, [pc, #180]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	43da      	mvns	r2, r3
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685a      	ldr	r2, [r3, #4]
 8002cb8:	2380      	movs	r3, #128	; 0x80
 8002cba:	029b      	lsls	r3, r3, #10
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	d003      	beq.n	8002cc8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002cc8:	4b24      	ldr	r3, [pc, #144]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cce:	4b23      	ldr	r3, [pc, #140]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	43da      	mvns	r2, r3
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685a      	ldr	r2, [r3, #4]
 8002ce2:	2380      	movs	r3, #128	; 0x80
 8002ce4:	035b      	lsls	r3, r3, #13
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002cf2:	4b1a      	ldr	r3, [pc, #104]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002cf8:	4b18      	ldr	r3, [pc, #96]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	43da      	mvns	r2, r3
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	4013      	ands	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	2380      	movs	r3, #128	; 0x80
 8002d0e:	039b      	lsls	r3, r3, #14
 8002d10:	4013      	ands	r3, r2
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002d1c:	4b0f      	ldr	r3, [pc, #60]	; (8002d5c <HAL_GPIO_Init+0x2f8>)
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	3301      	adds	r3, #1
 8002d26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	40da      	lsrs	r2, r3
 8002d30:	1e13      	subs	r3, r2, #0
 8002d32:	d000      	beq.n	8002d36 <HAL_GPIO_Init+0x2d2>
 8002d34:	e6a2      	b.n	8002a7c <HAL_GPIO_Init+0x18>
  }
}
 8002d36:	46c0      	nop			; (mov r8, r8)
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	b006      	add	sp, #24
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	46c0      	nop			; (mov r8, r8)
 8002d40:	40021000 	.word	0x40021000
 8002d44:	40010000 	.word	0x40010000
 8002d48:	50000400 	.word	0x50000400
 8002d4c:	50000800 	.word	0x50000800
 8002d50:	50000c00 	.word	0x50000c00
 8002d54:	50001000 	.word	0x50001000
 8002d58:	50001c00 	.word	0x50001c00
 8002d5c:	40010400 	.word	0x40010400

08002d60 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	000a      	movs	r2, r1
 8002d6a:	1cbb      	adds	r3, r7, #2
 8002d6c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	1cba      	adds	r2, r7, #2
 8002d74:	8812      	ldrh	r2, [r2, #0]
 8002d76:	4013      	ands	r3, r2
 8002d78:	d004      	beq.n	8002d84 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002d7a:	230f      	movs	r3, #15
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	2201      	movs	r2, #1
 8002d80:	701a      	strb	r2, [r3, #0]
 8002d82:	e003      	b.n	8002d8c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d84:	230f      	movs	r3, #15
 8002d86:	18fb      	adds	r3, r7, r3
 8002d88:	2200      	movs	r2, #0
 8002d8a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002d8c:	230f      	movs	r3, #15
 8002d8e:	18fb      	adds	r3, r7, r3
 8002d90:	781b      	ldrb	r3, [r3, #0]
}
 8002d92:	0018      	movs	r0, r3
 8002d94:	46bd      	mov	sp, r7
 8002d96:	b004      	add	sp, #16
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b082      	sub	sp, #8
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
 8002da2:	0008      	movs	r0, r1
 8002da4:	0011      	movs	r1, r2
 8002da6:	1cbb      	adds	r3, r7, #2
 8002da8:	1c02      	adds	r2, r0, #0
 8002daa:	801a      	strh	r2, [r3, #0]
 8002dac:	1c7b      	adds	r3, r7, #1
 8002dae:	1c0a      	adds	r2, r1, #0
 8002db0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8002db2:	1c7b      	adds	r3, r7, #1
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d004      	beq.n	8002dc4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dba:	1cbb      	adds	r3, r7, #2
 8002dbc:	881a      	ldrh	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002dc2:	e003      	b.n	8002dcc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002dc4:	1cbb      	adds	r3, r7, #2
 8002dc6:	881a      	ldrh	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002dcc:	46c0      	nop			; (mov r8, r8)
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	b002      	add	sp, #8
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	000a      	movs	r2, r1
 8002dde:	1cbb      	adds	r3, r7, #2
 8002de0:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	695a      	ldr	r2, [r3, #20]
 8002de6:	1cbb      	adds	r3, r7, #2
 8002de8:	881b      	ldrh	r3, [r3, #0]
 8002dea:	405a      	eors	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	615a      	str	r2, [r3, #20]
}
 8002df0:	46c0      	nop			; (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b002      	add	sp, #8
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	0002      	movs	r2, r0
 8002e00:	1dbb      	adds	r3, r7, #6
 8002e02:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8002e04:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	1dba      	adds	r2, r7, #6
 8002e0a:	8812      	ldrh	r2, [r2, #0]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	d008      	beq.n	8002e22 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002e12:	1dba      	adds	r2, r7, #6
 8002e14:	8812      	ldrh	r2, [r2, #0]
 8002e16:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e18:	1dbb      	adds	r3, r7, #6
 8002e1a:	881b      	ldrh	r3, [r3, #0]
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f7fe fd55 	bl	80018cc <HAL_GPIO_EXTI_Callback>
  }
}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b002      	add	sp, #8
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	40010400 	.word	0x40010400

08002e30 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e06c      	b.n	8002f1c <HAL_LPTIM_Init+0xec>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	222e      	movs	r2, #46	; 0x2e
 8002e46:	5c9b      	ldrb	r3, [r3, r2]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d107      	bne.n	8002e5e <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	222d      	movs	r2, #45	; 0x2d
 8002e52:	2100      	movs	r1, #0
 8002e54:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f7fe fe97 	bl	8001b8c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	222e      	movs	r2, #46	; 0x2e
 8002e62:	2102      	movs	r1, #2
 8002e64:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d005      	beq.n	8002e82 <HAL_LPTIM_Init+0x52>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e7a:	2380      	movs	r3, #128	; 0x80
 8002e7c:	041b      	lsls	r3, r3, #16
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d103      	bne.n	8002e8a <HAL_LPTIM_Init+0x5a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	221e      	movs	r2, #30
 8002e86:	4393      	bics	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	4a25      	ldr	r2, [pc, #148]	; (8002f24 <HAL_LPTIM_Init+0xf4>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d003      	beq.n	8002e9c <HAL_LPTIM_Init+0x6c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4a24      	ldr	r2, [pc, #144]	; (8002f28 <HAL_LPTIM_Init+0xf8>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4a23      	ldr	r2, [pc, #140]	; (8002f2c <HAL_LPTIM_Init+0xfc>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002eac:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8002eb2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8002eb8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8002ebe:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d005      	beq.n	8002eda <HAL_LPTIM_Init+0xaa>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ed2:	2380      	movs	r3, #128	; 0x80
 8002ed4:	041b      	lsls	r3, r3, #16
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d107      	bne.n	8002eea <HAL_LPTIM_Init+0xba>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	4a0d      	ldr	r2, [pc, #52]	; (8002f24 <HAL_LPTIM_Init+0xf4>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d00a      	beq.n	8002f0a <HAL_LPTIM_Init+0xda>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002efc:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8002f02:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	222e      	movs	r2, #46	; 0x2e
 8002f16:	2101      	movs	r1, #1
 8002f18:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b004      	add	sp, #16
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	0000ffff 	.word	0x0000ffff
 8002f28:	ffff1f3f 	.word	0xffff1f3f
 8002f2c:	ff19f1f8 	.word	0xff19f1f8

08002f30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f30:	b5b0      	push	{r4, r5, r7, lr}
 8002f32:	b08a      	sub	sp, #40	; 0x28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d102      	bne.n	8002f44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	f000 fbbc 	bl	80036bc <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f44:	4bc8      	ldr	r3, [pc, #800]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	220c      	movs	r2, #12
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f4e:	4bc6      	ldr	r3, [pc, #792]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	2380      	movs	r3, #128	; 0x80
 8002f54:	025b      	lsls	r3, r3, #9
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	4013      	ands	r3, r2
 8002f62:	d100      	bne.n	8002f66 <HAL_RCC_OscConfig+0x36>
 8002f64:	e07e      	b.n	8003064 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	d007      	beq.n	8002f7c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	2b0c      	cmp	r3, #12
 8002f70:	d112      	bne.n	8002f98 <HAL_RCC_OscConfig+0x68>
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	2380      	movs	r3, #128	; 0x80
 8002f76:	025b      	lsls	r3, r3, #9
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d10d      	bne.n	8002f98 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7c:	4bba      	ldr	r3, [pc, #744]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	2380      	movs	r3, #128	; 0x80
 8002f82:	029b      	lsls	r3, r3, #10
 8002f84:	4013      	ands	r3, r2
 8002f86:	d100      	bne.n	8002f8a <HAL_RCC_OscConfig+0x5a>
 8002f88:	e06b      	b.n	8003062 <HAL_RCC_OscConfig+0x132>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d167      	bne.n	8003062 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	f000 fb92 	bl	80036bc <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	025b      	lsls	r3, r3, #9
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d107      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x84>
 8002fa4:	4bb0      	ldr	r3, [pc, #704]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4baf      	ldr	r3, [pc, #700]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002faa:	2180      	movs	r1, #128	; 0x80
 8002fac:	0249      	lsls	r1, r1, #9
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	e027      	b.n	8003004 <HAL_RCC_OscConfig+0xd4>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	23a0      	movs	r3, #160	; 0xa0
 8002fba:	02db      	lsls	r3, r3, #11
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d10e      	bne.n	8002fde <HAL_RCC_OscConfig+0xae>
 8002fc0:	4ba9      	ldr	r3, [pc, #676]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	4ba8      	ldr	r3, [pc, #672]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fc6:	2180      	movs	r1, #128	; 0x80
 8002fc8:	02c9      	lsls	r1, r1, #11
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	4ba6      	ldr	r3, [pc, #664]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	4ba5      	ldr	r3, [pc, #660]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fd4:	2180      	movs	r1, #128	; 0x80
 8002fd6:	0249      	lsls	r1, r1, #9
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	e012      	b.n	8003004 <HAL_RCC_OscConfig+0xd4>
 8002fde:	4ba2      	ldr	r3, [pc, #648]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	4ba1      	ldr	r3, [pc, #644]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fe4:	49a1      	ldr	r1, [pc, #644]	; (800326c <HAL_RCC_OscConfig+0x33c>)
 8002fe6:	400a      	ands	r2, r1
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	4b9f      	ldr	r3, [pc, #636]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	2380      	movs	r3, #128	; 0x80
 8002ff0:	025b      	lsls	r3, r3, #9
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4b9b      	ldr	r3, [pc, #620]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4b9a      	ldr	r3, [pc, #616]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8002ffe:	499c      	ldr	r1, [pc, #624]	; (8003270 <HAL_RCC_OscConfig+0x340>)
 8003000:	400a      	ands	r2, r1
 8003002:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d015      	beq.n	8003038 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800300c:	f7fe fff4 	bl	8001ff8 <HAL_GetTick>
 8003010:	0003      	movs	r3, r0
 8003012:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003014:	e009      	b.n	800302a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003016:	f7fe ffef 	bl	8001ff8 <HAL_GetTick>
 800301a:	0002      	movs	r2, r0
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b64      	cmp	r3, #100	; 0x64
 8003022:	d902      	bls.n	800302a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	f000 fb49 	bl	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800302a:	4b8f      	ldr	r3, [pc, #572]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	2380      	movs	r3, #128	; 0x80
 8003030:	029b      	lsls	r3, r3, #10
 8003032:	4013      	ands	r3, r2
 8003034:	d0ef      	beq.n	8003016 <HAL_RCC_OscConfig+0xe6>
 8003036:	e015      	b.n	8003064 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003038:	f7fe ffde 	bl	8001ff8 <HAL_GetTick>
 800303c:	0003      	movs	r3, r0
 800303e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003042:	f7fe ffd9 	bl	8001ff8 <HAL_GetTick>
 8003046:	0002      	movs	r2, r0
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b64      	cmp	r3, #100	; 0x64
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e333      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003054:	4b84      	ldr	r3, [pc, #528]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	2380      	movs	r3, #128	; 0x80
 800305a:	029b      	lsls	r3, r3, #10
 800305c:	4013      	ands	r3, r2
 800305e:	d1f0      	bne.n	8003042 <HAL_RCC_OscConfig+0x112>
 8003060:	e000      	b.n	8003064 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003062:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2202      	movs	r2, #2
 800306a:	4013      	ands	r3, r2
 800306c:	d100      	bne.n	8003070 <HAL_RCC_OscConfig+0x140>
 800306e:	e098      	b.n	80031a2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	2220      	movs	r2, #32
 800307a:	4013      	ands	r3, r2
 800307c:	d009      	beq.n	8003092 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800307e:	4b7a      	ldr	r3, [pc, #488]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	4b79      	ldr	r3, [pc, #484]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003084:	2120      	movs	r1, #32
 8003086:	430a      	orrs	r2, r1
 8003088:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800308a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308c:	2220      	movs	r2, #32
 800308e:	4393      	bics	r3, r2
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	2b04      	cmp	r3, #4
 8003096:	d005      	beq.n	80030a4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	2b0c      	cmp	r3, #12
 800309c:	d13d      	bne.n	800311a <HAL_RCC_OscConfig+0x1ea>
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d13a      	bne.n	800311a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80030a4:	4b70      	ldr	r3, [pc, #448]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2204      	movs	r2, #4
 80030aa:	4013      	ands	r3, r2
 80030ac:	d004      	beq.n	80030b8 <HAL_RCC_OscConfig+0x188>
 80030ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e301      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b8:	4b6b      	ldr	r3, [pc, #428]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	4a6d      	ldr	r2, [pc, #436]	; (8003274 <HAL_RCC_OscConfig+0x344>)
 80030be:	4013      	ands	r3, r2
 80030c0:	0019      	movs	r1, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	021a      	lsls	r2, r3, #8
 80030c8:	4b67      	ldr	r3, [pc, #412]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80030ca:	430a      	orrs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80030ce:	4b66      	ldr	r3, [pc, #408]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2209      	movs	r2, #9
 80030d4:	4393      	bics	r3, r2
 80030d6:	0019      	movs	r1, r3
 80030d8:	4b63      	ldr	r3, [pc, #396]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80030da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030dc:	430a      	orrs	r2, r1
 80030de:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030e0:	f000 fc20 	bl	8003924 <HAL_RCC_GetSysClockFreq>
 80030e4:	0001      	movs	r1, r0
 80030e6:	4b60      	ldr	r3, [pc, #384]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	091b      	lsrs	r3, r3, #4
 80030ec:	220f      	movs	r2, #15
 80030ee:	4013      	ands	r3, r2
 80030f0:	4a61      	ldr	r2, [pc, #388]	; (8003278 <HAL_RCC_OscConfig+0x348>)
 80030f2:	5cd3      	ldrb	r3, [r2, r3]
 80030f4:	000a      	movs	r2, r1
 80030f6:	40da      	lsrs	r2, r3
 80030f8:	4b60      	ldr	r3, [pc, #384]	; (800327c <HAL_RCC_OscConfig+0x34c>)
 80030fa:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80030fc:	2513      	movs	r5, #19
 80030fe:	197c      	adds	r4, r7, r5
 8003100:	2000      	movs	r0, #0
 8003102:	f7fe ff43 	bl	8001f8c <HAL_InitTick>
 8003106:	0003      	movs	r3, r0
 8003108:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800310a:	197b      	adds	r3, r7, r5
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d047      	beq.n	80031a2 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8003112:	2313      	movs	r3, #19
 8003114:	18fb      	adds	r3, r7, r3
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	e2d0      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	2b00      	cmp	r3, #0
 800311e:	d027      	beq.n	8003170 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003120:	4b51      	ldr	r3, [pc, #324]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2209      	movs	r2, #9
 8003126:	4393      	bics	r3, r2
 8003128:	0019      	movs	r1, r3
 800312a:	4b4f      	ldr	r3, [pc, #316]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 800312c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800312e:	430a      	orrs	r2, r1
 8003130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003132:	f7fe ff61 	bl	8001ff8 <HAL_GetTick>
 8003136:	0003      	movs	r3, r0
 8003138:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800313c:	f7fe ff5c 	bl	8001ff8 <HAL_GetTick>
 8003140:	0002      	movs	r2, r0
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e2b6      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800314e:	4b46      	ldr	r3, [pc, #280]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2204      	movs	r2, #4
 8003154:	4013      	ands	r3, r2
 8003156:	d0f1      	beq.n	800313c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003158:	4b43      	ldr	r3, [pc, #268]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	4a45      	ldr	r2, [pc, #276]	; (8003274 <HAL_RCC_OscConfig+0x344>)
 800315e:	4013      	ands	r3, r2
 8003160:	0019      	movs	r1, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	021a      	lsls	r2, r3, #8
 8003168:	4b3f      	ldr	r3, [pc, #252]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 800316a:	430a      	orrs	r2, r1
 800316c:	605a      	str	r2, [r3, #4]
 800316e:	e018      	b.n	80031a2 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003170:	4b3d      	ldr	r3, [pc, #244]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	4b3c      	ldr	r3, [pc, #240]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003176:	2101      	movs	r1, #1
 8003178:	438a      	bics	r2, r1
 800317a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800317c:	f7fe ff3c 	bl	8001ff8 <HAL_GetTick>
 8003180:	0003      	movs	r3, r0
 8003182:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003184:	e008      	b.n	8003198 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003186:	f7fe ff37 	bl	8001ff8 <HAL_GetTick>
 800318a:	0002      	movs	r2, r0
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	2b02      	cmp	r3, #2
 8003192:	d901      	bls.n	8003198 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e291      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003198:	4b33      	ldr	r3, [pc, #204]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2204      	movs	r2, #4
 800319e:	4013      	ands	r3, r2
 80031a0:	d1f1      	bne.n	8003186 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2210      	movs	r2, #16
 80031a8:	4013      	ands	r3, r2
 80031aa:	d100      	bne.n	80031ae <HAL_RCC_OscConfig+0x27e>
 80031ac:	e09f      	b.n	80032ee <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d13f      	bne.n	8003234 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031b4:	4b2c      	ldr	r3, [pc, #176]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	2380      	movs	r3, #128	; 0x80
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	4013      	ands	r3, r2
 80031be:	d005      	beq.n	80031cc <HAL_RCC_OscConfig+0x29c>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e277      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031cc:	4b26      	ldr	r3, [pc, #152]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	4a2b      	ldr	r2, [pc, #172]	; (8003280 <HAL_RCC_OscConfig+0x350>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	0019      	movs	r1, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031da:	4b23      	ldr	r3, [pc, #140]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80031dc:	430a      	orrs	r2, r1
 80031de:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031e0:	4b21      	ldr	r3, [pc, #132]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	021b      	lsls	r3, r3, #8
 80031e6:	0a19      	lsrs	r1, r3, #8
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	061a      	lsls	r2, r3, #24
 80031ee:	4b1e      	ldr	r3, [pc, #120]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	0b5b      	lsrs	r3, r3, #13
 80031fa:	3301      	adds	r3, #1
 80031fc:	2280      	movs	r2, #128	; 0x80
 80031fe:	0212      	lsls	r2, r2, #8
 8003200:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003202:	4b19      	ldr	r3, [pc, #100]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	091b      	lsrs	r3, r3, #4
 8003208:	210f      	movs	r1, #15
 800320a:	400b      	ands	r3, r1
 800320c:	491a      	ldr	r1, [pc, #104]	; (8003278 <HAL_RCC_OscConfig+0x348>)
 800320e:	5ccb      	ldrb	r3, [r1, r3]
 8003210:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003212:	4b1a      	ldr	r3, [pc, #104]	; (800327c <HAL_RCC_OscConfig+0x34c>)
 8003214:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8003216:	2513      	movs	r5, #19
 8003218:	197c      	adds	r4, r7, r5
 800321a:	2000      	movs	r0, #0
 800321c:	f7fe feb6 	bl	8001f8c <HAL_InitTick>
 8003220:	0003      	movs	r3, r0
 8003222:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003224:	197b      	adds	r3, r7, r5
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d060      	beq.n	80032ee <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 800322c:	2313      	movs	r3, #19
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	e243      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d03e      	beq.n	80032ba <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800323c:	4b0a      	ldr	r3, [pc, #40]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b09      	ldr	r3, [pc, #36]	; (8003268 <HAL_RCC_OscConfig+0x338>)
 8003242:	2180      	movs	r1, #128	; 0x80
 8003244:	0049      	lsls	r1, r1, #1
 8003246:	430a      	orrs	r2, r1
 8003248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324a:	f7fe fed5 	bl	8001ff8 <HAL_GetTick>
 800324e:	0003      	movs	r3, r0
 8003250:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003252:	e017      	b.n	8003284 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003254:	f7fe fed0 	bl	8001ff8 <HAL_GetTick>
 8003258:	0002      	movs	r2, r0
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d910      	bls.n	8003284 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e22a      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	40021000 	.word	0x40021000
 800326c:	fffeffff 	.word	0xfffeffff
 8003270:	fffbffff 	.word	0xfffbffff
 8003274:	ffffe0ff 	.word	0xffffe0ff
 8003278:	0800664c 	.word	0x0800664c
 800327c:	20000000 	.word	0x20000000
 8003280:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003284:	4bc6      	ldr	r3, [pc, #792]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	2380      	movs	r3, #128	; 0x80
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4013      	ands	r3, r2
 800328e:	d0e1      	beq.n	8003254 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003290:	4bc3      	ldr	r3, [pc, #780]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	4ac3      	ldr	r2, [pc, #780]	; (80035a4 <HAL_RCC_OscConfig+0x674>)
 8003296:	4013      	ands	r3, r2
 8003298:	0019      	movs	r1, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800329e:	4bc0      	ldr	r3, [pc, #768]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80032a0:	430a      	orrs	r2, r1
 80032a2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032a4:	4bbe      	ldr	r3, [pc, #760]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	021b      	lsls	r3, r3, #8
 80032aa:	0a19      	lsrs	r1, r3, #8
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	061a      	lsls	r2, r3, #24
 80032b2:	4bbb      	ldr	r3, [pc, #748]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80032b4:	430a      	orrs	r2, r1
 80032b6:	605a      	str	r2, [r3, #4]
 80032b8:	e019      	b.n	80032ee <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032ba:	4bb9      	ldr	r3, [pc, #740]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	4bb8      	ldr	r3, [pc, #736]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80032c0:	49b9      	ldr	r1, [pc, #740]	; (80035a8 <HAL_RCC_OscConfig+0x678>)
 80032c2:	400a      	ands	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c6:	f7fe fe97 	bl	8001ff8 <HAL_GetTick>
 80032ca:	0003      	movs	r3, r0
 80032cc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032d0:	f7fe fe92 	bl	8001ff8 <HAL_GetTick>
 80032d4:	0002      	movs	r2, r0
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e1ec      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80032e2:	4baf      	ldr	r3, [pc, #700]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	2380      	movs	r3, #128	; 0x80
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4013      	ands	r3, r2
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2208      	movs	r2, #8
 80032f4:	4013      	ands	r3, r2
 80032f6:	d036      	beq.n	8003366 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	695b      	ldr	r3, [r3, #20]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d019      	beq.n	8003334 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003300:	4ba7      	ldr	r3, [pc, #668]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003302:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003304:	4ba6      	ldr	r3, [pc, #664]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003306:	2101      	movs	r1, #1
 8003308:	430a      	orrs	r2, r1
 800330a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330c:	f7fe fe74 	bl	8001ff8 <HAL_GetTick>
 8003310:	0003      	movs	r3, r0
 8003312:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003316:	f7fe fe6f 	bl	8001ff8 <HAL_GetTick>
 800331a:	0002      	movs	r2, r0
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e1c9      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003328:	4b9d      	ldr	r3, [pc, #628]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800332a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800332c:	2202      	movs	r2, #2
 800332e:	4013      	ands	r3, r2
 8003330:	d0f1      	beq.n	8003316 <HAL_RCC_OscConfig+0x3e6>
 8003332:	e018      	b.n	8003366 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003334:	4b9a      	ldr	r3, [pc, #616]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003336:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003338:	4b99      	ldr	r3, [pc, #612]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800333a:	2101      	movs	r1, #1
 800333c:	438a      	bics	r2, r1
 800333e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003340:	f7fe fe5a 	bl	8001ff8 <HAL_GetTick>
 8003344:	0003      	movs	r3, r0
 8003346:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800334a:	f7fe fe55 	bl	8001ff8 <HAL_GetTick>
 800334e:	0002      	movs	r2, r0
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e1af      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800335c:	4b90      	ldr	r3, [pc, #576]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800335e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003360:	2202      	movs	r2, #2
 8003362:	4013      	ands	r3, r2
 8003364:	d1f1      	bne.n	800334a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2204      	movs	r2, #4
 800336c:	4013      	ands	r3, r2
 800336e:	d100      	bne.n	8003372 <HAL_RCC_OscConfig+0x442>
 8003370:	e0af      	b.n	80034d2 <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003372:	2323      	movs	r3, #35	; 0x23
 8003374:	18fb      	adds	r3, r7, r3
 8003376:	2200      	movs	r2, #0
 8003378:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800337a:	4b89      	ldr	r3, [pc, #548]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800337c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800337e:	2380      	movs	r3, #128	; 0x80
 8003380:	055b      	lsls	r3, r3, #21
 8003382:	4013      	ands	r3, r2
 8003384:	d10a      	bne.n	800339c <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003386:	4b86      	ldr	r3, [pc, #536]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003388:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800338a:	4b85      	ldr	r3, [pc, #532]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800338c:	2180      	movs	r1, #128	; 0x80
 800338e:	0549      	lsls	r1, r1, #21
 8003390:	430a      	orrs	r2, r1
 8003392:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003394:	2323      	movs	r3, #35	; 0x23
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	2201      	movs	r2, #1
 800339a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800339c:	4b83      	ldr	r3, [pc, #524]	; (80035ac <HAL_RCC_OscConfig+0x67c>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	2380      	movs	r3, #128	; 0x80
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	4013      	ands	r3, r2
 80033a6:	d11a      	bne.n	80033de <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033a8:	4b80      	ldr	r3, [pc, #512]	; (80035ac <HAL_RCC_OscConfig+0x67c>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	4b7f      	ldr	r3, [pc, #508]	; (80035ac <HAL_RCC_OscConfig+0x67c>)
 80033ae:	2180      	movs	r1, #128	; 0x80
 80033b0:	0049      	lsls	r1, r1, #1
 80033b2:	430a      	orrs	r2, r1
 80033b4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033b6:	f7fe fe1f 	bl	8001ff8 <HAL_GetTick>
 80033ba:	0003      	movs	r3, r0
 80033bc:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c0:	f7fe fe1a 	bl	8001ff8 <HAL_GetTick>
 80033c4:	0002      	movs	r2, r0
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b64      	cmp	r3, #100	; 0x64
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e174      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d2:	4b76      	ldr	r3, [pc, #472]	; (80035ac <HAL_RCC_OscConfig+0x67c>)
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	2380      	movs	r3, #128	; 0x80
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4013      	ands	r3, r2
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	2380      	movs	r3, #128	; 0x80
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d107      	bne.n	80033fa <HAL_RCC_OscConfig+0x4ca>
 80033ea:	4b6d      	ldr	r3, [pc, #436]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80033ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033ee:	4b6c      	ldr	r3, [pc, #432]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80033f0:	2180      	movs	r1, #128	; 0x80
 80033f2:	0049      	lsls	r1, r1, #1
 80033f4:	430a      	orrs	r2, r1
 80033f6:	651a      	str	r2, [r3, #80]	; 0x50
 80033f8:	e031      	b.n	800345e <HAL_RCC_OscConfig+0x52e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10c      	bne.n	800341c <HAL_RCC_OscConfig+0x4ec>
 8003402:	4b67      	ldr	r3, [pc, #412]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003404:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003406:	4b66      	ldr	r3, [pc, #408]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003408:	4967      	ldr	r1, [pc, #412]	; (80035a8 <HAL_RCC_OscConfig+0x678>)
 800340a:	400a      	ands	r2, r1
 800340c:	651a      	str	r2, [r3, #80]	; 0x50
 800340e:	4b64      	ldr	r3, [pc, #400]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003410:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003412:	4b63      	ldr	r3, [pc, #396]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003414:	4966      	ldr	r1, [pc, #408]	; (80035b0 <HAL_RCC_OscConfig+0x680>)
 8003416:	400a      	ands	r2, r1
 8003418:	651a      	str	r2, [r3, #80]	; 0x50
 800341a:	e020      	b.n	800345e <HAL_RCC_OscConfig+0x52e>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	23a0      	movs	r3, #160	; 0xa0
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	429a      	cmp	r2, r3
 8003426:	d10e      	bne.n	8003446 <HAL_RCC_OscConfig+0x516>
 8003428:	4b5d      	ldr	r3, [pc, #372]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800342a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800342c:	4b5c      	ldr	r3, [pc, #368]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800342e:	2180      	movs	r1, #128	; 0x80
 8003430:	00c9      	lsls	r1, r1, #3
 8003432:	430a      	orrs	r2, r1
 8003434:	651a      	str	r2, [r3, #80]	; 0x50
 8003436:	4b5a      	ldr	r3, [pc, #360]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003438:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800343a:	4b59      	ldr	r3, [pc, #356]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800343c:	2180      	movs	r1, #128	; 0x80
 800343e:	0049      	lsls	r1, r1, #1
 8003440:	430a      	orrs	r2, r1
 8003442:	651a      	str	r2, [r3, #80]	; 0x50
 8003444:	e00b      	b.n	800345e <HAL_RCC_OscConfig+0x52e>
 8003446:	4b56      	ldr	r3, [pc, #344]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003448:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800344a:	4b55      	ldr	r3, [pc, #340]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800344c:	4956      	ldr	r1, [pc, #344]	; (80035a8 <HAL_RCC_OscConfig+0x678>)
 800344e:	400a      	ands	r2, r1
 8003450:	651a      	str	r2, [r3, #80]	; 0x50
 8003452:	4b53      	ldr	r3, [pc, #332]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003454:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003456:	4b52      	ldr	r3, [pc, #328]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003458:	4955      	ldr	r1, [pc, #340]	; (80035b0 <HAL_RCC_OscConfig+0x680>)
 800345a:	400a      	ands	r2, r1
 800345c:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d015      	beq.n	8003492 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003466:	f7fe fdc7 	bl	8001ff8 <HAL_GetTick>
 800346a:	0003      	movs	r3, r0
 800346c:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800346e:	e009      	b.n	8003484 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003470:	f7fe fdc2 	bl	8001ff8 <HAL_GetTick>
 8003474:	0002      	movs	r2, r0
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	4a4e      	ldr	r2, [pc, #312]	; (80035b4 <HAL_RCC_OscConfig+0x684>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e11b      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003484:	4b46      	ldr	r3, [pc, #280]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003486:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003488:	2380      	movs	r3, #128	; 0x80
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4013      	ands	r3, r2
 800348e:	d0ef      	beq.n	8003470 <HAL_RCC_OscConfig+0x540>
 8003490:	e014      	b.n	80034bc <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003492:	f7fe fdb1 	bl	8001ff8 <HAL_GetTick>
 8003496:	0003      	movs	r3, r0
 8003498:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800349a:	e009      	b.n	80034b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800349c:	f7fe fdac 	bl	8001ff8 <HAL_GetTick>
 80034a0:	0002      	movs	r2, r0
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	4a43      	ldr	r2, [pc, #268]	; (80035b4 <HAL_RCC_OscConfig+0x684>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e105      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034b0:	4b3b      	ldr	r3, [pc, #236]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80034b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80034b4:	2380      	movs	r3, #128	; 0x80
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4013      	ands	r3, r2
 80034ba:	d1ef      	bne.n	800349c <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034bc:	2323      	movs	r3, #35	; 0x23
 80034be:	18fb      	adds	r3, r7, r3
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d105      	bne.n	80034d2 <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c6:	4b36      	ldr	r3, [pc, #216]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80034c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034ca:	4b35      	ldr	r3, [pc, #212]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80034cc:	493a      	ldr	r1, [pc, #232]	; (80035b8 <HAL_RCC_OscConfig+0x688>)
 80034ce:	400a      	ands	r2, r1
 80034d0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2220      	movs	r2, #32
 80034d8:	4013      	ands	r3, r2
 80034da:	d049      	beq.n	8003570 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d026      	beq.n	8003532 <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80034e4:	4b2e      	ldr	r3, [pc, #184]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	4b2d      	ldr	r3, [pc, #180]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80034ea:	2101      	movs	r1, #1
 80034ec:	430a      	orrs	r2, r1
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	4b2b      	ldr	r3, [pc, #172]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80034f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034f4:	4b2a      	ldr	r3, [pc, #168]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 80034f6:	2101      	movs	r1, #1
 80034f8:	430a      	orrs	r2, r1
 80034fa:	635a      	str	r2, [r3, #52]	; 0x34
 80034fc:	4b2f      	ldr	r3, [pc, #188]	; (80035bc <HAL_RCC_OscConfig+0x68c>)
 80034fe:	6a1a      	ldr	r2, [r3, #32]
 8003500:	4b2e      	ldr	r3, [pc, #184]	; (80035bc <HAL_RCC_OscConfig+0x68c>)
 8003502:	2180      	movs	r1, #128	; 0x80
 8003504:	0189      	lsls	r1, r1, #6
 8003506:	430a      	orrs	r2, r1
 8003508:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350a:	f7fe fd75 	bl	8001ff8 <HAL_GetTick>
 800350e:	0003      	movs	r3, r0
 8003510:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003514:	f7fe fd70 	bl	8001ff8 <HAL_GetTick>
 8003518:	0002      	movs	r2, r0
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e0ca      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003526:	4b1e      	ldr	r3, [pc, #120]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2202      	movs	r2, #2
 800352c:	4013      	ands	r3, r2
 800352e:	d0f1      	beq.n	8003514 <HAL_RCC_OscConfig+0x5e4>
 8003530:	e01e      	b.n	8003570 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003532:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003534:	689a      	ldr	r2, [r3, #8]
 8003536:	4b1a      	ldr	r3, [pc, #104]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003538:	2101      	movs	r1, #1
 800353a:	438a      	bics	r2, r1
 800353c:	609a      	str	r2, [r3, #8]
 800353e:	4b1f      	ldr	r3, [pc, #124]	; (80035bc <HAL_RCC_OscConfig+0x68c>)
 8003540:	6a1a      	ldr	r2, [r3, #32]
 8003542:	4b1e      	ldr	r3, [pc, #120]	; (80035bc <HAL_RCC_OscConfig+0x68c>)
 8003544:	491e      	ldr	r1, [pc, #120]	; (80035c0 <HAL_RCC_OscConfig+0x690>)
 8003546:	400a      	ands	r2, r1
 8003548:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354a:	f7fe fd55 	bl	8001ff8 <HAL_GetTick>
 800354e:	0003      	movs	r3, r0
 8003550:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003554:	f7fe fd50 	bl	8001ff8 <HAL_GetTick>
 8003558:	0002      	movs	r2, r0
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e0aa      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003566:	4b0e      	ldr	r3, [pc, #56]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	2202      	movs	r2, #2
 800356c:	4013      	ands	r3, r2
 800356e:	d1f1      	bne.n	8003554 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003574:	2b00      	cmp	r3, #0
 8003576:	d100      	bne.n	800357a <HAL_RCC_OscConfig+0x64a>
 8003578:	e09f      	b.n	80036ba <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	2b0c      	cmp	r3, #12
 800357e:	d100      	bne.n	8003582 <HAL_RCC_OscConfig+0x652>
 8003580:	e078      	b.n	8003674 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003586:	2b02      	cmp	r3, #2
 8003588:	d159      	bne.n	800363e <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800358a:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	4b04      	ldr	r3, [pc, #16]	; (80035a0 <HAL_RCC_OscConfig+0x670>)
 8003590:	490c      	ldr	r1, [pc, #48]	; (80035c4 <HAL_RCC_OscConfig+0x694>)
 8003592:	400a      	ands	r2, r1
 8003594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003596:	f7fe fd2f 	bl	8001ff8 <HAL_GetTick>
 800359a:	0003      	movs	r3, r0
 800359c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800359e:	e01c      	b.n	80035da <HAL_RCC_OscConfig+0x6aa>
 80035a0:	40021000 	.word	0x40021000
 80035a4:	ffff1fff 	.word	0xffff1fff
 80035a8:	fffffeff 	.word	0xfffffeff
 80035ac:	40007000 	.word	0x40007000
 80035b0:	fffffbff 	.word	0xfffffbff
 80035b4:	00001388 	.word	0x00001388
 80035b8:	efffffff 	.word	0xefffffff
 80035bc:	40010000 	.word	0x40010000
 80035c0:	ffffdfff 	.word	0xffffdfff
 80035c4:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035c8:	f7fe fd16 	bl	8001ff8 <HAL_GetTick>
 80035cc:	0002      	movs	r2, r0
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e070      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80035da:	4b3a      	ldr	r3, [pc, #232]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	2380      	movs	r3, #128	; 0x80
 80035e0:	049b      	lsls	r3, r3, #18
 80035e2:	4013      	ands	r3, r2
 80035e4:	d1f0      	bne.n	80035c8 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035e6:	4b37      	ldr	r3, [pc, #220]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	4a37      	ldr	r2, [pc, #220]	; (80036c8 <HAL_RCC_OscConfig+0x798>)
 80035ec:	4013      	ands	r3, r2
 80035ee:	0019      	movs	r1, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f8:	431a      	orrs	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035fe:	431a      	orrs	r2, r3
 8003600:	4b30      	ldr	r3, [pc, #192]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 8003602:	430a      	orrs	r2, r1
 8003604:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003606:	4b2f      	ldr	r3, [pc, #188]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	4b2e      	ldr	r3, [pc, #184]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 800360c:	2180      	movs	r1, #128	; 0x80
 800360e:	0449      	lsls	r1, r1, #17
 8003610:	430a      	orrs	r2, r1
 8003612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003614:	f7fe fcf0 	bl	8001ff8 <HAL_GetTick>
 8003618:	0003      	movs	r3, r0
 800361a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800361c:	e008      	b.n	8003630 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800361e:	f7fe fceb 	bl	8001ff8 <HAL_GetTick>
 8003622:	0002      	movs	r2, r0
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e045      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003630:	4b24      	ldr	r3, [pc, #144]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	2380      	movs	r3, #128	; 0x80
 8003636:	049b      	lsls	r3, r3, #18
 8003638:	4013      	ands	r3, r2
 800363a:	d0f0      	beq.n	800361e <HAL_RCC_OscConfig+0x6ee>
 800363c:	e03d      	b.n	80036ba <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800363e:	4b21      	ldr	r3, [pc, #132]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	4b20      	ldr	r3, [pc, #128]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 8003644:	4921      	ldr	r1, [pc, #132]	; (80036cc <HAL_RCC_OscConfig+0x79c>)
 8003646:	400a      	ands	r2, r1
 8003648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800364a:	f7fe fcd5 	bl	8001ff8 <HAL_GetTick>
 800364e:	0003      	movs	r3, r0
 8003650:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003654:	f7fe fcd0 	bl	8001ff8 <HAL_GetTick>
 8003658:	0002      	movs	r2, r0
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e02a      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003666:	4b17      	ldr	r3, [pc, #92]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	2380      	movs	r3, #128	; 0x80
 800366c:	049b      	lsls	r3, r3, #18
 800366e:	4013      	ands	r3, r2
 8003670:	d1f0      	bne.n	8003654 <HAL_RCC_OscConfig+0x724>
 8003672:	e022      	b.n	80036ba <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e01d      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003680:	4b10      	ldr	r3, [pc, #64]	; (80036c4 <HAL_RCC_OscConfig+0x794>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	2380      	movs	r3, #128	; 0x80
 800368a:	025b      	lsls	r3, r3, #9
 800368c:	401a      	ands	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003692:	429a      	cmp	r2, r3
 8003694:	d10f      	bne.n	80036b6 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	23f0      	movs	r3, #240	; 0xf0
 800369a:	039b      	lsls	r3, r3, #14
 800369c:	401a      	ands	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d107      	bne.n	80036b6 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	23c0      	movs	r3, #192	; 0xc0
 80036aa:	041b      	lsls	r3, r3, #16
 80036ac:	401a      	ands	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d001      	beq.n	80036ba <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	0018      	movs	r0, r3
 80036be:	46bd      	mov	sp, r7
 80036c0:	b00a      	add	sp, #40	; 0x28
 80036c2:	bdb0      	pop	{r4, r5, r7, pc}
 80036c4:	40021000 	.word	0x40021000
 80036c8:	ff02ffff 	.word	0xff02ffff
 80036cc:	feffffff 	.word	0xfeffffff

080036d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036d0:	b5b0      	push	{r4, r5, r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e10d      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036e4:	4b88      	ldr	r3, [pc, #544]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2201      	movs	r2, #1
 80036ea:	4013      	ands	r3, r2
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d911      	bls.n	8003716 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036f2:	4b85      	ldr	r3, [pc, #532]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2201      	movs	r2, #1
 80036f8:	4393      	bics	r3, r2
 80036fa:	0019      	movs	r1, r3
 80036fc:	4b82      	ldr	r3, [pc, #520]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003704:	4b80      	ldr	r3, [pc, #512]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2201      	movs	r2, #1
 800370a:	4013      	ands	r3, r2
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d001      	beq.n	8003716 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e0f4      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2202      	movs	r2, #2
 800371c:	4013      	ands	r3, r2
 800371e:	d009      	beq.n	8003734 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003720:	4b7a      	ldr	r3, [pc, #488]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	22f0      	movs	r2, #240	; 0xf0
 8003726:	4393      	bics	r3, r2
 8003728:	0019      	movs	r1, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	4b77      	ldr	r3, [pc, #476]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 8003730:	430a      	orrs	r2, r1
 8003732:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2201      	movs	r2, #1
 800373a:	4013      	ands	r3, r2
 800373c:	d100      	bne.n	8003740 <HAL_RCC_ClockConfig+0x70>
 800373e:	e089      	b.n	8003854 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	2b02      	cmp	r3, #2
 8003746:	d107      	bne.n	8003758 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003748:	4b70      	ldr	r3, [pc, #448]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	2380      	movs	r3, #128	; 0x80
 800374e:	029b      	lsls	r3, r3, #10
 8003750:	4013      	ands	r3, r2
 8003752:	d120      	bne.n	8003796 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0d3      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b03      	cmp	r3, #3
 800375e:	d107      	bne.n	8003770 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003760:	4b6a      	ldr	r3, [pc, #424]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	2380      	movs	r3, #128	; 0x80
 8003766:	049b      	lsls	r3, r3, #18
 8003768:	4013      	ands	r3, r2
 800376a:	d114      	bne.n	8003796 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e0c7      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d106      	bne.n	8003786 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003778:	4b64      	ldr	r3, [pc, #400]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2204      	movs	r2, #4
 800377e:	4013      	ands	r3, r2
 8003780:	d109      	bne.n	8003796 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e0bc      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003786:	4b61      	ldr	r3, [pc, #388]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	2380      	movs	r3, #128	; 0x80
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4013      	ands	r3, r2
 8003790:	d101      	bne.n	8003796 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e0b4      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003796:	4b5d      	ldr	r3, [pc, #372]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	2203      	movs	r2, #3
 800379c:	4393      	bics	r3, r2
 800379e:	0019      	movs	r1, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	4b59      	ldr	r3, [pc, #356]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 80037a6:	430a      	orrs	r2, r1
 80037a8:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037aa:	f7fe fc25 	bl	8001ff8 <HAL_GetTick>
 80037ae:	0003      	movs	r3, r0
 80037b0:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d111      	bne.n	80037de <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80037ba:	e009      	b.n	80037d0 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037bc:	f7fe fc1c 	bl	8001ff8 <HAL_GetTick>
 80037c0:	0002      	movs	r2, r0
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	4a52      	ldr	r2, [pc, #328]	; (8003910 <HAL_RCC_ClockConfig+0x240>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d901      	bls.n	80037d0 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e097      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80037d0:	4b4e      	ldr	r3, [pc, #312]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	220c      	movs	r2, #12
 80037d6:	4013      	ands	r3, r2
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d1ef      	bne.n	80037bc <HAL_RCC_ClockConfig+0xec>
 80037dc:	e03a      	b.n	8003854 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b03      	cmp	r3, #3
 80037e4:	d111      	bne.n	800380a <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037e6:	e009      	b.n	80037fc <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e8:	f7fe fc06 	bl	8001ff8 <HAL_GetTick>
 80037ec:	0002      	movs	r2, r0
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	4a47      	ldr	r2, [pc, #284]	; (8003910 <HAL_RCC_ClockConfig+0x240>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e081      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037fc:	4b43      	ldr	r3, [pc, #268]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	220c      	movs	r2, #12
 8003802:	4013      	ands	r3, r2
 8003804:	2b0c      	cmp	r3, #12
 8003806:	d1ef      	bne.n	80037e8 <HAL_RCC_ClockConfig+0x118>
 8003808:	e024      	b.n	8003854 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d11b      	bne.n	800384a <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003812:	e009      	b.n	8003828 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003814:	f7fe fbf0 	bl	8001ff8 <HAL_GetTick>
 8003818:	0002      	movs	r2, r0
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	4a3c      	ldr	r2, [pc, #240]	; (8003910 <HAL_RCC_ClockConfig+0x240>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e06b      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003828:	4b38      	ldr	r3, [pc, #224]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	220c      	movs	r2, #12
 800382e:	4013      	ands	r3, r2
 8003830:	2b04      	cmp	r3, #4
 8003832:	d1ef      	bne.n	8003814 <HAL_RCC_ClockConfig+0x144>
 8003834:	e00e      	b.n	8003854 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003836:	f7fe fbdf 	bl	8001ff8 <HAL_GetTick>
 800383a:	0002      	movs	r2, r0
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	4a33      	ldr	r2, [pc, #204]	; (8003910 <HAL_RCC_ClockConfig+0x240>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d901      	bls.n	800384a <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e05a      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800384a:	4b30      	ldr	r3, [pc, #192]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	220c      	movs	r2, #12
 8003850:	4013      	ands	r3, r2
 8003852:	d1f0      	bne.n	8003836 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003854:	4b2c      	ldr	r3, [pc, #176]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2201      	movs	r2, #1
 800385a:	4013      	ands	r3, r2
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d211      	bcs.n	8003886 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b29      	ldr	r3, [pc, #164]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2201      	movs	r2, #1
 8003868:	4393      	bics	r3, r2
 800386a:	0019      	movs	r1, r3
 800386c:	4b26      	ldr	r3, [pc, #152]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003874:	4b24      	ldr	r3, [pc, #144]	; (8003908 <HAL_RCC_ClockConfig+0x238>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2201      	movs	r2, #1
 800387a:	4013      	ands	r3, r2
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	429a      	cmp	r2, r3
 8003880:	d001      	beq.n	8003886 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e03c      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2204      	movs	r2, #4
 800388c:	4013      	ands	r3, r2
 800388e:	d009      	beq.n	80038a4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003890:	4b1e      	ldr	r3, [pc, #120]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4a1f      	ldr	r2, [pc, #124]	; (8003914 <HAL_RCC_ClockConfig+0x244>)
 8003896:	4013      	ands	r3, r2
 8003898:	0019      	movs	r1, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	4b1b      	ldr	r3, [pc, #108]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 80038a0:	430a      	orrs	r2, r1
 80038a2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2208      	movs	r2, #8
 80038aa:	4013      	ands	r3, r2
 80038ac:	d00a      	beq.n	80038c4 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038ae:	4b17      	ldr	r3, [pc, #92]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	4a19      	ldr	r2, [pc, #100]	; (8003918 <HAL_RCC_ClockConfig+0x248>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	0019      	movs	r1, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	00da      	lsls	r2, r3, #3
 80038be:	4b13      	ldr	r3, [pc, #76]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 80038c0:	430a      	orrs	r2, r1
 80038c2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038c4:	f000 f82e 	bl	8003924 <HAL_RCC_GetSysClockFreq>
 80038c8:	0001      	movs	r1, r0
 80038ca:	4b10      	ldr	r3, [pc, #64]	; (800390c <HAL_RCC_ClockConfig+0x23c>)
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	091b      	lsrs	r3, r3, #4
 80038d0:	220f      	movs	r2, #15
 80038d2:	4013      	ands	r3, r2
 80038d4:	4a11      	ldr	r2, [pc, #68]	; (800391c <HAL_RCC_ClockConfig+0x24c>)
 80038d6:	5cd3      	ldrb	r3, [r2, r3]
 80038d8:	000a      	movs	r2, r1
 80038da:	40da      	lsrs	r2, r3
 80038dc:	4b10      	ldr	r3, [pc, #64]	; (8003920 <HAL_RCC_ClockConfig+0x250>)
 80038de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80038e0:	250b      	movs	r5, #11
 80038e2:	197c      	adds	r4, r7, r5
 80038e4:	2000      	movs	r0, #0
 80038e6:	f7fe fb51 	bl	8001f8c <HAL_InitTick>
 80038ea:	0003      	movs	r3, r0
 80038ec:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80038ee:	197b      	adds	r3, r7, r5
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 80038f6:	230b      	movs	r3, #11
 80038f8:	18fb      	adds	r3, r7, r3
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	e000      	b.n	8003900 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	0018      	movs	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	b004      	add	sp, #16
 8003906:	bdb0      	pop	{r4, r5, r7, pc}
 8003908:	40022000 	.word	0x40022000
 800390c:	40021000 	.word	0x40021000
 8003910:	00001388 	.word	0x00001388
 8003914:	fffff8ff 	.word	0xfffff8ff
 8003918:	ffffc7ff 	.word	0xffffc7ff
 800391c:	0800664c 	.word	0x0800664c
 8003920:	20000000 	.word	0x20000000

08003924 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800392a:	4b3b      	ldr	r3, [pc, #236]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xf4>)
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	220c      	movs	r2, #12
 8003934:	4013      	ands	r3, r2
 8003936:	2b08      	cmp	r3, #8
 8003938:	d00e      	beq.n	8003958 <HAL_RCC_GetSysClockFreq+0x34>
 800393a:	2b0c      	cmp	r3, #12
 800393c:	d00f      	beq.n	800395e <HAL_RCC_GetSysClockFreq+0x3a>
 800393e:	2b04      	cmp	r3, #4
 8003940:	d157      	bne.n	80039f2 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003942:	4b35      	ldr	r3, [pc, #212]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2210      	movs	r2, #16
 8003948:	4013      	ands	r3, r2
 800394a:	d002      	beq.n	8003952 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800394c:	4b33      	ldr	r3, [pc, #204]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xf8>)
 800394e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003950:	e05d      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8003952:	4b33      	ldr	r3, [pc, #204]	; (8003a20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003954:	613b      	str	r3, [r7, #16]
      break;
 8003956:	e05a      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003958:	4b32      	ldr	r3, [pc, #200]	; (8003a24 <HAL_RCC_GetSysClockFreq+0x100>)
 800395a:	613b      	str	r3, [r7, #16]
      break;
 800395c:	e057      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	0c9b      	lsrs	r3, r3, #18
 8003962:	220f      	movs	r2, #15
 8003964:	4013      	ands	r3, r2
 8003966:	4a30      	ldr	r2, [pc, #192]	; (8003a28 <HAL_RCC_GetSysClockFreq+0x104>)
 8003968:	5cd3      	ldrb	r3, [r2, r3]
 800396a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	0d9b      	lsrs	r3, r3, #22
 8003970:	2203      	movs	r2, #3
 8003972:	4013      	ands	r3, r2
 8003974:	3301      	adds	r3, #1
 8003976:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003978:	4b27      	ldr	r3, [pc, #156]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xf4>)
 800397a:	68da      	ldr	r2, [r3, #12]
 800397c:	2380      	movs	r3, #128	; 0x80
 800397e:	025b      	lsls	r3, r3, #9
 8003980:	4013      	ands	r3, r2
 8003982:	d00f      	beq.n	80039a4 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8003984:	68b9      	ldr	r1, [r7, #8]
 8003986:	000a      	movs	r2, r1
 8003988:	0152      	lsls	r2, r2, #5
 800398a:	1a52      	subs	r2, r2, r1
 800398c:	0193      	lsls	r3, r2, #6
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	185b      	adds	r3, r3, r1
 8003994:	025b      	lsls	r3, r3, #9
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	0018      	movs	r0, r3
 800399a:	f7fc fbb5 	bl	8000108 <__udivsi3>
 800399e:	0003      	movs	r3, r0
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	e023      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80039a4:	4b1c      	ldr	r3, [pc, #112]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xf4>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2210      	movs	r2, #16
 80039aa:	4013      	ands	r3, r2
 80039ac:	d00f      	beq.n	80039ce <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80039ae:	68b9      	ldr	r1, [r7, #8]
 80039b0:	000a      	movs	r2, r1
 80039b2:	0152      	lsls	r2, r2, #5
 80039b4:	1a52      	subs	r2, r2, r1
 80039b6:	0193      	lsls	r3, r2, #6
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	185b      	adds	r3, r3, r1
 80039be:	021b      	lsls	r3, r3, #8
 80039c0:	6879      	ldr	r1, [r7, #4]
 80039c2:	0018      	movs	r0, r3
 80039c4:	f7fc fba0 	bl	8000108 <__udivsi3>
 80039c8:	0003      	movs	r3, r0
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	e00e      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80039ce:	68b9      	ldr	r1, [r7, #8]
 80039d0:	000a      	movs	r2, r1
 80039d2:	0152      	lsls	r2, r2, #5
 80039d4:	1a52      	subs	r2, r2, r1
 80039d6:	0193      	lsls	r3, r2, #6
 80039d8:	1a9b      	subs	r3, r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	185b      	adds	r3, r3, r1
 80039de:	029b      	lsls	r3, r3, #10
 80039e0:	6879      	ldr	r1, [r7, #4]
 80039e2:	0018      	movs	r0, r3
 80039e4:	f7fc fb90 	bl	8000108 <__udivsi3>
 80039e8:	0003      	movs	r3, r0
 80039ea:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	613b      	str	r3, [r7, #16]
      break;
 80039f0:	e00d      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80039f2:	4b09      	ldr	r3, [pc, #36]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xf4>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	0b5b      	lsrs	r3, r3, #13
 80039f8:	2207      	movs	r2, #7
 80039fa:	4013      	ands	r3, r2
 80039fc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	3301      	adds	r3, #1
 8003a02:	2280      	movs	r2, #128	; 0x80
 8003a04:	0212      	lsls	r2, r2, #8
 8003a06:	409a      	lsls	r2, r3
 8003a08:	0013      	movs	r3, r2
 8003a0a:	613b      	str	r3, [r7, #16]
      break;
 8003a0c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003a0e:	693b      	ldr	r3, [r7, #16]
}
 8003a10:	0018      	movs	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	b006      	add	sp, #24
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	003d0900 	.word	0x003d0900
 8003a20:	00f42400 	.word	0x00f42400
 8003a24:	007a1200 	.word	0x007a1200
 8003a28:	0800665c 	.word	0x0800665c

08003a2c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2220      	movs	r2, #32
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	d106      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	2380      	movs	r3, #128	; 0x80
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	4013      	ands	r3, r2
 8003a48:	d100      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x20>
 8003a4a:	e0dd      	b.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8003a4c:	2317      	movs	r3, #23
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	2200      	movs	r2, #0
 8003a52:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a54:	4ba4      	ldr	r3, [pc, #656]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003a56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a58:	2380      	movs	r3, #128	; 0x80
 8003a5a:	055b      	lsls	r3, r3, #21
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d10a      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a60:	4ba1      	ldr	r3, [pc, #644]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003a62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a64:	4ba0      	ldr	r3, [pc, #640]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003a66:	2180      	movs	r1, #128	; 0x80
 8003a68:	0549      	lsls	r1, r1, #21
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003a6e:	2317      	movs	r3, #23
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	2201      	movs	r2, #1
 8003a74:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a76:	4b9d      	ldr	r3, [pc, #628]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	2380      	movs	r3, #128	; 0x80
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d11a      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a82:	4b9a      	ldr	r3, [pc, #616]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	4b99      	ldr	r3, [pc, #612]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003a88:	2180      	movs	r1, #128	; 0x80
 8003a8a:	0049      	lsls	r1, r1, #1
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a90:	f7fe fab2 	bl	8001ff8 <HAL_GetTick>
 8003a94:	0003      	movs	r3, r0
 8003a96:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a98:	e008      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a9a:	f7fe faad 	bl	8001ff8 <HAL_GetTick>
 8003a9e:	0002      	movs	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b64      	cmp	r3, #100	; 0x64
 8003aa6:	d901      	bls.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e118      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aac:	4b8f      	ldr	r3, [pc, #572]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	2380      	movs	r3, #128	; 0x80
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	d0f0      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003ab8:	4b8b      	ldr	r3, [pc, #556]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	23c0      	movs	r3, #192	; 0xc0
 8003abe:	039b      	lsls	r3, r3, #14
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	23c0      	movs	r3, #192	; 0xc0
 8003aca:	039b      	lsls	r3, r3, #14
 8003acc:	4013      	ands	r3, r2
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d107      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	23c0      	movs	r3, #192	; 0xc0
 8003ada:	039b      	lsls	r3, r3, #14
 8003adc:	4013      	ands	r3, r2
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d013      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	23c0      	movs	r3, #192	; 0xc0
 8003aea:	029b      	lsls	r3, r3, #10
 8003aec:	401a      	ands	r2, r3
 8003aee:	23c0      	movs	r3, #192	; 0xc0
 8003af0:	029b      	lsls	r3, r3, #10
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d10a      	bne.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003af6:	4b7c      	ldr	r3, [pc, #496]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	2380      	movs	r3, #128	; 0x80
 8003afc:	029b      	lsls	r3, r3, #10
 8003afe:	401a      	ands	r2, r3
 8003b00:	2380      	movs	r3, #128	; 0x80
 8003b02:	029b      	lsls	r3, r3, #10
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d101      	bne.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0e8      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003b0c:	4b76      	ldr	r3, [pc, #472]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b10:	23c0      	movs	r3, #192	; 0xc0
 8003b12:	029b      	lsls	r3, r3, #10
 8003b14:	4013      	ands	r3, r2
 8003b16:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d049      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	23c0      	movs	r3, #192	; 0xc0
 8003b24:	029b      	lsls	r3, r3, #10
 8003b26:	4013      	ands	r3, r2
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d004      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2220      	movs	r2, #32
 8003b34:	4013      	ands	r3, r2
 8003b36:	d10d      	bne.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	23c0      	movs	r3, #192	; 0xc0
 8003b3e:	029b      	lsls	r3, r3, #10
 8003b40:	4013      	ands	r3, r2
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d034      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	2380      	movs	r3, #128	; 0x80
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	4013      	ands	r3, r2
 8003b52:	d02e      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003b54:	4b64      	ldr	r3, [pc, #400]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b58:	4a65      	ldr	r2, [pc, #404]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b5e:	4b62      	ldr	r3, [pc, #392]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b62:	4b61      	ldr	r3, [pc, #388]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b64:	2180      	movs	r1, #128	; 0x80
 8003b66:	0309      	lsls	r1, r1, #12
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b6c:	4b5e      	ldr	r3, [pc, #376]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b70:	4b5d      	ldr	r3, [pc, #372]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b72:	4960      	ldr	r1, [pc, #384]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003b74:	400a      	ands	r2, r1
 8003b76:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003b78:	4b5b      	ldr	r3, [pc, #364]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	2380      	movs	r3, #128	; 0x80
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	4013      	ands	r3, r2
 8003b86:	d014      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b88:	f7fe fa36 	bl	8001ff8 <HAL_GetTick>
 8003b8c:	0003      	movs	r3, r0
 8003b8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b90:	e009      	b.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b92:	f7fe fa31 	bl	8001ff8 <HAL_GetTick>
 8003b96:	0002      	movs	r2, r0
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	4a56      	ldr	r2, [pc, #344]	; (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e09b      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ba6:	4b50      	ldr	r3, [pc, #320]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003ba8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003baa:	2380      	movs	r3, #128	; 0x80
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4013      	ands	r3, r2
 8003bb0:	d0ef      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685a      	ldr	r2, [r3, #4]
 8003bb6:	23c0      	movs	r3, #192	; 0xc0
 8003bb8:	029b      	lsls	r3, r3, #10
 8003bba:	401a      	ands	r2, r3
 8003bbc:	23c0      	movs	r3, #192	; 0xc0
 8003bbe:	029b      	lsls	r3, r3, #10
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d10c      	bne.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003bc4:	4b48      	ldr	r3, [pc, #288]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a4c      	ldr	r2, [pc, #304]	; (8003cfc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	0019      	movs	r1, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	23c0      	movs	r3, #192	; 0xc0
 8003bd4:	039b      	lsls	r3, r3, #14
 8003bd6:	401a      	ands	r2, r3
 8003bd8:	4b43      	ldr	r3, [pc, #268]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	4b42      	ldr	r3, [pc, #264]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003be0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	23c0      	movs	r3, #192	; 0xc0
 8003be8:	029b      	lsls	r3, r3, #10
 8003bea:	401a      	ands	r2, r3
 8003bec:	4b3e      	ldr	r3, [pc, #248]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bf2:	2317      	movs	r3, #23
 8003bf4:	18fb      	adds	r3, r7, r3
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfc:	4b3a      	ldr	r3, [pc, #232]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003bfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c00:	4b39      	ldr	r3, [pc, #228]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c02:	493f      	ldr	r1, [pc, #252]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003c04:	400a      	ands	r2, r1
 8003c06:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	4013      	ands	r3, r2
 8003c10:	d009      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c12:	4b35      	ldr	r3, [pc, #212]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c16:	2203      	movs	r2, #3
 8003c18:	4393      	bics	r3, r2
 8003c1a:	0019      	movs	r1, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	4b31      	ldr	r3, [pc, #196]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c22:	430a      	orrs	r2, r1
 8003c24:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	d009      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c30:	4b2d      	ldr	r3, [pc, #180]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c34:	220c      	movs	r2, #12
 8003c36:	4393      	bics	r3, r2
 8003c38:	0019      	movs	r1, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691a      	ldr	r2, [r3, #16]
 8003c3e:	4b2a      	ldr	r3, [pc, #168]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c40:	430a      	orrs	r2, r1
 8003c42:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2204      	movs	r2, #4
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d009      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c4e:	4b26      	ldr	r3, [pc, #152]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c52:	4a2c      	ldr	r2, [pc, #176]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	0019      	movs	r1, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	695a      	ldr	r2, [r3, #20]
 8003c5c:	4b22      	ldr	r3, [pc, #136]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2208      	movs	r2, #8
 8003c68:	4013      	ands	r3, r2
 8003c6a:	d009      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c6c:	4b1e      	ldr	r3, [pc, #120]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c70:	4a25      	ldr	r2, [pc, #148]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003c72:	4013      	ands	r3, r2
 8003c74:	0019      	movs	r1, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	699a      	ldr	r2, [r3, #24]
 8003c7a:	4b1b      	ldr	r3, [pc, #108]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	2380      	movs	r3, #128	; 0x80
 8003c86:	005b      	lsls	r3, r3, #1
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d009      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c8c:	4b16      	ldr	r3, [pc, #88]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c90:	4a17      	ldr	r2, [pc, #92]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003c92:	4013      	ands	r3, r2
 8003c94:	0019      	movs	r1, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69da      	ldr	r2, [r3, #28]
 8003c9a:	4b13      	ldr	r3, [pc, #76]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2240      	movs	r2, #64	; 0x40
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d009      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003caa:	4b0f      	ldr	r3, [pc, #60]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cae:	4a17      	ldr	r2, [pc, #92]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	0019      	movs	r1, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2280      	movs	r2, #128	; 0x80
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	d009      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003cc8:	4b07      	ldr	r3, [pc, #28]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ccc:	4a10      	ldr	r2, [pc, #64]	; (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003cce:	4013      	ands	r3, r2
 8003cd0:	0019      	movs	r1, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a1a      	ldr	r2, [r3, #32]
 8003cd6:	4b04      	ldr	r3, [pc, #16]	; (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	0018      	movs	r0, r3
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b006      	add	sp, #24
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	40007000 	.word	0x40007000
 8003cf0:	fffcffff 	.word	0xfffcffff
 8003cf4:	fff7ffff 	.word	0xfff7ffff
 8003cf8:	00001388 	.word	0x00001388
 8003cfc:	ffcfffff 	.word	0xffcfffff
 8003d00:	efffffff 	.word	0xefffffff
 8003d04:	fffff3ff 	.word	0xfffff3ff
 8003d08:	ffffcfff 	.word	0xffffcfff
 8003d0c:	fbffffff 	.word	0xfbffffff
 8003d10:	fff3ffff 	.word	0xfff3ffff

08003d14 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e08e      	b.n	8003e44 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2221      	movs	r2, #33	; 0x21
 8003d2a:	5c9b      	ldrb	r3, [r3, r2]
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d107      	bne.n	8003d42 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2220      	movs	r2, #32
 8003d36:	2100      	movs	r1, #0
 8003d38:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	f7fd ff3d 	bl	8001bbc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2221      	movs	r2, #33	; 0x21
 8003d46:	2102      	movs	r1, #2
 8003d48:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	22ca      	movs	r2, #202	; 0xca
 8003d50:	625a      	str	r2, [r3, #36]	; 0x24
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2253      	movs	r2, #83	; 0x53
 8003d58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f000 fc54 	bl	800460a <RTC_EnterInitMode>
 8003d62:	1e03      	subs	r3, r0, #0
 8003d64:	d009      	beq.n	8003d7a <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	22ff      	movs	r2, #255	; 0xff
 8003d6c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2221      	movs	r2, #33	; 0x21
 8003d72:	2104      	movs	r1, #4
 8003d74:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e064      	b.n	8003e44 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4931      	ldr	r1, [pc, #196]	; (8003e4c <HAL_RTC_Init+0x138>)
 8003d86:	400a      	ands	r2, r1
 8003d88:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6899      	ldr	r1, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	68d2      	ldr	r2, [r2, #12]
 8003db0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6919      	ldr	r1, [r3, #16]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	041a      	lsls	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68da      	ldr	r2, [r3, #12]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2180      	movs	r1, #128	; 0x80
 8003dd2:	438a      	bics	r2, r1
 8003dd4:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2103      	movs	r1, #3
 8003de2:	438a      	bics	r2, r1
 8003de4:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69da      	ldr	r2, [r3, #28]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	431a      	orrs	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	2220      	movs	r2, #32
 8003e06:	4013      	ands	r3, r2
 8003e08:	d113      	bne.n	8003e32 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	f000 fbd5 	bl	80045bc <HAL_RTC_WaitForSynchro>
 8003e12:	1e03      	subs	r3, r0, #0
 8003e14:	d00d      	beq.n	8003e32 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	22ff      	movs	r2, #255	; 0xff
 8003e1c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2221      	movs	r2, #33	; 0x21
 8003e22:	2104      	movs	r1, #4
 8003e24:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e008      	b.n	8003e44 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	22ff      	movs	r2, #255	; 0xff
 8003e38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2221      	movs	r2, #33	; 0x21
 8003e3e:	2101      	movs	r1, #1
 8003e40:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e42:	2300      	movs	r3, #0
  }
}
 8003e44:	0018      	movs	r0, r3
 8003e46:	46bd      	mov	sp, r7
 8003e48:	b002      	add	sp, #8
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	ff8fffbf 	.word	0xff8fffbf

08003e50 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e50:	b590      	push	{r4, r7, lr}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	5c9b      	ldrb	r3, [r3, r2]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_RTC_SetTime+0x1a>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e0ad      	b.n	8003fc6 <HAL_RTC_SetTime+0x176>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2220      	movs	r2, #32
 8003e6e:	2101      	movs	r1, #1
 8003e70:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2221      	movs	r2, #33	; 0x21
 8003e76:	2102      	movs	r1, #2
 8003e78:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d125      	bne.n	8003ecc <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	2240      	movs	r2, #64	; 0x40
 8003e88:	4013      	ands	r3, r2
 8003e8a:	d102      	bne.n	8003e92 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	0018      	movs	r0, r3
 8003e98:	f000 fbe1 	bl	800465e <RTC_ByteToBcd2>
 8003e9c:	0003      	movs	r3, r0
 8003e9e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	785b      	ldrb	r3, [r3, #1]
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	f000 fbda 	bl	800465e <RTC_ByteToBcd2>
 8003eaa:	0003      	movs	r3, r0
 8003eac:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003eae:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	789b      	ldrb	r3, [r3, #2]
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f000 fbd2 	bl	800465e <RTC_ByteToBcd2>
 8003eba:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003ebc:	0022      	movs	r2, r4
 8003ebe:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	78db      	ldrb	r3, [r3, #3]
 8003ec4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]
 8003eca:	e017      	b.n	8003efc <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2240      	movs	r2, #64	; 0x40
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d102      	bne.n	8003ede <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2200      	movs	r2, #0
 8003edc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	785b      	ldrb	r3, [r3, #1]
 8003ee8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003eea:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003eec:	68ba      	ldr	r2, [r7, #8]
 8003eee:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003ef0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	78db      	ldrb	r3, [r3, #3]
 8003ef6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	22ca      	movs	r2, #202	; 0xca
 8003f02:	625a      	str	r2, [r3, #36]	; 0x24
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2253      	movs	r2, #83	; 0x53
 8003f0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	0018      	movs	r0, r3
 8003f10:	f000 fb7b 	bl	800460a <RTC_EnterInitMode>
 8003f14:	1e03      	subs	r3, r0, #0
 8003f16:	d00d      	beq.n	8003f34 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	22ff      	movs	r2, #255	; 0xff
 8003f1e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2221      	movs	r2, #33	; 0x21
 8003f24:	2104      	movs	r1, #4
 8003f26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e048      	b.n	8003fc6 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	4925      	ldr	r1, [pc, #148]	; (8003fd0 <HAL_RTC_SetTime+0x180>)
 8003f3c:	400a      	ands	r2, r1
 8003f3e:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689a      	ldr	r2, [r3, #8]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4922      	ldr	r1, [pc, #136]	; (8003fd4 <HAL_RTC_SetTime+0x184>)
 8003f4c:	400a      	ands	r2, r1
 8003f4e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6899      	ldr	r1, [r3, #8]
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	68da      	ldr	r2, [r3, #12]
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	430a      	orrs	r2, r1
 8003f66:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68da      	ldr	r2, [r3, #12]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2180      	movs	r1, #128	; 0x80
 8003f74:	438a      	bics	r2, r1
 8003f76:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2220      	movs	r2, #32
 8003f80:	4013      	ands	r3, r2
 8003f82:	d113      	bne.n	8003fac <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	0018      	movs	r0, r3
 8003f88:	f000 fb18 	bl	80045bc <HAL_RTC_WaitForSynchro>
 8003f8c:	1e03      	subs	r3, r0, #0
 8003f8e:	d00d      	beq.n	8003fac <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	22ff      	movs	r2, #255	; 0xff
 8003f96:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2221      	movs	r2, #33	; 0x21
 8003f9c:	2104      	movs	r1, #4
 8003f9e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e00c      	b.n	8003fc6 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	22ff      	movs	r2, #255	; 0xff
 8003fb2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2221      	movs	r2, #33	; 0x21
 8003fb8:	2101      	movs	r1, #1
 8003fba:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
  }
}
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	b007      	add	sp, #28
 8003fcc:	bd90      	pop	{r4, r7, pc}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	007f7f7f 	.word	0x007f7f7f
 8003fd4:	fffbffff 	.word	0xfffbffff

08003fd8 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	045b      	lsls	r3, r3, #17
 8003ff6:	0c5a      	lsrs	r2, r3, #17
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a22      	ldr	r2, [pc, #136]	; (800408c <HAL_RTC_GetTime+0xb4>)
 8004004:	4013      	ands	r3, r2
 8004006:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	0c1b      	lsrs	r3, r3, #16
 800400c:	b2db      	uxtb	r3, r3
 800400e:	223f      	movs	r2, #63	; 0x3f
 8004010:	4013      	ands	r3, r2
 8004012:	b2da      	uxtb	r2, r3
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	0a1b      	lsrs	r3, r3, #8
 800401c:	b2db      	uxtb	r3, r3
 800401e:	227f      	movs	r2, #127	; 0x7f
 8004020:	4013      	ands	r3, r2
 8004022:	b2da      	uxtb	r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	b2db      	uxtb	r3, r3
 800402c:	227f      	movs	r2, #127	; 0x7f
 800402e:	4013      	ands	r3, r2
 8004030:	b2da      	uxtb	r2, r3
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	0c1b      	lsrs	r3, r3, #16
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2240      	movs	r2, #64	; 0x40
 800403e:	4013      	ands	r3, r2
 8004040:	b2da      	uxtb	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d11a      	bne.n	8004082 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	0018      	movs	r0, r3
 8004052:	f000 fb2d 	bl	80046b0 <RTC_Bcd2ToByte>
 8004056:	0003      	movs	r3, r0
 8004058:	001a      	movs	r2, r3
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	785b      	ldrb	r3, [r3, #1]
 8004062:	0018      	movs	r0, r3
 8004064:	f000 fb24 	bl	80046b0 <RTC_Bcd2ToByte>
 8004068:	0003      	movs	r3, r0
 800406a:	001a      	movs	r2, r3
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	789b      	ldrb	r3, [r3, #2]
 8004074:	0018      	movs	r0, r3
 8004076:	f000 fb1b 	bl	80046b0 <RTC_Bcd2ToByte>
 800407a:	0003      	movs	r3, r0
 800407c:	001a      	movs	r2, r3
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	0018      	movs	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	b006      	add	sp, #24
 800408a:	bd80      	pop	{r7, pc}
 800408c:	007f7f7f 	.word	0x007f7f7f

08004090 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004090:	b590      	push	{r4, r7, lr}
 8004092:	b087      	sub	sp, #28
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2220      	movs	r2, #32
 80040a0:	5c9b      	ldrb	r3, [r3, r2]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_RTC_SetDate+0x1a>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e099      	b.n	80041de <HAL_RTC_SetDate+0x14e>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2220      	movs	r2, #32
 80040ae:	2101      	movs	r1, #1
 80040b0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2221      	movs	r2, #33	; 0x21
 80040b6:	2102      	movs	r1, #2
 80040b8:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10e      	bne.n	80040de <HAL_RTC_SetDate+0x4e>
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	785b      	ldrb	r3, [r3, #1]
 80040c4:	001a      	movs	r2, r3
 80040c6:	2310      	movs	r3, #16
 80040c8:	4013      	ands	r3, r2
 80040ca:	d008      	beq.n	80040de <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	785b      	ldrb	r3, [r3, #1]
 80040d0:	2210      	movs	r2, #16
 80040d2:	4393      	bics	r3, r2
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	330a      	adds	r3, #10
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d11c      	bne.n	800411e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	78db      	ldrb	r3, [r3, #3]
 80040e8:	0018      	movs	r0, r3
 80040ea:	f000 fab8 	bl	800465e <RTC_ByteToBcd2>
 80040ee:	0003      	movs	r3, r0
 80040f0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	785b      	ldrb	r3, [r3, #1]
 80040f6:	0018      	movs	r0, r3
 80040f8:	f000 fab1 	bl	800465e <RTC_ByteToBcd2>
 80040fc:	0003      	movs	r3, r0
 80040fe:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004100:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	789b      	ldrb	r3, [r3, #2]
 8004106:	0018      	movs	r0, r3
 8004108:	f000 faa9 	bl	800465e <RTC_ByteToBcd2>
 800410c:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800410e:	0022      	movs	r2, r4
 8004110:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	e00e      	b.n	800413c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	78db      	ldrb	r3, [r3, #3]
 8004122:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	785b      	ldrb	r3, [r3, #1]
 8004128:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800412a:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004130:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004138:	4313      	orrs	r3, r2
 800413a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	22ca      	movs	r2, #202	; 0xca
 8004142:	625a      	str	r2, [r3, #36]	; 0x24
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2253      	movs	r2, #83	; 0x53
 800414a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	0018      	movs	r0, r3
 8004150:	f000 fa5b 	bl	800460a <RTC_EnterInitMode>
 8004154:	1e03      	subs	r3, r0, #0
 8004156:	d00d      	beq.n	8004174 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	22ff      	movs	r2, #255	; 0xff
 800415e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2221      	movs	r2, #33	; 0x21
 8004164:	2104      	movs	r1, #4
 8004166:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	2100      	movs	r1, #0
 800416e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e034      	b.n	80041de <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	491b      	ldr	r1, [pc, #108]	; (80041e8 <HAL_RTC_SetDate+0x158>)
 800417c:	400a      	ands	r2, r1
 800417e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2180      	movs	r1, #128	; 0x80
 800418c:	438a      	bics	r2, r1
 800418e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	2220      	movs	r2, #32
 8004198:	4013      	ands	r3, r2
 800419a:	d113      	bne.n	80041c4 <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	0018      	movs	r0, r3
 80041a0:	f000 fa0c 	bl	80045bc <HAL_RTC_WaitForSynchro>
 80041a4:	1e03      	subs	r3, r0, #0
 80041a6:	d00d      	beq.n	80041c4 <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	22ff      	movs	r2, #255	; 0xff
 80041ae:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2221      	movs	r2, #33	; 0x21
 80041b4:	2104      	movs	r1, #4
 80041b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2220      	movs	r2, #32
 80041bc:	2100      	movs	r1, #0
 80041be:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e00c      	b.n	80041de <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	22ff      	movs	r2, #255	; 0xff
 80041ca:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2221      	movs	r2, #33	; 0x21
 80041d0:	2101      	movs	r1, #1
 80041d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2220      	movs	r2, #32
 80041d8:	2100      	movs	r1, #0
 80041da:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80041dc:	2300      	movs	r3, #0
  }
}
 80041de:	0018      	movs	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b007      	add	sp, #28
 80041e4:	bd90      	pop	{r4, r7, pc}
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	00ffff3f 	.word	0x00ffff3f

080041ec <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	4a21      	ldr	r2, [pc, #132]	; (8004284 <HAL_RTC_GetDate+0x98>)
 8004200:	4013      	ands	r3, r2
 8004202:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	0c1b      	lsrs	r3, r3, #16
 8004208:	b2da      	uxtb	r2, r3
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	0a1b      	lsrs	r3, r3, #8
 8004212:	b2db      	uxtb	r3, r3
 8004214:	221f      	movs	r2, #31
 8004216:	4013      	ands	r3, r2
 8004218:	b2da      	uxtb	r2, r3
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	b2db      	uxtb	r3, r3
 8004222:	223f      	movs	r2, #63	; 0x3f
 8004224:	4013      	ands	r3, r2
 8004226:	b2da      	uxtb	r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	0b5b      	lsrs	r3, r3, #13
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2207      	movs	r2, #7
 8004234:	4013      	ands	r3, r2
 8004236:	b2da      	uxtb	r2, r3
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d11a      	bne.n	8004278 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	78db      	ldrb	r3, [r3, #3]
 8004246:	0018      	movs	r0, r3
 8004248:	f000 fa32 	bl	80046b0 <RTC_Bcd2ToByte>
 800424c:	0003      	movs	r3, r0
 800424e:	001a      	movs	r2, r3
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	785b      	ldrb	r3, [r3, #1]
 8004258:	0018      	movs	r0, r3
 800425a:	f000 fa29 	bl	80046b0 <RTC_Bcd2ToByte>
 800425e:	0003      	movs	r3, r0
 8004260:	001a      	movs	r2, r3
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	789b      	ldrb	r3, [r3, #2]
 800426a:	0018      	movs	r0, r3
 800426c:	f000 fa20 	bl	80046b0 <RTC_Bcd2ToByte>
 8004270:	0003      	movs	r3, r0
 8004272:	001a      	movs	r2, r3
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	0018      	movs	r0, r3
 800427c:	46bd      	mov	sp, r7
 800427e:	b006      	add	sp, #24
 8004280:	bd80      	pop	{r7, pc}
 8004282:	46c0      	nop			; (mov r8, r8)
 8004284:	00ffff3f 	.word	0x00ffff3f

08004288 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004288:	b590      	push	{r4, r7, lr}
 800428a:	b089      	sub	sp, #36	; 0x24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	5c9b      	ldrb	r3, [r3, r2]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d101      	bne.n	80042a2 <HAL_RTC_SetAlarm_IT+0x1a>
 800429e:	2302      	movs	r3, #2
 80042a0:	e130      	b.n	8004504 <HAL_RTC_SetAlarm_IT+0x27c>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2220      	movs	r2, #32
 80042a6:	2101      	movs	r1, #1
 80042a8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2221      	movs	r2, #33	; 0x21
 80042ae:	2102      	movs	r1, #2
 80042b0:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d136      	bne.n	8004326 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	2240      	movs	r2, #64	; 0x40
 80042c0:	4013      	ands	r3, r2
 80042c2:	d102      	bne.n	80042ca <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2200      	movs	r2, #0
 80042c8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	0018      	movs	r0, r3
 80042d0:	f000 f9c5 	bl	800465e <RTC_ByteToBcd2>
 80042d4:	0003      	movs	r3, r0
 80042d6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	785b      	ldrb	r3, [r3, #1]
 80042dc:	0018      	movs	r0, r3
 80042de:	f000 f9be 	bl	800465e <RTC_ByteToBcd2>
 80042e2:	0003      	movs	r3, r0
 80042e4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80042e6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	789b      	ldrb	r3, [r3, #2]
 80042ec:	0018      	movs	r0, r3
 80042ee:	f000 f9b6 	bl	800465e <RTC_ByteToBcd2>
 80042f2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80042f4:	0022      	movs	r2, r4
 80042f6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	78db      	ldrb	r3, [r3, #3]
 80042fc:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80042fe:	431a      	orrs	r2, r3
 8004300:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2220      	movs	r2, #32
 8004306:	5c9b      	ldrb	r3, [r3, r2]
 8004308:	0018      	movs	r0, r3
 800430a:	f000 f9a8 	bl	800465e <RTC_ByteToBcd2>
 800430e:	0003      	movs	r3, r0
 8004310:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004312:	0022      	movs	r2, r4
 8004314:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800431a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004320:	4313      	orrs	r3, r2
 8004322:	61fb      	str	r3, [r7, #28]
 8004324:	e022      	b.n	800436c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	2240      	movs	r2, #64	; 0x40
 800432e:	4013      	ands	r3, r2
 8004330:	d102      	bne.n	8004338 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	2200      	movs	r2, #0
 8004336:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	785b      	ldrb	r3, [r3, #1]
 8004342:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004344:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800434a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	78db      	ldrb	r3, [r3, #3]
 8004350:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8004352:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	2120      	movs	r1, #32
 8004358:	5c5b      	ldrb	r3, [r3, r1]
 800435a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800435c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004362:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004368:	4313      	orrs	r3, r2
 800436a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	4313      	orrs	r3, r2
 8004376:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	22ca      	movs	r2, #202	; 0xca
 800437e:	625a      	str	r2, [r3, #36]	; 0x24
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2253      	movs	r2, #83	; 0x53
 8004386:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800438c:	2380      	movs	r3, #128	; 0x80
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	429a      	cmp	r2, r3
 8004392:	d14e      	bne.n	8004432 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	495b      	ldr	r1, [pc, #364]	; (800450c <HAL_RTC_SetAlarm_IT+0x284>)
 80043a0:	400a      	ands	r2, r1
 80043a2:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	22ff      	movs	r2, #255	; 0xff
 80043ac:	401a      	ands	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4957      	ldr	r1, [pc, #348]	; (8004510 <HAL_RTC_SetAlarm_IT+0x288>)
 80043b4:	430a      	orrs	r2, r1
 80043b6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80043b8:	f7fd fe1e 	bl	8001ff8 <HAL_GetTick>
 80043bc:	0003      	movs	r3, r0
 80043be:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80043c0:	e016      	b.n	80043f0 <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80043c2:	f7fd fe19 	bl	8001ff8 <HAL_GetTick>
 80043c6:	0002      	movs	r2, r0
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	1ad2      	subs	r2, r2, r3
 80043cc:	23fa      	movs	r3, #250	; 0xfa
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d90d      	bls.n	80043f0 <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	22ff      	movs	r2, #255	; 0xff
 80043da:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2221      	movs	r2, #33	; 0x21
 80043e0:	2103      	movs	r1, #3
 80043e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2220      	movs	r2, #32
 80043e8:	2100      	movs	r1, #0
 80043ea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e089      	b.n	8004504 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2201      	movs	r2, #1
 80043f8:	4013      	ands	r3, r2
 80043fa:	d0e2      	beq.n	80043c2 <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	69fa      	ldr	r2, [r7, #28]
 8004402:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2180      	movs	r1, #128	; 0x80
 8004418:	0049      	lsls	r1, r1, #1
 800441a:	430a      	orrs	r2, r1
 800441c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2180      	movs	r1, #128	; 0x80
 800442a:	0149      	lsls	r1, r1, #5
 800442c:	430a      	orrs	r2, r1
 800442e:	609a      	str	r2, [r3, #8]
 8004430:	e04d      	b.n	80044ce <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4935      	ldr	r1, [pc, #212]	; (8004514 <HAL_RTC_SetAlarm_IT+0x28c>)
 800443e:	400a      	ands	r2, r1
 8004440:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	22ff      	movs	r2, #255	; 0xff
 800444a:	401a      	ands	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4931      	ldr	r1, [pc, #196]	; (8004518 <HAL_RTC_SetAlarm_IT+0x290>)
 8004452:	430a      	orrs	r2, r1
 8004454:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004456:	f7fd fdcf 	bl	8001ff8 <HAL_GetTick>
 800445a:	0003      	movs	r3, r0
 800445c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800445e:	e016      	b.n	800448e <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004460:	f7fd fdca 	bl	8001ff8 <HAL_GetTick>
 8004464:	0002      	movs	r2, r0
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	1ad2      	subs	r2, r2, r3
 800446a:	23fa      	movs	r3, #250	; 0xfa
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	429a      	cmp	r2, r3
 8004470:	d90d      	bls.n	800448e <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	22ff      	movs	r2, #255	; 0xff
 8004478:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2221      	movs	r2, #33	; 0x21
 800447e:	2103      	movs	r1, #3
 8004480:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2220      	movs	r2, #32
 8004486:	2100      	movs	r1, #0
 8004488:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e03a      	b.n	8004504 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	2202      	movs	r2, #2
 8004496:	4013      	ands	r3, r2
 8004498:	d0e2      	beq.n	8004460 <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69fa      	ldr	r2, [r7, #28]
 80044a0:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689a      	ldr	r2, [r3, #8]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2180      	movs	r1, #128	; 0x80
 80044b6:	0089      	lsls	r1, r1, #2
 80044b8:	430a      	orrs	r2, r1
 80044ba:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689a      	ldr	r2, [r3, #8]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2180      	movs	r1, #128	; 0x80
 80044c8:	0189      	lsls	r1, r1, #6
 80044ca:	430a      	orrs	r2, r1
 80044cc:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80044ce:	4b13      	ldr	r3, [pc, #76]	; (800451c <HAL_RTC_SetAlarm_IT+0x294>)
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	4b12      	ldr	r3, [pc, #72]	; (800451c <HAL_RTC_SetAlarm_IT+0x294>)
 80044d4:	2180      	movs	r1, #128	; 0x80
 80044d6:	0289      	lsls	r1, r1, #10
 80044d8:	430a      	orrs	r2, r1
 80044da:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80044dc:	4b0f      	ldr	r3, [pc, #60]	; (800451c <HAL_RTC_SetAlarm_IT+0x294>)
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	4b0e      	ldr	r3, [pc, #56]	; (800451c <HAL_RTC_SetAlarm_IT+0x294>)
 80044e2:	2180      	movs	r1, #128	; 0x80
 80044e4:	0289      	lsls	r1, r1, #10
 80044e6:	430a      	orrs	r2, r1
 80044e8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	22ff      	movs	r2, #255	; 0xff
 80044f0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2221      	movs	r2, #33	; 0x21
 80044f6:	2101      	movs	r1, #1
 80044f8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	2100      	movs	r1, #0
 8004500:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	0018      	movs	r0, r3
 8004506:	46bd      	mov	sp, r7
 8004508:	b009      	add	sp, #36	; 0x24
 800450a:	bd90      	pop	{r4, r7, pc}
 800450c:	fffffeff 	.word	0xfffffeff
 8004510:	fffffe7f 	.word	0xfffffe7f
 8004514:	fffffdff 	.word	0xfffffdff
 8004518:	fffffd7f 	.word	0xfffffd7f
 800451c:	40010400 	.word	0x40010400

08004520 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	689a      	ldr	r2, [r3, #8]
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	015b      	lsls	r3, r3, #5
 8004532:	4013      	ands	r3, r2
 8004534:	d014      	beq.n	8004560 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68da      	ldr	r2, [r3, #12]
 800453c:	2380      	movs	r3, #128	; 0x80
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	4013      	ands	r3, r2
 8004542:	d00d      	beq.n	8004560 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	0018      	movs	r0, r3
 8004548:	f7fc fcc0 	bl	8000ecc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	22ff      	movs	r2, #255	; 0xff
 8004554:	401a      	ands	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4915      	ldr	r1, [pc, #84]	; (80045b0 <HAL_RTC_AlarmIRQHandler+0x90>)
 800455c:	430a      	orrs	r2, r1
 800455e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689a      	ldr	r2, [r3, #8]
 8004566:	2380      	movs	r3, #128	; 0x80
 8004568:	019b      	lsls	r3, r3, #6
 800456a:	4013      	ands	r3, r2
 800456c:	d014      	beq.n	8004598 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	2380      	movs	r3, #128	; 0x80
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4013      	ands	r3, r2
 800457a:	d00d      	beq.n	8004598 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	0018      	movs	r0, r3
 8004580:	f000 f8b3 	bl	80046ea <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	22ff      	movs	r2, #255	; 0xff
 800458c:	401a      	ands	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4908      	ldr	r1, [pc, #32]	; (80045b4 <HAL_RTC_AlarmIRQHandler+0x94>)
 8004594:	430a      	orrs	r2, r1
 8004596:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004598:	4b07      	ldr	r3, [pc, #28]	; (80045b8 <HAL_RTC_AlarmIRQHandler+0x98>)
 800459a:	2280      	movs	r2, #128	; 0x80
 800459c:	0292      	lsls	r2, r2, #10
 800459e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2221      	movs	r2, #33	; 0x21
 80045a4:	2101      	movs	r1, #1
 80045a6:	5499      	strb	r1, [r3, r2]
}
 80045a8:	46c0      	nop			; (mov r8, r8)
 80045aa:	46bd      	mov	sp, r7
 80045ac:	b002      	add	sp, #8
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	fffffe7f 	.word	0xfffffe7f
 80045b4:	fffffd7f 	.word	0xfffffd7f
 80045b8:	40010400 	.word	0x40010400

080045bc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68da      	ldr	r2, [r3, #12]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	21a0      	movs	r1, #160	; 0xa0
 80045d0:	438a      	bics	r2, r1
 80045d2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80045d4:	f7fd fd10 	bl	8001ff8 <HAL_GetTick>
 80045d8:	0003      	movs	r3, r0
 80045da:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045dc:	e00a      	b.n	80045f4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80045de:	f7fd fd0b 	bl	8001ff8 <HAL_GetTick>
 80045e2:	0002      	movs	r2, r0
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	1ad2      	subs	r2, r2, r3
 80045e8:	23fa      	movs	r3, #250	; 0xfa
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d901      	bls.n	80045f4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e006      	b.n	8004602 <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	2220      	movs	r2, #32
 80045fc:	4013      	ands	r3, r2
 80045fe:	d0ee      	beq.n	80045de <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	0018      	movs	r0, r3
 8004604:	46bd      	mov	sp, r7
 8004606:	b004      	add	sp, #16
 8004608:	bd80      	pop	{r7, pc}

0800460a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b084      	sub	sp, #16
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	2240      	movs	r2, #64	; 0x40
 800461a:	4013      	ands	r3, r2
 800461c:	d11a      	bne.n	8004654 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2201      	movs	r2, #1
 8004624:	4252      	negs	r2, r2
 8004626:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004628:	f7fd fce6 	bl	8001ff8 <HAL_GetTick>
 800462c:	0003      	movs	r3, r0
 800462e:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004630:	e00a      	b.n	8004648 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004632:	f7fd fce1 	bl	8001ff8 <HAL_GetTick>
 8004636:	0002      	movs	r2, r0
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	1ad2      	subs	r2, r2, r3
 800463c:	23fa      	movs	r3, #250	; 0xfa
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	429a      	cmp	r2, r3
 8004642:	d901      	bls.n	8004648 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e006      	b.n	8004656 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	2240      	movs	r2, #64	; 0x40
 8004650:	4013      	ands	r3, r2
 8004652:	d0ee      	beq.n	8004632 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	0018      	movs	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	b004      	add	sp, #16
 800465c:	bd80      	pop	{r7, pc}

0800465e <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b084      	sub	sp, #16
 8004662:	af00      	add	r7, sp, #0
 8004664:	0002      	movs	r2, r0
 8004666:	1dfb      	adds	r3, r7, #7
 8004668:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800466a:	2300      	movs	r3, #0
 800466c:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800466e:	230b      	movs	r3, #11
 8004670:	18fb      	adds	r3, r7, r3
 8004672:	1dfa      	adds	r2, r7, #7
 8004674:	7812      	ldrb	r2, [r2, #0]
 8004676:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8004678:	e008      	b.n	800468c <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	3301      	adds	r3, #1
 800467e:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004680:	220b      	movs	r2, #11
 8004682:	18bb      	adds	r3, r7, r2
 8004684:	18ba      	adds	r2, r7, r2
 8004686:	7812      	ldrb	r2, [r2, #0]
 8004688:	3a0a      	subs	r2, #10
 800468a:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 800468c:	230b      	movs	r3, #11
 800468e:	18fb      	adds	r3, r7, r3
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	2b09      	cmp	r3, #9
 8004694:	d8f1      	bhi.n	800467a <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	011b      	lsls	r3, r3, #4
 800469c:	b2da      	uxtb	r2, r3
 800469e:	230b      	movs	r3, #11
 80046a0:	18fb      	adds	r3, r7, r3
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	b2db      	uxtb	r3, r3
}
 80046a8:	0018      	movs	r0, r3
 80046aa:	46bd      	mov	sp, r7
 80046ac:	b004      	add	sp, #16
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	0002      	movs	r2, r0
 80046b8:	1dfb      	adds	r3, r7, #7
 80046ba:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80046bc:	1dfb      	adds	r3, r7, #7
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	091b      	lsrs	r3, r3, #4
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	001a      	movs	r2, r3
 80046c6:	0013      	movs	r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	189b      	adds	r3, r3, r2
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	1dfb      	adds	r3, r7, #7
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	210f      	movs	r1, #15
 80046da:	400b      	ands	r3, r1
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	18d3      	adds	r3, r2, r3
 80046e0:	b2db      	uxtb	r3, r3
}
 80046e2:	0018      	movs	r0, r3
 80046e4:	46bd      	mov	sp, r7
 80046e6:	b004      	add	sp, #16
 80046e8:	bd80      	pop	{r7, pc}

080046ea <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b082      	sub	sp, #8
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	46bd      	mov	sp, r7
 80046f6:	b002      	add	sp, #8
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d101      	bne.n	800470e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e059      	b.n	80047c2 <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2251      	movs	r2, #81	; 0x51
 8004718:	5c9b      	ldrb	r3, [r3, r2]
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d107      	bne.n	8004730 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2250      	movs	r2, #80	; 0x50
 8004724:	2100      	movs	r1, #0
 8004726:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	0018      	movs	r0, r3
 800472c:	f7fd fa66 	bl	8001bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2251      	movs	r2, #81	; 0x51
 8004734:	2102      	movs	r1, #2
 8004736:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2140      	movs	r1, #64	; 0x40
 8004744:	438a      	bics	r2, r1
 8004746:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	431a      	orrs	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	431a      	orrs	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	695b      	ldr	r3, [r3, #20]
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6999      	ldr	r1, [r3, #24]
 8004768:	2380      	movs	r3, #128	; 0x80
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	400b      	ands	r3, r1
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	431a      	orrs	r2, r3
 800477c:	0011      	movs	r1, r2
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	430a      	orrs	r2, r1
 8004788:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	0c1b      	lsrs	r3, r3, #16
 8004790:	2204      	movs	r2, #4
 8004792:	4013      	ands	r3, r2
 8004794:	0019      	movs	r1, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69da      	ldr	r2, [r3, #28]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4907      	ldr	r1, [pc, #28]	; (80047cc <HAL_SPI_Init+0xd0>)
 80047ae:	400a      	ands	r2, r1
 80047b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2251      	movs	r2, #81	; 0x51
 80047bc:	2101      	movs	r1, #1
 80047be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	0018      	movs	r0, r3
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b002      	add	sp, #8
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	46c0      	nop			; (mov r8, r8)
 80047cc:	fffff7ff 	.word	0xfffff7ff

080047d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b088      	sub	sp, #32
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	603b      	str	r3, [r7, #0]
 80047dc:	1dbb      	adds	r3, r7, #6
 80047de:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80047e0:	231f      	movs	r3, #31
 80047e2:	18fb      	adds	r3, r7, r3
 80047e4:	2200      	movs	r2, #0
 80047e6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2250      	movs	r2, #80	; 0x50
 80047ec:	5c9b      	ldrb	r3, [r3, r2]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_SPI_Transmit+0x26>
 80047f2:	2302      	movs	r3, #2
 80047f4:	e136      	b.n	8004a64 <HAL_SPI_Transmit+0x294>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2250      	movs	r2, #80	; 0x50
 80047fa:	2101      	movs	r1, #1
 80047fc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047fe:	f7fd fbfb 	bl	8001ff8 <HAL_GetTick>
 8004802:	0003      	movs	r3, r0
 8004804:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004806:	2316      	movs	r3, #22
 8004808:	18fb      	adds	r3, r7, r3
 800480a:	1dba      	adds	r2, r7, #6
 800480c:	8812      	ldrh	r2, [r2, #0]
 800480e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2251      	movs	r2, #81	; 0x51
 8004814:	5c9b      	ldrb	r3, [r3, r2]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b01      	cmp	r3, #1
 800481a:	d004      	beq.n	8004826 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800481c:	231f      	movs	r3, #31
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	2202      	movs	r2, #2
 8004822:	701a      	strb	r2, [r3, #0]
    goto error;
 8004824:	e113      	b.n	8004a4e <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <HAL_SPI_Transmit+0x64>
 800482c:	1dbb      	adds	r3, r7, #6
 800482e:	881b      	ldrh	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d104      	bne.n	800483e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004834:	231f      	movs	r3, #31
 8004836:	18fb      	adds	r3, r7, r3
 8004838:	2201      	movs	r2, #1
 800483a:	701a      	strb	r2, [r3, #0]
    goto error;
 800483c:	e107      	b.n	8004a4e <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2251      	movs	r2, #81	; 0x51
 8004842:	2103      	movs	r1, #3
 8004844:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	1dba      	adds	r2, r7, #6
 8004856:	8812      	ldrh	r2, [r2, #0]
 8004858:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	1dba      	adds	r2, r7, #6
 800485e:	8812      	ldrh	r2, [r2, #0]
 8004860:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	2380      	movs	r3, #128	; 0x80
 8004886:	021b      	lsls	r3, r3, #8
 8004888:	429a      	cmp	r2, r3
 800488a:	d108      	bne.n	800489e <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2180      	movs	r1, #128	; 0x80
 8004898:	01c9      	lsls	r1, r1, #7
 800489a:	430a      	orrs	r2, r1
 800489c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2240      	movs	r2, #64	; 0x40
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b40      	cmp	r3, #64	; 0x40
 80048aa:	d007      	beq.n	80048bc <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2140      	movs	r1, #64	; 0x40
 80048b8:	430a      	orrs	r2, r1
 80048ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	2380      	movs	r3, #128	; 0x80
 80048c2:	011b      	lsls	r3, r3, #4
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d14e      	bne.n	8004966 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d004      	beq.n	80048da <HAL_SPI_Transmit+0x10a>
 80048d0:	2316      	movs	r3, #22
 80048d2:	18fb      	adds	r3, r7, r3
 80048d4:	881b      	ldrh	r3, [r3, #0]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d13f      	bne.n	800495a <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048de:	881a      	ldrh	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	1c9a      	adds	r2, r3, #2
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048fe:	e02c      	b.n	800495a <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	2202      	movs	r2, #2
 8004908:	4013      	ands	r3, r2
 800490a:	2b02      	cmp	r3, #2
 800490c:	d112      	bne.n	8004934 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004912:	881a      	ldrh	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491e:	1c9a      	adds	r2, r3, #2
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004928:	b29b      	uxth	r3, r3
 800492a:	3b01      	subs	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	86da      	strh	r2, [r3, #54]	; 0x36
 8004932:	e012      	b.n	800495a <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004934:	f7fd fb60 	bl	8001ff8 <HAL_GetTick>
 8004938:	0002      	movs	r2, r0
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	429a      	cmp	r2, r3
 8004942:	d802      	bhi.n	800494a <HAL_SPI_Transmit+0x17a>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	3301      	adds	r3, #1
 8004948:	d102      	bne.n	8004950 <HAL_SPI_Transmit+0x180>
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d104      	bne.n	800495a <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 8004950:	231f      	movs	r3, #31
 8004952:	18fb      	adds	r3, r7, r3
 8004954:	2203      	movs	r2, #3
 8004956:	701a      	strb	r2, [r3, #0]
          goto error;
 8004958:	e079      	b.n	8004a4e <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800495e:	b29b      	uxth	r3, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1cd      	bne.n	8004900 <HAL_SPI_Transmit+0x130>
 8004964:	e04f      	b.n	8004a06 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d004      	beq.n	8004978 <HAL_SPI_Transmit+0x1a8>
 800496e:	2316      	movs	r3, #22
 8004970:	18fb      	adds	r3, r7, r3
 8004972:	881b      	ldrh	r3, [r3, #0]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d141      	bne.n	80049fc <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	330c      	adds	r3, #12
 8004982:	7812      	ldrb	r2, [r2, #0]
 8004984:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004994:	b29b      	uxth	r3, r3
 8004996:	3b01      	subs	r3, #1
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800499e:	e02d      	b.n	80049fc <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	2202      	movs	r2, #2
 80049a8:	4013      	ands	r3, r2
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d113      	bne.n	80049d6 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	330c      	adds	r3, #12
 80049b8:	7812      	ldrb	r2, [r2, #0]
 80049ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	86da      	strh	r2, [r3, #54]	; 0x36
 80049d4:	e012      	b.n	80049fc <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049d6:	f7fd fb0f 	bl	8001ff8 <HAL_GetTick>
 80049da:	0002      	movs	r2, r0
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d802      	bhi.n	80049ec <HAL_SPI_Transmit+0x21c>
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	3301      	adds	r3, #1
 80049ea:	d102      	bne.n	80049f2 <HAL_SPI_Transmit+0x222>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d104      	bne.n	80049fc <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 80049f2:	231f      	movs	r3, #31
 80049f4:	18fb      	adds	r3, r7, r3
 80049f6:	2203      	movs	r2, #3
 80049f8:	701a      	strb	r2, [r3, #0]
          goto error;
 80049fa:	e028      	b.n	8004a4e <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1cc      	bne.n	80049a0 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	6839      	ldr	r1, [r7, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f000 fb0f 	bl	8005030 <SPI_EndRxTxTransaction>
 8004a12:	1e03      	subs	r3, r0, #0
 8004a14:	d002      	beq.n	8004a1c <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2220      	movs	r2, #32
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10a      	bne.n	8004a3a <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a24:	2300      	movs	r3, #0
 8004a26:	613b      	str	r3, [r7, #16]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	613b      	str	r3, [r7, #16]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	613b      	str	r3, [r7, #16]
 8004a38:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d004      	beq.n	8004a4c <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8004a42:	231f      	movs	r3, #31
 8004a44:	18fb      	adds	r3, r7, r3
 8004a46:	2201      	movs	r2, #1
 8004a48:	701a      	strb	r2, [r3, #0]
 8004a4a:	e000      	b.n	8004a4e <HAL_SPI_Transmit+0x27e>
  }

error:
 8004a4c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2251      	movs	r2, #81	; 0x51
 8004a52:	2101      	movs	r1, #1
 8004a54:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2250      	movs	r2, #80	; 0x50
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004a5e:	231f      	movs	r3, #31
 8004a60:	18fb      	adds	r3, r7, r3
 8004a62:	781b      	ldrb	r3, [r3, #0]
}
 8004a64:	0018      	movs	r0, r3
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b008      	add	sp, #32
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	1dbb      	adds	r3, r7, #6
 8004a78:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a7a:	2317      	movs	r3, #23
 8004a7c:	18fb      	adds	r3, r7, r3
 8004a7e:	2200      	movs	r2, #0
 8004a80:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2250      	movs	r2, #80	; 0x50
 8004a86:	5c9b      	ldrb	r3, [r3, r2]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_SPI_Transmit_DMA+0x24>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e09f      	b.n	8004bd0 <HAL_SPI_Transmit_DMA+0x164>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2250      	movs	r2, #80	; 0x50
 8004a94:	2101      	movs	r1, #1
 8004a96:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2251      	movs	r2, #81	; 0x51
 8004a9c:	5c9b      	ldrb	r3, [r3, r2]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d004      	beq.n	8004aae <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 8004aa4:	2317      	movs	r3, #23
 8004aa6:	18fb      	adds	r3, r7, r3
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	701a      	strb	r2, [r3, #0]
    goto error;
 8004aac:	e089      	b.n	8004bc2 <HAL_SPI_Transmit_DMA+0x156>
  }

  if ((pData == NULL) || (Size == 0U))
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d003      	beq.n	8004abc <HAL_SPI_Transmit_DMA+0x50>
 8004ab4:	1dbb      	adds	r3, r7, #6
 8004ab6:	881b      	ldrh	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d104      	bne.n	8004ac6 <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 8004abc:	2317      	movs	r3, #23
 8004abe:	18fb      	adds	r3, r7, r3
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	701a      	strb	r2, [r3, #0]
    goto error;
 8004ac4:	e07d      	b.n	8004bc2 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2251      	movs	r2, #81	; 0x51
 8004aca:	2103      	movs	r1, #3
 8004acc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	1dba      	adds	r2, r7, #6
 8004ade:	8812      	ldrh	r2, [r2, #0]
 8004ae0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	1dba      	adds	r2, r7, #6
 8004ae6:	8812      	ldrh	r2, [r2, #0]
 8004ae8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	2380      	movs	r3, #128	; 0x80
 8004b0e:	021b      	lsls	r3, r3, #8
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d108      	bne.n	8004b26 <HAL_SPI_Transmit_DMA+0xba>
  {
    SPI_1LINE_TX(hspi);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2180      	movs	r1, #128	; 0x80
 8004b20:	01c9      	lsls	r1, r1, #7
 8004b22:	430a      	orrs	r2, r1
 8004b24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2a:	4a2b      	ldr	r2, [pc, #172]	; (8004bd8 <HAL_SPI_Transmit_DMA+0x16c>)
 8004b2c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b32:	4a2a      	ldr	r2, [pc, #168]	; (8004bdc <HAL_SPI_Transmit_DMA+0x170>)
 8004b34:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b3a:	4a29      	ldr	r2, [pc, #164]	; (8004be0 <HAL_SPI_Transmit_DMA+0x174>)
 8004b3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b42:	2200      	movs	r2, #0
 8004b44:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4e:	0019      	movs	r1, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	330c      	adds	r3, #12
 8004b56:	001a      	movs	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	f7fd fdf7 	bl	8002750 <HAL_DMA_Start_IT>
 8004b62:	1e03      	subs	r3, r0, #0
 8004b64:	d00e      	beq.n	8004b84 <HAL_SPI_Transmit_DMA+0x118>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6a:	2210      	movs	r2, #16
 8004b6c:	431a      	orrs	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004b72:	2317      	movs	r3, #23
 8004b74:	18fb      	adds	r3, r7, r3
 8004b76:	2201      	movs	r2, #1
 8004b78:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2251      	movs	r2, #81	; 0x51
 8004b7e:	2101      	movs	r1, #1
 8004b80:	5499      	strb	r1, [r3, r2]
    goto error;
 8004b82:	e01e      	b.n	8004bc2 <HAL_SPI_Transmit_DMA+0x156>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2240      	movs	r2, #64	; 0x40
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	2b40      	cmp	r3, #64	; 0x40
 8004b90:	d007      	beq.n	8004ba2 <HAL_SPI_Transmit_DMA+0x136>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2140      	movs	r1, #64	; 0x40
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2120      	movs	r1, #32
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2102      	movs	r1, #2
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2250      	movs	r2, #80	; 0x50
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004bca:	2317      	movs	r3, #23
 8004bcc:	18fb      	adds	r3, r7, r3
 8004bce:	781b      	ldrb	r3, [r3, #0]
}
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	b006      	add	sp, #24
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	08004ec5 	.word	0x08004ec5
 8004bdc:	08004e19 	.word	0x08004e19
 8004be0:	08004ee3 	.word	0x08004ee3

08004be4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b088      	sub	sp, #32
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	099b      	lsrs	r3, r3, #6
 8004c00:	001a      	movs	r2, r3
 8004c02:	2301      	movs	r3, #1
 8004c04:	4013      	ands	r3, r2
 8004c06:	d10f      	bne.n	8004c28 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c0e:	d00b      	beq.n	8004c28 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	099b      	lsrs	r3, r3, #6
 8004c14:	001a      	movs	r2, r3
 8004c16:	2301      	movs	r3, #1
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d005      	beq.n	8004c28 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	0010      	movs	r0, r2
 8004c24:	4798      	blx	r3
    return;
 8004c26:	e0d6      	b.n	8004dd6 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	085b      	lsrs	r3, r3, #1
 8004c2c:	001a      	movs	r2, r3
 8004c2e:	2301      	movs	r3, #1
 8004c30:	4013      	ands	r3, r2
 8004c32:	d00b      	beq.n	8004c4c <HAL_SPI_IRQHandler+0x68>
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	09db      	lsrs	r3, r3, #7
 8004c38:	001a      	movs	r2, r3
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	d005      	beq.n	8004c4c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	0010      	movs	r0, r2
 8004c48:	4798      	blx	r3
    return;
 8004c4a:	e0c4      	b.n	8004dd6 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	095b      	lsrs	r3, r3, #5
 8004c50:	001a      	movs	r2, r3
 8004c52:	2301      	movs	r3, #1
 8004c54:	4013      	ands	r3, r2
 8004c56:	d10c      	bne.n	8004c72 <HAL_SPI_IRQHandler+0x8e>
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	099b      	lsrs	r3, r3, #6
 8004c5c:	001a      	movs	r2, r3
 8004c5e:	2301      	movs	r3, #1
 8004c60:	4013      	ands	r3, r2
 8004c62:	d106      	bne.n	8004c72 <HAL_SPI_IRQHandler+0x8e>
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	0a1b      	lsrs	r3, r3, #8
 8004c68:	001a      	movs	r2, r3
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d100      	bne.n	8004c72 <HAL_SPI_IRQHandler+0x8e>
 8004c70:	e0b1      	b.n	8004dd6 <HAL_SPI_IRQHandler+0x1f2>
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	095b      	lsrs	r3, r3, #5
 8004c76:	001a      	movs	r2, r3
 8004c78:	2301      	movs	r3, #1
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	d100      	bne.n	8004c80 <HAL_SPI_IRQHandler+0x9c>
 8004c7e:	e0aa      	b.n	8004dd6 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	099b      	lsrs	r3, r3, #6
 8004c84:	001a      	movs	r2, r3
 8004c86:	2301      	movs	r3, #1
 8004c88:	4013      	ands	r3, r2
 8004c8a:	d023      	beq.n	8004cd4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2251      	movs	r2, #81	; 0x51
 8004c90:	5c9b      	ldrb	r3, [r3, r2]
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	2b03      	cmp	r3, #3
 8004c96:	d011      	beq.n	8004cbc <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	617b      	str	r3, [r7, #20]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	617b      	str	r3, [r7, #20]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	617b      	str	r3, [r7, #20]
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	e00b      	b.n	8004cd4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	613b      	str	r3, [r7, #16]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	613b      	str	r3, [r7, #16]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	613b      	str	r3, [r7, #16]
 8004cd0:	693b      	ldr	r3, [r7, #16]
        return;
 8004cd2:	e080      	b.n	8004dd6 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	095b      	lsrs	r3, r3, #5
 8004cd8:	001a      	movs	r2, r3
 8004cda:	2301      	movs	r3, #1
 8004cdc:	4013      	ands	r3, r2
 8004cde:	d014      	beq.n	8004d0a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004cec:	2300      	movs	r3, #0
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2140      	movs	r1, #64	; 0x40
 8004d04:	438a      	bics	r2, r1
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	0a1b      	lsrs	r3, r3, #8
 8004d0e:	001a      	movs	r2, r3
 8004d10:	2301      	movs	r3, #1
 8004d12:	4013      	ands	r3, r2
 8004d14:	d00c      	beq.n	8004d30 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1a:	2208      	movs	r2, #8
 8004d1c:	431a      	orrs	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004d22:	2300      	movs	r3, #0
 8004d24:	60bb      	str	r3, [r7, #8]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	60bb      	str	r3, [r7, #8]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d04d      	beq.n	8004dd4 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	21e0      	movs	r1, #224	; 0xe0
 8004d44:	438a      	bics	r2, r1
 8004d46:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2251      	movs	r2, #81	; 0x51
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	2202      	movs	r2, #2
 8004d54:	4013      	ands	r3, r2
 8004d56:	d103      	bne.n	8004d60 <HAL_SPI_IRQHandler+0x17c>
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	d032      	beq.n	8004dc6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	685a      	ldr	r2, [r3, #4]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2103      	movs	r1, #3
 8004d6c:	438a      	bics	r2, r1
 8004d6e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d010      	beq.n	8004d9a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d7c:	4a17      	ldr	r2, [pc, #92]	; (8004ddc <HAL_SPI_IRQHandler+0x1f8>)
 8004d7e:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d84:	0018      	movs	r0, r3
 8004d86:	f7fd fd49 	bl	800281c <HAL_DMA_Abort_IT>
 8004d8a:	1e03      	subs	r3, r0, #0
 8004d8c:	d005      	beq.n	8004d9a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d92:	2240      	movs	r2, #64	; 0x40
 8004d94:	431a      	orrs	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d016      	beq.n	8004dd0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004da6:	4a0d      	ldr	r2, [pc, #52]	; (8004ddc <HAL_SPI_IRQHandler+0x1f8>)
 8004da8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dae:	0018      	movs	r0, r3
 8004db0:	f7fd fd34 	bl	800281c <HAL_DMA_Abort_IT>
 8004db4:	1e03      	subs	r3, r0, #0
 8004db6:	d00b      	beq.n	8004dd0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dbc:	2240      	movs	r2, #64	; 0x40
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004dc4:	e004      	b.n	8004dd0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f000 f811 	bl	8004df0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004dce:	e000      	b.n	8004dd2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8004dd0:	46c0      	nop			; (mov r8, r8)
    return;
 8004dd2:	46c0      	nop			; (mov r8, r8)
 8004dd4:	46c0      	nop			; (mov r8, r8)
  }
}
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	b008      	add	sp, #32
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	08004f25 	.word	0x08004f25

08004de0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004de8:	46c0      	nop			; (mov r8, r8)
 8004dea:	46bd      	mov	sp, r7
 8004dec:	b002      	add	sp, #8
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004df8:	46c0      	nop			; (mov r8, r8)
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	b002      	add	sp, #8
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2251      	movs	r2, #81	; 0x51
 8004e0c:	5c9b      	ldrb	r3, [r3, r2]
 8004e0e:	b2db      	uxtb	r3, r3
}
 8004e10:	0018      	movs	r0, r3
 8004e12:	46bd      	mov	sp, r7
 8004e14:	b002      	add	sp, #8
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e24:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e26:	f7fd f8e7 	bl	8001ff8 <HAL_GetTick>
 8004e2a:	0003      	movs	r3, r0
 8004e2c:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2220      	movs	r2, #32
 8004e36:	4013      	ands	r3, r2
 8004e38:	2b20      	cmp	r3, #32
 8004e3a:	d03c      	beq.n	8004eb6 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2120      	movs	r1, #32
 8004e48:	438a      	bics	r2, r1
 8004e4a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2102      	movs	r1, #2
 8004e58:	438a      	bics	r2, r1
 8004e5a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	2164      	movs	r1, #100	; 0x64
 8004e62:	0018      	movs	r0, r3
 8004e64:	f000 f8e4 	bl	8005030 <SPI_EndRxTxTransaction>
 8004e68:	1e03      	subs	r3, r0, #0
 8004e6a:	d005      	beq.n	8004e78 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e70:	2220      	movs	r2, #32
 8004e72:	431a      	orrs	r2, r3
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10a      	bne.n	8004e96 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e80:	2300      	movs	r3, #0
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	60fb      	str	r3, [r7, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	2251      	movs	r2, #81	; 0x51
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d004      	beq.n	8004eb6 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	0018      	movs	r0, r3
 8004eb0:	f7ff ff9e 	bl	8004df0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004eb4:	e003      	b.n	8004ebe <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	0018      	movs	r0, r3
 8004eba:	f7fb fb09 	bl	80004d0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	b006      	add	sp, #24
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	0018      	movs	r0, r3
 8004ed6:	f7ff ff83 	bl	8004de0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004eda:	46c0      	nop			; (mov r8, r8)
 8004edc:	46bd      	mov	sp, r7
 8004ede:	b004      	add	sp, #16
 8004ee0:	bd80      	pop	{r7, pc}

08004ee2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b084      	sub	sp, #16
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2103      	movs	r1, #3
 8004efc:	438a      	bics	r2, r1
 8004efe:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f04:	2210      	movs	r2, #16
 8004f06:	431a      	orrs	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2251      	movs	r2, #81	; 0x51
 8004f10:	2101      	movs	r1, #1
 8004f12:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	0018      	movs	r0, r3
 8004f18:	f7ff ff6a 	bl	8004df0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f1c:	46c0      	nop			; (mov r8, r8)
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	b004      	add	sp, #16
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f30:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	0018      	movs	r0, r3
 8004f42:	f7ff ff55 	bl	8004df0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f46:	46c0      	nop			; (mov r8, r8)
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	b004      	add	sp, #16
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	603b      	str	r3, [r7, #0]
 8004f5c:	1dfb      	adds	r3, r7, #7
 8004f5e:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f60:	e050      	b.n	8005004 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	3301      	adds	r3, #1
 8004f66:	d04d      	beq.n	8005004 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004f68:	f7fd f846 	bl	8001ff8 <HAL_GetTick>
 8004f6c:	0002      	movs	r2, r0
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d902      	bls.n	8004f7e <SPI_WaitFlagStateUntilTimeout+0x2e>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d142      	bne.n	8005004 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	21e0      	movs	r1, #224	; 0xe0
 8004f8a:	438a      	bics	r2, r1
 8004f8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	2382      	movs	r3, #130	; 0x82
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d113      	bne.n	8004fc2 <SPI_WaitFlagStateUntilTimeout+0x72>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	2380      	movs	r3, #128	; 0x80
 8004fa0:	021b      	lsls	r3, r3, #8
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d005      	beq.n	8004fb2 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	689a      	ldr	r2, [r3, #8]
 8004faa:	2380      	movs	r3, #128	; 0x80
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d107      	bne.n	8004fc2 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2140      	movs	r1, #64	; 0x40
 8004fbe:	438a      	bics	r2, r1
 8004fc0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fc6:	2380      	movs	r3, #128	; 0x80
 8004fc8:	019b      	lsls	r3, r3, #6
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d110      	bne.n	8004ff0 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4914      	ldr	r1, [pc, #80]	; (800502c <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8004fda:	400a      	ands	r2, r1
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2180      	movs	r1, #128	; 0x80
 8004fea:	0189      	lsls	r1, r1, #6
 8004fec:	430a      	orrs	r2, r1
 8004fee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2251      	movs	r2, #81	; 0x51
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2250      	movs	r2, #80	; 0x50
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e00f      	b.n	8005024 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	68ba      	ldr	r2, [r7, #8]
 800500c:	4013      	ands	r3, r2
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	425a      	negs	r2, r3
 8005014:	4153      	adcs	r3, r2
 8005016:	b2db      	uxtb	r3, r3
 8005018:	001a      	movs	r2, r3
 800501a:	1dfb      	adds	r3, r7, #7
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	429a      	cmp	r2, r3
 8005020:	d19f      	bne.n	8004f62 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	0018      	movs	r0, r3
 8005026:	46bd      	mov	sp, r7
 8005028:	b004      	add	sp, #16
 800502a:	bd80      	pop	{r7, pc}
 800502c:	ffffdfff 	.word	0xffffdfff

08005030 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af02      	add	r7, sp, #8
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	685a      	ldr	r2, [r3, #4]
 8005040:	2382      	movs	r3, #130	; 0x82
 8005042:	005b      	lsls	r3, r3, #1
 8005044:	429a      	cmp	r2, r3
 8005046:	d112      	bne.n	800506e <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	0013      	movs	r3, r2
 8005052:	2200      	movs	r2, #0
 8005054:	2180      	movs	r1, #128	; 0x80
 8005056:	f7ff ff7b 	bl	8004f50 <SPI_WaitFlagStateUntilTimeout>
 800505a:	1e03      	subs	r3, r0, #0
 800505c:	d020      	beq.n	80050a0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005062:	2220      	movs	r2, #32
 8005064:	431a      	orrs	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e019      	b.n	80050a2 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2251      	movs	r2, #81	; 0x51
 8005072:	5c9b      	ldrb	r3, [r3, r2]
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b05      	cmp	r3, #5
 8005078:	d112      	bne.n	80050a0 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	0013      	movs	r3, r2
 8005084:	2200      	movs	r2, #0
 8005086:	2101      	movs	r1, #1
 8005088:	f7ff ff62 	bl	8004f50 <SPI_WaitFlagStateUntilTimeout>
 800508c:	1e03      	subs	r3, r0, #0
 800508e:	d007      	beq.n	80050a0 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005094:	2220      	movs	r2, #32
 8005096:	431a      	orrs	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e000      	b.n	80050a2 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	0018      	movs	r0, r3
 80050a4:	46bd      	mov	sp, r7
 80050a6:	b004      	add	sp, #16
 80050a8:	bd80      	pop	{r7, pc}

080050aa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b082      	sub	sp, #8
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d101      	bne.n	80050bc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e01e      	b.n	80050fa <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2239      	movs	r2, #57	; 0x39
 80050c0:	5c9b      	ldrb	r3, [r3, r2]
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d107      	bne.n	80050d8 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2238      	movs	r2, #56	; 0x38
 80050cc:	2100      	movs	r1, #0
 80050ce:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	0018      	movs	r0, r3
 80050d4:	f7fc fe0a 	bl	8001cec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2239      	movs	r2, #57	; 0x39
 80050dc:	2102      	movs	r1, #2
 80050de:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3304      	adds	r3, #4
 80050e8:	0019      	movs	r1, r3
 80050ea:	0010      	movs	r0, r2
 80050ec:	f000 f94a 	bl	8005384 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2239      	movs	r2, #57	; 0x39
 80050f4:	2101      	movs	r1, #1
 80050f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	0018      	movs	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b002      	add	sp, #8
 8005100:	bd80      	pop	{r7, pc}

08005102 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b082      	sub	sp, #8
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d101      	bne.n	8005114 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e01e      	b.n	8005152 <HAL_TIM_OC_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2239      	movs	r2, #57	; 0x39
 8005118:	5c9b      	ldrb	r3, [r3, r2]
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b00      	cmp	r3, #0
 800511e:	d107      	bne.n	8005130 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2238      	movs	r2, #56	; 0x38
 8005124:	2100      	movs	r1, #0
 8005126:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	0018      	movs	r0, r3
 800512c:	f000 f815 	bl	800515a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2239      	movs	r2, #57	; 0x39
 8005134:	2102      	movs	r1, #2
 8005136:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3304      	adds	r3, #4
 8005140:	0019      	movs	r1, r3
 8005142:	0010      	movs	r0, r2
 8005144:	f000 f91e 	bl	8005384 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2239      	movs	r2, #57	; 0x39
 800514c:	2101      	movs	r1, #1
 800514e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	0018      	movs	r0, r3
 8005154:	46bd      	mov	sp, r7
 8005156:	b002      	add	sp, #8
 8005158:	bd80      	pop	{r7, pc}

0800515a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800515a:	b580      	push	{r7, lr}
 800515c:	b082      	sub	sp, #8
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005162:	46c0      	nop			; (mov r8, r8)
 8005164:	46bd      	mov	sp, r7
 8005166:	b002      	add	sp, #8
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b084      	sub	sp, #16
 800516e:	af00      	add	r7, sp, #0
 8005170:	60f8      	str	r0, [r7, #12]
 8005172:	60b9      	str	r1, [r7, #8]
 8005174:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2238      	movs	r2, #56	; 0x38
 800517a:	5c9b      	ldrb	r3, [r3, r2]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d101      	bne.n	8005184 <HAL_TIM_OC_ConfigChannel+0x1a>
 8005180:	2302      	movs	r3, #2
 8005182:	e03c      	b.n	80051fe <HAL_TIM_OC_ConfigChannel+0x94>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2238      	movs	r2, #56	; 0x38
 8005188:	2101      	movs	r1, #1
 800518a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2239      	movs	r2, #57	; 0x39
 8005190:	2102      	movs	r1, #2
 8005192:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b04      	cmp	r3, #4
 8005198:	d010      	beq.n	80051bc <HAL_TIM_OC_ConfigChannel+0x52>
 800519a:	d802      	bhi.n	80051a2 <HAL_TIM_OC_ConfigChannel+0x38>
 800519c:	2b00      	cmp	r3, #0
 800519e:	d005      	beq.n	80051ac <HAL_TIM_OC_ConfigChannel+0x42>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 80051a0:	e024      	b.n	80051ec <HAL_TIM_OC_ConfigChannel+0x82>
  switch (Channel)
 80051a2:	2b08      	cmp	r3, #8
 80051a4:	d012      	beq.n	80051cc <HAL_TIM_OC_ConfigChannel+0x62>
 80051a6:	2b0c      	cmp	r3, #12
 80051a8:	d018      	beq.n	80051dc <HAL_TIM_OC_ConfigChannel+0x72>
      break;
 80051aa:	e01f      	b.n	80051ec <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	0011      	movs	r1, r2
 80051b4:	0018      	movs	r0, r3
 80051b6:	f000 f943 	bl	8005440 <TIM_OC1_SetConfig>
      break;
 80051ba:	e017      	b.n	80051ec <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	0011      	movs	r1, r2
 80051c4:	0018      	movs	r0, r3
 80051c6:	f000 f977 	bl	80054b8 <TIM_OC2_SetConfig>
      break;
 80051ca:	e00f      	b.n	80051ec <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	0011      	movs	r1, r2
 80051d4:	0018      	movs	r0, r3
 80051d6:	f000 f9b1 	bl	800553c <TIM_OC3_SetConfig>
      break;
 80051da:	e007      	b.n	80051ec <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	0011      	movs	r1, r2
 80051e4:	0018      	movs	r0, r3
 80051e6:	f000 f9e9 	bl	80055bc <TIM_OC4_SetConfig>
      break;
 80051ea:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2239      	movs	r2, #57	; 0x39
 80051f0:	2101      	movs	r1, #1
 80051f2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2238      	movs	r2, #56	; 0x38
 80051f8:	2100      	movs	r1, #0
 80051fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	0018      	movs	r0, r3
 8005200:	46bd      	mov	sp, r7
 8005202:	b004      	add	sp, #16
 8005204:	bd80      	pop	{r7, pc}
	...

08005208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2238      	movs	r2, #56	; 0x38
 8005216:	5c9b      	ldrb	r3, [r3, r2]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d101      	bne.n	8005220 <HAL_TIM_ConfigClockSource+0x18>
 800521c:	2302      	movs	r3, #2
 800521e:	e0ab      	b.n	8005378 <HAL_TIM_ConfigClockSource+0x170>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2238      	movs	r2, #56	; 0x38
 8005224:	2101      	movs	r1, #1
 8005226:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2239      	movs	r2, #57	; 0x39
 800522c:	2102      	movs	r1, #2
 800522e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2277      	movs	r2, #119	; 0x77
 800523c:	4393      	bics	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	4a4f      	ldr	r2, [pc, #316]	; (8005380 <HAL_TIM_ConfigClockSource+0x178>)
 8005244:	4013      	ands	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b40      	cmp	r3, #64	; 0x40
 8005256:	d100      	bne.n	800525a <HAL_TIM_ConfigClockSource+0x52>
 8005258:	e06b      	b.n	8005332 <HAL_TIM_ConfigClockSource+0x12a>
 800525a:	d80e      	bhi.n	800527a <HAL_TIM_ConfigClockSource+0x72>
 800525c:	2b10      	cmp	r3, #16
 800525e:	d100      	bne.n	8005262 <HAL_TIM_ConfigClockSource+0x5a>
 8005260:	e077      	b.n	8005352 <HAL_TIM_ConfigClockSource+0x14a>
 8005262:	d803      	bhi.n	800526c <HAL_TIM_ConfigClockSource+0x64>
 8005264:	2b00      	cmp	r3, #0
 8005266:	d100      	bne.n	800526a <HAL_TIM_ConfigClockSource+0x62>
 8005268:	e073      	b.n	8005352 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800526a:	e07c      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800526c:	2b20      	cmp	r3, #32
 800526e:	d100      	bne.n	8005272 <HAL_TIM_ConfigClockSource+0x6a>
 8005270:	e06f      	b.n	8005352 <HAL_TIM_ConfigClockSource+0x14a>
 8005272:	2b30      	cmp	r3, #48	; 0x30
 8005274:	d100      	bne.n	8005278 <HAL_TIM_ConfigClockSource+0x70>
 8005276:	e06c      	b.n	8005352 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8005278:	e075      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800527a:	2b70      	cmp	r3, #112	; 0x70
 800527c:	d00e      	beq.n	800529c <HAL_TIM_ConfigClockSource+0x94>
 800527e:	d804      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x82>
 8005280:	2b50      	cmp	r3, #80	; 0x50
 8005282:	d036      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0xea>
 8005284:	2b60      	cmp	r3, #96	; 0x60
 8005286:	d044      	beq.n	8005312 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8005288:	e06d      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800528a:	2280      	movs	r2, #128	; 0x80
 800528c:	0152      	lsls	r2, r2, #5
 800528e:	4293      	cmp	r3, r2
 8005290:	d068      	beq.n	8005364 <HAL_TIM_ConfigClockSource+0x15c>
 8005292:	2280      	movs	r2, #128	; 0x80
 8005294:	0192      	lsls	r2, r2, #6
 8005296:	4293      	cmp	r3, r2
 8005298:	d017      	beq.n	80052ca <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800529a:	e064      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6818      	ldr	r0, [r3, #0]
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	6899      	ldr	r1, [r3, #8]
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	f000 fa46 	bl	800573c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2277      	movs	r2, #119	; 0x77
 80052bc:	4313      	orrs	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	609a      	str	r2, [r3, #8]
      break;
 80052c8:	e04d      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6818      	ldr	r0, [r3, #0]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	6899      	ldr	r1, [r3, #8]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	f000 fa2f 	bl	800573c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2180      	movs	r1, #128	; 0x80
 80052ea:	01c9      	lsls	r1, r1, #7
 80052ec:	430a      	orrs	r2, r1
 80052ee:	609a      	str	r2, [r3, #8]
      break;
 80052f0:	e039      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6818      	ldr	r0, [r3, #0]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	6859      	ldr	r1, [r3, #4]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	001a      	movs	r2, r3
 8005300:	f000 f9a2 	bl	8005648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2150      	movs	r1, #80	; 0x50
 800530a:	0018      	movs	r0, r3
 800530c:	f000 f9fc 	bl	8005708 <TIM_ITRx_SetConfig>
      break;
 8005310:	e029      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6818      	ldr	r0, [r3, #0]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	6859      	ldr	r1, [r3, #4]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	001a      	movs	r2, r3
 8005320:	f000 f9c0 	bl	80056a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2160      	movs	r1, #96	; 0x60
 800532a:	0018      	movs	r0, r3
 800532c:	f000 f9ec 	bl	8005708 <TIM_ITRx_SetConfig>
      break;
 8005330:	e019      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6818      	ldr	r0, [r3, #0]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	6859      	ldr	r1, [r3, #4]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	001a      	movs	r2, r3
 8005340:	f000 f982 	bl	8005648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2140      	movs	r1, #64	; 0x40
 800534a:	0018      	movs	r0, r3
 800534c:	f000 f9dc 	bl	8005708 <TIM_ITRx_SetConfig>
      break;
 8005350:	e009      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	0019      	movs	r1, r3
 800535c:	0010      	movs	r0, r2
 800535e:	f000 f9d3 	bl	8005708 <TIM_ITRx_SetConfig>
      break;
 8005362:	e000      	b.n	8005366 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8005364:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2239      	movs	r2, #57	; 0x39
 800536a:	2101      	movs	r1, #1
 800536c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2238      	movs	r2, #56	; 0x38
 8005372:	2100      	movs	r1, #0
 8005374:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	0018      	movs	r0, r3
 800537a:	46bd      	mov	sp, r7
 800537c:	b004      	add	sp, #16
 800537e:	bd80      	pop	{r7, pc}
 8005380:	ffff00ff 	.word	0xffff00ff

08005384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	05db      	lsls	r3, r3, #23
 800539a:	429a      	cmp	r2, r3
 800539c:	d00b      	beq.n	80053b6 <TIM_Base_SetConfig+0x32>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a23      	ldr	r2, [pc, #140]	; (8005430 <TIM_Base_SetConfig+0xac>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d007      	beq.n	80053b6 <TIM_Base_SetConfig+0x32>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a22      	ldr	r2, [pc, #136]	; (8005434 <TIM_Base_SetConfig+0xb0>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d003      	beq.n	80053b6 <TIM_Base_SetConfig+0x32>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a21      	ldr	r2, [pc, #132]	; (8005438 <TIM_Base_SetConfig+0xb4>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d108      	bne.n	80053c8 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2270      	movs	r2, #112	; 0x70
 80053ba:	4393      	bics	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	2380      	movs	r3, #128	; 0x80
 80053cc:	05db      	lsls	r3, r3, #23
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d00b      	beq.n	80053ea <TIM_Base_SetConfig+0x66>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a16      	ldr	r2, [pc, #88]	; (8005430 <TIM_Base_SetConfig+0xac>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d007      	beq.n	80053ea <TIM_Base_SetConfig+0x66>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a15      	ldr	r2, [pc, #84]	; (8005434 <TIM_Base_SetConfig+0xb0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d003      	beq.n	80053ea <TIM_Base_SetConfig+0x66>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a14      	ldr	r2, [pc, #80]	; (8005438 <TIM_Base_SetConfig+0xb4>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d108      	bne.n	80053fc <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	4a13      	ldr	r2, [pc, #76]	; (800543c <TIM_Base_SetConfig+0xb8>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2280      	movs	r2, #128	; 0x80
 8005400:	4393      	bics	r3, r2
 8005402:	001a      	movs	r2, r3
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	4313      	orrs	r3, r2
 800540a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2201      	movs	r2, #1
 8005426:	615a      	str	r2, [r3, #20]
}
 8005428:	46c0      	nop			; (mov r8, r8)
 800542a:	46bd      	mov	sp, r7
 800542c:	b004      	add	sp, #16
 800542e:	bd80      	pop	{r7, pc}
 8005430:	40000400 	.word	0x40000400
 8005434:	40010800 	.word	0x40010800
 8005438:	40011400 	.word	0x40011400
 800543c:	fffffcff 	.word	0xfffffcff

08005440 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	2201      	movs	r2, #1
 8005450:	4393      	bics	r3, r2
 8005452:	001a      	movs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2270      	movs	r2, #112	; 0x70
 800546e:	4393      	bics	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2203      	movs	r2, #3
 8005476:	4393      	bics	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	4313      	orrs	r3, r2
 8005482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	2202      	movs	r2, #2
 8005488:	4393      	bics	r3, r2
 800548a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	4313      	orrs	r3, r2
 8005494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	685a      	ldr	r2, [r3, #4]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	621a      	str	r2, [r3, #32]
}
 80054b0:	46c0      	nop			; (mov r8, r8)
 80054b2:	46bd      	mov	sp, r7
 80054b4:	b006      	add	sp, #24
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	2210      	movs	r2, #16
 80054c8:	4393      	bics	r3, r2
 80054ca:	001a      	movs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	4a13      	ldr	r2, [pc, #76]	; (8005534 <TIM_OC2_SetConfig+0x7c>)
 80054e6:	4013      	ands	r3, r2
 80054e8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	4a12      	ldr	r2, [pc, #72]	; (8005538 <TIM_OC2_SetConfig+0x80>)
 80054ee:	4013      	ands	r3, r2
 80054f0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	021b      	lsls	r3, r3, #8
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	2220      	movs	r2, #32
 8005502:	4393      	bics	r3, r2
 8005504:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	011b      	lsls	r3, r3, #4
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	697a      	ldr	r2, [r7, #20]
 800552a:	621a      	str	r2, [r3, #32]
}
 800552c:	46c0      	nop			; (mov r8, r8)
 800552e:	46bd      	mov	sp, r7
 8005530:	b006      	add	sp, #24
 8005532:	bd80      	pop	{r7, pc}
 8005534:	ffff8fff 	.word	0xffff8fff
 8005538:	fffffcff 	.word	0xfffffcff

0800553c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a1b      	ldr	r3, [r3, #32]
 800554a:	4a1a      	ldr	r2, [pc, #104]	; (80055b4 <TIM_OC3_SetConfig+0x78>)
 800554c:	401a      	ands	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	69db      	ldr	r3, [r3, #28]
 8005562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2270      	movs	r2, #112	; 0x70
 8005568:	4393      	bics	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2203      	movs	r2, #3
 8005570:	4393      	bics	r3, r2
 8005572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68fa      	ldr	r2, [r7, #12]
 800557a:	4313      	orrs	r3, r2
 800557c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	4a0d      	ldr	r2, [pc, #52]	; (80055b8 <TIM_OC3_SetConfig+0x7c>)
 8005582:	4013      	ands	r3, r2
 8005584:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	021b      	lsls	r3, r3, #8
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	4313      	orrs	r3, r2
 8005590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	621a      	str	r2, [r3, #32]
}
 80055ac:	46c0      	nop			; (mov r8, r8)
 80055ae:	46bd      	mov	sp, r7
 80055b0:	b006      	add	sp, #24
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	fffffeff 	.word	0xfffffeff
 80055b8:	fffffdff 	.word	0xfffffdff

080055bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	4a1b      	ldr	r2, [pc, #108]	; (8005638 <TIM_OC4_SetConfig+0x7c>)
 80055cc:	401a      	ands	r2, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	4a15      	ldr	r2, [pc, #84]	; (800563c <TIM_OC4_SetConfig+0x80>)
 80055e8:	4013      	ands	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4a14      	ldr	r2, [pc, #80]	; (8005640 <TIM_OC4_SetConfig+0x84>)
 80055f0:	4013      	ands	r3, r2
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	021b      	lsls	r3, r3, #8
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	4a10      	ldr	r2, [pc, #64]	; (8005644 <TIM_OC4_SetConfig+0x88>)
 8005604:	4013      	ands	r3, r2
 8005606:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	031b      	lsls	r3, r3, #12
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	4313      	orrs	r3, r2
 8005612:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	621a      	str	r2, [r3, #32]
}
 800562e:	46c0      	nop			; (mov r8, r8)
 8005630:	46bd      	mov	sp, r7
 8005632:	b006      	add	sp, #24
 8005634:	bd80      	pop	{r7, pc}
 8005636:	46c0      	nop			; (mov r8, r8)
 8005638:	ffffefff 	.word	0xffffefff
 800563c:	ffff8fff 	.word	0xffff8fff
 8005640:	fffffcff 	.word	0xfffffcff
 8005644:	ffffdfff 	.word	0xffffdfff

08005648 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	2201      	movs	r2, #1
 8005660:	4393      	bics	r3, r2
 8005662:	001a      	movs	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	22f0      	movs	r2, #240	; 0xf0
 8005672:	4393      	bics	r3, r2
 8005674:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	011b      	lsls	r3, r3, #4
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	4313      	orrs	r3, r2
 800567e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	220a      	movs	r2, #10
 8005684:	4393      	bics	r3, r2
 8005686:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	4313      	orrs	r3, r2
 800568e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	621a      	str	r2, [r3, #32]
}
 800569c:	46c0      	nop			; (mov r8, r8)
 800569e:	46bd      	mov	sp, r7
 80056a0:	b006      	add	sp, #24
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	2210      	movs	r2, #16
 80056b6:	4393      	bics	r3, r2
 80056b8:	001a      	movs	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	4a0d      	ldr	r2, [pc, #52]	; (8005704 <TIM_TI2_ConfigInputStage+0x60>)
 80056ce:	4013      	ands	r3, r2
 80056d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	031b      	lsls	r3, r3, #12
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	4313      	orrs	r3, r2
 80056da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	22a0      	movs	r2, #160	; 0xa0
 80056e0:	4393      	bics	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	011b      	lsls	r3, r3, #4
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	621a      	str	r2, [r3, #32]
}
 80056fa:	46c0      	nop			; (mov r8, r8)
 80056fc:	46bd      	mov	sp, r7
 80056fe:	b006      	add	sp, #24
 8005700:	bd80      	pop	{r7, pc}
 8005702:	46c0      	nop			; (mov r8, r8)
 8005704:	ffff0fff 	.word	0xffff0fff

08005708 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2270      	movs	r2, #112	; 0x70
 800571c:	4393      	bics	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	4313      	orrs	r3, r2
 8005726:	2207      	movs	r2, #7
 8005728:	4313      	orrs	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	609a      	str	r2, [r3, #8]
}
 8005732:	46c0      	nop			; (mov r8, r8)
 8005734:	46bd      	mov	sp, r7
 8005736:	b004      	add	sp, #16
 8005738:	bd80      	pop	{r7, pc}
	...

0800573c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	4a09      	ldr	r2, [pc, #36]	; (8005778 <TIM_ETR_SetConfig+0x3c>)
 8005754:	4013      	ands	r3, r2
 8005756:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	021a      	lsls	r2, r3, #8
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	431a      	orrs	r2, r3
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4313      	orrs	r3, r2
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	4313      	orrs	r3, r2
 8005768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	609a      	str	r2, [r3, #8]
}
 8005770:	46c0      	nop			; (mov r8, r8)
 8005772:	46bd      	mov	sp, r7
 8005774:	b006      	add	sp, #24
 8005776:	bd80      	pop	{r7, pc}
 8005778:	ffff00ff 	.word	0xffff00ff

0800577c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2238      	movs	r2, #56	; 0x38
 800578a:	5c9b      	ldrb	r3, [r3, r2]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005790:	2302      	movs	r3, #2
 8005792:	e032      	b.n	80057fa <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2238      	movs	r2, #56	; 0x38
 8005798:	2101      	movs	r1, #1
 800579a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2239      	movs	r2, #57	; 0x39
 80057a0:	2102      	movs	r1, #2
 80057a2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2270      	movs	r2, #112	; 0x70
 80057b8:	4393      	bics	r3, r2
 80057ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2280      	movs	r2, #128	; 0x80
 80057ca:	4393      	bics	r3, r2
 80057cc:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68ba      	ldr	r2, [r7, #8]
 80057e6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2239      	movs	r2, #57	; 0x39
 80057ec:	2101      	movs	r1, #1
 80057ee:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2238      	movs	r2, #56	; 0x38
 80057f4:	2100      	movs	r1, #0
 80057f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	0018      	movs	r0, r3
 80057fc:	46bd      	mov	sp, r7
 80057fe:	b004      	add	sp, #16
 8005800:	bd80      	pop	{r7, pc}
	...

08005804 <__errno>:
 8005804:	4b01      	ldr	r3, [pc, #4]	; (800580c <__errno+0x8>)
 8005806:	6818      	ldr	r0, [r3, #0]
 8005808:	4770      	bx	lr
 800580a:	46c0      	nop			; (mov r8, r8)
 800580c:	20000004 	.word	0x20000004

08005810 <__libc_init_array>:
 8005810:	b570      	push	{r4, r5, r6, lr}
 8005812:	2600      	movs	r6, #0
 8005814:	4d0c      	ldr	r5, [pc, #48]	; (8005848 <__libc_init_array+0x38>)
 8005816:	4c0d      	ldr	r4, [pc, #52]	; (800584c <__libc_init_array+0x3c>)
 8005818:	1b64      	subs	r4, r4, r5
 800581a:	10a4      	asrs	r4, r4, #2
 800581c:	42a6      	cmp	r6, r4
 800581e:	d109      	bne.n	8005834 <__libc_init_array+0x24>
 8005820:	2600      	movs	r6, #0
 8005822:	f000 fc29 	bl	8006078 <_init>
 8005826:	4d0a      	ldr	r5, [pc, #40]	; (8005850 <__libc_init_array+0x40>)
 8005828:	4c0a      	ldr	r4, [pc, #40]	; (8005854 <__libc_init_array+0x44>)
 800582a:	1b64      	subs	r4, r4, r5
 800582c:	10a4      	asrs	r4, r4, #2
 800582e:	42a6      	cmp	r6, r4
 8005830:	d105      	bne.n	800583e <__libc_init_array+0x2e>
 8005832:	bd70      	pop	{r4, r5, r6, pc}
 8005834:	00b3      	lsls	r3, r6, #2
 8005836:	58eb      	ldr	r3, [r5, r3]
 8005838:	4798      	blx	r3
 800583a:	3601      	adds	r6, #1
 800583c:	e7ee      	b.n	800581c <__libc_init_array+0xc>
 800583e:	00b3      	lsls	r3, r6, #2
 8005840:	58eb      	ldr	r3, [r5, r3]
 8005842:	4798      	blx	r3
 8005844:	3601      	adds	r6, #1
 8005846:	e7f2      	b.n	800582e <__libc_init_array+0x1e>
 8005848:	08006698 	.word	0x08006698
 800584c:	08006698 	.word	0x08006698
 8005850:	08006698 	.word	0x08006698
 8005854:	0800669c 	.word	0x0800669c

08005858 <memcpy>:
 8005858:	2300      	movs	r3, #0
 800585a:	b510      	push	{r4, lr}
 800585c:	429a      	cmp	r2, r3
 800585e:	d100      	bne.n	8005862 <memcpy+0xa>
 8005860:	bd10      	pop	{r4, pc}
 8005862:	5ccc      	ldrb	r4, [r1, r3]
 8005864:	54c4      	strb	r4, [r0, r3]
 8005866:	3301      	adds	r3, #1
 8005868:	e7f8      	b.n	800585c <memcpy+0x4>

0800586a <memset>:
 800586a:	0003      	movs	r3, r0
 800586c:	1812      	adds	r2, r2, r0
 800586e:	4293      	cmp	r3, r2
 8005870:	d100      	bne.n	8005874 <memset+0xa>
 8005872:	4770      	bx	lr
 8005874:	7019      	strb	r1, [r3, #0]
 8005876:	3301      	adds	r3, #1
 8005878:	e7f9      	b.n	800586e <memset+0x4>
	...

0800587c <siprintf>:
 800587c:	b40e      	push	{r1, r2, r3}
 800587e:	b500      	push	{lr}
 8005880:	490b      	ldr	r1, [pc, #44]	; (80058b0 <siprintf+0x34>)
 8005882:	b09c      	sub	sp, #112	; 0x70
 8005884:	ab1d      	add	r3, sp, #116	; 0x74
 8005886:	9002      	str	r0, [sp, #8]
 8005888:	9006      	str	r0, [sp, #24]
 800588a:	9107      	str	r1, [sp, #28]
 800588c:	9104      	str	r1, [sp, #16]
 800588e:	4809      	ldr	r0, [pc, #36]	; (80058b4 <siprintf+0x38>)
 8005890:	4909      	ldr	r1, [pc, #36]	; (80058b8 <siprintf+0x3c>)
 8005892:	cb04      	ldmia	r3!, {r2}
 8005894:	9105      	str	r1, [sp, #20]
 8005896:	6800      	ldr	r0, [r0, #0]
 8005898:	a902      	add	r1, sp, #8
 800589a:	9301      	str	r3, [sp, #4]
 800589c:	f000 f870 	bl	8005980 <_svfiprintf_r>
 80058a0:	2300      	movs	r3, #0
 80058a2:	9a02      	ldr	r2, [sp, #8]
 80058a4:	7013      	strb	r3, [r2, #0]
 80058a6:	b01c      	add	sp, #112	; 0x70
 80058a8:	bc08      	pop	{r3}
 80058aa:	b003      	add	sp, #12
 80058ac:	4718      	bx	r3
 80058ae:	46c0      	nop			; (mov r8, r8)
 80058b0:	7fffffff 	.word	0x7fffffff
 80058b4:	20000004 	.word	0x20000004
 80058b8:	ffff0208 	.word	0xffff0208

080058bc <__ssputs_r>:
 80058bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058be:	688e      	ldr	r6, [r1, #8]
 80058c0:	b085      	sub	sp, #20
 80058c2:	0007      	movs	r7, r0
 80058c4:	000c      	movs	r4, r1
 80058c6:	9203      	str	r2, [sp, #12]
 80058c8:	9301      	str	r3, [sp, #4]
 80058ca:	429e      	cmp	r6, r3
 80058cc:	d83c      	bhi.n	8005948 <__ssputs_r+0x8c>
 80058ce:	2390      	movs	r3, #144	; 0x90
 80058d0:	898a      	ldrh	r2, [r1, #12]
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	421a      	tst	r2, r3
 80058d6:	d034      	beq.n	8005942 <__ssputs_r+0x86>
 80058d8:	2503      	movs	r5, #3
 80058da:	6909      	ldr	r1, [r1, #16]
 80058dc:	6823      	ldr	r3, [r4, #0]
 80058de:	1a5b      	subs	r3, r3, r1
 80058e0:	9302      	str	r3, [sp, #8]
 80058e2:	6963      	ldr	r3, [r4, #20]
 80058e4:	9802      	ldr	r0, [sp, #8]
 80058e6:	435d      	muls	r5, r3
 80058e8:	0feb      	lsrs	r3, r5, #31
 80058ea:	195d      	adds	r5, r3, r5
 80058ec:	9b01      	ldr	r3, [sp, #4]
 80058ee:	106d      	asrs	r5, r5, #1
 80058f0:	3301      	adds	r3, #1
 80058f2:	181b      	adds	r3, r3, r0
 80058f4:	42ab      	cmp	r3, r5
 80058f6:	d900      	bls.n	80058fa <__ssputs_r+0x3e>
 80058f8:	001d      	movs	r5, r3
 80058fa:	0553      	lsls	r3, r2, #21
 80058fc:	d532      	bpl.n	8005964 <__ssputs_r+0xa8>
 80058fe:	0029      	movs	r1, r5
 8005900:	0038      	movs	r0, r7
 8005902:	f000 fb19 	bl	8005f38 <_malloc_r>
 8005906:	1e06      	subs	r6, r0, #0
 8005908:	d109      	bne.n	800591e <__ssputs_r+0x62>
 800590a:	230c      	movs	r3, #12
 800590c:	603b      	str	r3, [r7, #0]
 800590e:	2340      	movs	r3, #64	; 0x40
 8005910:	2001      	movs	r0, #1
 8005912:	89a2      	ldrh	r2, [r4, #12]
 8005914:	4240      	negs	r0, r0
 8005916:	4313      	orrs	r3, r2
 8005918:	81a3      	strh	r3, [r4, #12]
 800591a:	b005      	add	sp, #20
 800591c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800591e:	9a02      	ldr	r2, [sp, #8]
 8005920:	6921      	ldr	r1, [r4, #16]
 8005922:	f7ff ff99 	bl	8005858 <memcpy>
 8005926:	89a3      	ldrh	r3, [r4, #12]
 8005928:	4a14      	ldr	r2, [pc, #80]	; (800597c <__ssputs_r+0xc0>)
 800592a:	401a      	ands	r2, r3
 800592c:	2380      	movs	r3, #128	; 0x80
 800592e:	4313      	orrs	r3, r2
 8005930:	81a3      	strh	r3, [r4, #12]
 8005932:	9b02      	ldr	r3, [sp, #8]
 8005934:	6126      	str	r6, [r4, #16]
 8005936:	18f6      	adds	r6, r6, r3
 8005938:	6026      	str	r6, [r4, #0]
 800593a:	6165      	str	r5, [r4, #20]
 800593c:	9e01      	ldr	r6, [sp, #4]
 800593e:	1aed      	subs	r5, r5, r3
 8005940:	60a5      	str	r5, [r4, #8]
 8005942:	9b01      	ldr	r3, [sp, #4]
 8005944:	429e      	cmp	r6, r3
 8005946:	d900      	bls.n	800594a <__ssputs_r+0x8e>
 8005948:	9e01      	ldr	r6, [sp, #4]
 800594a:	0032      	movs	r2, r6
 800594c:	9903      	ldr	r1, [sp, #12]
 800594e:	6820      	ldr	r0, [r4, #0]
 8005950:	f000 fa95 	bl	8005e7e <memmove>
 8005954:	68a3      	ldr	r3, [r4, #8]
 8005956:	2000      	movs	r0, #0
 8005958:	1b9b      	subs	r3, r3, r6
 800595a:	60a3      	str	r3, [r4, #8]
 800595c:	6823      	ldr	r3, [r4, #0]
 800595e:	199e      	adds	r6, r3, r6
 8005960:	6026      	str	r6, [r4, #0]
 8005962:	e7da      	b.n	800591a <__ssputs_r+0x5e>
 8005964:	002a      	movs	r2, r5
 8005966:	0038      	movs	r0, r7
 8005968:	f000 fb44 	bl	8005ff4 <_realloc_r>
 800596c:	1e06      	subs	r6, r0, #0
 800596e:	d1e0      	bne.n	8005932 <__ssputs_r+0x76>
 8005970:	6921      	ldr	r1, [r4, #16]
 8005972:	0038      	movs	r0, r7
 8005974:	f000 fa96 	bl	8005ea4 <_free_r>
 8005978:	e7c7      	b.n	800590a <__ssputs_r+0x4e>
 800597a:	46c0      	nop			; (mov r8, r8)
 800597c:	fffffb7f 	.word	0xfffffb7f

08005980 <_svfiprintf_r>:
 8005980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005982:	b0a1      	sub	sp, #132	; 0x84
 8005984:	9003      	str	r0, [sp, #12]
 8005986:	001d      	movs	r5, r3
 8005988:	898b      	ldrh	r3, [r1, #12]
 800598a:	000f      	movs	r7, r1
 800598c:	0016      	movs	r6, r2
 800598e:	061b      	lsls	r3, r3, #24
 8005990:	d511      	bpl.n	80059b6 <_svfiprintf_r+0x36>
 8005992:	690b      	ldr	r3, [r1, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10e      	bne.n	80059b6 <_svfiprintf_r+0x36>
 8005998:	2140      	movs	r1, #64	; 0x40
 800599a:	f000 facd 	bl	8005f38 <_malloc_r>
 800599e:	6038      	str	r0, [r7, #0]
 80059a0:	6138      	str	r0, [r7, #16]
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d105      	bne.n	80059b2 <_svfiprintf_r+0x32>
 80059a6:	230c      	movs	r3, #12
 80059a8:	9a03      	ldr	r2, [sp, #12]
 80059aa:	3801      	subs	r0, #1
 80059ac:	6013      	str	r3, [r2, #0]
 80059ae:	b021      	add	sp, #132	; 0x84
 80059b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059b2:	2340      	movs	r3, #64	; 0x40
 80059b4:	617b      	str	r3, [r7, #20]
 80059b6:	2300      	movs	r3, #0
 80059b8:	ac08      	add	r4, sp, #32
 80059ba:	6163      	str	r3, [r4, #20]
 80059bc:	3320      	adds	r3, #32
 80059be:	7663      	strb	r3, [r4, #25]
 80059c0:	3310      	adds	r3, #16
 80059c2:	76a3      	strb	r3, [r4, #26]
 80059c4:	9507      	str	r5, [sp, #28]
 80059c6:	0035      	movs	r5, r6
 80059c8:	782b      	ldrb	r3, [r5, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <_svfiprintf_r+0x52>
 80059ce:	2b25      	cmp	r3, #37	; 0x25
 80059d0:	d146      	bne.n	8005a60 <_svfiprintf_r+0xe0>
 80059d2:	1bab      	subs	r3, r5, r6
 80059d4:	9305      	str	r3, [sp, #20]
 80059d6:	d00c      	beq.n	80059f2 <_svfiprintf_r+0x72>
 80059d8:	0032      	movs	r2, r6
 80059da:	0039      	movs	r1, r7
 80059dc:	9803      	ldr	r0, [sp, #12]
 80059de:	f7ff ff6d 	bl	80058bc <__ssputs_r>
 80059e2:	1c43      	adds	r3, r0, #1
 80059e4:	d100      	bne.n	80059e8 <_svfiprintf_r+0x68>
 80059e6:	e0ae      	b.n	8005b46 <_svfiprintf_r+0x1c6>
 80059e8:	6962      	ldr	r2, [r4, #20]
 80059ea:	9b05      	ldr	r3, [sp, #20]
 80059ec:	4694      	mov	ip, r2
 80059ee:	4463      	add	r3, ip
 80059f0:	6163      	str	r3, [r4, #20]
 80059f2:	782b      	ldrb	r3, [r5, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d100      	bne.n	80059fa <_svfiprintf_r+0x7a>
 80059f8:	e0a5      	b.n	8005b46 <_svfiprintf_r+0x1c6>
 80059fa:	2201      	movs	r2, #1
 80059fc:	2300      	movs	r3, #0
 80059fe:	4252      	negs	r2, r2
 8005a00:	6062      	str	r2, [r4, #4]
 8005a02:	a904      	add	r1, sp, #16
 8005a04:	3254      	adds	r2, #84	; 0x54
 8005a06:	1852      	adds	r2, r2, r1
 8005a08:	1c6e      	adds	r6, r5, #1
 8005a0a:	6023      	str	r3, [r4, #0]
 8005a0c:	60e3      	str	r3, [r4, #12]
 8005a0e:	60a3      	str	r3, [r4, #8]
 8005a10:	7013      	strb	r3, [r2, #0]
 8005a12:	65a3      	str	r3, [r4, #88]	; 0x58
 8005a14:	7831      	ldrb	r1, [r6, #0]
 8005a16:	2205      	movs	r2, #5
 8005a18:	4853      	ldr	r0, [pc, #332]	; (8005b68 <_svfiprintf_r+0x1e8>)
 8005a1a:	f000 fa25 	bl	8005e68 <memchr>
 8005a1e:	1c75      	adds	r5, r6, #1
 8005a20:	2800      	cmp	r0, #0
 8005a22:	d11f      	bne.n	8005a64 <_svfiprintf_r+0xe4>
 8005a24:	6822      	ldr	r2, [r4, #0]
 8005a26:	06d3      	lsls	r3, r2, #27
 8005a28:	d504      	bpl.n	8005a34 <_svfiprintf_r+0xb4>
 8005a2a:	2353      	movs	r3, #83	; 0x53
 8005a2c:	a904      	add	r1, sp, #16
 8005a2e:	185b      	adds	r3, r3, r1
 8005a30:	2120      	movs	r1, #32
 8005a32:	7019      	strb	r1, [r3, #0]
 8005a34:	0713      	lsls	r3, r2, #28
 8005a36:	d504      	bpl.n	8005a42 <_svfiprintf_r+0xc2>
 8005a38:	2353      	movs	r3, #83	; 0x53
 8005a3a:	a904      	add	r1, sp, #16
 8005a3c:	185b      	adds	r3, r3, r1
 8005a3e:	212b      	movs	r1, #43	; 0x2b
 8005a40:	7019      	strb	r1, [r3, #0]
 8005a42:	7833      	ldrb	r3, [r6, #0]
 8005a44:	2b2a      	cmp	r3, #42	; 0x2a
 8005a46:	d016      	beq.n	8005a76 <_svfiprintf_r+0xf6>
 8005a48:	0035      	movs	r5, r6
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	200a      	movs	r0, #10
 8005a4e:	68e3      	ldr	r3, [r4, #12]
 8005a50:	782a      	ldrb	r2, [r5, #0]
 8005a52:	1c6e      	adds	r6, r5, #1
 8005a54:	3a30      	subs	r2, #48	; 0x30
 8005a56:	2a09      	cmp	r2, #9
 8005a58:	d94e      	bls.n	8005af8 <_svfiprintf_r+0x178>
 8005a5a:	2900      	cmp	r1, #0
 8005a5c:	d018      	beq.n	8005a90 <_svfiprintf_r+0x110>
 8005a5e:	e010      	b.n	8005a82 <_svfiprintf_r+0x102>
 8005a60:	3501      	adds	r5, #1
 8005a62:	e7b1      	b.n	80059c8 <_svfiprintf_r+0x48>
 8005a64:	4b40      	ldr	r3, [pc, #256]	; (8005b68 <_svfiprintf_r+0x1e8>)
 8005a66:	6822      	ldr	r2, [r4, #0]
 8005a68:	1ac0      	subs	r0, r0, r3
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	4083      	lsls	r3, r0
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	6023      	str	r3, [r4, #0]
 8005a72:	002e      	movs	r6, r5
 8005a74:	e7ce      	b.n	8005a14 <_svfiprintf_r+0x94>
 8005a76:	9b07      	ldr	r3, [sp, #28]
 8005a78:	1d19      	adds	r1, r3, #4
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	9107      	str	r1, [sp, #28]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	db01      	blt.n	8005a86 <_svfiprintf_r+0x106>
 8005a82:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a84:	e004      	b.n	8005a90 <_svfiprintf_r+0x110>
 8005a86:	425b      	negs	r3, r3
 8005a88:	60e3      	str	r3, [r4, #12]
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	6023      	str	r3, [r4, #0]
 8005a90:	782b      	ldrb	r3, [r5, #0]
 8005a92:	2b2e      	cmp	r3, #46	; 0x2e
 8005a94:	d10a      	bne.n	8005aac <_svfiprintf_r+0x12c>
 8005a96:	786b      	ldrb	r3, [r5, #1]
 8005a98:	2b2a      	cmp	r3, #42	; 0x2a
 8005a9a:	d135      	bne.n	8005b08 <_svfiprintf_r+0x188>
 8005a9c:	9b07      	ldr	r3, [sp, #28]
 8005a9e:	3502      	adds	r5, #2
 8005aa0:	1d1a      	adds	r2, r3, #4
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	9207      	str	r2, [sp, #28]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	db2b      	blt.n	8005b02 <_svfiprintf_r+0x182>
 8005aaa:	9309      	str	r3, [sp, #36]	; 0x24
 8005aac:	4e2f      	ldr	r6, [pc, #188]	; (8005b6c <_svfiprintf_r+0x1ec>)
 8005aae:	7829      	ldrb	r1, [r5, #0]
 8005ab0:	2203      	movs	r2, #3
 8005ab2:	0030      	movs	r0, r6
 8005ab4:	f000 f9d8 	bl	8005e68 <memchr>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	d006      	beq.n	8005aca <_svfiprintf_r+0x14a>
 8005abc:	2340      	movs	r3, #64	; 0x40
 8005abe:	1b80      	subs	r0, r0, r6
 8005ac0:	4083      	lsls	r3, r0
 8005ac2:	6822      	ldr	r2, [r4, #0]
 8005ac4:	3501      	adds	r5, #1
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	6023      	str	r3, [r4, #0]
 8005aca:	7829      	ldrb	r1, [r5, #0]
 8005acc:	2206      	movs	r2, #6
 8005ace:	4828      	ldr	r0, [pc, #160]	; (8005b70 <_svfiprintf_r+0x1f0>)
 8005ad0:	1c6e      	adds	r6, r5, #1
 8005ad2:	7621      	strb	r1, [r4, #24]
 8005ad4:	f000 f9c8 	bl	8005e68 <memchr>
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	d03c      	beq.n	8005b56 <_svfiprintf_r+0x1d6>
 8005adc:	4b25      	ldr	r3, [pc, #148]	; (8005b74 <_svfiprintf_r+0x1f4>)
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d125      	bne.n	8005b2e <_svfiprintf_r+0x1ae>
 8005ae2:	2207      	movs	r2, #7
 8005ae4:	9b07      	ldr	r3, [sp, #28]
 8005ae6:	3307      	adds	r3, #7
 8005ae8:	4393      	bics	r3, r2
 8005aea:	3308      	adds	r3, #8
 8005aec:	9307      	str	r3, [sp, #28]
 8005aee:	6963      	ldr	r3, [r4, #20]
 8005af0:	9a04      	ldr	r2, [sp, #16]
 8005af2:	189b      	adds	r3, r3, r2
 8005af4:	6163      	str	r3, [r4, #20]
 8005af6:	e766      	b.n	80059c6 <_svfiprintf_r+0x46>
 8005af8:	4343      	muls	r3, r0
 8005afa:	2101      	movs	r1, #1
 8005afc:	189b      	adds	r3, r3, r2
 8005afe:	0035      	movs	r5, r6
 8005b00:	e7a6      	b.n	8005a50 <_svfiprintf_r+0xd0>
 8005b02:	2301      	movs	r3, #1
 8005b04:	425b      	negs	r3, r3
 8005b06:	e7d0      	b.n	8005aaa <_svfiprintf_r+0x12a>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	200a      	movs	r0, #10
 8005b0c:	001a      	movs	r2, r3
 8005b0e:	3501      	adds	r5, #1
 8005b10:	6063      	str	r3, [r4, #4]
 8005b12:	7829      	ldrb	r1, [r5, #0]
 8005b14:	1c6e      	adds	r6, r5, #1
 8005b16:	3930      	subs	r1, #48	; 0x30
 8005b18:	2909      	cmp	r1, #9
 8005b1a:	d903      	bls.n	8005b24 <_svfiprintf_r+0x1a4>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0c5      	beq.n	8005aac <_svfiprintf_r+0x12c>
 8005b20:	9209      	str	r2, [sp, #36]	; 0x24
 8005b22:	e7c3      	b.n	8005aac <_svfiprintf_r+0x12c>
 8005b24:	4342      	muls	r2, r0
 8005b26:	2301      	movs	r3, #1
 8005b28:	1852      	adds	r2, r2, r1
 8005b2a:	0035      	movs	r5, r6
 8005b2c:	e7f1      	b.n	8005b12 <_svfiprintf_r+0x192>
 8005b2e:	ab07      	add	r3, sp, #28
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	003a      	movs	r2, r7
 8005b34:	4b10      	ldr	r3, [pc, #64]	; (8005b78 <_svfiprintf_r+0x1f8>)
 8005b36:	0021      	movs	r1, r4
 8005b38:	9803      	ldr	r0, [sp, #12]
 8005b3a:	e000      	b.n	8005b3e <_svfiprintf_r+0x1be>
 8005b3c:	bf00      	nop
 8005b3e:	9004      	str	r0, [sp, #16]
 8005b40:	9b04      	ldr	r3, [sp, #16]
 8005b42:	3301      	adds	r3, #1
 8005b44:	d1d3      	bne.n	8005aee <_svfiprintf_r+0x16e>
 8005b46:	89bb      	ldrh	r3, [r7, #12]
 8005b48:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005b4a:	065b      	lsls	r3, r3, #25
 8005b4c:	d400      	bmi.n	8005b50 <_svfiprintf_r+0x1d0>
 8005b4e:	e72e      	b.n	80059ae <_svfiprintf_r+0x2e>
 8005b50:	2001      	movs	r0, #1
 8005b52:	4240      	negs	r0, r0
 8005b54:	e72b      	b.n	80059ae <_svfiprintf_r+0x2e>
 8005b56:	ab07      	add	r3, sp, #28
 8005b58:	9300      	str	r3, [sp, #0]
 8005b5a:	003a      	movs	r2, r7
 8005b5c:	4b06      	ldr	r3, [pc, #24]	; (8005b78 <_svfiprintf_r+0x1f8>)
 8005b5e:	0021      	movs	r1, r4
 8005b60:	9803      	ldr	r0, [sp, #12]
 8005b62:	f000 f879 	bl	8005c58 <_printf_i>
 8005b66:	e7ea      	b.n	8005b3e <_svfiprintf_r+0x1be>
 8005b68:	08006665 	.word	0x08006665
 8005b6c:	0800666b 	.word	0x0800666b
 8005b70:	0800666f 	.word	0x0800666f
 8005b74:	00000000 	.word	0x00000000
 8005b78:	080058bd 	.word	0x080058bd

08005b7c <_printf_common>:
 8005b7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b7e:	0015      	movs	r5, r2
 8005b80:	9301      	str	r3, [sp, #4]
 8005b82:	688a      	ldr	r2, [r1, #8]
 8005b84:	690b      	ldr	r3, [r1, #16]
 8005b86:	9000      	str	r0, [sp, #0]
 8005b88:	000c      	movs	r4, r1
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	da00      	bge.n	8005b90 <_printf_common+0x14>
 8005b8e:	0013      	movs	r3, r2
 8005b90:	0022      	movs	r2, r4
 8005b92:	602b      	str	r3, [r5, #0]
 8005b94:	3243      	adds	r2, #67	; 0x43
 8005b96:	7812      	ldrb	r2, [r2, #0]
 8005b98:	2a00      	cmp	r2, #0
 8005b9a:	d001      	beq.n	8005ba0 <_printf_common+0x24>
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	602b      	str	r3, [r5, #0]
 8005ba0:	6823      	ldr	r3, [r4, #0]
 8005ba2:	069b      	lsls	r3, r3, #26
 8005ba4:	d502      	bpl.n	8005bac <_printf_common+0x30>
 8005ba6:	682b      	ldr	r3, [r5, #0]
 8005ba8:	3302      	adds	r3, #2
 8005baa:	602b      	str	r3, [r5, #0]
 8005bac:	2706      	movs	r7, #6
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	401f      	ands	r7, r3
 8005bb2:	d027      	beq.n	8005c04 <_printf_common+0x88>
 8005bb4:	0023      	movs	r3, r4
 8005bb6:	3343      	adds	r3, #67	; 0x43
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	1e5a      	subs	r2, r3, #1
 8005bbc:	4193      	sbcs	r3, r2
 8005bbe:	6822      	ldr	r2, [r4, #0]
 8005bc0:	0692      	lsls	r2, r2, #26
 8005bc2:	d430      	bmi.n	8005c26 <_printf_common+0xaa>
 8005bc4:	0022      	movs	r2, r4
 8005bc6:	9901      	ldr	r1, [sp, #4]
 8005bc8:	3243      	adds	r2, #67	; 0x43
 8005bca:	9800      	ldr	r0, [sp, #0]
 8005bcc:	9e08      	ldr	r6, [sp, #32]
 8005bce:	47b0      	blx	r6
 8005bd0:	1c43      	adds	r3, r0, #1
 8005bd2:	d025      	beq.n	8005c20 <_printf_common+0xa4>
 8005bd4:	2306      	movs	r3, #6
 8005bd6:	6820      	ldr	r0, [r4, #0]
 8005bd8:	682a      	ldr	r2, [r5, #0]
 8005bda:	68e1      	ldr	r1, [r4, #12]
 8005bdc:	4003      	ands	r3, r0
 8005bde:	2500      	movs	r5, #0
 8005be0:	2b04      	cmp	r3, #4
 8005be2:	d103      	bne.n	8005bec <_printf_common+0x70>
 8005be4:	1a8d      	subs	r5, r1, r2
 8005be6:	43eb      	mvns	r3, r5
 8005be8:	17db      	asrs	r3, r3, #31
 8005bea:	401d      	ands	r5, r3
 8005bec:	68a3      	ldr	r3, [r4, #8]
 8005bee:	6922      	ldr	r2, [r4, #16]
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	dd01      	ble.n	8005bf8 <_printf_common+0x7c>
 8005bf4:	1a9b      	subs	r3, r3, r2
 8005bf6:	18ed      	adds	r5, r5, r3
 8005bf8:	2700      	movs	r7, #0
 8005bfa:	42bd      	cmp	r5, r7
 8005bfc:	d120      	bne.n	8005c40 <_printf_common+0xc4>
 8005bfe:	2000      	movs	r0, #0
 8005c00:	e010      	b.n	8005c24 <_printf_common+0xa8>
 8005c02:	3701      	adds	r7, #1
 8005c04:	68e3      	ldr	r3, [r4, #12]
 8005c06:	682a      	ldr	r2, [r5, #0]
 8005c08:	1a9b      	subs	r3, r3, r2
 8005c0a:	42bb      	cmp	r3, r7
 8005c0c:	ddd2      	ble.n	8005bb4 <_printf_common+0x38>
 8005c0e:	0022      	movs	r2, r4
 8005c10:	2301      	movs	r3, #1
 8005c12:	3219      	adds	r2, #25
 8005c14:	9901      	ldr	r1, [sp, #4]
 8005c16:	9800      	ldr	r0, [sp, #0]
 8005c18:	9e08      	ldr	r6, [sp, #32]
 8005c1a:	47b0      	blx	r6
 8005c1c:	1c43      	adds	r3, r0, #1
 8005c1e:	d1f0      	bne.n	8005c02 <_printf_common+0x86>
 8005c20:	2001      	movs	r0, #1
 8005c22:	4240      	negs	r0, r0
 8005c24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c26:	2030      	movs	r0, #48	; 0x30
 8005c28:	18e1      	adds	r1, r4, r3
 8005c2a:	3143      	adds	r1, #67	; 0x43
 8005c2c:	7008      	strb	r0, [r1, #0]
 8005c2e:	0021      	movs	r1, r4
 8005c30:	1c5a      	adds	r2, r3, #1
 8005c32:	3145      	adds	r1, #69	; 0x45
 8005c34:	7809      	ldrb	r1, [r1, #0]
 8005c36:	18a2      	adds	r2, r4, r2
 8005c38:	3243      	adds	r2, #67	; 0x43
 8005c3a:	3302      	adds	r3, #2
 8005c3c:	7011      	strb	r1, [r2, #0]
 8005c3e:	e7c1      	b.n	8005bc4 <_printf_common+0x48>
 8005c40:	0022      	movs	r2, r4
 8005c42:	2301      	movs	r3, #1
 8005c44:	321a      	adds	r2, #26
 8005c46:	9901      	ldr	r1, [sp, #4]
 8005c48:	9800      	ldr	r0, [sp, #0]
 8005c4a:	9e08      	ldr	r6, [sp, #32]
 8005c4c:	47b0      	blx	r6
 8005c4e:	1c43      	adds	r3, r0, #1
 8005c50:	d0e6      	beq.n	8005c20 <_printf_common+0xa4>
 8005c52:	3701      	adds	r7, #1
 8005c54:	e7d1      	b.n	8005bfa <_printf_common+0x7e>
	...

08005c58 <_printf_i>:
 8005c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c5a:	b089      	sub	sp, #36	; 0x24
 8005c5c:	9204      	str	r2, [sp, #16]
 8005c5e:	000a      	movs	r2, r1
 8005c60:	3243      	adds	r2, #67	; 0x43
 8005c62:	9305      	str	r3, [sp, #20]
 8005c64:	9003      	str	r0, [sp, #12]
 8005c66:	9202      	str	r2, [sp, #8]
 8005c68:	7e0a      	ldrb	r2, [r1, #24]
 8005c6a:	000c      	movs	r4, r1
 8005c6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c6e:	2a6e      	cmp	r2, #110	; 0x6e
 8005c70:	d100      	bne.n	8005c74 <_printf_i+0x1c>
 8005c72:	e086      	b.n	8005d82 <_printf_i+0x12a>
 8005c74:	d81f      	bhi.n	8005cb6 <_printf_i+0x5e>
 8005c76:	2a63      	cmp	r2, #99	; 0x63
 8005c78:	d033      	beq.n	8005ce2 <_printf_i+0x8a>
 8005c7a:	d808      	bhi.n	8005c8e <_printf_i+0x36>
 8005c7c:	2a00      	cmp	r2, #0
 8005c7e:	d100      	bne.n	8005c82 <_printf_i+0x2a>
 8005c80:	e08c      	b.n	8005d9c <_printf_i+0x144>
 8005c82:	2a58      	cmp	r2, #88	; 0x58
 8005c84:	d04d      	beq.n	8005d22 <_printf_i+0xca>
 8005c86:	0025      	movs	r5, r4
 8005c88:	3542      	adds	r5, #66	; 0x42
 8005c8a:	702a      	strb	r2, [r5, #0]
 8005c8c:	e030      	b.n	8005cf0 <_printf_i+0x98>
 8005c8e:	2a64      	cmp	r2, #100	; 0x64
 8005c90:	d001      	beq.n	8005c96 <_printf_i+0x3e>
 8005c92:	2a69      	cmp	r2, #105	; 0x69
 8005c94:	d1f7      	bne.n	8005c86 <_printf_i+0x2e>
 8005c96:	6819      	ldr	r1, [r3, #0]
 8005c98:	6825      	ldr	r5, [r4, #0]
 8005c9a:	1d0a      	adds	r2, r1, #4
 8005c9c:	0628      	lsls	r0, r5, #24
 8005c9e:	d529      	bpl.n	8005cf4 <_printf_i+0x9c>
 8005ca0:	6808      	ldr	r0, [r1, #0]
 8005ca2:	601a      	str	r2, [r3, #0]
 8005ca4:	2800      	cmp	r0, #0
 8005ca6:	da03      	bge.n	8005cb0 <_printf_i+0x58>
 8005ca8:	232d      	movs	r3, #45	; 0x2d
 8005caa:	9a02      	ldr	r2, [sp, #8]
 8005cac:	4240      	negs	r0, r0
 8005cae:	7013      	strb	r3, [r2, #0]
 8005cb0:	4e6b      	ldr	r6, [pc, #428]	; (8005e60 <_printf_i+0x208>)
 8005cb2:	270a      	movs	r7, #10
 8005cb4:	e04f      	b.n	8005d56 <_printf_i+0xfe>
 8005cb6:	2a73      	cmp	r2, #115	; 0x73
 8005cb8:	d074      	beq.n	8005da4 <_printf_i+0x14c>
 8005cba:	d808      	bhi.n	8005cce <_printf_i+0x76>
 8005cbc:	2a6f      	cmp	r2, #111	; 0x6f
 8005cbe:	d01f      	beq.n	8005d00 <_printf_i+0xa8>
 8005cc0:	2a70      	cmp	r2, #112	; 0x70
 8005cc2:	d1e0      	bne.n	8005c86 <_printf_i+0x2e>
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	6809      	ldr	r1, [r1, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	6022      	str	r2, [r4, #0]
 8005ccc:	e003      	b.n	8005cd6 <_printf_i+0x7e>
 8005cce:	2a75      	cmp	r2, #117	; 0x75
 8005cd0:	d016      	beq.n	8005d00 <_printf_i+0xa8>
 8005cd2:	2a78      	cmp	r2, #120	; 0x78
 8005cd4:	d1d7      	bne.n	8005c86 <_printf_i+0x2e>
 8005cd6:	0022      	movs	r2, r4
 8005cd8:	2178      	movs	r1, #120	; 0x78
 8005cda:	3245      	adds	r2, #69	; 0x45
 8005cdc:	7011      	strb	r1, [r2, #0]
 8005cde:	4e61      	ldr	r6, [pc, #388]	; (8005e64 <_printf_i+0x20c>)
 8005ce0:	e022      	b.n	8005d28 <_printf_i+0xd0>
 8005ce2:	0025      	movs	r5, r4
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	3542      	adds	r5, #66	; 0x42
 8005ce8:	1d11      	adds	r1, r2, #4
 8005cea:	6019      	str	r1, [r3, #0]
 8005cec:	6813      	ldr	r3, [r2, #0]
 8005cee:	702b      	strb	r3, [r5, #0]
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e065      	b.n	8005dc0 <_printf_i+0x168>
 8005cf4:	6808      	ldr	r0, [r1, #0]
 8005cf6:	601a      	str	r2, [r3, #0]
 8005cf8:	0669      	lsls	r1, r5, #25
 8005cfa:	d5d3      	bpl.n	8005ca4 <_printf_i+0x4c>
 8005cfc:	b200      	sxth	r0, r0
 8005cfe:	e7d1      	b.n	8005ca4 <_printf_i+0x4c>
 8005d00:	6819      	ldr	r1, [r3, #0]
 8005d02:	6825      	ldr	r5, [r4, #0]
 8005d04:	1d08      	adds	r0, r1, #4
 8005d06:	6018      	str	r0, [r3, #0]
 8005d08:	6808      	ldr	r0, [r1, #0]
 8005d0a:	062e      	lsls	r6, r5, #24
 8005d0c:	d505      	bpl.n	8005d1a <_printf_i+0xc2>
 8005d0e:	4e54      	ldr	r6, [pc, #336]	; (8005e60 <_printf_i+0x208>)
 8005d10:	2708      	movs	r7, #8
 8005d12:	2a6f      	cmp	r2, #111	; 0x6f
 8005d14:	d01b      	beq.n	8005d4e <_printf_i+0xf6>
 8005d16:	270a      	movs	r7, #10
 8005d18:	e019      	b.n	8005d4e <_printf_i+0xf6>
 8005d1a:	066d      	lsls	r5, r5, #25
 8005d1c:	d5f7      	bpl.n	8005d0e <_printf_i+0xb6>
 8005d1e:	b280      	uxth	r0, r0
 8005d20:	e7f5      	b.n	8005d0e <_printf_i+0xb6>
 8005d22:	3145      	adds	r1, #69	; 0x45
 8005d24:	4e4e      	ldr	r6, [pc, #312]	; (8005e60 <_printf_i+0x208>)
 8005d26:	700a      	strb	r2, [r1, #0]
 8005d28:	6818      	ldr	r0, [r3, #0]
 8005d2a:	6822      	ldr	r2, [r4, #0]
 8005d2c:	1d01      	adds	r1, r0, #4
 8005d2e:	6800      	ldr	r0, [r0, #0]
 8005d30:	6019      	str	r1, [r3, #0]
 8005d32:	0615      	lsls	r5, r2, #24
 8005d34:	d521      	bpl.n	8005d7a <_printf_i+0x122>
 8005d36:	07d3      	lsls	r3, r2, #31
 8005d38:	d502      	bpl.n	8005d40 <_printf_i+0xe8>
 8005d3a:	2320      	movs	r3, #32
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	6022      	str	r2, [r4, #0]
 8005d40:	2710      	movs	r7, #16
 8005d42:	2800      	cmp	r0, #0
 8005d44:	d103      	bne.n	8005d4e <_printf_i+0xf6>
 8005d46:	2320      	movs	r3, #32
 8005d48:	6822      	ldr	r2, [r4, #0]
 8005d4a:	439a      	bics	r2, r3
 8005d4c:	6022      	str	r2, [r4, #0]
 8005d4e:	0023      	movs	r3, r4
 8005d50:	2200      	movs	r2, #0
 8005d52:	3343      	adds	r3, #67	; 0x43
 8005d54:	701a      	strb	r2, [r3, #0]
 8005d56:	6863      	ldr	r3, [r4, #4]
 8005d58:	60a3      	str	r3, [r4, #8]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	db58      	blt.n	8005e10 <_printf_i+0x1b8>
 8005d5e:	2204      	movs	r2, #4
 8005d60:	6821      	ldr	r1, [r4, #0]
 8005d62:	4391      	bics	r1, r2
 8005d64:	6021      	str	r1, [r4, #0]
 8005d66:	2800      	cmp	r0, #0
 8005d68:	d154      	bne.n	8005e14 <_printf_i+0x1bc>
 8005d6a:	9d02      	ldr	r5, [sp, #8]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d05a      	beq.n	8005e26 <_printf_i+0x1ce>
 8005d70:	0025      	movs	r5, r4
 8005d72:	7833      	ldrb	r3, [r6, #0]
 8005d74:	3542      	adds	r5, #66	; 0x42
 8005d76:	702b      	strb	r3, [r5, #0]
 8005d78:	e055      	b.n	8005e26 <_printf_i+0x1ce>
 8005d7a:	0655      	lsls	r5, r2, #25
 8005d7c:	d5db      	bpl.n	8005d36 <_printf_i+0xde>
 8005d7e:	b280      	uxth	r0, r0
 8005d80:	e7d9      	b.n	8005d36 <_printf_i+0xde>
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	680d      	ldr	r5, [r1, #0]
 8005d86:	1d10      	adds	r0, r2, #4
 8005d88:	6949      	ldr	r1, [r1, #20]
 8005d8a:	6018      	str	r0, [r3, #0]
 8005d8c:	6813      	ldr	r3, [r2, #0]
 8005d8e:	062e      	lsls	r6, r5, #24
 8005d90:	d501      	bpl.n	8005d96 <_printf_i+0x13e>
 8005d92:	6019      	str	r1, [r3, #0]
 8005d94:	e002      	b.n	8005d9c <_printf_i+0x144>
 8005d96:	066d      	lsls	r5, r5, #25
 8005d98:	d5fb      	bpl.n	8005d92 <_printf_i+0x13a>
 8005d9a:	8019      	strh	r1, [r3, #0]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	9d02      	ldr	r5, [sp, #8]
 8005da0:	6123      	str	r3, [r4, #16]
 8005da2:	e04f      	b.n	8005e44 <_printf_i+0x1ec>
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	1d11      	adds	r1, r2, #4
 8005da8:	6019      	str	r1, [r3, #0]
 8005daa:	6815      	ldr	r5, [r2, #0]
 8005dac:	2100      	movs	r1, #0
 8005dae:	6862      	ldr	r2, [r4, #4]
 8005db0:	0028      	movs	r0, r5
 8005db2:	f000 f859 	bl	8005e68 <memchr>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	d001      	beq.n	8005dbe <_printf_i+0x166>
 8005dba:	1b40      	subs	r0, r0, r5
 8005dbc:	6060      	str	r0, [r4, #4]
 8005dbe:	6863      	ldr	r3, [r4, #4]
 8005dc0:	6123      	str	r3, [r4, #16]
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	9a02      	ldr	r2, [sp, #8]
 8005dc6:	7013      	strb	r3, [r2, #0]
 8005dc8:	e03c      	b.n	8005e44 <_printf_i+0x1ec>
 8005dca:	6923      	ldr	r3, [r4, #16]
 8005dcc:	002a      	movs	r2, r5
 8005dce:	9904      	ldr	r1, [sp, #16]
 8005dd0:	9803      	ldr	r0, [sp, #12]
 8005dd2:	9d05      	ldr	r5, [sp, #20]
 8005dd4:	47a8      	blx	r5
 8005dd6:	1c43      	adds	r3, r0, #1
 8005dd8:	d03e      	beq.n	8005e58 <_printf_i+0x200>
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	079b      	lsls	r3, r3, #30
 8005dde:	d415      	bmi.n	8005e0c <_printf_i+0x1b4>
 8005de0:	9b07      	ldr	r3, [sp, #28]
 8005de2:	68e0      	ldr	r0, [r4, #12]
 8005de4:	4298      	cmp	r0, r3
 8005de6:	da39      	bge.n	8005e5c <_printf_i+0x204>
 8005de8:	0018      	movs	r0, r3
 8005dea:	e037      	b.n	8005e5c <_printf_i+0x204>
 8005dec:	0022      	movs	r2, r4
 8005dee:	2301      	movs	r3, #1
 8005df0:	3219      	adds	r2, #25
 8005df2:	9904      	ldr	r1, [sp, #16]
 8005df4:	9803      	ldr	r0, [sp, #12]
 8005df6:	9e05      	ldr	r6, [sp, #20]
 8005df8:	47b0      	blx	r6
 8005dfa:	1c43      	adds	r3, r0, #1
 8005dfc:	d02c      	beq.n	8005e58 <_printf_i+0x200>
 8005dfe:	3501      	adds	r5, #1
 8005e00:	68e3      	ldr	r3, [r4, #12]
 8005e02:	9a07      	ldr	r2, [sp, #28]
 8005e04:	1a9b      	subs	r3, r3, r2
 8005e06:	42ab      	cmp	r3, r5
 8005e08:	dcf0      	bgt.n	8005dec <_printf_i+0x194>
 8005e0a:	e7e9      	b.n	8005de0 <_printf_i+0x188>
 8005e0c:	2500      	movs	r5, #0
 8005e0e:	e7f7      	b.n	8005e00 <_printf_i+0x1a8>
 8005e10:	2800      	cmp	r0, #0
 8005e12:	d0ad      	beq.n	8005d70 <_printf_i+0x118>
 8005e14:	9d02      	ldr	r5, [sp, #8]
 8005e16:	0039      	movs	r1, r7
 8005e18:	f7fa f9fc 	bl	8000214 <__aeabi_uidivmod>
 8005e1c:	5c73      	ldrb	r3, [r6, r1]
 8005e1e:	3d01      	subs	r5, #1
 8005e20:	702b      	strb	r3, [r5, #0]
 8005e22:	2800      	cmp	r0, #0
 8005e24:	d1f7      	bne.n	8005e16 <_printf_i+0x1be>
 8005e26:	2f08      	cmp	r7, #8
 8005e28:	d109      	bne.n	8005e3e <_printf_i+0x1e6>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	07db      	lsls	r3, r3, #31
 8005e2e:	d506      	bpl.n	8005e3e <_printf_i+0x1e6>
 8005e30:	6863      	ldr	r3, [r4, #4]
 8005e32:	6922      	ldr	r2, [r4, #16]
 8005e34:	4293      	cmp	r3, r2
 8005e36:	dc02      	bgt.n	8005e3e <_printf_i+0x1e6>
 8005e38:	2330      	movs	r3, #48	; 0x30
 8005e3a:	3d01      	subs	r5, #1
 8005e3c:	702b      	strb	r3, [r5, #0]
 8005e3e:	9b02      	ldr	r3, [sp, #8]
 8005e40:	1b5b      	subs	r3, r3, r5
 8005e42:	6123      	str	r3, [r4, #16]
 8005e44:	9b05      	ldr	r3, [sp, #20]
 8005e46:	aa07      	add	r2, sp, #28
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	0021      	movs	r1, r4
 8005e4c:	9b04      	ldr	r3, [sp, #16]
 8005e4e:	9803      	ldr	r0, [sp, #12]
 8005e50:	f7ff fe94 	bl	8005b7c <_printf_common>
 8005e54:	1c43      	adds	r3, r0, #1
 8005e56:	d1b8      	bne.n	8005dca <_printf_i+0x172>
 8005e58:	2001      	movs	r0, #1
 8005e5a:	4240      	negs	r0, r0
 8005e5c:	b009      	add	sp, #36	; 0x24
 8005e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e60:	08006676 	.word	0x08006676
 8005e64:	08006687 	.word	0x08006687

08005e68 <memchr>:
 8005e68:	b2c9      	uxtb	r1, r1
 8005e6a:	1882      	adds	r2, r0, r2
 8005e6c:	4290      	cmp	r0, r2
 8005e6e:	d101      	bne.n	8005e74 <memchr+0xc>
 8005e70:	2000      	movs	r0, #0
 8005e72:	4770      	bx	lr
 8005e74:	7803      	ldrb	r3, [r0, #0]
 8005e76:	428b      	cmp	r3, r1
 8005e78:	d0fb      	beq.n	8005e72 <memchr+0xa>
 8005e7a:	3001      	adds	r0, #1
 8005e7c:	e7f6      	b.n	8005e6c <memchr+0x4>

08005e7e <memmove>:
 8005e7e:	b510      	push	{r4, lr}
 8005e80:	4288      	cmp	r0, r1
 8005e82:	d902      	bls.n	8005e8a <memmove+0xc>
 8005e84:	188b      	adds	r3, r1, r2
 8005e86:	4298      	cmp	r0, r3
 8005e88:	d303      	bcc.n	8005e92 <memmove+0x14>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	e007      	b.n	8005e9e <memmove+0x20>
 8005e8e:	5c8b      	ldrb	r3, [r1, r2]
 8005e90:	5483      	strb	r3, [r0, r2]
 8005e92:	3a01      	subs	r2, #1
 8005e94:	d2fb      	bcs.n	8005e8e <memmove+0x10>
 8005e96:	bd10      	pop	{r4, pc}
 8005e98:	5ccc      	ldrb	r4, [r1, r3]
 8005e9a:	54c4      	strb	r4, [r0, r3]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d1fa      	bne.n	8005e98 <memmove+0x1a>
 8005ea2:	e7f8      	b.n	8005e96 <memmove+0x18>

08005ea4 <_free_r>:
 8005ea4:	b570      	push	{r4, r5, r6, lr}
 8005ea6:	0005      	movs	r5, r0
 8005ea8:	2900      	cmp	r1, #0
 8005eaa:	d010      	beq.n	8005ece <_free_r+0x2a>
 8005eac:	1f0c      	subs	r4, r1, #4
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	da00      	bge.n	8005eb6 <_free_r+0x12>
 8005eb4:	18e4      	adds	r4, r4, r3
 8005eb6:	0028      	movs	r0, r5
 8005eb8:	f000 f8d4 	bl	8006064 <__malloc_lock>
 8005ebc:	4a1d      	ldr	r2, [pc, #116]	; (8005f34 <_free_r+0x90>)
 8005ebe:	6813      	ldr	r3, [r2, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d105      	bne.n	8005ed0 <_free_r+0x2c>
 8005ec4:	6063      	str	r3, [r4, #4]
 8005ec6:	6014      	str	r4, [r2, #0]
 8005ec8:	0028      	movs	r0, r5
 8005eca:	f000 f8cc 	bl	8006066 <__malloc_unlock>
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
 8005ed0:	42a3      	cmp	r3, r4
 8005ed2:	d909      	bls.n	8005ee8 <_free_r+0x44>
 8005ed4:	6821      	ldr	r1, [r4, #0]
 8005ed6:	1860      	adds	r0, r4, r1
 8005ed8:	4283      	cmp	r3, r0
 8005eda:	d1f3      	bne.n	8005ec4 <_free_r+0x20>
 8005edc:	6818      	ldr	r0, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	1841      	adds	r1, r0, r1
 8005ee2:	6021      	str	r1, [r4, #0]
 8005ee4:	e7ee      	b.n	8005ec4 <_free_r+0x20>
 8005ee6:	0013      	movs	r3, r2
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	2a00      	cmp	r2, #0
 8005eec:	d001      	beq.n	8005ef2 <_free_r+0x4e>
 8005eee:	42a2      	cmp	r2, r4
 8005ef0:	d9f9      	bls.n	8005ee6 <_free_r+0x42>
 8005ef2:	6819      	ldr	r1, [r3, #0]
 8005ef4:	1858      	adds	r0, r3, r1
 8005ef6:	42a0      	cmp	r0, r4
 8005ef8:	d10b      	bne.n	8005f12 <_free_r+0x6e>
 8005efa:	6820      	ldr	r0, [r4, #0]
 8005efc:	1809      	adds	r1, r1, r0
 8005efe:	1858      	adds	r0, r3, r1
 8005f00:	6019      	str	r1, [r3, #0]
 8005f02:	4282      	cmp	r2, r0
 8005f04:	d1e0      	bne.n	8005ec8 <_free_r+0x24>
 8005f06:	6810      	ldr	r0, [r2, #0]
 8005f08:	6852      	ldr	r2, [r2, #4]
 8005f0a:	1841      	adds	r1, r0, r1
 8005f0c:	6019      	str	r1, [r3, #0]
 8005f0e:	605a      	str	r2, [r3, #4]
 8005f10:	e7da      	b.n	8005ec8 <_free_r+0x24>
 8005f12:	42a0      	cmp	r0, r4
 8005f14:	d902      	bls.n	8005f1c <_free_r+0x78>
 8005f16:	230c      	movs	r3, #12
 8005f18:	602b      	str	r3, [r5, #0]
 8005f1a:	e7d5      	b.n	8005ec8 <_free_r+0x24>
 8005f1c:	6821      	ldr	r1, [r4, #0]
 8005f1e:	1860      	adds	r0, r4, r1
 8005f20:	4282      	cmp	r2, r0
 8005f22:	d103      	bne.n	8005f2c <_free_r+0x88>
 8005f24:	6810      	ldr	r0, [r2, #0]
 8005f26:	6852      	ldr	r2, [r2, #4]
 8005f28:	1841      	adds	r1, r0, r1
 8005f2a:	6021      	str	r1, [r4, #0]
 8005f2c:	6062      	str	r2, [r4, #4]
 8005f2e:	605c      	str	r4, [r3, #4]
 8005f30:	e7ca      	b.n	8005ec8 <_free_r+0x24>
 8005f32:	46c0      	nop			; (mov r8, r8)
 8005f34:	200000c0 	.word	0x200000c0

08005f38 <_malloc_r>:
 8005f38:	2303      	movs	r3, #3
 8005f3a:	b570      	push	{r4, r5, r6, lr}
 8005f3c:	1ccd      	adds	r5, r1, #3
 8005f3e:	439d      	bics	r5, r3
 8005f40:	3508      	adds	r5, #8
 8005f42:	0006      	movs	r6, r0
 8005f44:	2d0c      	cmp	r5, #12
 8005f46:	d21e      	bcs.n	8005f86 <_malloc_r+0x4e>
 8005f48:	250c      	movs	r5, #12
 8005f4a:	42a9      	cmp	r1, r5
 8005f4c:	d81d      	bhi.n	8005f8a <_malloc_r+0x52>
 8005f4e:	0030      	movs	r0, r6
 8005f50:	f000 f888 	bl	8006064 <__malloc_lock>
 8005f54:	4a25      	ldr	r2, [pc, #148]	; (8005fec <_malloc_r+0xb4>)
 8005f56:	6814      	ldr	r4, [r2, #0]
 8005f58:	0021      	movs	r1, r4
 8005f5a:	2900      	cmp	r1, #0
 8005f5c:	d119      	bne.n	8005f92 <_malloc_r+0x5a>
 8005f5e:	4c24      	ldr	r4, [pc, #144]	; (8005ff0 <_malloc_r+0xb8>)
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d103      	bne.n	8005f6e <_malloc_r+0x36>
 8005f66:	0030      	movs	r0, r6
 8005f68:	f000 f86a 	bl	8006040 <_sbrk_r>
 8005f6c:	6020      	str	r0, [r4, #0]
 8005f6e:	0029      	movs	r1, r5
 8005f70:	0030      	movs	r0, r6
 8005f72:	f000 f865 	bl	8006040 <_sbrk_r>
 8005f76:	1c43      	adds	r3, r0, #1
 8005f78:	d12b      	bne.n	8005fd2 <_malloc_r+0x9a>
 8005f7a:	230c      	movs	r3, #12
 8005f7c:	0030      	movs	r0, r6
 8005f7e:	6033      	str	r3, [r6, #0]
 8005f80:	f000 f871 	bl	8006066 <__malloc_unlock>
 8005f84:	e003      	b.n	8005f8e <_malloc_r+0x56>
 8005f86:	2d00      	cmp	r5, #0
 8005f88:	dadf      	bge.n	8005f4a <_malloc_r+0x12>
 8005f8a:	230c      	movs	r3, #12
 8005f8c:	6033      	str	r3, [r6, #0]
 8005f8e:	2000      	movs	r0, #0
 8005f90:	bd70      	pop	{r4, r5, r6, pc}
 8005f92:	680b      	ldr	r3, [r1, #0]
 8005f94:	1b5b      	subs	r3, r3, r5
 8005f96:	d419      	bmi.n	8005fcc <_malloc_r+0x94>
 8005f98:	2b0b      	cmp	r3, #11
 8005f9a:	d903      	bls.n	8005fa4 <_malloc_r+0x6c>
 8005f9c:	600b      	str	r3, [r1, #0]
 8005f9e:	18cc      	adds	r4, r1, r3
 8005fa0:	6025      	str	r5, [r4, #0]
 8005fa2:	e003      	b.n	8005fac <_malloc_r+0x74>
 8005fa4:	684b      	ldr	r3, [r1, #4]
 8005fa6:	428c      	cmp	r4, r1
 8005fa8:	d10d      	bne.n	8005fc6 <_malloc_r+0x8e>
 8005faa:	6013      	str	r3, [r2, #0]
 8005fac:	0030      	movs	r0, r6
 8005fae:	f000 f85a 	bl	8006066 <__malloc_unlock>
 8005fb2:	0020      	movs	r0, r4
 8005fb4:	2207      	movs	r2, #7
 8005fb6:	300b      	adds	r0, #11
 8005fb8:	1d23      	adds	r3, r4, #4
 8005fba:	4390      	bics	r0, r2
 8005fbc:	1ac3      	subs	r3, r0, r3
 8005fbe:	d0e7      	beq.n	8005f90 <_malloc_r+0x58>
 8005fc0:	425a      	negs	r2, r3
 8005fc2:	50e2      	str	r2, [r4, r3]
 8005fc4:	e7e4      	b.n	8005f90 <_malloc_r+0x58>
 8005fc6:	6063      	str	r3, [r4, #4]
 8005fc8:	000c      	movs	r4, r1
 8005fca:	e7ef      	b.n	8005fac <_malloc_r+0x74>
 8005fcc:	000c      	movs	r4, r1
 8005fce:	6849      	ldr	r1, [r1, #4]
 8005fd0:	e7c3      	b.n	8005f5a <_malloc_r+0x22>
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	1cc4      	adds	r4, r0, #3
 8005fd6:	439c      	bics	r4, r3
 8005fd8:	42a0      	cmp	r0, r4
 8005fda:	d0e1      	beq.n	8005fa0 <_malloc_r+0x68>
 8005fdc:	1a21      	subs	r1, r4, r0
 8005fde:	0030      	movs	r0, r6
 8005fe0:	f000 f82e 	bl	8006040 <_sbrk_r>
 8005fe4:	1c43      	adds	r3, r0, #1
 8005fe6:	d1db      	bne.n	8005fa0 <_malloc_r+0x68>
 8005fe8:	e7c7      	b.n	8005f7a <_malloc_r+0x42>
 8005fea:	46c0      	nop			; (mov r8, r8)
 8005fec:	200000c0 	.word	0x200000c0
 8005ff0:	200000c4 	.word	0x200000c4

08005ff4 <_realloc_r>:
 8005ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff6:	0007      	movs	r7, r0
 8005ff8:	000d      	movs	r5, r1
 8005ffa:	0016      	movs	r6, r2
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	d105      	bne.n	800600c <_realloc_r+0x18>
 8006000:	0011      	movs	r1, r2
 8006002:	f7ff ff99 	bl	8005f38 <_malloc_r>
 8006006:	0004      	movs	r4, r0
 8006008:	0020      	movs	r0, r4
 800600a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800600c:	2a00      	cmp	r2, #0
 800600e:	d103      	bne.n	8006018 <_realloc_r+0x24>
 8006010:	f7ff ff48 	bl	8005ea4 <_free_r>
 8006014:	0034      	movs	r4, r6
 8006016:	e7f7      	b.n	8006008 <_realloc_r+0x14>
 8006018:	f000 f826 	bl	8006068 <_malloc_usable_size_r>
 800601c:	002c      	movs	r4, r5
 800601e:	42b0      	cmp	r0, r6
 8006020:	d2f2      	bcs.n	8006008 <_realloc_r+0x14>
 8006022:	0031      	movs	r1, r6
 8006024:	0038      	movs	r0, r7
 8006026:	f7ff ff87 	bl	8005f38 <_malloc_r>
 800602a:	1e04      	subs	r4, r0, #0
 800602c:	d0ec      	beq.n	8006008 <_realloc_r+0x14>
 800602e:	0029      	movs	r1, r5
 8006030:	0032      	movs	r2, r6
 8006032:	f7ff fc11 	bl	8005858 <memcpy>
 8006036:	0029      	movs	r1, r5
 8006038:	0038      	movs	r0, r7
 800603a:	f7ff ff33 	bl	8005ea4 <_free_r>
 800603e:	e7e3      	b.n	8006008 <_realloc_r+0x14>

08006040 <_sbrk_r>:
 8006040:	2300      	movs	r3, #0
 8006042:	b570      	push	{r4, r5, r6, lr}
 8006044:	4c06      	ldr	r4, [pc, #24]	; (8006060 <_sbrk_r+0x20>)
 8006046:	0005      	movs	r5, r0
 8006048:	0008      	movs	r0, r1
 800604a:	6023      	str	r3, [r4, #0]
 800604c:	f7fb feea 	bl	8001e24 <_sbrk>
 8006050:	1c43      	adds	r3, r0, #1
 8006052:	d103      	bne.n	800605c <_sbrk_r+0x1c>
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d000      	beq.n	800605c <_sbrk_r+0x1c>
 800605a:	602b      	str	r3, [r5, #0]
 800605c:	bd70      	pop	{r4, r5, r6, pc}
 800605e:	46c0      	nop			; (mov r8, r8)
 8006060:	20000298 	.word	0x20000298

08006064 <__malloc_lock>:
 8006064:	4770      	bx	lr

08006066 <__malloc_unlock>:
 8006066:	4770      	bx	lr

08006068 <_malloc_usable_size_r>:
 8006068:	1f0b      	subs	r3, r1, #4
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	1f18      	subs	r0, r3, #4
 800606e:	2b00      	cmp	r3, #0
 8006070:	da01      	bge.n	8006076 <_malloc_usable_size_r+0xe>
 8006072:	580b      	ldr	r3, [r1, r0]
 8006074:	18c0      	adds	r0, r0, r3
 8006076:	4770      	bx	lr

08006078 <_init>:
 8006078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800607a:	46c0      	nop			; (mov r8, r8)
 800607c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800607e:	bc08      	pop	{r3}
 8006080:	469e      	mov	lr, r3
 8006082:	4770      	bx	lr

08006084 <_fini>:
 8006084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006086:	46c0      	nop			; (mov r8, r8)
 8006088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800608a:	bc08      	pop	{r3}
 800608c:	469e      	mov	lr, r3
 800608e:	4770      	bx	lr
