// Seed: 3496731871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign id_2 = 1;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    output wire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    input tri id_16
);
  wire id_18;
  wire id_19;
  always @(negedge id_11) begin
    $display(id_13);
  end
  module_0(
      id_19, id_19, id_19, id_18, id_18, id_18, id_18
  );
endmodule
