FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1999, 2000, 01, 02, 03 by Ralf Baechle
/* bench 20600.0.0 233202b5bdd0 */
/* bench 20600.0.1 a800f61ce46e */
/* bench 20600.0.2 0f7e50086ff2 */
/* bench 20600.0.3 6b3bbd112fe4 */
/* bench 20600.0.4 74677ebfeb53 */
/* bench 20600.0.5 4fe762d6bc91 */
/* bench 20600.0.6 e331410e4ce6 */
/* bench 20600.0.7 5df387f35c1f */
/* bench 20600.0.8 bf75eff22004 */
/* bench 13867.1.0 2dd56d98bebe */
/* bench 13867.1.1 d2cb0b02be1b */
/* bench 13867.1.2 7e4b3ba5ab63 */
/* bench 13867.1.3 bae6c58fbb6d */
/* bench 13867.1.4 9c25592b98e5 */
/* bench 13867.1.5 89f8ae3b468c */
/* bench 13867.1.6 9dbe15059656 */
#ifndef __ASM_MACH_IP27_IRQ_H
#define __ASM_MACH_IP27_IRQ_H

#define NR_IRQS 256

#include <asm/mach-generic/irq.h>

#define IP27_HUB_PEND0_IRQ	(MIPS_CPU_IRQ_BASE + 2)
#define IP27_HUB_PEND1_IRQ	(MIPS_CPU_IRQ_BASE + 3)
#define IP27_RT_TIMER_IRQ	(MIPS_CPU_IRQ_BASE + 4)

#define IP27_HUB_IRQ_BASE	(MIPS_CPU_IRQ_BASE + 8)
#define IP27_HUB_IRQ_COUNT	128

#endif /* __ASM_MACH_IP27_IRQ_H */
