****************************************
Report : Averaged Power
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec 18 18:33:10 2022
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           1.350e-04 4.759e-07    0.0199    0.0200 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 4.759e-07   ( 0.00%)
  Cell Internal Power  = 1.350e-04   ( 0.68%)
  Cell Leakage Power   =    0.0199   (99.32%)
                         ---------
Total Power            =    0.0200  (100.00%)

1
