; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target triple = "amdgcn-amd-amdhsa"

@global_smem = external local_unnamed_addr addrspace(3) global [0 x i8], align 16

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare !dbg !6 float @llvm.amdgcn.exp2.f32(float) #0

; Function Attrs: nofree norecurse nounwind
define amdgpu_kernel void @_attn_fwd(ptr addrspace(1) nocapture readonly %0, ptr addrspace(1) nocapture readonly %1, ptr addrspace(1) nocapture readonly %2, float %3, ptr addrspace(1) nocapture writeonly %4, ptr addrspace(1) nocapture writeonly %5, i32 %6, i32 %7, i32 %8, i32 %9, i32 %10, i32 %11, i32 %12, i32 %13, i32 %14, i32 %15, i32 %16, i32 %17, i32 %18, i32 %19) local_unnamed_addr #1 !dbg !9 {
  %21 = tail call i32 @llvm.amdgcn.workgroup.id.y(), !dbg !10
  %.frozen = freeze i32 %18, !dbg !11
  %22 = sdiv i32 %21, %.frozen, !dbg !11
  %23 = sext i32 %22 to i64, !dbg !12
  %24 = sext i32 %6 to i64, !dbg !13
  %25 = mul nsw i64 %23, %24, !dbg !13
  %26 = mul i32 %22, %.frozen, !dbg !14
  %.decomposed = sub i32 %21, %26, !dbg !14
  %27 = sext i32 %.decomposed to i64, !dbg !15
  %28 = sext i32 %7 to i64, !dbg !16
  %29 = mul nsw i64 %27, %28, !dbg !16
  %30 = add nsw i64 %29, %25, !dbg !17
  %31 = getelementptr half, ptr addrspace(1) %0, i64 %30, !dbg !18
  %32 = tail call i32 @llvm.amdgcn.workgroup.id.x(), !dbg !19
  %33 = shl i32 %32, 6, !dbg !20
  %34 = sext i32 %33 to i64, !dbg !21
  %35 = tail call i32 @llvm.amdgcn.workitem.id.x(), !dbg !22
  %36 = and i32 %35, 63, !dbg !22
  %37 = and i32 %35, 32, !dbg !22
  %38 = lshr exact i32 %37, 3, !dbg !22
  %39 = lshr i32 %35, 3, !dbg !22
  %40 = and i32 %39, 27, !dbg !22
  %41 = or disjoint i32 %40, %38, !dbg !22
  %42 = or disjoint i32 %41, 32, !dbg !22
  %43 = zext nneg i32 %41 to i64, !dbg !23
  %44 = zext nneg i32 %42 to i64, !dbg !23
  %45 = or disjoint i64 %43, %34, !dbg !23
  %46 = or disjoint i64 %44, %34, !dbg !23
  %47 = sext i32 %8 to i64, !dbg !21
  %48 = mul nsw i64 %45, %47, !dbg !23
  %49 = mul nsw i64 %46, %47, !dbg !23
  %50 = shl i32 %35, 3, !dbg !22
  %51 = and i32 %50, 56, !dbg !22
  %52 = zext nneg i32 %51 to i64, !dbg !23
  %53 = getelementptr half, ptr addrspace(1) %31, i64 %48, !dbg !23
  %54 = getelementptr half, ptr addrspace(1) %53, i64 %52, !dbg !23
  %55 = getelementptr half, ptr addrspace(1) %31, i64 %49, !dbg !23
  %56 = getelementptr half, ptr addrspace(1) %55, i64 %52, !dbg !23
  %57 = load <8 x half>, ptr addrspace(1) %54, align 16, !dbg !23
  %58 = load <8 x half>, ptr addrspace(1) %56, align 16, !dbg !23
  %59 = getelementptr half, ptr addrspace(1) %2, i64 %30, !dbg !24
  %60 = sext i32 %14 to i64, !dbg !25
  %61 = getelementptr half, ptr addrspace(1) %1, i64 %30, !dbg !26
  %62 = sext i32 %11 to i64, !dbg !27
  %63 = getelementptr half, ptr addrspace(1) %5, i64 %30, !dbg !28
  %64 = sext i32 %17 to i64, !dbg !29
  %65 = and i32 %35, 31, !dbg !22
  %66 = lshr i32 %35, 1, !dbg !22
  %67 = and i32 %66, 32, !dbg !22
  %68 = or disjoint i32 %67, %65, !dbg !22
  %69 = or disjoint i32 %38, 2, !dbg !22
  %70 = or disjoint i32 %38, 3, !dbg !22
  %71 = or disjoint i32 %38, 8, !dbg !22
  %72 = or disjoint i32 %38, 9, !dbg !22
  %73 = or disjoint i32 %38, 10, !dbg !22
  %74 = or disjoint i32 %38, 11, !dbg !22
  %75 = or disjoint i32 %38, 16, !dbg !22
  %76 = or disjoint i32 %38, 17, !dbg !22
  %77 = or disjoint i32 %38, 18, !dbg !22
  %78 = or disjoint i32 %38, 19, !dbg !22
  %79 = or disjoint i32 %38, 24, !dbg !22
  %80 = or disjoint i32 %38, 25, !dbg !22
  %81 = or disjoint i32 %38, 26, !dbg !22
  %82 = or disjoint i32 %38, 27, !dbg !22
  %83 = or disjoint i32 %38, 32, !dbg !22
  %84 = or disjoint i32 %38, 33, !dbg !22
  %85 = or disjoint i32 %38, 34, !dbg !22
  %86 = or disjoint i32 %38, 35, !dbg !22
  %87 = or disjoint i32 %38, 40, !dbg !22
  %88 = or disjoint i32 %38, 41, !dbg !22
  %89 = or disjoint i32 %38, 42, !dbg !22
  %90 = or disjoint i32 %38, 43, !dbg !22
  %91 = or disjoint i32 %38, 48, !dbg !22
  %92 = or disjoint i32 %38, 49, !dbg !22
  %93 = or disjoint i32 %38, 50, !dbg !22
  %94 = or disjoint i32 %38, 51, !dbg !22
  %95 = or disjoint i32 %38, 56, !dbg !22
  %96 = or disjoint i32 %38, 57, !dbg !22
  %97 = or disjoint i32 %38, 58, !dbg !22
  %98 = or disjoint i32 %38, 59, !dbg !22
  %99 = or disjoint i32 %33, %36, !dbg !30
  %100 = fmul float %3, 0x3FF7154760000000, !dbg !31
  %101 = zext nneg i32 %68 to i64, !dbg !23
  %102 = zext nneg i32 %38 to i64, !dbg !23
  %103 = zext nneg i32 %71 to i64, !dbg !23
  %104 = zext nneg i32 %75 to i64, !dbg !23
  %105 = zext nneg i32 %79 to i64, !dbg !23
  %106 = zext nneg i32 %83 to i64, !dbg !23
  %107 = zext nneg i32 %87 to i64, !dbg !23
  %108 = zext nneg i32 %91 to i64, !dbg !23
  %109 = zext nneg i32 %95 to i64, !dbg !23
  %110 = or disjoint i64 %101, %34, !dbg !23
  %111 = and i32 %66, 4, !dbg !23
  %112 = or disjoint i32 %51, %111, !dbg !23
  %113 = and i32 %66, 8, !dbg !23
  %114 = lshr exact i32 %37, 1, !dbg !23
  %115 = or disjoint i32 %114, %113, !dbg !23
  %116 = or disjoint i32 %115, %67, !dbg !23
  %117 = xor i32 %116, %112, !dbg !23
  %118 = shl nuw nsw i32 %41, 6, !dbg !23
  %119 = or disjoint i32 %117, %118, !dbg !23
  %120 = zext nneg i32 %119 to i64, !dbg !23
  %121 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %120, !dbg !23
  %122 = shufflevector <8 x half> %57, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !23
  store <4 x half> %122, ptr addrspace(3) %121, align 8, !dbg !23
  %123 = or disjoint i32 %51, 4, !dbg !23
  %124 = or disjoint i32 %115, %111, !dbg !23
  %125 = or disjoint i32 %124, %67, !dbg !23
  %126 = xor i32 %125, %123, !dbg !23
  %127 = or disjoint i32 %126, %118, !dbg !23
  %128 = zext nneg i32 %127 to i64, !dbg !23
  %129 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %128, !dbg !23
  %130 = shufflevector <8 x half> %57, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !23
  store <4 x half> %130, ptr addrspace(3) %129, align 8, !dbg !23
  %131 = or disjoint i32 %118, 2048, !dbg !23
  %132 = or disjoint i32 %117, %131, !dbg !23
  %133 = zext nneg i32 %132 to i64, !dbg !23
  %134 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %133, !dbg !23
  %135 = shufflevector <8 x half> %58, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !23
  store <4 x half> %135, ptr addrspace(3) %134, align 8, !dbg !23
  %136 = or disjoint i32 %126, %131, !dbg !23
  %137 = zext nneg i32 %136 to i64, !dbg !23
  %138 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %137, !dbg !23
  %139 = shufflevector <8 x half> %58, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !23
  store <4 x half> %139, ptr addrspace(3) %138, align 8, !dbg !23
  fence syncscope("workgroup") release, !dbg !23
  tail call void @llvm.amdgcn.s.barrier(), !dbg !23
  fence syncscope("workgroup") acquire, !dbg !23
  %140 = icmp ugt i32 %36, 31, !dbg !23
  %141 = zext i1 %140 to i32, !dbg !23
  %142 = and i32 %35, 15, !dbg !23
  %143 = xor i32 %142, %141, !dbg !23
  %144 = shl nuw nsw i32 %143, 2, !dbg !23
  %145 = shl nuw nsw i32 %68, 6, !dbg !23
  %146 = or disjoint i32 %144, %145, !dbg !23
  %147 = or disjoint i32 %141, 2, !dbg !23
  %148 = xor i32 %147, %142, !dbg !23
  %149 = shl nuw nsw i32 %148, 2, !dbg !23
  %150 = or disjoint i32 %149, %145, !dbg !23
  %151 = or disjoint i32 %141, 4, !dbg !23
  %152 = xor i32 %151, %142, !dbg !23
  %153 = shl nuw nsw i32 %152, 2, !dbg !23
  %154 = or disjoint i32 %153, %145, !dbg !23
  %155 = or disjoint i32 %141, 6, !dbg !23
  %156 = xor i32 %155, %142, !dbg !23
  %157 = shl nuw nsw i32 %156, 2, !dbg !23
  %158 = or disjoint i32 %157, %145, !dbg !23
  %159 = or disjoint i32 %141, 8, !dbg !23
  %160 = xor i32 %159, %142, !dbg !23
  %161 = shl nuw nsw i32 %160, 2, !dbg !23
  %162 = or disjoint i32 %161, %145, !dbg !23
  %163 = or disjoint i32 %141, 10, !dbg !23
  %164 = xor i32 %163, %142, !dbg !23
  %165 = shl nuw nsw i32 %164, 2, !dbg !23
  %166 = or disjoint i32 %165, %145, !dbg !23
  %167 = or disjoint i32 %141, 12, !dbg !23
  %168 = xor i32 %167, %142, !dbg !23
  %169 = shl nuw nsw i32 %168, 2, !dbg !23
  %170 = or disjoint i32 %169, %145, !dbg !23
  %171 = or disjoint i32 %141, 14, !dbg !23
  %172 = xor i32 %171, %142, !dbg !23
  %173 = shl nuw nsw i32 %172, 2, !dbg !23
  %174 = or disjoint i32 %173, %145, !dbg !23
  %175 = zext nneg i32 %146 to i64, !dbg !23
  %176 = getelementptr half, ptr addrspace(3) @global_smem, i64 %175, !dbg !23
  %177 = load <4 x half>, ptr addrspace(3) %176, align 8, !dbg !23
  %178 = zext nneg i32 %150 to i64, !dbg !23
  %179 = getelementptr half, ptr addrspace(3) @global_smem, i64 %178, !dbg !23
  %180 = load <4 x half>, ptr addrspace(3) %179, align 8, !dbg !23
  %181 = zext nneg i32 %154 to i64, !dbg !23
  %182 = getelementptr half, ptr addrspace(3) @global_smem, i64 %181, !dbg !23
  %183 = load <4 x half>, ptr addrspace(3) %182, align 8, !dbg !23
  %184 = zext nneg i32 %158 to i64, !dbg !23
  %185 = getelementptr half, ptr addrspace(3) @global_smem, i64 %184, !dbg !23
  %186 = load <4 x half>, ptr addrspace(3) %185, align 8, !dbg !23
  %187 = zext nneg i32 %162 to i64, !dbg !23
  %188 = getelementptr half, ptr addrspace(3) @global_smem, i64 %187, !dbg !23
  %189 = load <4 x half>, ptr addrspace(3) %188, align 8, !dbg !23
  %190 = zext nneg i32 %166 to i64, !dbg !23
  %191 = getelementptr half, ptr addrspace(3) @global_smem, i64 %190, !dbg !23
  %192 = load <4 x half>, ptr addrspace(3) %191, align 8, !dbg !23
  %193 = zext nneg i32 %170 to i64, !dbg !23
  %194 = getelementptr half, ptr addrspace(3) @global_smem, i64 %193, !dbg !23
  %195 = load <4 x half>, ptr addrspace(3) %194, align 8, !dbg !23
  %196 = zext nneg i32 %174 to i64, !dbg !23
  %197 = getelementptr half, ptr addrspace(3) @global_smem, i64 %196, !dbg !23
  %198 = load <4 x half>, ptr addrspace(3) %197, align 8, !dbg !23
  %invariant.gep = getelementptr half, ptr addrspace(1) %59, i64 %52, !dbg !32
  %invariant.gep72 = getelementptr half, ptr addrspace(1) %61, i64 %52, !dbg !32
  %199 = icmp sgt i32 %33, 0, !dbg !32
  br i1 %199, label %.lr.ph, label %._crit_edge, !dbg !32

.lr.ph:                                           ; preds = %20
  %200 = shl nuw nsw i32 %65, 6
  %201 = or disjoint i32 %144, %200
  %202 = or disjoint i32 %149, %200
  %203 = or disjoint i32 %153, %200
  %204 = or disjoint i32 %157, %200
  %205 = or disjoint i32 %161, %200
  %206 = or disjoint i32 %165, %200
  %207 = or disjoint i32 %169, %200
  %208 = or disjoint i32 %173, %200
  %209 = or disjoint i32 %200, 2048
  %210 = or disjoint i32 %144, %209
  %211 = or disjoint i32 %149, %209
  %212 = or disjoint i32 %153, %209
  %213 = or disjoint i32 %157, %209
  %214 = or disjoint i32 %161, %209
  %215 = or disjoint i32 %165, %209
  %216 = or disjoint i32 %169, %209
  %217 = or disjoint i32 %173, %209
  %218 = zext nneg i32 %201 to i64
  %219 = getelementptr half, ptr addrspace(3) @global_smem, i64 %218
  %220 = zext nneg i32 %202 to i64
  %221 = getelementptr half, ptr addrspace(3) @global_smem, i64 %220
  %222 = zext nneg i32 %203 to i64
  %223 = getelementptr half, ptr addrspace(3) @global_smem, i64 %222
  %224 = zext nneg i32 %204 to i64
  %225 = getelementptr half, ptr addrspace(3) @global_smem, i64 %224
  %226 = zext nneg i32 %205 to i64
  %227 = getelementptr half, ptr addrspace(3) @global_smem, i64 %226
  %228 = zext nneg i32 %206 to i64
  %229 = getelementptr half, ptr addrspace(3) @global_smem, i64 %228
  %230 = zext nneg i32 %207 to i64
  %231 = getelementptr half, ptr addrspace(3) @global_smem, i64 %230
  %232 = zext nneg i32 %208 to i64
  %233 = getelementptr half, ptr addrspace(3) @global_smem, i64 %232
  %234 = zext nneg i32 %210 to i64
  %235 = getelementptr half, ptr addrspace(3) @global_smem, i64 %234
  %236 = zext nneg i32 %211 to i64
  %237 = getelementptr half, ptr addrspace(3) @global_smem, i64 %236
  %238 = zext nneg i32 %212 to i64
  %239 = getelementptr half, ptr addrspace(3) @global_smem, i64 %238
  %240 = zext nneg i32 %213 to i64
  %241 = getelementptr half, ptr addrspace(3) @global_smem, i64 %240
  %242 = zext nneg i32 %214 to i64
  %243 = getelementptr half, ptr addrspace(3) @global_smem, i64 %242
  %244 = zext nneg i32 %215 to i64
  %245 = getelementptr half, ptr addrspace(3) @global_smem, i64 %244
  %246 = zext nneg i32 %216 to i64
  %247 = getelementptr half, ptr addrspace(3) @global_smem, i64 %246
  %248 = zext nneg i32 %217 to i64
  %249 = getelementptr half, ptr addrspace(3) @global_smem, i64 %248
  %250 = shl i32 %35, 2
  %251 = xor i32 %250, 128
  %252 = or disjoint i32 %118, %51
  %253 = zext nneg i32 %252 to i64
  %254 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %253
  %255 = or disjoint i32 %131, %51
  %256 = zext nneg i32 %255 to i64
  %257 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %256
  %258 = shl nuw nsw i32 %36, 3
  %259 = and i32 %258, 256
  %260 = or disjoint i32 %259, %65
  %261 = or disjoint i32 %260, 64
  %262 = or disjoint i32 %260, 128
  %263 = or disjoint i32 %260, 192
  %264 = or disjoint i32 %260, 512
  %265 = or disjoint i32 %260, 576
  %266 = or disjoint i32 %260, 640
  %267 = or disjoint i32 %260, 704
  %268 = or disjoint i32 %260, 1024
  %269 = or disjoint i32 %260, 1088
  %270 = or disjoint i32 %260, 1152
  %271 = or disjoint i32 %260, 1216
  %272 = or disjoint i32 %260, 1536
  %273 = or disjoint i32 %260, 1600
  %274 = or disjoint i32 %260, 1664
  %275 = or disjoint i32 %260, 1728
  %276 = or disjoint i32 %260, 2048
  %277 = or disjoint i32 %260, 2112
  %278 = or disjoint i32 %260, 2176
  %279 = or disjoint i32 %260, 2240
  %280 = or disjoint i32 %260, 2560
  %281 = or disjoint i32 %260, 2624
  %282 = or disjoint i32 %260, 2688
  %283 = or disjoint i32 %260, 2752
  %284 = or disjoint i32 %260, 3072
  %285 = or disjoint i32 %260, 3136
  %286 = or disjoint i32 %260, 3200
  %287 = or disjoint i32 %260, 3264
  %288 = or disjoint i32 %260, 3584
  %289 = or disjoint i32 %260, 3648
  %290 = or disjoint i32 %260, 3712
  %291 = or disjoint i32 %260, 3776
  %292 = or disjoint i32 %260, 32
  %293 = or disjoint i32 %260, 96
  %294 = or disjoint i32 %260, 160
  %295 = or disjoint i32 %260, 224
  %296 = or disjoint i32 %260, 544
  %297 = or disjoint i32 %260, 608
  %298 = or disjoint i32 %260, 672
  %299 = or disjoint i32 %260, 736
  %300 = or disjoint i32 %260, 1056
  %301 = or disjoint i32 %260, 1120
  %302 = or disjoint i32 %260, 1184
  %303 = or disjoint i32 %260, 1248
  %304 = or disjoint i32 %260, 1568
  %305 = or disjoint i32 %260, 1632
  %306 = or disjoint i32 %260, 1696
  %307 = or disjoint i32 %260, 1760
  %308 = or disjoint i32 %260, 2080
  %309 = or disjoint i32 %260, 2144
  %310 = or disjoint i32 %260, 2208
  %311 = or disjoint i32 %260, 2272
  %312 = or disjoint i32 %260, 2592
  %313 = or disjoint i32 %260, 2656
  %314 = or disjoint i32 %260, 2720
  %315 = or disjoint i32 %260, 2784
  %316 = or disjoint i32 %260, 3104
  %317 = or disjoint i32 %260, 3168
  %318 = or disjoint i32 %260, 3232
  %319 = or disjoint i32 %260, 3296
  %320 = or disjoint i32 %260, 3616
  %321 = or disjoint i32 %260, 3680
  %322 = or disjoint i32 %260, 3744
  %323 = or disjoint i32 %260, 3808
  %324 = zext nneg i32 %260 to i64
  %325 = getelementptr half, ptr addrspace(3) @global_smem, i64 %324
  %326 = zext nneg i32 %261 to i64
  %327 = getelementptr half, ptr addrspace(3) @global_smem, i64 %326
  %328 = zext nneg i32 %262 to i64
  %329 = getelementptr half, ptr addrspace(3) @global_smem, i64 %328
  %330 = zext nneg i32 %263 to i64
  %331 = getelementptr half, ptr addrspace(3) @global_smem, i64 %330
  %332 = zext nneg i32 %264 to i64
  %333 = getelementptr half, ptr addrspace(3) @global_smem, i64 %332
  %334 = zext nneg i32 %265 to i64
  %335 = getelementptr half, ptr addrspace(3) @global_smem, i64 %334
  %336 = zext nneg i32 %266 to i64
  %337 = getelementptr half, ptr addrspace(3) @global_smem, i64 %336
  %338 = zext nneg i32 %267 to i64
  %339 = getelementptr half, ptr addrspace(3) @global_smem, i64 %338
  %340 = zext nneg i32 %268 to i64
  %341 = getelementptr half, ptr addrspace(3) @global_smem, i64 %340
  %342 = zext nneg i32 %269 to i64
  %343 = getelementptr half, ptr addrspace(3) @global_smem, i64 %342
  %344 = zext nneg i32 %270 to i64
  %345 = getelementptr half, ptr addrspace(3) @global_smem, i64 %344
  %346 = zext nneg i32 %271 to i64
  %347 = getelementptr half, ptr addrspace(3) @global_smem, i64 %346
  %348 = zext nneg i32 %272 to i64
  %349 = getelementptr half, ptr addrspace(3) @global_smem, i64 %348
  %350 = zext nneg i32 %273 to i64
  %351 = getelementptr half, ptr addrspace(3) @global_smem, i64 %350
  %352 = zext nneg i32 %274 to i64
  %353 = getelementptr half, ptr addrspace(3) @global_smem, i64 %352
  %354 = zext nneg i32 %275 to i64
  %355 = getelementptr half, ptr addrspace(3) @global_smem, i64 %354
  %356 = zext nneg i32 %276 to i64
  %357 = getelementptr half, ptr addrspace(3) @global_smem, i64 %356
  %358 = zext nneg i32 %277 to i64
  %359 = getelementptr half, ptr addrspace(3) @global_smem, i64 %358
  %360 = zext nneg i32 %278 to i64
  %361 = getelementptr half, ptr addrspace(3) @global_smem, i64 %360
  %362 = zext nneg i32 %279 to i64
  %363 = getelementptr half, ptr addrspace(3) @global_smem, i64 %362
  %364 = zext nneg i32 %280 to i64
  %365 = getelementptr half, ptr addrspace(3) @global_smem, i64 %364
  %366 = zext nneg i32 %281 to i64
  %367 = getelementptr half, ptr addrspace(3) @global_smem, i64 %366
  %368 = zext nneg i32 %282 to i64
  %369 = getelementptr half, ptr addrspace(3) @global_smem, i64 %368
  %370 = zext nneg i32 %283 to i64
  %371 = getelementptr half, ptr addrspace(3) @global_smem, i64 %370
  %372 = zext nneg i32 %284 to i64
  %373 = getelementptr half, ptr addrspace(3) @global_smem, i64 %372
  %374 = zext nneg i32 %285 to i64
  %375 = getelementptr half, ptr addrspace(3) @global_smem, i64 %374
  %376 = zext nneg i32 %286 to i64
  %377 = getelementptr half, ptr addrspace(3) @global_smem, i64 %376
  %378 = zext nneg i32 %287 to i64
  %379 = getelementptr half, ptr addrspace(3) @global_smem, i64 %378
  %380 = zext nneg i32 %288 to i64
  %381 = getelementptr half, ptr addrspace(3) @global_smem, i64 %380
  %382 = zext nneg i32 %289 to i64
  %383 = getelementptr half, ptr addrspace(3) @global_smem, i64 %382
  %384 = zext nneg i32 %290 to i64
  %385 = getelementptr half, ptr addrspace(3) @global_smem, i64 %384
  %386 = zext nneg i32 %291 to i64
  %387 = getelementptr half, ptr addrspace(3) @global_smem, i64 %386
  %388 = zext nneg i32 %292 to i64
  %389 = getelementptr half, ptr addrspace(3) @global_smem, i64 %388
  %390 = zext nneg i32 %293 to i64
  %391 = getelementptr half, ptr addrspace(3) @global_smem, i64 %390
  %392 = zext nneg i32 %294 to i64
  %393 = getelementptr half, ptr addrspace(3) @global_smem, i64 %392
  %394 = zext nneg i32 %295 to i64
  %395 = getelementptr half, ptr addrspace(3) @global_smem, i64 %394
  %396 = zext nneg i32 %296 to i64
  %397 = getelementptr half, ptr addrspace(3) @global_smem, i64 %396
  %398 = zext nneg i32 %297 to i64
  %399 = getelementptr half, ptr addrspace(3) @global_smem, i64 %398
  %400 = zext nneg i32 %298 to i64
  %401 = getelementptr half, ptr addrspace(3) @global_smem, i64 %400
  %402 = zext nneg i32 %299 to i64
  %403 = getelementptr half, ptr addrspace(3) @global_smem, i64 %402
  %404 = zext nneg i32 %300 to i64
  %405 = getelementptr half, ptr addrspace(3) @global_smem, i64 %404
  %406 = zext nneg i32 %301 to i64
  %407 = getelementptr half, ptr addrspace(3) @global_smem, i64 %406
  %408 = zext nneg i32 %302 to i64
  %409 = getelementptr half, ptr addrspace(3) @global_smem, i64 %408
  %410 = zext nneg i32 %303 to i64
  %411 = getelementptr half, ptr addrspace(3) @global_smem, i64 %410
  %412 = zext nneg i32 %304 to i64
  %413 = getelementptr half, ptr addrspace(3) @global_smem, i64 %412
  %414 = zext nneg i32 %305 to i64
  %415 = getelementptr half, ptr addrspace(3) @global_smem, i64 %414
  %416 = zext nneg i32 %306 to i64
  %417 = getelementptr half, ptr addrspace(3) @global_smem, i64 %416
  %418 = zext nneg i32 %307 to i64
  %419 = getelementptr half, ptr addrspace(3) @global_smem, i64 %418
  %420 = zext nneg i32 %308 to i64
  %421 = getelementptr half, ptr addrspace(3) @global_smem, i64 %420
  %422 = zext nneg i32 %309 to i64
  %423 = getelementptr half, ptr addrspace(3) @global_smem, i64 %422
  %424 = zext nneg i32 %310 to i64
  %425 = getelementptr half, ptr addrspace(3) @global_smem, i64 %424
  %426 = zext nneg i32 %311 to i64
  %427 = getelementptr half, ptr addrspace(3) @global_smem, i64 %426
  %428 = zext nneg i32 %312 to i64
  %429 = getelementptr half, ptr addrspace(3) @global_smem, i64 %428
  %430 = zext nneg i32 %313 to i64
  %431 = getelementptr half, ptr addrspace(3) @global_smem, i64 %430
  %432 = zext nneg i32 %314 to i64
  %433 = getelementptr half, ptr addrspace(3) @global_smem, i64 %432
  %434 = zext nneg i32 %315 to i64
  %435 = getelementptr half, ptr addrspace(3) @global_smem, i64 %434
  %436 = zext nneg i32 %316 to i64
  %437 = getelementptr half, ptr addrspace(3) @global_smem, i64 %436
  %438 = zext nneg i32 %317 to i64
  %439 = getelementptr half, ptr addrspace(3) @global_smem, i64 %438
  %440 = zext nneg i32 %318 to i64
  %441 = getelementptr half, ptr addrspace(3) @global_smem, i64 %440
  %442 = zext nneg i32 %319 to i64
  %443 = getelementptr half, ptr addrspace(3) @global_smem, i64 %442
  %444 = zext nneg i32 %320 to i64
  %445 = getelementptr half, ptr addrspace(3) @global_smem, i64 %444
  %446 = zext nneg i32 %321 to i64
  %447 = getelementptr half, ptr addrspace(3) @global_smem, i64 %446
  %448 = zext nneg i32 %322 to i64
  %449 = getelementptr half, ptr addrspace(3) @global_smem, i64 %448
  %450 = zext nneg i32 %323 to i64
  %451 = getelementptr half, ptr addrspace(3) @global_smem, i64 %450
  br label %452, !dbg !32

452:                                              ; preds = %.lr.ph, %452
  %453 = phi i64 [ 0, %.lr.ph ], [ %990, %452 ]
  %454 = phi float [ 0xFFF0000000000000, %.lr.ph ], [ %586, %452 ]
  %455 = phi float [ 1.000000e+00, %.lr.ph ], [ %721, %452 ]
  %456 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %992, %452 ]
  %457 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %993, %452 ]
  %458 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %994, %452 ]
  %459 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %995, %452 ]
  %460 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %996, %452 ]
  %461 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %997, %452 ]
  %462 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %998, %452 ]
  %463 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %999, %452 ]
  %464 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1000, %452 ]
  %465 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1001, %452 ]
  %466 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1002, %452 ]
  %467 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1003, %452 ]
  %468 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1004, %452 ]
  %469 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1005, %452 ]
  %470 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1006, %452 ]
  %471 = phi <2 x float> [ zeroinitializer, %.lr.ph ], [ %1007, %452 ]
  %472 = or disjoint i64 %453, %43, !dbg !35
  %473 = or disjoint i64 %453, %44, !dbg !35
  %474 = mul i64 %472, %60, !dbg !35
  %475 = mul i64 %473, %60, !dbg !35
  %gep = getelementptr half, ptr addrspace(1) %invariant.gep, i64 %474, !dbg !35
  %gep71 = getelementptr half, ptr addrspace(1) %invariant.gep, i64 %475, !dbg !35
  %476 = load <8 x half>, ptr addrspace(1) %gep, align 16, !dbg !35
  %477 = load <8 x half>, ptr addrspace(1) %gep71, align 16, !dbg !35
  %478 = mul i64 %472, %62, !dbg !36
  %479 = mul i64 %473, %62, !dbg !36
  %gep73 = getelementptr half, ptr addrspace(1) %invariant.gep72, i64 %478, !dbg !36
  %gep75 = getelementptr half, ptr addrspace(1) %invariant.gep72, i64 %479, !dbg !36
  %480 = load <8 x half>, ptr addrspace(1) %gep73, align 16, !dbg !36
  %481 = load <8 x half>, ptr addrspace(1) %gep75, align 16, !dbg !36
  fence syncscope("workgroup") release, !dbg !36
  tail call void @llvm.amdgcn.s.barrier(), !dbg !36
  fence syncscope("workgroup") acquire, !dbg !36
  %482 = shufflevector <8 x half> %480, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !36
  store <4 x half> %482, ptr addrspace(3) %121, align 8, !dbg !36
  %483 = shufflevector <8 x half> %480, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !36
  store <4 x half> %483, ptr addrspace(3) %129, align 8, !dbg !36
  %484 = shufflevector <8 x half> %481, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !36
  store <4 x half> %484, ptr addrspace(3) %134, align 8, !dbg !36
  %485 = shufflevector <8 x half> %481, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !36
  store <4 x half> %485, ptr addrspace(3) %138, align 8, !dbg !36
  fence syncscope("workgroup") release, !dbg !36
  tail call void @llvm.amdgcn.s.barrier(), !dbg !36
  fence syncscope("workgroup") acquire, !dbg !36
  %486 = load <4 x half>, ptr addrspace(3) %219, align 8, !dbg !36
  %487 = load <4 x half>, ptr addrspace(3) %221, align 8, !dbg !36
  %488 = load <4 x half>, ptr addrspace(3) %223, align 8, !dbg !36
  %489 = load <4 x half>, ptr addrspace(3) %225, align 8, !dbg !36
  %490 = load <4 x half>, ptr addrspace(3) %227, align 8, !dbg !36
  %491 = load <4 x half>, ptr addrspace(3) %229, align 8, !dbg !36
  %492 = load <4 x half>, ptr addrspace(3) %231, align 8, !dbg !36
  %493 = load <4 x half>, ptr addrspace(3) %233, align 8, !dbg !36
  %494 = load <4 x half>, ptr addrspace(3) %235, align 8, !dbg !36
  %495 = load <4 x half>, ptr addrspace(3) %237, align 8, !dbg !36
  %496 = load <4 x half>, ptr addrspace(3) %239, align 8, !dbg !36
  %497 = load <4 x half>, ptr addrspace(3) %241, align 8, !dbg !36
  %498 = load <4 x half>, ptr addrspace(3) %243, align 8, !dbg !36
  %499 = load <4 x half>, ptr addrspace(3) %245, align 8, !dbg !36
  %500 = load <4 x half>, ptr addrspace(3) %247, align 8, !dbg !36
  %501 = load <4 x half>, ptr addrspace(3) %249, align 8, !dbg !36
  %502 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %486, <4 x half> %177, <16 x float> zeroinitializer, i32 0, i32 0, i32 0), !dbg !37
  %503 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %487, <4 x half> %180, <16 x float> %502, i32 0, i32 0, i32 0), !dbg !37
  %504 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %488, <4 x half> %183, <16 x float> %503, i32 0, i32 0, i32 0), !dbg !37
  %505 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %489, <4 x half> %186, <16 x float> %504, i32 0, i32 0, i32 0), !dbg !37
  %506 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %490, <4 x half> %189, <16 x float> %505, i32 0, i32 0, i32 0), !dbg !37
  %507 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %491, <4 x half> %192, <16 x float> %506, i32 0, i32 0, i32 0), !dbg !37
  %508 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %492, <4 x half> %195, <16 x float> %507, i32 0, i32 0, i32 0), !dbg !37
  %509 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %493, <4 x half> %198, <16 x float> %508, i32 0, i32 0, i32 0), !dbg !37
  %510 = extractelement <16 x float> %509, i64 0, !dbg !37
  %511 = extractelement <16 x float> %509, i64 1, !dbg !37
  %512 = extractelement <16 x float> %509, i64 2, !dbg !37
  %513 = extractelement <16 x float> %509, i64 3, !dbg !37
  %514 = extractelement <16 x float> %509, i64 4, !dbg !37
  %515 = extractelement <16 x float> %509, i64 5, !dbg !37
  %516 = extractelement <16 x float> %509, i64 6, !dbg !37
  %517 = extractelement <16 x float> %509, i64 7, !dbg !37
  %518 = extractelement <16 x float> %509, i64 8, !dbg !37
  %519 = extractelement <16 x float> %509, i64 9, !dbg !37
  %520 = extractelement <16 x float> %509, i64 10, !dbg !37
  %521 = extractelement <16 x float> %509, i64 11, !dbg !37
  %522 = extractelement <16 x float> %509, i64 12, !dbg !37
  %523 = extractelement <16 x float> %509, i64 13, !dbg !37
  %524 = extractelement <16 x float> %509, i64 14, !dbg !37
  %525 = extractelement <16 x float> %509, i64 15, !dbg !37
  %526 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %494, <4 x half> %177, <16 x float> zeroinitializer, i32 0, i32 0, i32 0), !dbg !37
  %527 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %495, <4 x half> %180, <16 x float> %526, i32 0, i32 0, i32 0), !dbg !37
  %528 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %496, <4 x half> %183, <16 x float> %527, i32 0, i32 0, i32 0), !dbg !37
  %529 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %497, <4 x half> %186, <16 x float> %528, i32 0, i32 0, i32 0), !dbg !37
  %530 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %498, <4 x half> %189, <16 x float> %529, i32 0, i32 0, i32 0), !dbg !37
  %531 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %499, <4 x half> %192, <16 x float> %530, i32 0, i32 0, i32 0), !dbg !37
  %532 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %500, <4 x half> %195, <16 x float> %531, i32 0, i32 0, i32 0), !dbg !37
  %533 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %501, <4 x half> %198, <16 x float> %532, i32 0, i32 0, i32 0), !dbg !37
  %534 = extractelement <16 x float> %533, i64 0, !dbg !37
  %535 = extractelement <16 x float> %533, i64 1, !dbg !37
  %536 = extractelement <16 x float> %533, i64 2, !dbg !37
  %537 = extractelement <16 x float> %533, i64 3, !dbg !37
  %538 = extractelement <16 x float> %533, i64 4, !dbg !37
  %539 = extractelement <16 x float> %533, i64 5, !dbg !37
  %540 = extractelement <16 x float> %533, i64 6, !dbg !37
  %541 = extractelement <16 x float> %533, i64 7, !dbg !37
  %542 = extractelement <16 x float> %533, i64 8, !dbg !37
  %543 = extractelement <16 x float> %533, i64 9, !dbg !37
  %544 = extractelement <16 x float> %533, i64 10, !dbg !37
  %545 = extractelement <16 x float> %533, i64 11, !dbg !37
  %546 = extractelement <16 x float> %533, i64 12, !dbg !37
  %547 = extractelement <16 x float> %533, i64 13, !dbg !37
  %548 = extractelement <16 x float> %533, i64 14, !dbg !37
  %549 = extractelement <16 x float> %533, i64 15, !dbg !37
  %550 = tail call float @llvm.maxnum.f32(float %510, float %511), !dbg !38
  %551 = tail call float @llvm.maxnum.f32(float %550, float %512), !dbg !38
  %552 = tail call float @llvm.maxnum.f32(float %551, float %513), !dbg !38
  %553 = tail call float @llvm.maxnum.f32(float %552, float %514), !dbg !38
  %554 = tail call float @llvm.maxnum.f32(float %553, float %515), !dbg !38
  %555 = tail call float @llvm.maxnum.f32(float %554, float %516), !dbg !38
  %556 = tail call float @llvm.maxnum.f32(float %555, float %517), !dbg !38
  %557 = tail call float @llvm.maxnum.f32(float %556, float %518), !dbg !38
  %558 = tail call float @llvm.maxnum.f32(float %557, float %519), !dbg !38
  %559 = tail call float @llvm.maxnum.f32(float %558, float %520), !dbg !38
  %560 = tail call float @llvm.maxnum.f32(float %559, float %521), !dbg !38
  %561 = tail call float @llvm.maxnum.f32(float %560, float %522), !dbg !38
  %562 = tail call float @llvm.maxnum.f32(float %561, float %523), !dbg !38
  %563 = tail call float @llvm.maxnum.f32(float %562, float %524), !dbg !38
  %564 = tail call float @llvm.maxnum.f32(float %563, float %525), !dbg !38
  %565 = tail call float @llvm.maxnum.f32(float %564, float %534), !dbg !38
  %566 = tail call float @llvm.maxnum.f32(float %565, float %535), !dbg !38
  %567 = tail call float @llvm.maxnum.f32(float %566, float %536), !dbg !38
  %568 = tail call float @llvm.maxnum.f32(float %567, float %537), !dbg !38
  %569 = tail call float @llvm.maxnum.f32(float %568, float %538), !dbg !38
  %570 = tail call float @llvm.maxnum.f32(float %569, float %539), !dbg !38
  %571 = tail call float @llvm.maxnum.f32(float %570, float %540), !dbg !38
  %572 = tail call float @llvm.maxnum.f32(float %571, float %541), !dbg !38
  %573 = tail call float @llvm.maxnum.f32(float %572, float %542), !dbg !38
  %574 = tail call float @llvm.maxnum.f32(float %573, float %543), !dbg !38
  %575 = tail call float @llvm.maxnum.f32(float %574, float %544), !dbg !38
  %576 = tail call float @llvm.maxnum.f32(float %575, float %545), !dbg !38
  %577 = tail call float @llvm.maxnum.f32(float %576, float %546), !dbg !38
  %578 = tail call float @llvm.maxnum.f32(float %577, float %547), !dbg !38
  %579 = tail call float @llvm.maxnum.f32(float %578, float %548), !dbg !38
  %580 = tail call float @llvm.maxnum.f32(float %579, float %549), !dbg !38
  %581 = bitcast float %580 to i32, !dbg !42
  %582 = tail call i32 @llvm.amdgcn.ds.bpermute(i32 %251, i32 %581), !dbg !42
  %583 = bitcast i32 %582 to float, !dbg !42
  %584 = tail call float @llvm.maxnum.f32(float %580, float %583), !dbg !38
  %585 = fmul float %100, %584, !dbg !43
  %586 = tail call float @llvm.maxnum.f32(float %454, float %585), !dbg !44
  %587 = fmul float %100, %510, !dbg !45
  %588 = fmul float %100, %511, !dbg !45
  %589 = fmul float %100, %512, !dbg !45
  %590 = fmul float %100, %513, !dbg !45
  %591 = fmul float %100, %514, !dbg !45
  %592 = fmul float %100, %515, !dbg !45
  %593 = fmul float %100, %516, !dbg !45
  %594 = fmul float %100, %517, !dbg !45
  %595 = fmul float %100, %518, !dbg !45
  %596 = fmul float %100, %519, !dbg !45
  %597 = fmul float %100, %520, !dbg !45
  %598 = fmul float %100, %521, !dbg !45
  %599 = fmul float %100, %522, !dbg !45
  %600 = fmul float %100, %523, !dbg !45
  %601 = fmul float %100, %524, !dbg !45
  %602 = fmul float %100, %525, !dbg !45
  %603 = fmul float %100, %534, !dbg !45
  %604 = fmul float %100, %535, !dbg !45
  %605 = fmul float %100, %536, !dbg !45
  %606 = fmul float %100, %537, !dbg !45
  %607 = fmul float %100, %538, !dbg !45
  %608 = fmul float %100, %539, !dbg !45
  %609 = fmul float %100, %540, !dbg !45
  %610 = fmul float %100, %541, !dbg !45
  %611 = fmul float %100, %542, !dbg !45
  %612 = fmul float %100, %543, !dbg !45
  %613 = fmul float %100, %544, !dbg !45
  %614 = fmul float %100, %545, !dbg !45
  %615 = fmul float %100, %546, !dbg !45
  %616 = fmul float %100, %547, !dbg !45
  %617 = fmul float %100, %548, !dbg !45
  %618 = fmul float %100, %549, !dbg !45
  %619 = fsub float %587, %586, !dbg !46
  %620 = fsub float %588, %586, !dbg !46
  %621 = fsub float %589, %586, !dbg !46
  %622 = fsub float %590, %586, !dbg !46
  %623 = fsub float %591, %586, !dbg !46
  %624 = fsub float %592, %586, !dbg !46
  %625 = fsub float %593, %586, !dbg !46
  %626 = fsub float %594, %586, !dbg !46
  %627 = fsub float %595, %586, !dbg !46
  %628 = fsub float %596, %586, !dbg !46
  %629 = fsub float %597, %586, !dbg !46
  %630 = fsub float %598, %586, !dbg !46
  %631 = fsub float %599, %586, !dbg !46
  %632 = fsub float %600, %586, !dbg !46
  %633 = fsub float %601, %586, !dbg !46
  %634 = fsub float %602, %586, !dbg !46
  %635 = fsub float %603, %586, !dbg !46
  %636 = fsub float %604, %586, !dbg !46
  %637 = fsub float %605, %586, !dbg !46
  %638 = fsub float %606, %586, !dbg !46
  %639 = fsub float %607, %586, !dbg !46
  %640 = fsub float %608, %586, !dbg !46
  %641 = fsub float %609, %586, !dbg !46
  %642 = fsub float %610, %586, !dbg !46
  %643 = fsub float %611, %586, !dbg !46
  %644 = fsub float %612, %586, !dbg !46
  %645 = fsub float %613, %586, !dbg !46
  %646 = fsub float %614, %586, !dbg !46
  %647 = fsub float %615, %586, !dbg !46
  %648 = fsub float %616, %586, !dbg !46
  %649 = fsub float %617, %586, !dbg !46
  %650 = fsub float %618, %586, !dbg !46
  %651 = tail call float @llvm.amdgcn.exp2.f32(float %619), !dbg !47
  %652 = tail call float @llvm.amdgcn.exp2.f32(float %620), !dbg !47
  %653 = tail call float @llvm.amdgcn.exp2.f32(float %621), !dbg !47
  %654 = tail call float @llvm.amdgcn.exp2.f32(float %622), !dbg !47
  %655 = tail call float @llvm.amdgcn.exp2.f32(float %623), !dbg !47
  %656 = tail call float @llvm.amdgcn.exp2.f32(float %624), !dbg !47
  %657 = tail call float @llvm.amdgcn.exp2.f32(float %625), !dbg !47
  %658 = tail call float @llvm.amdgcn.exp2.f32(float %626), !dbg !47
  %659 = tail call float @llvm.amdgcn.exp2.f32(float %627), !dbg !47
  %660 = tail call float @llvm.amdgcn.exp2.f32(float %628), !dbg !47
  %661 = tail call float @llvm.amdgcn.exp2.f32(float %629), !dbg !47
  %662 = tail call float @llvm.amdgcn.exp2.f32(float %630), !dbg !47
  %663 = tail call float @llvm.amdgcn.exp2.f32(float %631), !dbg !47
  %664 = tail call float @llvm.amdgcn.exp2.f32(float %632), !dbg !47
  %665 = tail call float @llvm.amdgcn.exp2.f32(float %633), !dbg !47
  %666 = tail call float @llvm.amdgcn.exp2.f32(float %634), !dbg !47
  %667 = tail call float @llvm.amdgcn.exp2.f32(float %635), !dbg !47
  %668 = tail call float @llvm.amdgcn.exp2.f32(float %636), !dbg !47
  %669 = tail call float @llvm.amdgcn.exp2.f32(float %637), !dbg !47
  %670 = tail call float @llvm.amdgcn.exp2.f32(float %638), !dbg !47
  %671 = tail call float @llvm.amdgcn.exp2.f32(float %639), !dbg !47
  %672 = tail call float @llvm.amdgcn.exp2.f32(float %640), !dbg !47
  %673 = tail call float @llvm.amdgcn.exp2.f32(float %641), !dbg !47
  %674 = tail call float @llvm.amdgcn.exp2.f32(float %642), !dbg !47
  %675 = tail call float @llvm.amdgcn.exp2.f32(float %643), !dbg !47
  %676 = tail call float @llvm.amdgcn.exp2.f32(float %644), !dbg !47
  %677 = tail call float @llvm.amdgcn.exp2.f32(float %645), !dbg !47
  %678 = tail call float @llvm.amdgcn.exp2.f32(float %646), !dbg !47
  %679 = tail call float @llvm.amdgcn.exp2.f32(float %647), !dbg !47
  %680 = tail call float @llvm.amdgcn.exp2.f32(float %648), !dbg !47
  %681 = tail call float @llvm.amdgcn.exp2.f32(float %649), !dbg !47
  %682 = tail call float @llvm.amdgcn.exp2.f32(float %650), !dbg !47
  %683 = fadd float %651, %652, !dbg !48
  %684 = fadd float %653, %683, !dbg !48
  %685 = fadd float %654, %684, !dbg !48
  %686 = fadd float %655, %685, !dbg !48
  %687 = fadd float %656, %686, !dbg !48
  %688 = fadd float %657, %687, !dbg !48
  %689 = fadd float %658, %688, !dbg !48
  %690 = fadd float %659, %689, !dbg !48
  %691 = fadd float %660, %690, !dbg !48
  %692 = fadd float %661, %691, !dbg !48
  %693 = fadd float %662, %692, !dbg !48
  %694 = fadd float %663, %693, !dbg !48
  %695 = fadd float %664, %694, !dbg !48
  %696 = fadd float %665, %695, !dbg !48
  %697 = fadd float %666, %696, !dbg !48
  %698 = fadd float %667, %697, !dbg !48
  %699 = fadd float %668, %698, !dbg !48
  %700 = fadd float %669, %699, !dbg !48
  %701 = fadd float %670, %700, !dbg !48
  %702 = fadd float %671, %701, !dbg !48
  %703 = fadd float %672, %702, !dbg !48
  %704 = fadd float %673, %703, !dbg !48
  %705 = fadd float %674, %704, !dbg !48
  %706 = fadd float %675, %705, !dbg !48
  %707 = fadd float %676, %706, !dbg !48
  %708 = fadd float %677, %707, !dbg !48
  %709 = fadd float %678, %708, !dbg !48
  %710 = fadd float %679, %709, !dbg !48
  %711 = fadd float %680, %710, !dbg !48
  %712 = fadd float %681, %711, !dbg !48
  %713 = fadd float %682, %712, !dbg !48
  %714 = bitcast float %713 to i32, !dbg !49
  %715 = tail call i32 @llvm.amdgcn.ds.bpermute(i32 %251, i32 %714), !dbg !49
  %716 = bitcast i32 %715 to float, !dbg !49
  %717 = fadd float %713, %716, !dbg !48
  %718 = fsub float %454, %586, !dbg !50
  %719 = tail call float @llvm.amdgcn.exp2.f32(float %718), !dbg !51
  %720 = fmul float %455, %719, !dbg !52
  %721 = fadd float %720, %717, !dbg !53
  %722 = insertelement <2 x float> poison, float %719, i64 0, !dbg !54
  %723 = shufflevector <2 x float> %722, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !54
  %724 = fmul <2 x float> %464, %723, !dbg !54
  %725 = fmul <2 x float> %465, %723, !dbg !54
  %726 = fmul <2 x float> %466, %723, !dbg !54
  %727 = fmul <2 x float> %467, %723, !dbg !54
  %728 = fmul <2 x float> %468, %723, !dbg !54
  %729 = fmul <2 x float> %469, %723, !dbg !54
  %730 = fmul <2 x float> %470, %723, !dbg !54
  %731 = fmul <2 x float> %471, %723, !dbg !54
  %732 = fmul <2 x float> %456, %723, !dbg !54
  %733 = fmul <2 x float> %457, %723, !dbg !54
  %734 = fmul <2 x float> %458, %723, !dbg !54
  %735 = fmul <2 x float> %459, %723, !dbg !54
  %736 = fmul <2 x float> %460, %723, !dbg !54
  %737 = fmul <2 x float> %461, %723, !dbg !54
  %738 = fmul <2 x float> %462, %723, !dbg !54
  %739 = fmul <2 x float> %463, %723, !dbg !54
  fence syncscope("workgroup") release, !dbg !35
  tail call void @llvm.amdgcn.s.barrier(), !dbg !35
  fence syncscope("workgroup") acquire, !dbg !35
  store <8 x half> %476, ptr addrspace(3) %254, align 16, !dbg !35
  store <8 x half> %477, ptr addrspace(3) %257, align 16, !dbg !35
  fence syncscope("workgroup") release, !dbg !35
  tail call void @llvm.amdgcn.s.barrier(), !dbg !35
  fence syncscope("workgroup") acquire, !dbg !35
  %740 = load <1 x half>, ptr addrspace(3) %325, align 2, !dbg !35
  %741 = load <1 x half>, ptr addrspace(3) %327, align 2, !dbg !35
  %742 = load <1 x half>, ptr addrspace(3) %329, align 2, !dbg !35
  %743 = shufflevector <1 x half> %742, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %744 = load <1 x half>, ptr addrspace(3) %331, align 2, !dbg !35
  %745 = shufflevector <1 x half> %744, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %746 = load <1 x half>, ptr addrspace(3) %333, align 2, !dbg !35
  %747 = load <1 x half>, ptr addrspace(3) %335, align 2, !dbg !35
  %748 = load <1 x half>, ptr addrspace(3) %337, align 2, !dbg !35
  %749 = shufflevector <1 x half> %748, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %750 = load <1 x half>, ptr addrspace(3) %339, align 2, !dbg !35
  %751 = shufflevector <1 x half> %750, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %752 = load <1 x half>, ptr addrspace(3) %341, align 2, !dbg !35
  %753 = load <1 x half>, ptr addrspace(3) %343, align 2, !dbg !35
  %754 = load <1 x half>, ptr addrspace(3) %345, align 2, !dbg !35
  %755 = shufflevector <1 x half> %754, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %756 = load <1 x half>, ptr addrspace(3) %347, align 2, !dbg !35
  %757 = shufflevector <1 x half> %756, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %758 = load <1 x half>, ptr addrspace(3) %349, align 2, !dbg !35
  %759 = load <1 x half>, ptr addrspace(3) %351, align 2, !dbg !35
  %760 = load <1 x half>, ptr addrspace(3) %353, align 2, !dbg !35
  %761 = shufflevector <1 x half> %760, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %762 = load <1 x half>, ptr addrspace(3) %355, align 2, !dbg !35
  %763 = shufflevector <1 x half> %762, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %764 = load <1 x half>, ptr addrspace(3) %357, align 2, !dbg !35
  %765 = load <1 x half>, ptr addrspace(3) %359, align 2, !dbg !35
  %766 = load <1 x half>, ptr addrspace(3) %361, align 2, !dbg !35
  %767 = shufflevector <1 x half> %766, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %768 = load <1 x half>, ptr addrspace(3) %363, align 2, !dbg !35
  %769 = shufflevector <1 x half> %768, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %770 = load <1 x half>, ptr addrspace(3) %365, align 2, !dbg !35
  %771 = load <1 x half>, ptr addrspace(3) %367, align 2, !dbg !35
  %772 = load <1 x half>, ptr addrspace(3) %369, align 2, !dbg !35
  %773 = shufflevector <1 x half> %772, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %774 = load <1 x half>, ptr addrspace(3) %371, align 2, !dbg !35
  %775 = shufflevector <1 x half> %774, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %776 = load <1 x half>, ptr addrspace(3) %373, align 2, !dbg !35
  %777 = load <1 x half>, ptr addrspace(3) %375, align 2, !dbg !35
  %778 = load <1 x half>, ptr addrspace(3) %377, align 2, !dbg !35
  %779 = shufflevector <1 x half> %778, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %780 = load <1 x half>, ptr addrspace(3) %379, align 2, !dbg !35
  %781 = shufflevector <1 x half> %780, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %782 = load <1 x half>, ptr addrspace(3) %381, align 2, !dbg !35
  %783 = load <1 x half>, ptr addrspace(3) %383, align 2, !dbg !35
  %784 = load <1 x half>, ptr addrspace(3) %385, align 2, !dbg !35
  %785 = shufflevector <1 x half> %784, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %786 = load <1 x half>, ptr addrspace(3) %387, align 2, !dbg !35
  %787 = shufflevector <1 x half> %786, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %788 = load <1 x half>, ptr addrspace(3) %389, align 2, !dbg !35
  %789 = load <1 x half>, ptr addrspace(3) %391, align 2, !dbg !35
  %790 = load <1 x half>, ptr addrspace(3) %393, align 2, !dbg !35
  %791 = shufflevector <1 x half> %790, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %792 = load <1 x half>, ptr addrspace(3) %395, align 2, !dbg !35
  %793 = shufflevector <1 x half> %792, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %794 = load <1 x half>, ptr addrspace(3) %397, align 2, !dbg !35
  %795 = load <1 x half>, ptr addrspace(3) %399, align 2, !dbg !35
  %796 = load <1 x half>, ptr addrspace(3) %401, align 2, !dbg !35
  %797 = shufflevector <1 x half> %796, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %798 = load <1 x half>, ptr addrspace(3) %403, align 2, !dbg !35
  %799 = shufflevector <1 x half> %798, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %800 = load <1 x half>, ptr addrspace(3) %405, align 2, !dbg !35
  %801 = load <1 x half>, ptr addrspace(3) %407, align 2, !dbg !35
  %802 = load <1 x half>, ptr addrspace(3) %409, align 2, !dbg !35
  %803 = shufflevector <1 x half> %802, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %804 = load <1 x half>, ptr addrspace(3) %411, align 2, !dbg !35
  %805 = shufflevector <1 x half> %804, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %806 = load <1 x half>, ptr addrspace(3) %413, align 2, !dbg !35
  %807 = load <1 x half>, ptr addrspace(3) %415, align 2, !dbg !35
  %808 = load <1 x half>, ptr addrspace(3) %417, align 2, !dbg !35
  %809 = shufflevector <1 x half> %808, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %810 = load <1 x half>, ptr addrspace(3) %419, align 2, !dbg !35
  %811 = shufflevector <1 x half> %810, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %812 = load <1 x half>, ptr addrspace(3) %421, align 2, !dbg !35
  %813 = load <1 x half>, ptr addrspace(3) %423, align 2, !dbg !35
  %814 = load <1 x half>, ptr addrspace(3) %425, align 2, !dbg !35
  %815 = shufflevector <1 x half> %814, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %816 = load <1 x half>, ptr addrspace(3) %427, align 2, !dbg !35
  %817 = shufflevector <1 x half> %816, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %818 = load <1 x half>, ptr addrspace(3) %429, align 2, !dbg !35
  %819 = load <1 x half>, ptr addrspace(3) %431, align 2, !dbg !35
  %820 = load <1 x half>, ptr addrspace(3) %433, align 2, !dbg !35
  %821 = shufflevector <1 x half> %820, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %822 = load <1 x half>, ptr addrspace(3) %435, align 2, !dbg !35
  %823 = shufflevector <1 x half> %822, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %824 = load <1 x half>, ptr addrspace(3) %437, align 2, !dbg !35
  %825 = load <1 x half>, ptr addrspace(3) %439, align 2, !dbg !35
  %826 = load <1 x half>, ptr addrspace(3) %441, align 2, !dbg !35
  %827 = shufflevector <1 x half> %826, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %828 = load <1 x half>, ptr addrspace(3) %443, align 2, !dbg !35
  %829 = shufflevector <1 x half> %828, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %830 = load <1 x half>, ptr addrspace(3) %445, align 2, !dbg !35
  %831 = load <1 x half>, ptr addrspace(3) %447, align 2, !dbg !35
  %832 = load <1 x half>, ptr addrspace(3) %449, align 2, !dbg !35
  %833 = shufflevector <1 x half> %832, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %834 = load <1 x half>, ptr addrspace(3) %451, align 2, !dbg !35
  %835 = shufflevector <1 x half> %834, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %836 = fptrunc float %651 to half, !dbg !55
  %837 = fptrunc float %652 to half, !dbg !55
  %838 = fptrunc float %653 to half, !dbg !55
  %839 = fptrunc float %654 to half, !dbg !55
  %840 = fptrunc float %655 to half, !dbg !55
  %841 = fptrunc float %656 to half, !dbg !55
  %842 = fptrunc float %657 to half, !dbg !55
  %843 = fptrunc float %658 to half, !dbg !55
  %844 = fptrunc float %659 to half, !dbg !55
  %845 = fptrunc float %660 to half, !dbg !55
  %846 = fptrunc float %661 to half, !dbg !55
  %847 = fptrunc float %662 to half, !dbg !55
  %848 = fptrunc float %663 to half, !dbg !55
  %849 = fptrunc float %664 to half, !dbg !55
  %850 = fptrunc float %665 to half, !dbg !55
  %851 = fptrunc float %666 to half, !dbg !55
  %852 = fptrunc float %667 to half, !dbg !55
  %853 = fptrunc float %668 to half, !dbg !55
  %854 = fptrunc float %669 to half, !dbg !55
  %855 = fptrunc float %670 to half, !dbg !55
  %856 = fptrunc float %671 to half, !dbg !55
  %857 = fptrunc float %672 to half, !dbg !55
  %858 = fptrunc float %673 to half, !dbg !55
  %859 = fptrunc float %674 to half, !dbg !55
  %860 = fptrunc float %675 to half, !dbg !55
  %861 = fptrunc float %676 to half, !dbg !55
  %862 = fptrunc float %677 to half, !dbg !55
  %863 = fptrunc float %678 to half, !dbg !55
  %864 = fptrunc float %679 to half, !dbg !55
  %865 = fptrunc float %680 to half, !dbg !55
  %866 = fptrunc float %681 to half, !dbg !55
  %867 = fptrunc float %682 to half, !dbg !55
  %868 = insertelement <4 x half> poison, half %836, i64 0, !dbg !56
  %869 = insertelement <4 x half> %868, half %837, i64 1, !dbg !56
  %870 = insertelement <4 x half> %869, half %838, i64 2, !dbg !56
  %871 = insertelement <4 x half> %870, half %839, i64 3, !dbg !56
  %872 = insertelement <4 x half> poison, half %840, i64 0, !dbg !56
  %873 = insertelement <4 x half> %872, half %841, i64 1, !dbg !56
  %874 = insertelement <4 x half> %873, half %842, i64 2, !dbg !56
  %875 = insertelement <4 x half> %874, half %843, i64 3, !dbg !56
  %876 = insertelement <4 x half> poison, half %844, i64 0, !dbg !56
  %877 = insertelement <4 x half> %876, half %845, i64 1, !dbg !56
  %878 = insertelement <4 x half> %877, half %846, i64 2, !dbg !56
  %879 = insertelement <4 x half> %878, half %847, i64 3, !dbg !56
  %880 = insertelement <4 x half> poison, half %848, i64 0, !dbg !56
  %881 = insertelement <4 x half> %880, half %849, i64 1, !dbg !56
  %882 = insertelement <4 x half> %881, half %850, i64 2, !dbg !56
  %883 = insertelement <4 x half> %882, half %851, i64 3, !dbg !56
  %884 = insertelement <4 x half> poison, half %852, i64 0, !dbg !56
  %885 = insertelement <4 x half> %884, half %853, i64 1, !dbg !56
  %886 = insertelement <4 x half> %885, half %854, i64 2, !dbg !56
  %887 = insertelement <4 x half> %886, half %855, i64 3, !dbg !56
  %888 = insertelement <4 x half> poison, half %856, i64 0, !dbg !56
  %889 = insertelement <4 x half> %888, half %857, i64 1, !dbg !56
  %890 = insertelement <4 x half> %889, half %858, i64 2, !dbg !56
  %891 = insertelement <4 x half> %890, half %859, i64 3, !dbg !56
  %892 = insertelement <4 x half> poison, half %860, i64 0, !dbg !56
  %893 = insertelement <4 x half> %892, half %861, i64 1, !dbg !56
  %894 = insertelement <4 x half> %893, half %862, i64 2, !dbg !56
  %895 = insertelement <4 x half> %894, half %863, i64 3, !dbg !56
  %896 = insertelement <4 x half> poison, half %864, i64 0, !dbg !56
  %897 = insertelement <4 x half> %896, half %865, i64 1, !dbg !56
  %898 = insertelement <4 x half> %897, half %866, i64 2, !dbg !56
  %899 = insertelement <4 x half> %898, half %867, i64 3, !dbg !56
  %900 = shufflevector <1 x half> %740, <1 x half> %741, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %901 = shufflevector <4 x half> %900, <4 x half> %743, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %902 = shufflevector <4 x half> %901, <4 x half> %745, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %903 = shufflevector <1 x half> %746, <1 x half> %747, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %904 = shufflevector <4 x half> %903, <4 x half> %749, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %905 = shufflevector <4 x half> %904, <4 x half> %751, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %906 = shufflevector <1 x half> %752, <1 x half> %753, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %907 = shufflevector <4 x half> %906, <4 x half> %755, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %908 = shufflevector <4 x half> %907, <4 x half> %757, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %909 = shufflevector <1 x half> %758, <1 x half> %759, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %910 = shufflevector <4 x half> %909, <4 x half> %761, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %911 = shufflevector <4 x half> %910, <4 x half> %763, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %912 = shufflevector <1 x half> %764, <1 x half> %765, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %913 = shufflevector <4 x half> %912, <4 x half> %767, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %914 = shufflevector <4 x half> %913, <4 x half> %769, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %915 = shufflevector <1 x half> %770, <1 x half> %771, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %916 = shufflevector <4 x half> %915, <4 x half> %773, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %917 = shufflevector <4 x half> %916, <4 x half> %775, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %918 = shufflevector <1 x half> %776, <1 x half> %777, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %919 = shufflevector <4 x half> %918, <4 x half> %779, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %920 = shufflevector <4 x half> %919, <4 x half> %781, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %921 = shufflevector <1 x half> %782, <1 x half> %783, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %922 = shufflevector <4 x half> %921, <4 x half> %785, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %923 = shufflevector <4 x half> %922, <4 x half> %787, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %924 = shufflevector <1 x half> %788, <1 x half> %789, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %925 = shufflevector <4 x half> %924, <4 x half> %791, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %926 = shufflevector <4 x half> %925, <4 x half> %793, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %927 = shufflevector <1 x half> %794, <1 x half> %795, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %928 = shufflevector <4 x half> %927, <4 x half> %797, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %929 = shufflevector <4 x half> %928, <4 x half> %799, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %930 = shufflevector <1 x half> %800, <1 x half> %801, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %931 = shufflevector <4 x half> %930, <4 x half> %803, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %932 = shufflevector <4 x half> %931, <4 x half> %805, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %933 = shufflevector <1 x half> %806, <1 x half> %807, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %934 = shufflevector <4 x half> %933, <4 x half> %809, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %935 = shufflevector <4 x half> %934, <4 x half> %811, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %936 = shufflevector <1 x half> %812, <1 x half> %813, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %937 = shufflevector <4 x half> %936, <4 x half> %815, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %938 = shufflevector <4 x half> %937, <4 x half> %817, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %939 = shufflevector <1 x half> %818, <1 x half> %819, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %940 = shufflevector <4 x half> %939, <4 x half> %821, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %941 = shufflevector <4 x half> %940, <4 x half> %823, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %942 = shufflevector <1 x half> %824, <1 x half> %825, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %943 = shufflevector <4 x half> %942, <4 x half> %827, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %944 = shufflevector <4 x half> %943, <4 x half> %829, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %945 = shufflevector <1 x half> %830, <1 x half> %831, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !56
  %946 = shufflevector <4 x half> %945, <4 x half> %833, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !56
  %947 = shufflevector <4 x half> %946, <4 x half> %835, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !56
  %948 = shufflevector <2 x float> %724, <2 x float> %725, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %949 = shufflevector <2 x float> %726, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %950 = shufflevector <16 x float> %948, <16 x float> %949, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %951 = shufflevector <2 x float> %727, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %952 = shufflevector <16 x float> %950, <16 x float> %951, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %953 = shufflevector <2 x float> %728, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %954 = shufflevector <16 x float> %952, <16 x float> %953, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %955 = shufflevector <2 x float> %729, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %956 = shufflevector <16 x float> %954, <16 x float> %955, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %957 = shufflevector <2 x float> %730, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %958 = shufflevector <16 x float> %956, <16 x float> %957, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !56
  %959 = shufflevector <2 x float> %731, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %960 = shufflevector <16 x float> %958, <16 x float> %959, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !56
  %961 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %902, <4 x half> %871, <16 x float> %960, i32 0, i32 0, i32 0), !dbg !56
  %962 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %905, <4 x half> %875, <16 x float> %961, i32 0, i32 0, i32 0), !dbg !56
  %963 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %908, <4 x half> %879, <16 x float> %962, i32 0, i32 0, i32 0), !dbg !56
  %964 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %911, <4 x half> %883, <16 x float> %963, i32 0, i32 0, i32 0), !dbg !56
  %965 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %914, <4 x half> %887, <16 x float> %964, i32 0, i32 0, i32 0), !dbg !56
  %966 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %917, <4 x half> %891, <16 x float> %965, i32 0, i32 0, i32 0), !dbg !56
  %967 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %920, <4 x half> %895, <16 x float> %966, i32 0, i32 0, i32 0), !dbg !56
  %968 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %923, <4 x half> %899, <16 x float> %967, i32 0, i32 0, i32 0), !dbg !56
  %969 = shufflevector <2 x float> %732, <2 x float> %733, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %970 = shufflevector <2 x float> %734, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %971 = shufflevector <16 x float> %969, <16 x float> %970, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %972 = shufflevector <2 x float> %735, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %973 = shufflevector <16 x float> %971, <16 x float> %972, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %974 = shufflevector <2 x float> %736, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %975 = shufflevector <16 x float> %973, <16 x float> %974, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %976 = shufflevector <2 x float> %737, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %977 = shufflevector <16 x float> %975, <16 x float> %976, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %978 = shufflevector <2 x float> %738, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %979 = shufflevector <16 x float> %977, <16 x float> %978, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !56
  %980 = shufflevector <2 x float> %739, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !56
  %981 = shufflevector <16 x float> %979, <16 x float> %980, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !56
  %982 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %926, <4 x half> %871, <16 x float> %981, i32 0, i32 0, i32 0), !dbg !56
  %983 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %929, <4 x half> %875, <16 x float> %982, i32 0, i32 0, i32 0), !dbg !56
  %984 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %932, <4 x half> %879, <16 x float> %983, i32 0, i32 0, i32 0), !dbg !56
  %985 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %935, <4 x half> %883, <16 x float> %984, i32 0, i32 0, i32 0), !dbg !56
  %986 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %938, <4 x half> %887, <16 x float> %985, i32 0, i32 0, i32 0), !dbg !56
  %987 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %941, <4 x half> %891, <16 x float> %986, i32 0, i32 0, i32 0), !dbg !56
  %988 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %944, <4 x half> %895, <16 x float> %987, i32 0, i32 0, i32 0), !dbg !56
  %989 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %947, <4 x half> %899, <16 x float> %988, i32 0, i32 0, i32 0), !dbg !56
  %990 = add nuw nsw i64 %453, 64, !dbg !57
  %indvars = trunc i64 %990 to i32, !dbg !32
  %991 = icmp sgt i32 %33, %indvars, !dbg !32
  %992 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 0, i32 1>
  %993 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 2, i32 3>
  %994 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 4, i32 5>
  %995 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 6, i32 7>
  %996 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 8, i32 9>
  %997 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 10, i32 11>
  %998 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 12, i32 13>
  %999 = shufflevector <16 x float> %989, <16 x float> poison, <2 x i32> <i32 14, i32 15>
  %1000 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 0, i32 1>
  %1001 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 2, i32 3>
  %1002 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 4, i32 5>
  %1003 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 6, i32 7>
  %1004 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 8, i32 9>
  %1005 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 10, i32 11>
  %1006 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 12, i32 13>
  %1007 = shufflevector <16 x float> %968, <16 x float> poison, <2 x i32> <i32 14, i32 15>
  br i1 %991, label %452, label %._crit_edge.loopexit, !dbg !32

._crit_edge.loopexit:                             ; preds = %452
  %1008 = shufflevector <16 x float> %989, <16 x float> poison, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %1009 = shufflevector <16 x float> %989, <16 x float> poison, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %1010 = shufflevector <16 x float> %989, <16 x float> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %1011 = shufflevector <16 x float> %989, <16 x float> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %1012 = shufflevector <16 x float> %968, <16 x float> poison, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %1013 = shufflevector <16 x float> %968, <16 x float> poison, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %1014 = shufflevector <16 x float> %968, <16 x float> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %1015 = shufflevector <16 x float> %968, <16 x float> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  br label %._crit_edge, !dbg !58

._crit_edge:                                      ; preds = %._crit_edge.loopexit, %20
  %.lcssa69 = phi float [ 1.000000e+00, %20 ], [ %721, %._crit_edge.loopexit ]
  %.lcssa67 = phi float [ 0xFFF0000000000000, %20 ], [ %586, %._crit_edge.loopexit ]
  %1016 = phi <4 x float> [ zeroinitializer, %20 ], [ %1015, %._crit_edge.loopexit ]
  %1017 = phi <4 x float> [ zeroinitializer, %20 ], [ %1014, %._crit_edge.loopexit ]
  %1018 = phi <4 x float> [ zeroinitializer, %20 ], [ %1013, %._crit_edge.loopexit ]
  %1019 = phi <4 x float> [ zeroinitializer, %20 ], [ %1012, %._crit_edge.loopexit ]
  %1020 = phi <4 x float> [ zeroinitializer, %20 ], [ %1011, %._crit_edge.loopexit ]
  %1021 = phi <4 x float> [ zeroinitializer, %20 ], [ %1010, %._crit_edge.loopexit ]
  %1022 = phi <4 x float> [ zeroinitializer, %20 ], [ %1009, %._crit_edge.loopexit ]
  %1023 = phi <4 x float> [ zeroinitializer, %20 ], [ %1008, %._crit_edge.loopexit ]
  %.not92 = icmp eq i32 %33, 2147483584, !dbg !58
  br i1 %.not92, label %._crit_edge88, label %.lr.ph87, !dbg !58

.lr.ph87:                                         ; preds = %._crit_edge
  %1024 = shl nuw nsw i32 %65, 6
  %1025 = or disjoint i32 %144, %1024
  %1026 = or disjoint i32 %149, %1024
  %1027 = or disjoint i32 %153, %1024
  %1028 = or disjoint i32 %157, %1024
  %1029 = or disjoint i32 %161, %1024
  %1030 = or disjoint i32 %165, %1024
  %1031 = or disjoint i32 %169, %1024
  %1032 = or disjoint i32 %173, %1024
  %1033 = or disjoint i32 %1024, 2048
  %1034 = or disjoint i32 %144, %1033
  %1035 = or disjoint i32 %149, %1033
  %1036 = or disjoint i32 %153, %1033
  %1037 = or disjoint i32 %157, %1033
  %1038 = or disjoint i32 %161, %1033
  %1039 = or disjoint i32 %165, %1033
  %1040 = or disjoint i32 %169, %1033
  %1041 = or disjoint i32 %173, %1033
  %1042 = zext nneg i32 %1025 to i64
  %1043 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1042
  %1044 = zext nneg i32 %1026 to i64
  %1045 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1044
  %1046 = zext nneg i32 %1027 to i64
  %1047 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1046
  %1048 = zext nneg i32 %1028 to i64
  %1049 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1048
  %1050 = zext nneg i32 %1029 to i64
  %1051 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1050
  %1052 = zext nneg i32 %1030 to i64
  %1053 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1052
  %1054 = zext nneg i32 %1031 to i64
  %1055 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1054
  %1056 = zext nneg i32 %1032 to i64
  %1057 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1056
  %1058 = zext nneg i32 %1034 to i64
  %1059 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1058
  %1060 = zext nneg i32 %1035 to i64
  %1061 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1060
  %1062 = zext nneg i32 %1036 to i64
  %1063 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1062
  %1064 = zext nneg i32 %1037 to i64
  %1065 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1064
  %1066 = zext nneg i32 %1038 to i64
  %1067 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1066
  %1068 = zext nneg i32 %1039 to i64
  %1069 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1068
  %1070 = zext nneg i32 %1040 to i64
  %1071 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1070
  %1072 = zext nneg i32 %1041 to i64
  %1073 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1072
  %1074 = shl i32 %35, 2
  %1075 = xor i32 %1074, 128
  %1076 = or disjoint i32 %118, %51
  %1077 = zext nneg i32 %1076 to i64
  %1078 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %1077
  %1079 = or disjoint i32 %131, %51
  %1080 = zext nneg i32 %1079 to i64
  %1081 = getelementptr inbounds half, ptr addrspace(3) @global_smem, i64 %1080
  %1082 = shl nuw nsw i32 %36, 3
  %1083 = and i32 %1082, 256
  %1084 = or disjoint i32 %1083, %65
  %1085 = or disjoint i32 %1084, 64
  %1086 = or disjoint i32 %1084, 128
  %1087 = or disjoint i32 %1084, 192
  %1088 = or disjoint i32 %1084, 512
  %1089 = or disjoint i32 %1084, 576
  %1090 = or disjoint i32 %1084, 640
  %1091 = or disjoint i32 %1084, 704
  %1092 = or disjoint i32 %1084, 1024
  %1093 = or disjoint i32 %1084, 1088
  %1094 = or disjoint i32 %1084, 1152
  %1095 = or disjoint i32 %1084, 1216
  %1096 = or disjoint i32 %1084, 1536
  %1097 = or disjoint i32 %1084, 1600
  %1098 = or disjoint i32 %1084, 1664
  %1099 = or disjoint i32 %1084, 1728
  %1100 = or disjoint i32 %1084, 2048
  %1101 = or disjoint i32 %1084, 2112
  %1102 = or disjoint i32 %1084, 2176
  %1103 = or disjoint i32 %1084, 2240
  %1104 = or disjoint i32 %1084, 2560
  %1105 = or disjoint i32 %1084, 2624
  %1106 = or disjoint i32 %1084, 2688
  %1107 = or disjoint i32 %1084, 2752
  %1108 = or disjoint i32 %1084, 3072
  %1109 = or disjoint i32 %1084, 3136
  %1110 = or disjoint i32 %1084, 3200
  %1111 = or disjoint i32 %1084, 3264
  %1112 = or disjoint i32 %1084, 3584
  %1113 = or disjoint i32 %1084, 3648
  %1114 = or disjoint i32 %1084, 3712
  %1115 = or disjoint i32 %1084, 3776
  %1116 = or disjoint i32 %1084, 32
  %1117 = or disjoint i32 %1084, 96
  %1118 = or disjoint i32 %1084, 160
  %1119 = or disjoint i32 %1084, 224
  %1120 = or disjoint i32 %1084, 544
  %1121 = or disjoint i32 %1084, 608
  %1122 = or disjoint i32 %1084, 672
  %1123 = or disjoint i32 %1084, 736
  %1124 = or disjoint i32 %1084, 1056
  %1125 = or disjoint i32 %1084, 1120
  %1126 = or disjoint i32 %1084, 1184
  %1127 = or disjoint i32 %1084, 1248
  %1128 = or disjoint i32 %1084, 1568
  %1129 = or disjoint i32 %1084, 1632
  %1130 = or disjoint i32 %1084, 1696
  %1131 = or disjoint i32 %1084, 1760
  %1132 = or disjoint i32 %1084, 2080
  %1133 = or disjoint i32 %1084, 2144
  %1134 = or disjoint i32 %1084, 2208
  %1135 = or disjoint i32 %1084, 2272
  %1136 = or disjoint i32 %1084, 2592
  %1137 = or disjoint i32 %1084, 2656
  %1138 = or disjoint i32 %1084, 2720
  %1139 = or disjoint i32 %1084, 2784
  %1140 = or disjoint i32 %1084, 3104
  %1141 = or disjoint i32 %1084, 3168
  %1142 = or disjoint i32 %1084, 3232
  %1143 = or disjoint i32 %1084, 3296
  %1144 = or disjoint i32 %1084, 3616
  %1145 = or disjoint i32 %1084, 3680
  %1146 = or disjoint i32 %1084, 3744
  %1147 = or disjoint i32 %1084, 3808
  %1148 = zext nneg i32 %1084 to i64
  %1149 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1148
  %1150 = zext nneg i32 %1085 to i64
  %1151 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1150
  %1152 = zext nneg i32 %1086 to i64
  %1153 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1152
  %1154 = zext nneg i32 %1087 to i64
  %1155 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1154
  %1156 = zext nneg i32 %1088 to i64
  %1157 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1156
  %1158 = zext nneg i32 %1089 to i64
  %1159 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1158
  %1160 = zext nneg i32 %1090 to i64
  %1161 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1160
  %1162 = zext nneg i32 %1091 to i64
  %1163 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1162
  %1164 = zext nneg i32 %1092 to i64
  %1165 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1164
  %1166 = zext nneg i32 %1093 to i64
  %1167 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1166
  %1168 = zext nneg i32 %1094 to i64
  %1169 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1168
  %1170 = zext nneg i32 %1095 to i64
  %1171 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1170
  %1172 = zext nneg i32 %1096 to i64
  %1173 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1172
  %1174 = zext nneg i32 %1097 to i64
  %1175 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1174
  %1176 = zext nneg i32 %1098 to i64
  %1177 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1176
  %1178 = zext nneg i32 %1099 to i64
  %1179 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1178
  %1180 = zext nneg i32 %1100 to i64
  %1181 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1180
  %1182 = zext nneg i32 %1101 to i64
  %1183 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1182
  %1184 = zext nneg i32 %1102 to i64
  %1185 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1184
  %1186 = zext nneg i32 %1103 to i64
  %1187 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1186
  %1188 = zext nneg i32 %1104 to i64
  %1189 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1188
  %1190 = zext nneg i32 %1105 to i64
  %1191 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1190
  %1192 = zext nneg i32 %1106 to i64
  %1193 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1192
  %1194 = zext nneg i32 %1107 to i64
  %1195 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1194
  %1196 = zext nneg i32 %1108 to i64
  %1197 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1196
  %1198 = zext nneg i32 %1109 to i64
  %1199 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1198
  %1200 = zext nneg i32 %1110 to i64
  %1201 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1200
  %1202 = zext nneg i32 %1111 to i64
  %1203 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1202
  %1204 = zext nneg i32 %1112 to i64
  %1205 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1204
  %1206 = zext nneg i32 %1113 to i64
  %1207 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1206
  %1208 = zext nneg i32 %1114 to i64
  %1209 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1208
  %1210 = zext nneg i32 %1115 to i64
  %1211 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1210
  %1212 = zext nneg i32 %1116 to i64
  %1213 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1212
  %1214 = zext nneg i32 %1117 to i64
  %1215 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1214
  %1216 = zext nneg i32 %1118 to i64
  %1217 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1216
  %1218 = zext nneg i32 %1119 to i64
  %1219 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1218
  %1220 = zext nneg i32 %1120 to i64
  %1221 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1220
  %1222 = zext nneg i32 %1121 to i64
  %1223 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1222
  %1224 = zext nneg i32 %1122 to i64
  %1225 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1224
  %1226 = zext nneg i32 %1123 to i64
  %1227 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1226
  %1228 = zext nneg i32 %1124 to i64
  %1229 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1228
  %1230 = zext nneg i32 %1125 to i64
  %1231 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1230
  %1232 = zext nneg i32 %1126 to i64
  %1233 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1232
  %1234 = zext nneg i32 %1127 to i64
  %1235 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1234
  %1236 = zext nneg i32 %1128 to i64
  %1237 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1236
  %1238 = zext nneg i32 %1129 to i64
  %1239 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1238
  %1240 = zext nneg i32 %1130 to i64
  %1241 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1240
  %1242 = zext nneg i32 %1131 to i64
  %1243 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1242
  %1244 = zext nneg i32 %1132 to i64
  %1245 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1244
  %1246 = zext nneg i32 %1133 to i64
  %1247 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1246
  %1248 = zext nneg i32 %1134 to i64
  %1249 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1248
  %1250 = zext nneg i32 %1135 to i64
  %1251 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1250
  %1252 = zext nneg i32 %1136 to i64
  %1253 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1252
  %1254 = zext nneg i32 %1137 to i64
  %1255 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1254
  %1256 = zext nneg i32 %1138 to i64
  %1257 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1256
  %1258 = zext nneg i32 %1139 to i64
  %1259 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1258
  %1260 = zext nneg i32 %1140 to i64
  %1261 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1260
  %1262 = zext nneg i32 %1141 to i64
  %1263 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1262
  %1264 = zext nneg i32 %1142 to i64
  %1265 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1264
  %1266 = zext nneg i32 %1143 to i64
  %1267 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1266
  %1268 = zext nneg i32 %1144 to i64
  %1269 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1268
  %1270 = zext nneg i32 %1145 to i64
  %1271 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1270
  %1272 = zext nneg i32 %1146 to i64
  %1273 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1272
  %1274 = zext nneg i32 %1147 to i64
  %1275 = getelementptr half, ptr addrspace(3) @global_smem, i64 %1274
  %.not = icmp ult i32 %68, %38, !dbg !60
  %1276 = select i1 %.not, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1277 = mul nsw i64 %45, %60, !dbg !62
  %1278 = mul nsw i64 %46, %60, !dbg !62
  %gep79 = getelementptr half, ptr addrspace(1) %invariant.gep, i64 %1277, !dbg !62
  %gep81 = getelementptr half, ptr addrspace(1) %invariant.gep, i64 %1278, !dbg !62
  %1279 = load <8 x half>, ptr addrspace(1) %gep79, align 16, !dbg !62
  %1280 = load <8 x half>, ptr addrspace(1) %gep81, align 16, !dbg !62
  %1281 = mul nsw i64 %45, %62, !dbg !63
  %1282 = mul nsw i64 %46, %62, !dbg !63
  %gep83 = getelementptr half, ptr addrspace(1) %invariant.gep72, i64 %1281, !dbg !63
  %gep85 = getelementptr half, ptr addrspace(1) %invariant.gep72, i64 %1282, !dbg !63
  %1283 = load <8 x half>, ptr addrspace(1) %gep83, align 16, !dbg !63
  %1284 = load <8 x half>, ptr addrspace(1) %gep85, align 16, !dbg !63
  fence syncscope("workgroup") release, !dbg !63
  tail call void @llvm.amdgcn.s.barrier(), !dbg !63
  fence syncscope("workgroup") acquire, !dbg !63
  %1285 = shufflevector <8 x half> %1283, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !63
  store <4 x half> %1285, ptr addrspace(3) %121, align 8, !dbg !63
  %1286 = shufflevector <8 x half> %1283, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !63
  store <4 x half> %1286, ptr addrspace(3) %129, align 8, !dbg !63
  %1287 = shufflevector <8 x half> %1284, <8 x half> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !63
  store <4 x half> %1287, ptr addrspace(3) %134, align 8, !dbg !63
  %1288 = shufflevector <8 x half> %1284, <8 x half> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !63
  store <4 x half> %1288, ptr addrspace(3) %138, align 8, !dbg !63
  fence syncscope("workgroup") release, !dbg !63
  tail call void @llvm.amdgcn.s.barrier(), !dbg !63
  fence syncscope("workgroup") acquire, !dbg !63
  %1289 = load <4 x half>, ptr addrspace(3) %1043, align 8, !dbg !63
  %1290 = load <4 x half>, ptr addrspace(3) %1045, align 8, !dbg !63
  %1291 = load <4 x half>, ptr addrspace(3) %1047, align 8, !dbg !63
  %1292 = load <4 x half>, ptr addrspace(3) %1049, align 8, !dbg !63
  %1293 = load <4 x half>, ptr addrspace(3) %1051, align 8, !dbg !63
  %1294 = load <4 x half>, ptr addrspace(3) %1053, align 8, !dbg !63
  %1295 = load <4 x half>, ptr addrspace(3) %1055, align 8, !dbg !63
  %1296 = load <4 x half>, ptr addrspace(3) %1057, align 8, !dbg !63
  %1297 = load <4 x half>, ptr addrspace(3) %1059, align 8, !dbg !63
  %1298 = load <4 x half>, ptr addrspace(3) %1061, align 8, !dbg !63
  %1299 = load <4 x half>, ptr addrspace(3) %1063, align 8, !dbg !63
  %1300 = load <4 x half>, ptr addrspace(3) %1065, align 8, !dbg !63
  %1301 = load <4 x half>, ptr addrspace(3) %1067, align 8, !dbg !63
  %1302 = load <4 x half>, ptr addrspace(3) %1069, align 8, !dbg !63
  %1303 = load <4 x half>, ptr addrspace(3) %1071, align 8, !dbg !63
  %1304 = load <4 x half>, ptr addrspace(3) %1073, align 8, !dbg !63
  %1305 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1289, <4 x half> %177, <16 x float> zeroinitializer, i32 0, i32 0, i32 0), !dbg !64
  %1306 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1290, <4 x half> %180, <16 x float> %1305, i32 0, i32 0, i32 0), !dbg !64
  %1307 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1291, <4 x half> %183, <16 x float> %1306, i32 0, i32 0, i32 0), !dbg !64
  %1308 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1292, <4 x half> %186, <16 x float> %1307, i32 0, i32 0, i32 0), !dbg !64
  %1309 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1293, <4 x half> %189, <16 x float> %1308, i32 0, i32 0, i32 0), !dbg !64
  %1310 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1294, <4 x half> %192, <16 x float> %1309, i32 0, i32 0, i32 0), !dbg !64
  %1311 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1295, <4 x half> %195, <16 x float> %1310, i32 0, i32 0, i32 0), !dbg !64
  %1312 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1296, <4 x half> %198, <16 x float> %1311, i32 0, i32 0, i32 0), !dbg !64
  %1313 = extractelement <16 x float> %1312, i64 0, !dbg !64
  %1314 = extractelement <16 x float> %1312, i64 1, !dbg !64
  %1315 = extractelement <16 x float> %1312, i64 2, !dbg !64
  %1316 = extractelement <16 x float> %1312, i64 3, !dbg !64
  %1317 = extractelement <16 x float> %1312, i64 4, !dbg !64
  %1318 = extractelement <16 x float> %1312, i64 5, !dbg !64
  %1319 = extractelement <16 x float> %1312, i64 6, !dbg !64
  %1320 = extractelement <16 x float> %1312, i64 7, !dbg !64
  %1321 = extractelement <16 x float> %1312, i64 8, !dbg !64
  %1322 = extractelement <16 x float> %1312, i64 9, !dbg !64
  %1323 = extractelement <16 x float> %1312, i64 10, !dbg !64
  %1324 = extractelement <16 x float> %1312, i64 11, !dbg !64
  %1325 = extractelement <16 x float> %1312, i64 12, !dbg !64
  %1326 = extractelement <16 x float> %1312, i64 13, !dbg !64
  %1327 = extractelement <16 x float> %1312, i64 14, !dbg !64
  %1328 = extractelement <16 x float> %1312, i64 15, !dbg !64
  %1329 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1297, <4 x half> %177, <16 x float> zeroinitializer, i32 0, i32 0, i32 0), !dbg !64
  %1330 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1298, <4 x half> %180, <16 x float> %1329, i32 0, i32 0, i32 0), !dbg !64
  %1331 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1299, <4 x half> %183, <16 x float> %1330, i32 0, i32 0, i32 0), !dbg !64
  %1332 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1300, <4 x half> %186, <16 x float> %1331, i32 0, i32 0, i32 0), !dbg !64
  %1333 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1301, <4 x half> %189, <16 x float> %1332, i32 0, i32 0, i32 0), !dbg !64
  %1334 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1302, <4 x half> %192, <16 x float> %1333, i32 0, i32 0, i32 0), !dbg !64
  %1335 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1303, <4 x half> %195, <16 x float> %1334, i32 0, i32 0, i32 0), !dbg !64
  %1336 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1304, <4 x half> %198, <16 x float> %1335, i32 0, i32 0, i32 0), !dbg !64
  %1337 = extractelement <16 x float> %1336, i64 0, !dbg !64
  %1338 = extractelement <16 x float> %1336, i64 1, !dbg !64
  %1339 = extractelement <16 x float> %1336, i64 2, !dbg !64
  %1340 = extractelement <16 x float> %1336, i64 3, !dbg !64
  %1341 = extractelement <16 x float> %1336, i64 4, !dbg !64
  %1342 = extractelement <16 x float> %1336, i64 5, !dbg !64
  %1343 = extractelement <16 x float> %1336, i64 6, !dbg !64
  %1344 = extractelement <16 x float> %1336, i64 7, !dbg !64
  %1345 = extractelement <16 x float> %1336, i64 8, !dbg !64
  %1346 = extractelement <16 x float> %1336, i64 9, !dbg !64
  %1347 = extractelement <16 x float> %1336, i64 10, !dbg !64
  %1348 = extractelement <16 x float> %1336, i64 11, !dbg !64
  %1349 = extractelement <16 x float> %1336, i64 12, !dbg !64
  %1350 = extractelement <16 x float> %1336, i64 13, !dbg !64
  %1351 = extractelement <16 x float> %1336, i64 14, !dbg !64
  %1352 = extractelement <16 x float> %1336, i64 15, !dbg !64
  %.not3.not = icmp ugt i32 %68, %38, !dbg !60
  %.not4 = icmp ult i32 %68, %69, !dbg !60
  %.not5 = icmp ult i32 %68, %70, !dbg !60
  %.not6 = icmp ult i32 %68, %71, !dbg !60
  %.not7 = icmp ult i32 %68, %72, !dbg !60
  %.not8 = icmp ult i32 %68, %73, !dbg !60
  %.not9 = icmp ult i32 %68, %74, !dbg !60
  %.not10 = icmp ult i32 %68, %75, !dbg !60
  %.not11 = icmp ult i32 %68, %76, !dbg !60
  %.not12 = icmp ult i32 %68, %77, !dbg !60
  %.not13 = icmp ult i32 %68, %78, !dbg !60
  %.not14 = icmp ult i32 %68, %79, !dbg !60
  %.not15 = icmp ult i32 %68, %80, !dbg !60
  %.not16 = icmp ult i32 %68, %81, !dbg !60
  %.not17 = icmp ult i32 %68, %82, !dbg !60
  %.not18 = icmp ult i32 %68, %83, !dbg !60
  %.not19 = icmp ult i32 %68, %84, !dbg !60
  %.not20 = icmp ult i32 %68, %85, !dbg !60
  %.not21 = icmp ult i32 %68, %86, !dbg !60
  %.not22 = icmp ult i32 %68, %87, !dbg !60
  %.not23 = icmp ult i32 %68, %88, !dbg !60
  %.not24 = icmp ult i32 %68, %89, !dbg !60
  %.not25 = icmp ult i32 %68, %90, !dbg !60
  %.not26 = icmp ult i32 %68, %91, !dbg !60
  %.not27 = icmp ult i32 %68, %92, !dbg !60
  %.not28 = icmp ult i32 %68, %93, !dbg !60
  %.not29 = icmp ult i32 %68, %94, !dbg !60
  %.not30 = icmp ult i32 %68, %95, !dbg !60
  %.not31 = icmp ult i32 %68, %96, !dbg !60
  %.not32 = icmp ult i32 %68, %97, !dbg !60
  %.not33 = icmp ult i32 %68, %98, !dbg !60
  %1353 = fmul float %100, %1313, !dbg !65
  %1354 = fmul float %100, %1314, !dbg !65
  %1355 = fmul float %100, %1315, !dbg !65
  %1356 = fmul float %100, %1316, !dbg !65
  %1357 = fmul float %100, %1317, !dbg !65
  %1358 = fmul float %100, %1318, !dbg !65
  %1359 = fmul float %100, %1319, !dbg !65
  %1360 = fmul float %100, %1320, !dbg !65
  %1361 = fmul float %100, %1321, !dbg !65
  %1362 = fmul float %100, %1322, !dbg !65
  %1363 = fmul float %100, %1323, !dbg !65
  %1364 = fmul float %100, %1324, !dbg !65
  %1365 = fmul float %100, %1325, !dbg !65
  %1366 = fmul float %100, %1326, !dbg !65
  %1367 = fmul float %100, %1327, !dbg !65
  %1368 = fmul float %100, %1328, !dbg !65
  %1369 = fmul float %100, %1337, !dbg !65
  %1370 = fmul float %100, %1338, !dbg !65
  %1371 = fmul float %100, %1339, !dbg !65
  %1372 = fmul float %100, %1340, !dbg !65
  %1373 = fmul float %100, %1341, !dbg !65
  %1374 = fmul float %100, %1342, !dbg !65
  %1375 = fmul float %100, %1343, !dbg !65
  %1376 = fmul float %100, %1344, !dbg !65
  %1377 = fmul float %100, %1345, !dbg !65
  %1378 = fmul float %100, %1346, !dbg !65
  %1379 = fmul float %100, %1347, !dbg !65
  %1380 = fmul float %100, %1348, !dbg !65
  %1381 = fmul float %100, %1349, !dbg !65
  %1382 = fmul float %100, %1350, !dbg !65
  %1383 = fmul float %100, %1351, !dbg !65
  %1384 = fmul float %100, %1352, !dbg !65
  %1385 = select i1 %.not3.not, float 0.000000e+00, float -1.000000e+06, !dbg !61
  %1386 = select i1 %.not4, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1387 = select i1 %.not5, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1388 = select i1 %.not6, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1389 = select i1 %.not7, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1390 = select i1 %.not8, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1391 = select i1 %.not9, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1392 = select i1 %.not10, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1393 = select i1 %.not11, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1394 = select i1 %.not12, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1395 = select i1 %.not13, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1396 = select i1 %.not14, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1397 = select i1 %.not15, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1398 = select i1 %.not16, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1399 = select i1 %.not17, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1400 = select i1 %.not18, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1401 = select i1 %.not19, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1402 = select i1 %.not20, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1403 = select i1 %.not21, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1404 = select i1 %.not22, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1405 = select i1 %.not23, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1406 = select i1 %.not24, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1407 = select i1 %.not25, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1408 = select i1 %.not26, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1409 = select i1 %.not27, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1410 = select i1 %.not28, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1411 = select i1 %.not29, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1412 = select i1 %.not30, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1413 = select i1 %.not31, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1414 = select i1 %.not32, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1415 = select i1 %.not33, float -1.000000e+06, float 0.000000e+00, !dbg !61
  %1416 = fadd float %1276, %1353, !dbg !66
  %1417 = fadd float %1385, %1354, !dbg !66
  %1418 = fadd float %1386, %1355, !dbg !66
  %1419 = fadd float %1387, %1356, !dbg !66
  %1420 = fadd float %1388, %1357, !dbg !66
  %1421 = fadd float %1389, %1358, !dbg !66
  %1422 = fadd float %1390, %1359, !dbg !66
  %1423 = fadd float %1391, %1360, !dbg !66
  %1424 = fadd float %1392, %1361, !dbg !66
  %1425 = fadd float %1393, %1362, !dbg !66
  %1426 = fadd float %1394, %1363, !dbg !66
  %1427 = fadd float %1395, %1364, !dbg !66
  %1428 = fadd float %1396, %1365, !dbg !66
  %1429 = fadd float %1397, %1366, !dbg !66
  %1430 = fadd float %1398, %1367, !dbg !66
  %1431 = fadd float %1399, %1368, !dbg !66
  %1432 = fadd float %1400, %1369, !dbg !66
  %1433 = fadd float %1401, %1370, !dbg !66
  %1434 = fadd float %1402, %1371, !dbg !66
  %1435 = fadd float %1403, %1372, !dbg !66
  %1436 = fadd float %1404, %1373, !dbg !66
  %1437 = fadd float %1405, %1374, !dbg !66
  %1438 = fadd float %1406, %1375, !dbg !66
  %1439 = fadd float %1407, %1376, !dbg !66
  %1440 = fadd float %1408, %1377, !dbg !66
  %1441 = fadd float %1409, %1378, !dbg !66
  %1442 = fadd float %1410, %1379, !dbg !66
  %1443 = fadd float %1411, %1380, !dbg !66
  %1444 = fadd float %1412, %1381, !dbg !66
  %1445 = fadd float %1413, %1382, !dbg !66
  %1446 = fadd float %1414, %1383, !dbg !66
  %1447 = fadd float %1415, %1384, !dbg !66
  %1448 = tail call float @llvm.maxnum.f32(float %1416, float %1417), !dbg !67
  %1449 = tail call float @llvm.maxnum.f32(float %1448, float %1418), !dbg !67
  %1450 = tail call float @llvm.maxnum.f32(float %1449, float %1419), !dbg !67
  %1451 = tail call float @llvm.maxnum.f32(float %1450, float %1420), !dbg !67
  %1452 = tail call float @llvm.maxnum.f32(float %1451, float %1421), !dbg !67
  %1453 = tail call float @llvm.maxnum.f32(float %1452, float %1422), !dbg !67
  %1454 = tail call float @llvm.maxnum.f32(float %1453, float %1423), !dbg !67
  %1455 = tail call float @llvm.maxnum.f32(float %1454, float %1424), !dbg !67
  %1456 = tail call float @llvm.maxnum.f32(float %1455, float %1425), !dbg !67
  %1457 = tail call float @llvm.maxnum.f32(float %1456, float %1426), !dbg !67
  %1458 = tail call float @llvm.maxnum.f32(float %1457, float %1427), !dbg !67
  %1459 = tail call float @llvm.maxnum.f32(float %1458, float %1428), !dbg !67
  %1460 = tail call float @llvm.maxnum.f32(float %1459, float %1429), !dbg !67
  %1461 = tail call float @llvm.maxnum.f32(float %1460, float %1430), !dbg !67
  %1462 = tail call float @llvm.maxnum.f32(float %1461, float %1431), !dbg !67
  %1463 = tail call float @llvm.maxnum.f32(float %1462, float %1432), !dbg !67
  %1464 = tail call float @llvm.maxnum.f32(float %1463, float %1433), !dbg !67
  %1465 = tail call float @llvm.maxnum.f32(float %1464, float %1434), !dbg !67
  %1466 = tail call float @llvm.maxnum.f32(float %1465, float %1435), !dbg !67
  %1467 = tail call float @llvm.maxnum.f32(float %1466, float %1436), !dbg !67
  %1468 = tail call float @llvm.maxnum.f32(float %1467, float %1437), !dbg !67
  %1469 = tail call float @llvm.maxnum.f32(float %1468, float %1438), !dbg !67
  %1470 = tail call float @llvm.maxnum.f32(float %1469, float %1439), !dbg !67
  %1471 = tail call float @llvm.maxnum.f32(float %1470, float %1440), !dbg !67
  %1472 = tail call float @llvm.maxnum.f32(float %1471, float %1441), !dbg !67
  %1473 = tail call float @llvm.maxnum.f32(float %1472, float %1442), !dbg !67
  %1474 = tail call float @llvm.maxnum.f32(float %1473, float %1443), !dbg !67
  %1475 = tail call float @llvm.maxnum.f32(float %1474, float %1444), !dbg !67
  %1476 = tail call float @llvm.maxnum.f32(float %1475, float %1445), !dbg !67
  %1477 = tail call float @llvm.maxnum.f32(float %1476, float %1446), !dbg !67
  %1478 = tail call float @llvm.maxnum.f32(float %1477, float %1447), !dbg !67
  %1479 = bitcast float %1478 to i32, !dbg !68
  %1480 = tail call i32 @llvm.amdgcn.ds.bpermute(i32 %1075, i32 %1479), !dbg !68
  %1481 = bitcast i32 %1480 to float, !dbg !68
  %1482 = tail call float @llvm.maxnum.f32(float %1478, float %1481), !dbg !67
  %1483 = tail call float @llvm.maxnum.f32(float %.lcssa67, float %1482), !dbg !69
  %1484 = fsub float %1416, %1483, !dbg !70
  %1485 = fsub float %1417, %1483, !dbg !70
  %1486 = fsub float %1418, %1483, !dbg !70
  %1487 = fsub float %1419, %1483, !dbg !70
  %1488 = fsub float %1420, %1483, !dbg !70
  %1489 = fsub float %1421, %1483, !dbg !70
  %1490 = fsub float %1422, %1483, !dbg !70
  %1491 = fsub float %1423, %1483, !dbg !70
  %1492 = fsub float %1424, %1483, !dbg !70
  %1493 = fsub float %1425, %1483, !dbg !70
  %1494 = fsub float %1426, %1483, !dbg !70
  %1495 = fsub float %1427, %1483, !dbg !70
  %1496 = fsub float %1428, %1483, !dbg !70
  %1497 = fsub float %1429, %1483, !dbg !70
  %1498 = fsub float %1430, %1483, !dbg !70
  %1499 = fsub float %1431, %1483, !dbg !70
  %1500 = fsub float %1432, %1483, !dbg !70
  %1501 = fsub float %1433, %1483, !dbg !70
  %1502 = fsub float %1434, %1483, !dbg !70
  %1503 = fsub float %1435, %1483, !dbg !70
  %1504 = fsub float %1436, %1483, !dbg !70
  %1505 = fsub float %1437, %1483, !dbg !70
  %1506 = fsub float %1438, %1483, !dbg !70
  %1507 = fsub float %1439, %1483, !dbg !70
  %1508 = fsub float %1440, %1483, !dbg !70
  %1509 = fsub float %1441, %1483, !dbg !70
  %1510 = fsub float %1442, %1483, !dbg !70
  %1511 = fsub float %1443, %1483, !dbg !70
  %1512 = fsub float %1444, %1483, !dbg !70
  %1513 = fsub float %1445, %1483, !dbg !70
  %1514 = fsub float %1446, %1483, !dbg !70
  %1515 = fsub float %1447, %1483, !dbg !70
  %1516 = tail call float @llvm.amdgcn.exp2.f32(float %1484), !dbg !71
  %1517 = tail call float @llvm.amdgcn.exp2.f32(float %1485), !dbg !71
  %1518 = tail call float @llvm.amdgcn.exp2.f32(float %1486), !dbg !71
  %1519 = tail call float @llvm.amdgcn.exp2.f32(float %1487), !dbg !71
  %1520 = tail call float @llvm.amdgcn.exp2.f32(float %1488), !dbg !71
  %1521 = tail call float @llvm.amdgcn.exp2.f32(float %1489), !dbg !71
  %1522 = tail call float @llvm.amdgcn.exp2.f32(float %1490), !dbg !71
  %1523 = tail call float @llvm.amdgcn.exp2.f32(float %1491), !dbg !71
  %1524 = tail call float @llvm.amdgcn.exp2.f32(float %1492), !dbg !71
  %1525 = tail call float @llvm.amdgcn.exp2.f32(float %1493), !dbg !71
  %1526 = tail call float @llvm.amdgcn.exp2.f32(float %1494), !dbg !71
  %1527 = tail call float @llvm.amdgcn.exp2.f32(float %1495), !dbg !71
  %1528 = tail call float @llvm.amdgcn.exp2.f32(float %1496), !dbg !71
  %1529 = tail call float @llvm.amdgcn.exp2.f32(float %1497), !dbg !71
  %1530 = tail call float @llvm.amdgcn.exp2.f32(float %1498), !dbg !71
  %1531 = tail call float @llvm.amdgcn.exp2.f32(float %1499), !dbg !71
  %1532 = tail call float @llvm.amdgcn.exp2.f32(float %1500), !dbg !71
  %1533 = tail call float @llvm.amdgcn.exp2.f32(float %1501), !dbg !71
  %1534 = tail call float @llvm.amdgcn.exp2.f32(float %1502), !dbg !71
  %1535 = tail call float @llvm.amdgcn.exp2.f32(float %1503), !dbg !71
  %1536 = tail call float @llvm.amdgcn.exp2.f32(float %1504), !dbg !71
  %1537 = tail call float @llvm.amdgcn.exp2.f32(float %1505), !dbg !71
  %1538 = tail call float @llvm.amdgcn.exp2.f32(float %1506), !dbg !71
  %1539 = tail call float @llvm.amdgcn.exp2.f32(float %1507), !dbg !71
  %1540 = tail call float @llvm.amdgcn.exp2.f32(float %1508), !dbg !71
  %1541 = tail call float @llvm.amdgcn.exp2.f32(float %1509), !dbg !71
  %1542 = tail call float @llvm.amdgcn.exp2.f32(float %1510), !dbg !71
  %1543 = tail call float @llvm.amdgcn.exp2.f32(float %1511), !dbg !71
  %1544 = tail call float @llvm.amdgcn.exp2.f32(float %1512), !dbg !71
  %1545 = tail call float @llvm.amdgcn.exp2.f32(float %1513), !dbg !71
  %1546 = tail call float @llvm.amdgcn.exp2.f32(float %1514), !dbg !71
  %1547 = tail call float @llvm.amdgcn.exp2.f32(float %1515), !dbg !71
  %1548 = fadd float %1516, %1517, !dbg !72
  %1549 = fadd float %1518, %1548, !dbg !72
  %1550 = fadd float %1519, %1549, !dbg !72
  %1551 = fadd float %1520, %1550, !dbg !72
  %1552 = fadd float %1521, %1551, !dbg !72
  %1553 = fadd float %1522, %1552, !dbg !72
  %1554 = fadd float %1523, %1553, !dbg !72
  %1555 = fadd float %1524, %1554, !dbg !72
  %1556 = fadd float %1525, %1555, !dbg !72
  %1557 = fadd float %1526, %1556, !dbg !72
  %1558 = fadd float %1527, %1557, !dbg !72
  %1559 = fadd float %1528, %1558, !dbg !72
  %1560 = fadd float %1529, %1559, !dbg !72
  %1561 = fadd float %1530, %1560, !dbg !72
  %1562 = fadd float %1531, %1561, !dbg !72
  %1563 = fadd float %1532, %1562, !dbg !72
  %1564 = fadd float %1533, %1563, !dbg !72
  %1565 = fadd float %1534, %1564, !dbg !72
  %1566 = fadd float %1535, %1565, !dbg !72
  %1567 = fadd float %1536, %1566, !dbg !72
  %1568 = fadd float %1537, %1567, !dbg !72
  %1569 = fadd float %1538, %1568, !dbg !72
  %1570 = fadd float %1539, %1569, !dbg !72
  %1571 = fadd float %1540, %1570, !dbg !72
  %1572 = fadd float %1541, %1571, !dbg !72
  %1573 = fadd float %1542, %1572, !dbg !72
  %1574 = fadd float %1543, %1573, !dbg !72
  %1575 = fadd float %1544, %1574, !dbg !72
  %1576 = fadd float %1545, %1575, !dbg !72
  %1577 = fadd float %1546, %1576, !dbg !72
  %1578 = fadd float %1547, %1577, !dbg !72
  %1579 = bitcast float %1578 to i32, !dbg !73
  %1580 = tail call i32 @llvm.amdgcn.ds.bpermute(i32 %1075, i32 %1579), !dbg !73
  %1581 = bitcast i32 %1580 to float, !dbg !73
  %1582 = fadd float %1578, %1581, !dbg !72
  %1583 = fsub float %.lcssa67, %1483, !dbg !74
  %1584 = tail call float @llvm.amdgcn.exp2.f32(float %1583), !dbg !75
  %1585 = fmul float %.lcssa69, %1584, !dbg !76
  %1586 = fadd float %1585, %1582, !dbg !77
  %1587 = shufflevector <4 x float> %1016, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1588 = insertelement <2 x float> poison, float %1584, i64 0, !dbg !78
  %1589 = shufflevector <2 x float> %1588, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !78
  %1590 = fmul <2 x float> %1587, %1589, !dbg !78
  %1591 = shufflevector <4 x float> %1016, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1592 = fmul <2 x float> %1591, %1589, !dbg !78
  %1593 = shufflevector <4 x float> %1017, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1594 = fmul <2 x float> %1593, %1589, !dbg !78
  %1595 = shufflevector <4 x float> %1017, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1596 = fmul <2 x float> %1595, %1589, !dbg !78
  %1597 = shufflevector <4 x float> %1018, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1598 = fmul <2 x float> %1597, %1589, !dbg !78
  %1599 = shufflevector <4 x float> %1018, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1600 = fmul <2 x float> %1599, %1589, !dbg !78
  %1601 = shufflevector <4 x float> %1019, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1602 = fmul <2 x float> %1601, %1589, !dbg !78
  %1603 = shufflevector <4 x float> %1019, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1604 = fmul <2 x float> %1603, %1589, !dbg !78
  %1605 = shufflevector <4 x float> %1020, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1606 = fmul <2 x float> %1605, %1589, !dbg !78
  %1607 = shufflevector <4 x float> %1020, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1608 = fmul <2 x float> %1607, %1589, !dbg !78
  %1609 = shufflevector <4 x float> %1021, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1610 = fmul <2 x float> %1609, %1589, !dbg !78
  %1611 = shufflevector <4 x float> %1021, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1612 = fmul <2 x float> %1611, %1589, !dbg !78
  %1613 = shufflevector <4 x float> %1022, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1614 = fmul <2 x float> %1613, %1589, !dbg !78
  %1615 = shufflevector <4 x float> %1022, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1616 = fmul <2 x float> %1615, %1589, !dbg !78
  %1617 = shufflevector <4 x float> %1023, <4 x float> poison, <2 x i32> <i32 0, i32 1>, !dbg !78
  %1618 = fmul <2 x float> %1617, %1589, !dbg !78
  %1619 = shufflevector <4 x float> %1023, <4 x float> poison, <2 x i32> <i32 2, i32 3>, !dbg !78
  %1620 = fmul <2 x float> %1619, %1589, !dbg !78
  fence syncscope("workgroup") release, !dbg !62
  tail call void @llvm.amdgcn.s.barrier(), !dbg !62
  fence syncscope("workgroup") acquire, !dbg !62
  store <8 x half> %1279, ptr addrspace(3) %1078, align 16, !dbg !62
  store <8 x half> %1280, ptr addrspace(3) %1081, align 16, !dbg !62
  fence syncscope("workgroup") release, !dbg !62
  tail call void @llvm.amdgcn.s.barrier(), !dbg !62
  fence syncscope("workgroup") acquire, !dbg !62
  %1621 = load <1 x half>, ptr addrspace(3) %1149, align 2, !dbg !62
  %1622 = load <1 x half>, ptr addrspace(3) %1151, align 2, !dbg !62
  %1623 = load <1 x half>, ptr addrspace(3) %1153, align 2, !dbg !62
  %1624 = shufflevector <1 x half> %1623, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1625 = load <1 x half>, ptr addrspace(3) %1155, align 2, !dbg !62
  %1626 = shufflevector <1 x half> %1625, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1627 = load <1 x half>, ptr addrspace(3) %1157, align 2, !dbg !62
  %1628 = load <1 x half>, ptr addrspace(3) %1159, align 2, !dbg !62
  %1629 = load <1 x half>, ptr addrspace(3) %1161, align 2, !dbg !62
  %1630 = shufflevector <1 x half> %1629, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1631 = load <1 x half>, ptr addrspace(3) %1163, align 2, !dbg !62
  %1632 = shufflevector <1 x half> %1631, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1633 = load <1 x half>, ptr addrspace(3) %1165, align 2, !dbg !62
  %1634 = load <1 x half>, ptr addrspace(3) %1167, align 2, !dbg !62
  %1635 = load <1 x half>, ptr addrspace(3) %1169, align 2, !dbg !62
  %1636 = shufflevector <1 x half> %1635, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1637 = load <1 x half>, ptr addrspace(3) %1171, align 2, !dbg !62
  %1638 = shufflevector <1 x half> %1637, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1639 = load <1 x half>, ptr addrspace(3) %1173, align 2, !dbg !62
  %1640 = load <1 x half>, ptr addrspace(3) %1175, align 2, !dbg !62
  %1641 = load <1 x half>, ptr addrspace(3) %1177, align 2, !dbg !62
  %1642 = shufflevector <1 x half> %1641, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1643 = load <1 x half>, ptr addrspace(3) %1179, align 2, !dbg !62
  %1644 = shufflevector <1 x half> %1643, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1645 = load <1 x half>, ptr addrspace(3) %1181, align 2, !dbg !62
  %1646 = load <1 x half>, ptr addrspace(3) %1183, align 2, !dbg !62
  %1647 = load <1 x half>, ptr addrspace(3) %1185, align 2, !dbg !62
  %1648 = shufflevector <1 x half> %1647, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1649 = load <1 x half>, ptr addrspace(3) %1187, align 2, !dbg !62
  %1650 = shufflevector <1 x half> %1649, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1651 = load <1 x half>, ptr addrspace(3) %1189, align 2, !dbg !62
  %1652 = load <1 x half>, ptr addrspace(3) %1191, align 2, !dbg !62
  %1653 = load <1 x half>, ptr addrspace(3) %1193, align 2, !dbg !62
  %1654 = shufflevector <1 x half> %1653, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1655 = load <1 x half>, ptr addrspace(3) %1195, align 2, !dbg !62
  %1656 = shufflevector <1 x half> %1655, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1657 = load <1 x half>, ptr addrspace(3) %1197, align 2, !dbg !62
  %1658 = load <1 x half>, ptr addrspace(3) %1199, align 2, !dbg !62
  %1659 = load <1 x half>, ptr addrspace(3) %1201, align 2, !dbg !62
  %1660 = shufflevector <1 x half> %1659, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1661 = load <1 x half>, ptr addrspace(3) %1203, align 2, !dbg !62
  %1662 = shufflevector <1 x half> %1661, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1663 = load <1 x half>, ptr addrspace(3) %1205, align 2, !dbg !62
  %1664 = load <1 x half>, ptr addrspace(3) %1207, align 2, !dbg !62
  %1665 = load <1 x half>, ptr addrspace(3) %1209, align 2, !dbg !62
  %1666 = shufflevector <1 x half> %1665, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1667 = load <1 x half>, ptr addrspace(3) %1211, align 2, !dbg !62
  %1668 = shufflevector <1 x half> %1667, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1669 = load <1 x half>, ptr addrspace(3) %1213, align 2, !dbg !62
  %1670 = load <1 x half>, ptr addrspace(3) %1215, align 2, !dbg !62
  %1671 = load <1 x half>, ptr addrspace(3) %1217, align 2, !dbg !62
  %1672 = shufflevector <1 x half> %1671, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1673 = load <1 x half>, ptr addrspace(3) %1219, align 2, !dbg !62
  %1674 = shufflevector <1 x half> %1673, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1675 = load <1 x half>, ptr addrspace(3) %1221, align 2, !dbg !62
  %1676 = load <1 x half>, ptr addrspace(3) %1223, align 2, !dbg !62
  %1677 = load <1 x half>, ptr addrspace(3) %1225, align 2, !dbg !62
  %1678 = shufflevector <1 x half> %1677, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1679 = load <1 x half>, ptr addrspace(3) %1227, align 2, !dbg !62
  %1680 = shufflevector <1 x half> %1679, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1681 = load <1 x half>, ptr addrspace(3) %1229, align 2, !dbg !62
  %1682 = load <1 x half>, ptr addrspace(3) %1231, align 2, !dbg !62
  %1683 = load <1 x half>, ptr addrspace(3) %1233, align 2, !dbg !62
  %1684 = shufflevector <1 x half> %1683, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1685 = load <1 x half>, ptr addrspace(3) %1235, align 2, !dbg !62
  %1686 = shufflevector <1 x half> %1685, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1687 = load <1 x half>, ptr addrspace(3) %1237, align 2, !dbg !62
  %1688 = load <1 x half>, ptr addrspace(3) %1239, align 2, !dbg !62
  %1689 = load <1 x half>, ptr addrspace(3) %1241, align 2, !dbg !62
  %1690 = shufflevector <1 x half> %1689, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1691 = load <1 x half>, ptr addrspace(3) %1243, align 2, !dbg !62
  %1692 = shufflevector <1 x half> %1691, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1693 = load <1 x half>, ptr addrspace(3) %1245, align 2, !dbg !62
  %1694 = load <1 x half>, ptr addrspace(3) %1247, align 2, !dbg !62
  %1695 = load <1 x half>, ptr addrspace(3) %1249, align 2, !dbg !62
  %1696 = shufflevector <1 x half> %1695, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1697 = load <1 x half>, ptr addrspace(3) %1251, align 2, !dbg !62
  %1698 = shufflevector <1 x half> %1697, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1699 = load <1 x half>, ptr addrspace(3) %1253, align 2, !dbg !62
  %1700 = load <1 x half>, ptr addrspace(3) %1255, align 2, !dbg !62
  %1701 = load <1 x half>, ptr addrspace(3) %1257, align 2, !dbg !62
  %1702 = shufflevector <1 x half> %1701, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1703 = load <1 x half>, ptr addrspace(3) %1259, align 2, !dbg !62
  %1704 = shufflevector <1 x half> %1703, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1705 = load <1 x half>, ptr addrspace(3) %1261, align 2, !dbg !62
  %1706 = load <1 x half>, ptr addrspace(3) %1263, align 2, !dbg !62
  %1707 = load <1 x half>, ptr addrspace(3) %1265, align 2, !dbg !62
  %1708 = shufflevector <1 x half> %1707, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1709 = load <1 x half>, ptr addrspace(3) %1267, align 2, !dbg !62
  %1710 = shufflevector <1 x half> %1709, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1711 = load <1 x half>, ptr addrspace(3) %1269, align 2, !dbg !62
  %1712 = load <1 x half>, ptr addrspace(3) %1271, align 2, !dbg !62
  %1713 = load <1 x half>, ptr addrspace(3) %1273, align 2, !dbg !62
  %1714 = shufflevector <1 x half> %1713, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1715 = load <1 x half>, ptr addrspace(3) %1275, align 2, !dbg !62
  %1716 = shufflevector <1 x half> %1715, <1 x half> poison, <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>
  %1717 = fptrunc float %1516 to half, !dbg !79
  %1718 = fptrunc float %1517 to half, !dbg !79
  %1719 = fptrunc float %1518 to half, !dbg !79
  %1720 = fptrunc float %1519 to half, !dbg !79
  %1721 = fptrunc float %1520 to half, !dbg !79
  %1722 = fptrunc float %1521 to half, !dbg !79
  %1723 = fptrunc float %1522 to half, !dbg !79
  %1724 = fptrunc float %1523 to half, !dbg !79
  %1725 = fptrunc float %1524 to half, !dbg !79
  %1726 = fptrunc float %1525 to half, !dbg !79
  %1727 = fptrunc float %1526 to half, !dbg !79
  %1728 = fptrunc float %1527 to half, !dbg !79
  %1729 = fptrunc float %1528 to half, !dbg !79
  %1730 = fptrunc float %1529 to half, !dbg !79
  %1731 = fptrunc float %1530 to half, !dbg !79
  %1732 = fptrunc float %1531 to half, !dbg !79
  %1733 = fptrunc float %1532 to half, !dbg !79
  %1734 = fptrunc float %1533 to half, !dbg !79
  %1735 = fptrunc float %1534 to half, !dbg !79
  %1736 = fptrunc float %1535 to half, !dbg !79
  %1737 = fptrunc float %1536 to half, !dbg !79
  %1738 = fptrunc float %1537 to half, !dbg !79
  %1739 = fptrunc float %1538 to half, !dbg !79
  %1740 = fptrunc float %1539 to half, !dbg !79
  %1741 = fptrunc float %1540 to half, !dbg !79
  %1742 = fptrunc float %1541 to half, !dbg !79
  %1743 = fptrunc float %1542 to half, !dbg !79
  %1744 = fptrunc float %1543 to half, !dbg !79
  %1745 = fptrunc float %1544 to half, !dbg !79
  %1746 = fptrunc float %1545 to half, !dbg !79
  %1747 = fptrunc float %1546 to half, !dbg !79
  %1748 = fptrunc float %1547 to half, !dbg !79
  %1749 = insertelement <4 x half> poison, half %1717, i64 0, !dbg !80
  %1750 = insertelement <4 x half> %1749, half %1718, i64 1, !dbg !80
  %1751 = insertelement <4 x half> %1750, half %1719, i64 2, !dbg !80
  %1752 = insertelement <4 x half> %1751, half %1720, i64 3, !dbg !80
  %1753 = insertelement <4 x half> poison, half %1721, i64 0, !dbg !80
  %1754 = insertelement <4 x half> %1753, half %1722, i64 1, !dbg !80
  %1755 = insertelement <4 x half> %1754, half %1723, i64 2, !dbg !80
  %1756 = insertelement <4 x half> %1755, half %1724, i64 3, !dbg !80
  %1757 = insertelement <4 x half> poison, half %1725, i64 0, !dbg !80
  %1758 = insertelement <4 x half> %1757, half %1726, i64 1, !dbg !80
  %1759 = insertelement <4 x half> %1758, half %1727, i64 2, !dbg !80
  %1760 = insertelement <4 x half> %1759, half %1728, i64 3, !dbg !80
  %1761 = insertelement <4 x half> poison, half %1729, i64 0, !dbg !80
  %1762 = insertelement <4 x half> %1761, half %1730, i64 1, !dbg !80
  %1763 = insertelement <4 x half> %1762, half %1731, i64 2, !dbg !80
  %1764 = insertelement <4 x half> %1763, half %1732, i64 3, !dbg !80
  %1765 = insertelement <4 x half> poison, half %1733, i64 0, !dbg !80
  %1766 = insertelement <4 x half> %1765, half %1734, i64 1, !dbg !80
  %1767 = insertelement <4 x half> %1766, half %1735, i64 2, !dbg !80
  %1768 = insertelement <4 x half> %1767, half %1736, i64 3, !dbg !80
  %1769 = insertelement <4 x half> poison, half %1737, i64 0, !dbg !80
  %1770 = insertelement <4 x half> %1769, half %1738, i64 1, !dbg !80
  %1771 = insertelement <4 x half> %1770, half %1739, i64 2, !dbg !80
  %1772 = insertelement <4 x half> %1771, half %1740, i64 3, !dbg !80
  %1773 = insertelement <4 x half> poison, half %1741, i64 0, !dbg !80
  %1774 = insertelement <4 x half> %1773, half %1742, i64 1, !dbg !80
  %1775 = insertelement <4 x half> %1774, half %1743, i64 2, !dbg !80
  %1776 = insertelement <4 x half> %1775, half %1744, i64 3, !dbg !80
  %1777 = insertelement <4 x half> poison, half %1745, i64 0, !dbg !80
  %1778 = insertelement <4 x half> %1777, half %1746, i64 1, !dbg !80
  %1779 = insertelement <4 x half> %1778, half %1747, i64 2, !dbg !80
  %1780 = insertelement <4 x half> %1779, half %1748, i64 3, !dbg !80
  %1781 = shufflevector <1 x half> %1621, <1 x half> %1622, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1782 = shufflevector <4 x half> %1781, <4 x half> %1624, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1783 = shufflevector <4 x half> %1782, <4 x half> %1626, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1784 = shufflevector <1 x half> %1627, <1 x half> %1628, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1785 = shufflevector <4 x half> %1784, <4 x half> %1630, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1786 = shufflevector <4 x half> %1785, <4 x half> %1632, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1787 = shufflevector <1 x half> %1633, <1 x half> %1634, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1788 = shufflevector <4 x half> %1787, <4 x half> %1636, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1789 = shufflevector <4 x half> %1788, <4 x half> %1638, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1790 = shufflevector <1 x half> %1639, <1 x half> %1640, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1791 = shufflevector <4 x half> %1790, <4 x half> %1642, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1792 = shufflevector <4 x half> %1791, <4 x half> %1644, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1793 = shufflevector <1 x half> %1645, <1 x half> %1646, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1794 = shufflevector <4 x half> %1793, <4 x half> %1648, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1795 = shufflevector <4 x half> %1794, <4 x half> %1650, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1796 = shufflevector <1 x half> %1651, <1 x half> %1652, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1797 = shufflevector <4 x half> %1796, <4 x half> %1654, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1798 = shufflevector <4 x half> %1797, <4 x half> %1656, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1799 = shufflevector <1 x half> %1657, <1 x half> %1658, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1800 = shufflevector <4 x half> %1799, <4 x half> %1660, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1801 = shufflevector <4 x half> %1800, <4 x half> %1662, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1802 = shufflevector <1 x half> %1663, <1 x half> %1664, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1803 = shufflevector <4 x half> %1802, <4 x half> %1666, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1804 = shufflevector <4 x half> %1803, <4 x half> %1668, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1805 = shufflevector <1 x half> %1669, <1 x half> %1670, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1806 = shufflevector <4 x half> %1805, <4 x half> %1672, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1807 = shufflevector <4 x half> %1806, <4 x half> %1674, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1808 = shufflevector <1 x half> %1675, <1 x half> %1676, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1809 = shufflevector <4 x half> %1808, <4 x half> %1678, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1810 = shufflevector <4 x half> %1809, <4 x half> %1680, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1811 = shufflevector <1 x half> %1681, <1 x half> %1682, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1812 = shufflevector <4 x half> %1811, <4 x half> %1684, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1813 = shufflevector <4 x half> %1812, <4 x half> %1686, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1814 = shufflevector <1 x half> %1687, <1 x half> %1688, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1815 = shufflevector <4 x half> %1814, <4 x half> %1690, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1816 = shufflevector <4 x half> %1815, <4 x half> %1692, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1817 = shufflevector <1 x half> %1693, <1 x half> %1694, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1818 = shufflevector <4 x half> %1817, <4 x half> %1696, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1819 = shufflevector <4 x half> %1818, <4 x half> %1698, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1820 = shufflevector <1 x half> %1699, <1 x half> %1700, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1821 = shufflevector <4 x half> %1820, <4 x half> %1702, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1822 = shufflevector <4 x half> %1821, <4 x half> %1704, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1823 = shufflevector <1 x half> %1705, <1 x half> %1706, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1824 = shufflevector <4 x half> %1823, <4 x half> %1708, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1825 = shufflevector <4 x half> %1824, <4 x half> %1710, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1826 = shufflevector <1 x half> %1711, <1 x half> %1712, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !80
  %1827 = shufflevector <4 x half> %1826, <4 x half> %1714, <4 x i32> <i32 0, i32 1, i32 4, i32 poison>, !dbg !80
  %1828 = shufflevector <4 x half> %1827, <4 x half> %1716, <4 x i32> <i32 0, i32 1, i32 2, i32 4>, !dbg !80
  %1829 = shufflevector <2 x float> %1590, <2 x float> %1592, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1830 = shufflevector <2 x float> %1594, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1831 = shufflevector <16 x float> %1829, <16 x float> %1830, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1832 = shufflevector <2 x float> %1596, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1833 = shufflevector <16 x float> %1831, <16 x float> %1832, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1834 = shufflevector <2 x float> %1598, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1835 = shufflevector <16 x float> %1833, <16 x float> %1834, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1836 = shufflevector <2 x float> %1600, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1837 = shufflevector <16 x float> %1835, <16 x float> %1836, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1838 = shufflevector <2 x float> %1602, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1839 = shufflevector <16 x float> %1837, <16 x float> %1838, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !80
  %1840 = shufflevector <2 x float> %1604, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1841 = shufflevector <16 x float> %1839, <16 x float> %1840, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !80
  %1842 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1783, <4 x half> %1752, <16 x float> %1841, i32 0, i32 0, i32 0), !dbg !80
  %1843 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1786, <4 x half> %1756, <16 x float> %1842, i32 0, i32 0, i32 0), !dbg !80
  %1844 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1789, <4 x half> %1760, <16 x float> %1843, i32 0, i32 0, i32 0), !dbg !80
  %1845 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1792, <4 x half> %1764, <16 x float> %1844, i32 0, i32 0, i32 0), !dbg !80
  %1846 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1795, <4 x half> %1768, <16 x float> %1845, i32 0, i32 0, i32 0), !dbg !80
  %1847 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1798, <4 x half> %1772, <16 x float> %1846, i32 0, i32 0, i32 0), !dbg !80
  %1848 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1801, <4 x half> %1776, <16 x float> %1847, i32 0, i32 0, i32 0), !dbg !80
  %1849 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1804, <4 x half> %1780, <16 x float> %1848, i32 0, i32 0, i32 0), !dbg !80
  %1850 = shufflevector <2 x float> %1606, <2 x float> %1608, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1851 = shufflevector <2 x float> %1610, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1852 = shufflevector <16 x float> %1850, <16 x float> %1851, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1853 = shufflevector <2 x float> %1612, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1854 = shufflevector <16 x float> %1852, <16 x float> %1853, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1855 = shufflevector <2 x float> %1614, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1856 = shufflevector <16 x float> %1854, <16 x float> %1855, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1857 = shufflevector <2 x float> %1616, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1858 = shufflevector <16 x float> %1856, <16 x float> %1857, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 16, i32 17, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1859 = shufflevector <2 x float> %1618, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1860 = shufflevector <16 x float> %1858, <16 x float> %1859, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 poison, i32 poison>, !dbg !80
  %1861 = shufflevector <2 x float> %1620, <2 x float> poison, <16 x i32> <i32 0, i32 1, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>, !dbg !80
  %1862 = shufflevector <16 x float> %1860, <16 x float> %1861, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 16, i32 17>, !dbg !80
  %1863 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1807, <4 x half> %1752, <16 x float> %1862, i32 0, i32 0, i32 0), !dbg !80
  %1864 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1810, <4 x half> %1756, <16 x float> %1863, i32 0, i32 0, i32 0), !dbg !80
  %1865 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1813, <4 x half> %1760, <16 x float> %1864, i32 0, i32 0, i32 0), !dbg !80
  %1866 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1816, <4 x half> %1764, <16 x float> %1865, i32 0, i32 0, i32 0), !dbg !80
  %1867 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1819, <4 x half> %1768, <16 x float> %1866, i32 0, i32 0, i32 0), !dbg !80
  %1868 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1822, <4 x half> %1772, <16 x float> %1867, i32 0, i32 0, i32 0), !dbg !80
  %1869 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1825, <4 x half> %1776, <16 x float> %1868, i32 0, i32 0, i32 0), !dbg !80
  %1870 = tail call <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half> %1828, <4 x half> %1780, <16 x float> %1869, i32 0, i32 0, i32 0), !dbg !80
  %1871 = shufflevector <16 x float> %1849, <16 x float> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !34
  %1872 = shufflevector <16 x float> %1849, <16 x float> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !34
  %1873 = shufflevector <16 x float> %1849, <16 x float> poison, <4 x i32> <i32 8, i32 9, i32 10, i32 11>, !dbg !34
  %1874 = shufflevector <16 x float> %1849, <16 x float> poison, <4 x i32> <i32 12, i32 13, i32 14, i32 15>, !dbg !34
  %1875 = shufflevector <16 x float> %1870, <16 x float> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !34
  %1876 = shufflevector <16 x float> %1870, <16 x float> poison, <4 x i32> <i32 4, i32 5, i32 6, i32 7>, !dbg !34
  %1877 = shufflevector <16 x float> %1870, <16 x float> poison, <4 x i32> <i32 8, i32 9, i32 10, i32 11>, !dbg !34
  %1878 = shufflevector <16 x float> %1870, <16 x float> poison, <4 x i32> <i32 12, i32 13, i32 14, i32 15>, !dbg !34
  br label %._crit_edge88, !dbg !81

._crit_edge88:                                    ; preds = %.lr.ph87, %._crit_edge
  %.lcssa66 = phi float [ %.lcssa69, %._crit_edge ], [ %1586, %.lr.ph87 ], !dbg !34
  %.lcssa = phi float [ %.lcssa67, %._crit_edge ], [ %1483, %.lr.ph87 ], !dbg !34
  %1879 = phi <4 x float> [ %1016, %._crit_edge ], [ %1871, %.lr.ph87 ], !dbg !34
  %1880 = phi <4 x float> [ %1017, %._crit_edge ], [ %1872, %.lr.ph87 ], !dbg !34
  %1881 = phi <4 x float> [ %1018, %._crit_edge ], [ %1873, %.lr.ph87 ], !dbg !34
  %1882 = phi <4 x float> [ %1019, %._crit_edge ], [ %1874, %.lr.ph87 ], !dbg !34
  %1883 = phi <4 x float> [ %1020, %._crit_edge ], [ %1875, %.lr.ph87 ], !dbg !34
  %1884 = phi <4 x float> [ %1021, %._crit_edge ], [ %1876, %.lr.ph87 ], !dbg !34
  %1885 = phi <4 x float> [ %1022, %._crit_edge ], [ %1877, %.lr.ph87 ], !dbg !34
  %1886 = phi <4 x float> [ %1023, %._crit_edge ], [ %1878, %.lr.ph87 ], !dbg !34
  %1887 = tail call noundef float @llvm.log2.f32(float %.lcssa66), !dbg !81
  %1888 = fadd float %1887, %.lcssa, !dbg !82
  %1889 = insertelement <4 x float> poison, float %.lcssa66, i64 0, !dbg !83
  %1890 = shufflevector <4 x float> %1889, <4 x float> poison, <4 x i32> zeroinitializer, !dbg !83
  %1891 = fdiv <4 x float> %1879, %1890, !dbg !83
  %1892 = fdiv <4 x float> %1880, %1890, !dbg !83
  %1893 = fdiv <4 x float> %1881, %1890, !dbg !83
  %1894 = fdiv <4 x float> %1882, %1890, !dbg !83
  %1895 = fdiv <4 x float> %1883, %1890, !dbg !83
  %1896 = fdiv <4 x float> %1884, %1890, !dbg !83
  %1897 = fdiv <4 x float> %1885, %1890, !dbg !83
  %1898 = fdiv <4 x float> %1886, %1890, !dbg !83
  fence syncscope("workgroup") release, !dbg !84
  tail call void @llvm.amdgcn.s.barrier(), !dbg !84
  fence syncscope("workgroup") acquire, !dbg !84
  %1899 = getelementptr float, ptr addrspace(3) @global_smem, i64 %101, !dbg !84
  %1900 = insertelement <1 x float> poison, float %1888, i64 0, !dbg !84
  store <1 x float> %1900, ptr addrspace(3) %1899, align 4, !dbg !84
  fence syncscope("workgroup") release, !dbg !84
  tail call void @llvm.amdgcn.s.barrier(), !dbg !84
  fence syncscope("workgroup") acquire, !dbg !84
  %urem = and i32 %35, 192, !dbg !84
  %1901 = icmp eq i32 %urem, 0, !dbg !84
  br i1 %1901, label %1902, label %1911, !dbg !84

1902:                                             ; preds = %._crit_edge88
  %1903 = zext nneg i32 %36 to i64, !dbg !84
  %1904 = getelementptr float, ptr addrspace(3) @global_smem, i64 %1903, !dbg !84
  %1905 = load i32, ptr addrspace(3) %1904, align 4, !dbg !84
  %1906 = mul i32 %19, %21, !dbg !85
  %1907 = sext i32 %1906 to i64, !dbg !86
  %1908 = getelementptr float, ptr addrspace(1) %4, i64 %1907, !dbg !86
  %1909 = sext i32 %99 to i64, !dbg !87
  %1910 = getelementptr float, ptr addrspace(1) %1908, i64 %1909, !dbg !87
  store i32 %1905, ptr addrspace(1) %1910, align 4, !dbg !84
  br label %1911, !dbg !84

1911:                                             ; preds = %1902, %._crit_edge88
  %1912 = and i32 %35, 128, !dbg !88
  %.not.not = icmp eq i32 %1912, 0, !dbg !88
  br i1 %.not.not, label %.critedge, label %.critedge63, !dbg !88

.critedge:                                        ; preds = %1911
  %1913 = mul nsw i64 %110, %64, !dbg !88
  %1914 = getelementptr half, ptr addrspace(1) %63, i64 %1913, !dbg !88
  %1915 = getelementptr half, ptr addrspace(1) %1914, i64 %109, !dbg !88
  %1916 = getelementptr half, ptr addrspace(1) %1914, i64 %108, !dbg !88
  %1917 = getelementptr half, ptr addrspace(1) %1914, i64 %107, !dbg !88
  %1918 = getelementptr half, ptr addrspace(1) %1914, i64 %106, !dbg !88
  %1919 = getelementptr half, ptr addrspace(1) %1914, i64 %105, !dbg !88
  %1920 = getelementptr half, ptr addrspace(1) %1914, i64 %104, !dbg !88
  %1921 = getelementptr half, ptr addrspace(1) %1914, i64 %103, !dbg !88
  %1922 = fptrunc <4 x float> %1898 to <4 x half>, !dbg !89
  %1923 = fptrunc <4 x float> %1897 to <4 x half>, !dbg !89
  %1924 = fptrunc <4 x float> %1896 to <4 x half>, !dbg !89
  %1925 = fptrunc <4 x float> %1895 to <4 x half>, !dbg !89
  %1926 = fptrunc <4 x float> %1894 to <4 x half>, !dbg !89
  %1927 = fptrunc <4 x float> %1893 to <4 x half>, !dbg !89
  %1928 = fptrunc <4 x float> %1892 to <4 x half>, !dbg !89
  %1929 = fptrunc <4 x float> %1891 to <4 x half>, !dbg !89
  %1930 = getelementptr half, ptr addrspace(1) %1914, i64 %102, !dbg !88
  store <4 x half> %1929, ptr addrspace(1) %1930, align 2, !dbg !88
  store <4 x half> %1928, ptr addrspace(1) %1921, align 2, !dbg !88
  store <4 x half> %1927, ptr addrspace(1) %1920, align 2, !dbg !88
  store <4 x half> %1926, ptr addrspace(1) %1919, align 2, !dbg !88
  store <4 x half> %1925, ptr addrspace(1) %1918, align 2, !dbg !88
  store <4 x half> %1924, ptr addrspace(1) %1917, align 2, !dbg !88
  store <4 x half> %1923, ptr addrspace(1) %1916, align 2, !dbg !88
  store <4 x half> %1922, ptr addrspace(1) %1915, align 2, !dbg !88
  br label %.critedge63, !dbg !88

.critedge63:                                      ; preds = %1911, %.critedge
  ret void, !dbg !90
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.amdgcn.workgroup.id.y() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.amdgcn.workgroup.id.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.amdgcn.workitem.id.x() #0

; Function Attrs: convergent mustprogress nocallback nofree nounwind willreturn
declare void @llvm.amdgcn.s.barrier() #2

; Function Attrs: convergent mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare <16 x float> @llvm.amdgcn.mfma.f32.32x32x8f16(<4 x half>, <4 x half>, <16 x float>, i32 immarg, i32 immarg, i32 immarg) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.maxnum.f32(float, float) #0

; Function Attrs: convergent mustprogress nocallback nofree nounwind willreturn memory(none)
declare i32 @llvm.amdgcn.ds.bpermute(i32, i32) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.log2.f32(float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nofree norecurse nounwind "amdgpu-flat-work-group-size"="1,256" "amdgpu-no-agpr" "amdgpu-no-completion-action" "amdgpu-no-default-queue" "amdgpu-no-dispatch-id" "amdgpu-no-dispatch-ptr" "amdgpu-no-heap-ptr" "amdgpu-no-hostcall-ptr" "amdgpu-no-implicitarg-ptr" "amdgpu-no-lds-kernel-id" "amdgpu-no-multigrid-sync-arg" "amdgpu-no-queue-ptr" "amdgpu-no-workgroup-id-x" "amdgpu-no-workgroup-id-z" "amdgpu-no-workitem-id-x" "amdgpu-no-workitem-id-y" "amdgpu-no-workitem-id-z" "amdgpu-waves-per-eu"="3" "denormal-fp-math-f32"="preserve-sign" "uniform-work-group-size"="false" }
attributes #2 = { convergent mustprogress nocallback nofree nounwind willreturn }
attributes #3 = { convergent mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { convergent mustprogress nocallback nofree nounwind willreturn memory(none) }

!llvm.module.flags = !{!0, !1, !2, !3}
!llvm.dbg.cu = !{!4}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 1, !"amdhsa_code_object_version", i32 400}
!2 = !{i32 1, !"wchar_size", i32 4}
!3 = !{i32 8, !"PIC Level", i32 0}
!4 = distinct !DICompileUnit(language: DW_LANG_C, file: !5, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!5 = !DIFile(filename: "06-fused-attention.py", directory: "/triton/python/tutorials")
!6 = !DISubprogram(name: "llvm.amdgcn.exp2.f32", linkageName: "llvm.amdgcn.exp2.f32", scope: !5, file: !5, line: 171, type: !7, scopeLine: 171, spFlags: DISPFlagOptimized)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = distinct !DISubprogram(name: "_attn_fwd", linkageName: "_attn_fwd", scope: !5, file: !5, line: 100, type: !7, scopeLine: 100, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !4)
!10 = !DILocation(line: 113, column: 27, scope: !9)
!11 = !DILocation(line: 114, column: 22, scope: !9)
!12 = !DILocation(line: 116, column: 26, scope: !9)
!13 = !DILocation(line: 116, column: 38, scope: !9)
!14 = !DILocation(line: 115, column: 21, scope: !9)
!15 = !DILocation(line: 116, column: 59, scope: !9)
!16 = !DILocation(line: 116, column: 71, scope: !9)
!17 = !DILocation(line: 116, column: 50, scope: !9)
!18 = !DILocation(line: 120, column: 17, scope: !9)
!19 = !DILocation(line: 112, column: 28, scope: !9)
!20 = !DILocation(line: 123, column: 27, scope: !9)
!21 = !DILocation(line: 125, column: 8, scope: !9)
!22 = !DILocation(line: 153, column: 46, scope: !9)
!23 = !DILocation(line: 163, column: 16, scope: !9)
!24 = !DILocation(line: 129, column: 17, scope: !9)
!25 = !DILocation(line: 134, column: 8, scope: !9)
!26 = !DILocation(line: 137, column: 17, scope: !9)
!27 = !DILocation(line: 142, column: 8, scope: !9)
!28 = !DILocation(line: 145, column: 19, scope: !9)
!29 = !DILocation(line: 150, column: 8, scope: !9)
!30 = !DILocation(line: 153, column: 33, scope: !9)
!31 = !DILocation(line: 161, column: 16, scope: !9)
!32 = !DILocation(line: 44, column: 33, scope: !33, inlinedAt: !34)
!33 = distinct !DILexicalBlockFile(scope: !9, file: !5, discriminator: 0)
!34 = !DILocation(line: 171, column: 74, scope: !9)
!35 = !DILocation(line: 65, column: 20, scope: !33, inlinedAt: !34)
!36 = !DILocation(line: 47, column: 20, scope: !33, inlinedAt: !34)
!37 = !DILocation(line: 48, column: 23, scope: !33, inlinedAt: !34)
!38 = !DILocation(line: 163, column: 27, scope: !39, inlinedAt: !34)
!39 = distinct !DILexicalBlockFile(scope: !41, file: !40, discriminator: 0)
!40 = !DIFile(filename: "standard.py", directory: "/triton/python/triton/language")
!41 = distinct !DILexicalBlockFile(scope: !33, file: !40, discriminator: 0)
!42 = !DILocation(line: 184, column: 40, scope: !41, inlinedAt: !34)
!43 = !DILocation(line: 55, column: 51, scope: !33, inlinedAt: !34)
!44 = !DILocation(line: 55, column: 35, scope: !33, inlinedAt: !34)
!45 = !DILocation(line: 56, column: 22, scope: !33, inlinedAt: !34)
!46 = !DILocation(line: 56, column: 33, scope: !33, inlinedAt: !34)
!47 = !DILocation(line: 57, column: 25, scope: !33, inlinedAt: !34)
!48 = !DILocation(line: 256, column: 15, scope: !39, inlinedAt: !34)
!49 = !DILocation(line: 267, column: 36, scope: !41, inlinedAt: !34)
!50 = !DILocation(line: 60, column: 35, scope: !33, inlinedAt: !34)
!51 = !DILocation(line: 60, column: 29, scope: !33, inlinedAt: !34)
!52 = !DILocation(line: 61, column: 20, scope: !33, inlinedAt: !34)
!53 = !DILocation(line: 61, column: 28, scope: !33, inlinedAt: !34)
!54 = !DILocation(line: 63, column: 20, scope: !33, inlinedAt: !34)
!55 = !DILocation(line: 69, column: 21, scope: !33, inlinedAt: !34)
!56 = !DILocation(line: 70, column: 27, scope: !33, inlinedAt: !34)
!57 = !DILocation(line: 74, column: 46, scope: !33, inlinedAt: !34)
!58 = !DILocation(line: 44, column: 33, scope: !33, inlinedAt: !59)
!59 = !DILocation(line: 180, column: 66, scope: !9)
!60 = !DILocation(line: 50, column: 39, scope: !33, inlinedAt: !59)
!61 = !DILocation(line: 51, column: 51, scope: !33, inlinedAt: !59)
!62 = !DILocation(line: 65, column: 20, scope: !33, inlinedAt: !59)
!63 = !DILocation(line: 47, column: 20, scope: !33, inlinedAt: !59)
!64 = !DILocation(line: 48, column: 23, scope: !33, inlinedAt: !59)
!65 = !DILocation(line: 51, column: 22, scope: !33, inlinedAt: !59)
!66 = !DILocation(line: 51, column: 33, scope: !33, inlinedAt: !59)
!67 = !DILocation(line: 163, column: 27, scope: !39, inlinedAt: !59)
!68 = !DILocation(line: 184, column: 40, scope: !41, inlinedAt: !59)
!69 = !DILocation(line: 52, column: 35, scope: !33, inlinedAt: !59)
!70 = !DILocation(line: 53, column: 18, scope: !33, inlinedAt: !59)
!71 = !DILocation(line: 57, column: 25, scope: !33, inlinedAt: !59)
!72 = !DILocation(line: 256, column: 15, scope: !39, inlinedAt: !59)
!73 = !DILocation(line: 267, column: 36, scope: !41, inlinedAt: !59)
!74 = !DILocation(line: 60, column: 35, scope: !33, inlinedAt: !59)
!75 = !DILocation(line: 60, column: 29, scope: !33, inlinedAt: !59)
!76 = !DILocation(line: 61, column: 20, scope: !33, inlinedAt: !59)
!77 = !DILocation(line: 61, column: 28, scope: !33, inlinedAt: !59)
!78 = !DILocation(line: 63, column: 20, scope: !33, inlinedAt: !59)
!79 = !DILocation(line: 69, column: 21, scope: !33, inlinedAt: !59)
!80 = !DILocation(line: 70, column: 27, scope: !33, inlinedAt: !59)
!81 = !DILocation(line: 183, column: 24, scope: !9)
!82 = !DILocation(line: 183, column: 11, scope: !9)
!83 = !DILocation(line: 184, column: 16, scope: !9)
!84 = !DILocation(line: 186, column: 21, scope: !9)
!85 = !DILocation(line: 185, column: 26, scope: !9)
!86 = !DILocation(line: 185, column: 17, scope: !9)
!87 = !DILocation(line: 185, column: 34, scope: !9)
!88 = !DILocation(line: 187, column: 26, scope: !9)
!89 = !DILocation(line: 187, column: 33, scope: !9)
!90 = !DILocation(line: 187, column: 4, scope: !9)
