// Seed: 983063639
module module_0 (
    input id_0,
    output logic id_1
);
  assign id_1 = 1;
  type_4(
      ~id_1, id_1
  );
  logic id_2;
  assign id_1 = id_2;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output id_10,
    input logic id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output logic id_15,
    input id_16
);
  assign id_15 = 1 - 1'b0;
  type_23(
      id_10, "" != (id_16)
  );
endmodule
`define pp_17 0
