Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun  4 16:07:36 2024
| Host         : cadlab-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  532         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (532)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1236)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (532)
--------------------------
 There are 532 register/latch pins with no clock driven by root clock pin: clkGen/clkTog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1236)
---------------------------------------------------
 There are 1236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.291        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.291        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.414    clkGen/clkDividerCtr[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.299     6.713 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.307    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.414    clkGen/clkDividerCtr[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.299     6.713 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.307    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.414    clkGen/clkDividerCtr[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.299     6.713 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.307    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.414    clkGen/clkDividerCtr[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.299     6.713 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.210    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.623    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.414    clkGen/clkDividerCtr[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.299     6.713 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.210    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.623    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.414    clkGen/clkDividerCtr[2]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.299     6.713 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.210    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.623    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.909%)  route 1.575ns (73.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.575     7.119    clkGen/clkDividerCtr[1]
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.124     7.243 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.243    clkGen/data0[1]
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.029    15.081    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.606ns (27.780%)  route 1.575ns (72.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.575     7.119    clkGen/clkDividerCtr[1]
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.150     7.269 r  clkGen/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.269    clkGen/data0[2]
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.075    15.127    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.842ns (40.199%)  route 1.253ns (59.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  clkGen/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.909     6.416    clkGen/clkDividerCtr[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.299     6.715 r  clkGen/clkTog/O
                         net (fo=1, routed)           0.343     7.058    clkGen/clkTog_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.182 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     7.182    clkGen/clkTog_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.029    15.056    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.580ns (32.038%)  route 1.230ns (67.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.566     5.087    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.230     6.774    clkGen/clkDividerCtr[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.898 r  clkGen/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     6.898    clkGen/data0[5]
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.446    14.787    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    15.058    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  8.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           0.109     1.697    clkGen/clkDividerCtr[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  clkGen/clkTog_i_1/O
                         net (fo=1, routed)           0.000     1.742    clkGen/clkTog_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clkGen/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clkGen/clkTog_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.091     1.551    clkGen/clkTog_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  clkGen/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.089     1.664    clkGen/clkDividerCtr[4]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.099     1.763 r  clkGen/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     1.763    clkGen/data0[5]
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092     1.539    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.183ns (43.516%)  route 0.238ns (56.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.826    clkGen/clkDividerCtr[1]
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.042     1.868 r  clkGen/clkDividerCtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    clkGen/data0[4]
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.107     1.570    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.916%)  route 0.238ns (56.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.826    clkGen/clkDividerCtr[1]
    SLICE_X36Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.871 r  clkGen/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    clkGen/data0[3]
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.554    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.185ns (43.107%)  route 0.244ns (56.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.832    clkGen/clkDividerCtr[0]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.044     1.876 r  clkGen/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    clkGen/data0[2]
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[2]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107     1.554    clkGen/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.832    clkGen/clkDividerCtr[0]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  clkGen/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    clkGen/data0[1]
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    clkGen/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.248     1.836    clkGen/clkDividerCtr[0]
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.881 r  clkGen/clkDividerCtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    clkGen/clkDividerCtr[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092     1.539    clkGen/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.754    clkGen/clkDividerCtr[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.995    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_R)        -0.018     1.445    clkGen/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.754    clkGen/clkDividerCtr[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.995    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_R)        -0.018     1.445    clkGen/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 clkGen/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGen/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.447    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkGen/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkGen/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.754    clkGen/clkDividerCtr[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  clkGen/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.995    clkGen/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.833     1.960    clkGen/clkExtPort_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkGen/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_R)        -0.018     1.445    clkGen/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkExtPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clkExtPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkGen/clkDividerCtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkGen/clkDividerCtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clkGen/clkDividerCtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clkGen/clkDividerCtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clkGen/clkDividerCtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clkGen/clkDividerCtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clkGen/clkTog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkGen/clkDividerCtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkGen/clkDividerCtr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1237 Endpoints
Min Delay          1237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toNum/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.350ns  (logic 5.746ns (33.117%)  route 11.604ns (66.883%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  toNum/intData_reg[6]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[6]/Q
                         net (fo=67, routed)          3.145     3.601    toNum/intData_reg_n_0_[6]
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.725 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.725    toNum/dig[1]_i_64_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.258    toNum/dig_reg[1]_i_44_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.477 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.167     5.644    toNum/dig_reg[1]_i_28_n_7
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.323     5.967 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.936    toNum/dig[1]_i_48_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I1_O)        0.348     7.284 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.284    toNum/dig[1]_i_24_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.685 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.685    toNum/dig_reg[1]_i_10_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.998 r  toNum/dig_reg[1]_i_6/O[3]
                         net (fo=12, routed)          1.296     9.294    toNum_n_46
    SLICE_X14Y23         LUT3 (Prop_lut3_I2_O)        0.306     9.600 r  dig[0]_i_45/O
                         net (fo=1, routed)           0.479    10.079    dig[0]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    10.721 r  dig_reg[0]_i_21/O[3]
                         net (fo=3, routed)           1.138    11.859    toNum/dig_reg[0]_i_18_0[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.307    12.166 r  toNum/dig[0]_i_38/O
                         net (fo=1, routed)           0.000    12.166    toNum/dig[0]_i_38_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.564 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.564    toNum/dig_reg[0]_i_18_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.835 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           1.000    13.835    toNum/dig_reg[0]_i_10_n_3
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.401    14.236 f  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           0.447    14.683    toNum/dig[2]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.332    15.015 r  toNum/dig[3]_i_8/O
                         net (fo=1, routed)           0.580    15.595    toNum/dig[3]_i_8_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.124    15.719 r  toNum/dig[3]_i_3/O
                         net (fo=1, routed)           0.812    16.531    toNum/dig[3]_i_3_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.655 r  toNum/dig[3]_i_2/O
                         net (fo=1, routed)           0.571    17.226    toNum/dig[3]_i_2_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.350 r  toNum/dig[3]_i_1/O
                         net (fo=1, routed)           0.000    17.350    toNum/dig[3]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  toNum/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.762ns  (logic 5.492ns (32.765%)  route 11.270ns (67.235%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  toNum/intData_reg[6]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[6]/Q
                         net (fo=67, routed)          3.145     3.601    toNum/intData_reg_n_0_[6]
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.725 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.725    toNum/dig[1]_i_64_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.258    toNum/dig_reg[1]_i_44_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.477 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.167     5.644    toNum/dig_reg[1]_i_28_n_7
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.323     5.967 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.936    toNum/dig[1]_i_48_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I1_O)        0.348     7.284 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.284    toNum/dig[1]_i_24_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.685 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.685    toNum/dig_reg[1]_i_10_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.998 r  toNum/dig_reg[1]_i_6/O[3]
                         net (fo=12, routed)          1.296     9.294    toNum_n_46
    SLICE_X14Y23         LUT3 (Prop_lut3_I2_O)        0.306     9.600 r  dig[0]_i_45/O
                         net (fo=1, routed)           0.479    10.079    dig[0]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    10.721 r  dig_reg[0]_i_21/O[3]
                         net (fo=3, routed)           1.138    11.859    toNum/dig_reg[0]_i_18_0[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.307    12.166 r  toNum/dig[0]_i_38/O
                         net (fo=1, routed)           0.000    12.166    toNum/dig[0]_i_38_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.564 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.564    toNum/dig_reg[0]_i_18_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.835 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           0.998    13.833    toNum/dig_reg[0]_i_10_n_3
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.401    14.234 r  toNum/dig[0]_i_9/O
                         net (fo=1, routed)           1.056    15.290    toNum/dig[0]_i_9_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.326    15.616 r  toNum/dig[0]_i_2/O
                         net (fo=1, routed)           1.022    16.638    toNum/dig[0]_i_2_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.762 r  toNum/dig[0]_i_1/O
                         net (fo=1, routed)           0.000    16.762    toNum/dig[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  toNum/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.443ns  (logic 5.703ns (34.684%)  route 10.740ns (65.316%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.239     3.695    toAns/intData_reg_n_0_[8]
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.819 r  toAns/dig[1]_i_62__0/O
                         net (fo=1, routed)           0.000     3.819    toAns/dig[1]_i_62__0_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.195 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.195    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  toAns/dig_reg[1]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     4.312    toAns/dig_reg[1]_i_28__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.635 r  toAns/dig_reg[3]_i_24__0/O[1]
                         net (fo=4, routed)           1.299     5.934    toAns/dig_reg[3]_i_24__0_n_6
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.306     6.240 r  toAns/dig[3]_i_27__0/O
                         net (fo=2, routed)           0.969     7.209    toAns/dig[3]_i_27__0_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.333 r  toAns/dig[3]_i_19__0/O
                         net (fo=1, routed)           0.000     7.333    toAns/dig[3]_i_19__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.976 r  toAns/dig_reg[3]_i_5__0/O[3]
                         net (fo=10, routed)          0.621     8.597    toAns_n_22
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.307     8.904 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.520     9.424    dig[0]_i_65__0_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.820 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     9.820    dig_reg[0]_i_41__0_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.143 r  dig_reg[0]_i_21__0/O[1]
                         net (fo=3, routed)           0.813    10.956    toAns/dig_reg[0]_i_18__0_0[1]
    SLICE_X13Y32         LUT4 (Prop_lut4_I1_O)        0.306    11.262 r  toAns/dig[0]_i_40__0/O
                         net (fo=1, routed)           0.000    11.262    toAns/dig[0]_i_40__0_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.794 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.794    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.065 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.994    13.059    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X11Y34         LUT5 (Prop_lut5_I3_O)        0.401    13.460 f  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           0.464    13.924    toAns/dig[2]_i_6__0_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I5_O)        0.326    14.250 r  toAns/dig[3]_i_8__0/O
                         net (fo=1, routed)           0.669    14.919    toAns/dig[3]_i_8__0_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  toAns/dig[3]_i_3__0/O
                         net (fo=1, routed)           0.573    15.616    toAns/dig[3]_i_3__0_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.740 r  toAns/dig[3]_i_2__0/O
                         net (fo=1, routed)           0.578    16.319    toAns/dig[3]_i_2__0_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124    16.443 r  toAns/dig[3]_i_1__0/O
                         net (fo=1, routed)           0.000    16.443    toAns/dig[3]_i_1__0_n_0
    SLICE_X9Y34          FDRE                                         r  toAns/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.274ns  (logic 5.498ns (33.784%)  route 10.776ns (66.216%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  toNum/intData_reg[6]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[6]/Q
                         net (fo=67, routed)          3.145     3.601    toNum/intData_reg_n_0_[6]
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.725 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.725    toNum/dig[1]_i_64_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.258    toNum/dig_reg[1]_i_44_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.477 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.167     5.644    toNum/dig_reg[1]_i_28_n_7
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.323     5.967 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.936    toNum/dig[1]_i_48_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I1_O)        0.348     7.284 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.284    toNum/dig[1]_i_24_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.685 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.685    toNum/dig_reg[1]_i_10_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.998 r  toNum/dig_reg[1]_i_6/O[3]
                         net (fo=12, routed)          1.296     9.294    toNum_n_46
    SLICE_X14Y23         LUT3 (Prop_lut3_I2_O)        0.306     9.600 r  dig[0]_i_45/O
                         net (fo=1, routed)           0.479    10.079    dig[0]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    10.721 r  dig_reg[0]_i_21/O[3]
                         net (fo=3, routed)           1.138    11.859    toNum/dig_reg[0]_i_18_0[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.307    12.166 r  toNum/dig[0]_i_38/O
                         net (fo=1, routed)           0.000    12.166    toNum/dig[0]_i_38_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.564 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.564    toNum/dig_reg[0]_i_18_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.835 r  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           1.000    13.835    toNum/dig_reg[0]_i_10_n_3
    SLICE_X11Y21         LUT5 (Prop_lut5_I3_O)        0.401    14.236 r  toNum/dig[2]_i_6/O
                         net (fo=3, routed)           0.917    15.153    toNum/dig[2]_i_6_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.332    15.485 r  toNum/dig[2]_i_4/O
                         net (fo=1, routed)           0.665    16.150    toNum/dig[2]_i_4_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    16.274 r  toNum/dig[2]_i_1/O
                         net (fo=1, routed)           0.000    16.274    toNum/dig[2]_i_1_n_0
    SLICE_X7Y20          FDRE                                         r  toNum/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.897ns  (logic 5.262ns (33.100%)  route 10.635ns (66.900%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  toNum/intData_reg[6]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[6]/Q
                         net (fo=67, routed)          3.145     3.601    toNum/intData_reg_n_0_[6]
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.725 r  toNum/dig[1]_i_64/O
                         net (fo=1, routed)           0.000     3.725    toNum/dig[1]_i_64_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  toNum/dig_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.258    toNum/dig_reg[1]_i_44_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.477 r  toNum/dig_reg[1]_i_28/O[0]
                         net (fo=4, routed)           1.167     5.644    toNum/dig_reg[1]_i_28_n_7
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.323     5.967 r  toNum/dig[1]_i_48/O
                         net (fo=1, routed)           0.969     6.936    toNum/dig[1]_i_48_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I1_O)        0.348     7.284 r  toNum/dig[1]_i_24/O
                         net (fo=1, routed)           0.000     7.284    toNum/dig[1]_i_24_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.685 r  toNum/dig_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.685    toNum/dig_reg[1]_i_10_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.998 r  toNum/dig_reg[1]_i_6/O[3]
                         net (fo=12, routed)          1.296     9.294    toNum_n_46
    SLICE_X14Y23         LUT3 (Prop_lut3_I2_O)        0.306     9.600 r  dig[0]_i_45/O
                         net (fo=1, routed)           0.479    10.079    dig[0]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    10.721 r  dig_reg[0]_i_21/O[3]
                         net (fo=3, routed)           1.138    11.859    toNum/dig_reg[0]_i_18_0[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.307    12.166 r  toNum/dig[0]_i_38/O
                         net (fo=1, routed)           0.000    12.166    toNum/dig[0]_i_38_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.564 r  toNum/dig_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.564    toNum/dig_reg[0]_i_18_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.835 f  toNum/dig_reg[0]_i_10/CO[0]
                         net (fo=5, routed)           1.000    13.835    toNum/dig_reg[0]_i_10_n_3
    SLICE_X11Y21         LUT4 (Prop_lut4_I0_O)        0.373    14.208 f  toNum/dig[1]_i_5/O
                         net (fo=2, routed)           1.060    15.268    toNum/dig[1]_i_5_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  toNum/dig[1]_i_2/O
                         net (fo=1, routed)           0.381    15.773    toNum/dig[1]_i_2_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    15.897 r  toNum/dig[1]_i_1/O
                         net (fo=1, routed)           0.000    15.897    toNum/dig[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  toNum/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.717ns  (logic 5.455ns (34.708%)  route 10.262ns (65.292%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.239     3.695    toAns/intData_reg_n_0_[8]
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.819 r  toAns/dig[1]_i_62__0/O
                         net (fo=1, routed)           0.000     3.819    toAns/dig[1]_i_62__0_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.195 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.195    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  toAns/dig_reg[1]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     4.312    toAns/dig_reg[1]_i_28__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.635 r  toAns/dig_reg[3]_i_24__0/O[1]
                         net (fo=4, routed)           1.299     5.934    toAns/dig_reg[3]_i_24__0_n_6
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.306     6.240 r  toAns/dig[3]_i_27__0/O
                         net (fo=2, routed)           0.969     7.209    toAns/dig[3]_i_27__0_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.333 r  toAns/dig[3]_i_19__0/O
                         net (fo=1, routed)           0.000     7.333    toAns/dig[3]_i_19__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.976 r  toAns/dig_reg[3]_i_5__0/O[3]
                         net (fo=10, routed)          0.621     8.597    toAns_n_22
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.307     8.904 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.520     9.424    dig[0]_i_65__0_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.820 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     9.820    dig_reg[0]_i_41__0_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.143 r  dig_reg[0]_i_21__0/O[1]
                         net (fo=3, routed)           0.813    10.956    toAns/dig_reg[0]_i_18__0_0[1]
    SLICE_X13Y32         LUT4 (Prop_lut4_I1_O)        0.306    11.262 r  toAns/dig[0]_i_40__0/O
                         net (fo=1, routed)           0.000    11.262    toAns/dig[0]_i_40__0_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.794 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.794    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.065 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.994    13.059    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X11Y34         LUT5 (Prop_lut5_I3_O)        0.401    13.460 f  toAns/dig[2]_i_6__0/O
                         net (fo=3, routed)           1.140    14.600    toAns/dig[2]_i_6__0_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.326    14.926 r  toAns/dig[2]_i_2__0/O
                         net (fo=1, routed)           0.667    15.593    toAns/dig[2]_i_2__0_n_0
    SLICE_X9Y34          LUT5 (Prop_lut5_I0_O)        0.124    15.717 r  toAns/dig[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.717    toAns/dig[2]_i_1__0_n_0
    SLICE_X9Y34          FDRE                                         r  toAns/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.483ns  (logic 5.461ns (35.271%)  route 10.022ns (64.729%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.239     3.695    toAns/intData_reg_n_0_[8]
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.819 r  toAns/dig[1]_i_62__0/O
                         net (fo=1, routed)           0.000     3.819    toAns/dig[1]_i_62__0_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.195 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.195    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  toAns/dig_reg[1]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     4.312    toAns/dig_reg[1]_i_28__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.635 r  toAns/dig_reg[3]_i_24__0/O[1]
                         net (fo=4, routed)           1.299     5.934    toAns/dig_reg[3]_i_24__0_n_6
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.306     6.240 r  toAns/dig[3]_i_27__0/O
                         net (fo=2, routed)           0.969     7.209    toAns/dig[3]_i_27__0_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.333 r  toAns/dig[3]_i_19__0/O
                         net (fo=1, routed)           0.000     7.333    toAns/dig[3]_i_19__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.976 r  toAns/dig_reg[3]_i_5__0/O[3]
                         net (fo=10, routed)          0.621     8.597    toAns_n_22
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.307     8.904 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.520     9.424    dig[0]_i_65__0_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.820 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     9.820    dig_reg[0]_i_41__0_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.143 r  dig_reg[0]_i_21__0/O[1]
                         net (fo=3, routed)           0.813    10.956    toAns/dig_reg[0]_i_18__0_0[1]
    SLICE_X13Y32         LUT4 (Prop_lut4_I1_O)        0.306    11.262 r  toAns/dig[0]_i_40__0/O
                         net (fo=1, routed)           0.000    11.262    toAns/dig[0]_i_40__0_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.794 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.794    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.065 f  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.865    12.930    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X11Y33         LUT5 (Prop_lut5_I2_O)        0.401    13.331 r  toAns/dig[0]_i_9__0/O
                         net (fo=1, routed)           0.799    14.130    toAns/dig[0]_i_9__0_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I5_O)        0.332    14.462 r  toAns/dig[0]_i_2__0/O
                         net (fo=1, routed)           0.897    15.359    toAns/dig[0]_i_2__0_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.483 r  toAns/dig[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.483    toAns/dig[0]_i_1__0_n_0
    SLICE_X10Y33         FDRE                                         r  toAns/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.243ns  (logic 5.225ns (34.278%)  route 10.018ns (65.722%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  toAns/intData_reg[8]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toAns/intData_reg[8]/Q
                         net (fo=57, routed)          3.239     3.695    toAns/intData_reg_n_0_[8]
    SLICE_X14Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.819 r  toAns/dig[1]_i_62__0/O
                         net (fo=1, routed)           0.000     3.819    toAns/dig[1]_i_62__0_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.195 r  toAns/dig_reg[1]_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     4.195    toAns/dig_reg[1]_i_44__0_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.312 r  toAns/dig_reg[1]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     4.312    toAns/dig_reg[1]_i_28__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.635 r  toAns/dig_reg[3]_i_24__0/O[1]
                         net (fo=4, routed)           1.299     5.934    toAns/dig_reg[3]_i_24__0_n_6
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.306     6.240 r  toAns/dig[3]_i_27__0/O
                         net (fo=2, routed)           0.969     7.209    toAns/dig[3]_i_27__0_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.333 r  toAns/dig[3]_i_19__0/O
                         net (fo=1, routed)           0.000     7.333    toAns/dig[3]_i_19__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.976 r  toAns/dig_reg[3]_i_5__0/O[3]
                         net (fo=10, routed)          0.621     8.597    toAns_n_22
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.307     8.904 r  dig[0]_i_65__0/O
                         net (fo=1, routed)           0.520     9.424    dig[0]_i_65__0_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.820 r  dig_reg[0]_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     9.820    dig_reg[0]_i_41__0_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.143 r  dig_reg[0]_i_21__0/O[1]
                         net (fo=3, routed)           0.813    10.956    toAns/dig_reg[0]_i_18__0_0[1]
    SLICE_X13Y32         LUT4 (Prop_lut4_I1_O)        0.306    11.262 r  toAns/dig[0]_i_40__0/O
                         net (fo=1, routed)           0.000    11.262    toAns/dig[0]_i_40__0_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.794 r  toAns/dig_reg[0]_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    11.794    toAns/dig_reg[0]_i_18__0_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.065 r  toAns/dig_reg[0]_i_10__0/CO[0]
                         net (fo=5, routed)           0.994    13.059    toAns/dig_reg[0]_i_10__0_n_3
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.373    13.432 r  toAns/dig[1]_i_5__0/O
                         net (fo=2, routed)           0.601    14.033    toAns/dig[1]_i_5__0_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124    14.157 r  toAns/dig[1]_i_4__0/O
                         net (fo=1, routed)           0.962    15.119    toAns/dig[1]_i_4__0_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I2_O)        0.124    15.243 r  toAns/dig[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.243    toAns/dig[1]_i_1__0_n_0
    SLICE_X10Y34         FDRE                                         r  toAns/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/intData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.824ns  (logic 4.790ns (32.313%)  route 10.034ns (67.687%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT2=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  toNum/intData_reg[6]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[6]/Q
                         net (fo=67, routed)          3.626     4.082    toNum/intData_reg_n_0_[6]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.206 r  toNum/intData[2]_i_65/O
                         net (fo=1, routed)           0.000     4.206    toNum/intData[2]_i_65_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.756 r  toNum/intData_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.756    toNum/intData_reg[2]_i_46_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.090 r  toNum/intData_reg[2]_i_33/O[1]
                         net (fo=4, routed)           1.152     6.241    toNum/intData_reg[2]_i_33_n_6
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.303     6.544 r  toNum/intData[2]_i_19/O
                         net (fo=2, routed)           0.960     7.504    toNum/intData[2]_i_19_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  toNum/intData[2]_i_23/O
                         net (fo=1, routed)           0.000     7.628    toNum/intData[2]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.141 r  toNum/intData_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.141    toNum/intData_reg[2]_i_14_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.464 r  toNum/intData_reg[6]_i_13/O[1]
                         net (fo=3, routed)           0.989     9.454    toNum_n_52
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306     9.760 r  intData[6]_i_17/O
                         net (fo=1, routed)           0.000     9.760    intData[6]_i_17_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.184 r  intData_reg[6]_i_12/O[1]
                         net (fo=1, routed)           0.739    10.923    toNum/intData_reg[6]_i_5_0[1]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.303    11.226 r  toNum/intData[6]_i_9/O
                         net (fo=1, routed)           0.000    11.226    toNum/intData[6]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.578 f  toNum/intData_reg[6]_i_5/O[3]
                         net (fo=5, routed)           0.759    12.337    toNum/intData_reg[6]_i_5_n_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.306    12.643 r  toNum/intData[3]_i_16/O
                         net (fo=2, routed)           0.440    13.083    toNum/intData[3]_i_16_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  toNum/intData[4]_i_5/O
                         net (fo=1, routed)           0.739    13.946    toNum/intData[4]_i_5_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    14.070 r  toNum/intData[4]_i_3/O
                         net (fo=1, routed)           0.630    14.700    toNum/intData[4]_i_3_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    14.824 r  toNum/intData[4]_i_1/O
                         net (fo=1, routed)           0.000    14.824    toNum/intData[4]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  toNum/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toNum/intData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.680ns  (logic 4.666ns (31.785%)  route 10.014ns (68.215%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT2=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  toNum/intData_reg[6]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  toNum/intData_reg[6]/Q
                         net (fo=67, routed)          3.626     4.082    toNum/intData_reg_n_0_[6]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.206 r  toNum/intData[2]_i_65/O
                         net (fo=1, routed)           0.000     4.206    toNum/intData[2]_i_65_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.756 r  toNum/intData_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000     4.756    toNum/intData_reg[2]_i_46_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.090 r  toNum/intData_reg[2]_i_33/O[1]
                         net (fo=4, routed)           1.152     6.241    toNum/intData_reg[2]_i_33_n_6
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.303     6.544 r  toNum/intData[2]_i_19/O
                         net (fo=2, routed)           0.960     7.504    toNum/intData[2]_i_19_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  toNum/intData[2]_i_23/O
                         net (fo=1, routed)           0.000     7.628    toNum/intData[2]_i_23_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.141 r  toNum/intData_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.141    toNum/intData_reg[2]_i_14_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.464 r  toNum/intData_reg[6]_i_13/O[1]
                         net (fo=3, routed)           0.989     9.454    toNum_n_52
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.306     9.760 r  intData[6]_i_17/O
                         net (fo=1, routed)           0.000     9.760    intData[6]_i_17_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.184 r  intData_reg[6]_i_12/O[1]
                         net (fo=1, routed)           0.739    10.923    toNum/intData_reg[6]_i_5_0[1]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.303    11.226 r  toNum/intData[6]_i_9/O
                         net (fo=1, routed)           0.000    11.226    toNum/intData[6]_i_9_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.578 r  toNum/intData_reg[6]_i_5/O[3]
                         net (fo=5, routed)           0.832    12.410    toNum/intData_reg[6]_i_5_n_4
    SLICE_X7Y17          LUT6 (Prop_lut6_I5_O)        0.306    12.716 r  toNum/intData[2]_i_7/O
                         net (fo=1, routed)           0.433    13.149    toNum/intData[2]_i_7_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I1_O)        0.124    13.273 r  toNum/intData[2]_i_4/O
                         net (fo=1, routed)           1.283    14.556    toNum/intData[2]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    14.680 r  toNum/intData[2]_i_1/O
                         net (fo=1, routed)           0.000    14.680    toNum/intData[2]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  toNum/intData_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toOut/intReg_reg[9][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toOut/intData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE                         0.000     0.000 r  toOut/intReg_reg[9][1]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toOut/intReg_reg[9][1]/Q
                         net (fo=1, routed)           0.058     0.199    toOut/intReg_reg[9][1]
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  toOut/intData[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.244    toOut/intReg[0]_1[1]
    SLICE_X4Y42          FDRE                                         r  toOut/intData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/intData_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/numReg_reg[5][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.164ns (65.434%)  route 0.087ns (34.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  rec/intData_reg[2]/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rec/intData_reg[2]/Q
                         net (fo=13, routed)          0.087     0.251    rec/intData[2]
    SLICE_X3Y7           FDRE                                         r  rec/numReg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toOut/intReg_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  toNum/intReg_reg[2][2]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  toNum/intReg_reg[2][2]/Q
                         net (fo=1, routed)           0.049     0.213    toOut/intReg_reg[2][5]_0[2]
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.258 r  toOut/intReg[2][2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.258    toOut/intReg[2][2]_i_1__1_n_0
    SLICE_X9Y41          FDRE                                         r  toOut/intReg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toOut/intReg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE                         0.000     0.000 r  toNum/intReg_reg[1][1]/C
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  toNum/intReg_reg[1][1]/Q
                         net (fo=1, routed)           0.051     0.215    toOut/intReg_reg[1][5]_0[1]
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.045     0.260 r  toOut/intReg[1][1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.260    toOut/intReg[1][1]_i_1__1_n_0
    SLICE_X9Y42          FDRE                                         r  toOut/intReg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 path/op_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            path/intAns_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.322%)  route 0.086ns (31.678%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE                         0.000     0.000 r  path/op_reg[0]/C
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  path/op_reg[0]/Q
                         net (fo=24, routed)          0.086     0.227    path/opPort[0]
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.045     0.272 r  path/intAns[3]_i_1/O
                         net (fo=1, routed)           0.000     0.272    path/intAns[3]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  path/intAns_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toOut/intReg_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  toNum/intReg_reg[1][4]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toNum/intReg_reg[1][4]/Q
                         net (fo=1, routed)           0.087     0.228    toOut/intReg_reg[1][5]_0[4]
    SLICE_X6Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.273 r  toOut/intReg[1][4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    toOut/intReg[1][4]_i_1__1_n_0
    SLICE_X6Y41          FDRE                                         r  toOut/intReg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/FSM_onehot_cs_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/FSM_onehot_cs_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.066%)  route 0.156ns (54.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  rec/FSM_onehot_cs_reg[6]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rec/FSM_onehot_cs_reg[6]/Q
                         net (fo=13, routed)          0.156     0.284    rec/insNeg
    SLICE_X4Y9           FDRE                                         r  rec/FSM_onehot_cs_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOut/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toOut/addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  toOut/addr_reg[0]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  toOut/addr_reg[0]/Q
                         net (fo=22, routed)          0.098     0.239    toOut/addr_reg[0]
    SLICE_X5Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.284 r  toOut/addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.284    toOut/plusOp__2[5]
    SLICE_X5Y38          FDRE                                         r  toOut/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toAns/FSM_onehot_cs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            toAns/FSM_onehot_cs_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  toAns/FSM_onehot_cs_reg[3]/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  toAns/FSM_onehot_cs_reg[3]/Q
                         net (fo=5, routed)           0.122     0.286    toAns/Q[1]
    SLICE_X2Y35          FDRE                                         r  toAns/FSM_onehot_cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec/FSM_onehot_cs_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rec/FSM_onehot_cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.575%)  route 0.149ns (51.425%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  rec/FSM_onehot_cs_reg[7]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rec/FSM_onehot_cs_reg[7]/Q
                         net (fo=5, routed)           0.149     0.290    rec/FSM_onehot_cs_reg[7]_0[0]
    SLICE_X4Y9           FDRE                                         r  rec/FSM_onehot_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------





