# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Own_Files/VHDL_files/Includes.vhd" \
"../../../../Own_Files/VHDL_files/UART_RX.vhd" \
"../../../../Own_Files/VHDL_files/UART_TX.vhd" \
"../../../../Own_Files/VHDL_files/Ringbuffer.vhd" \
"../../../../GB_MASTER_UNIT.srcs/sim_1/new/ModuleTop_DUT.vhd" \
"../../../../GB_MASTER_UNIT.srcs/sim_1/new/TopModule_TB.vhd" \

# Do not sort compile order
nosort
