# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Uart.srcs/sources_1/imports/project_1/receiver.vhd" \
"../../../../Uart.srcs/sources_1/imports/project_1/timer.vhd" \
"../../../../Uart.srcs/sources_1/imports/project_1/transmitter.vhd" \
"../../../../Uart.srcs/sources_1/imports/project_1/uart_pc.vhd" \
"../../../../Uart.srcs/sources_1/imports/project_1/uart_rx.vhd" \
"../../../../Uart.srcs/sources_1/imports/project_1/uart_top.vhd" \
"../../../../Uart.srcs/sources_1/imports/project_1/uart_tx.vhd" \
"../../../../Uart.srcs/sim_1/imports/project_1/uart_top_tb.vhd" \

# Do not sort compile order
nosort
