--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml hdmi2usb.twx hdmi2usb.ncd -o hdmi2usb.twr hdmi2usb.pcf

Design file:              hdmi2usb.ncd
Physical constraint file: hdmi2usb.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2090 paths analyzed, 509 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.112ns.
--------------------------------------------------------------------------------

Paths for end point edid_hack/edid_master/state_FSM_FFd4 (SLICE_X40Y103.A5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_hack/hpda_stable (FF)
  Destination:          edid_hack/edid_master/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.451 - 0.502)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_hack/hpda_stable to edid_hack/edid_master/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.CQ      Tcko                  0.391   edid_hack/hpda_stable
                                                       edid_hack/hpda_stable
    SLICE_X42Y86.A1      net (fanout=4)        1.544   edid_hack/hpda_stable
    SLICE_X42Y86.A       Tilo                  0.205   edid_hack/start_reading
                                                       edid_hack/start_reading1
    SLICE_X41Y103.A6     net (fanout=3)        1.464   edid_hack/start_reading
    SLICE_X41Y103.A      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd4-In4
    SLICE_X40Y103.B2     net (fanout=1)        0.448   edid_hack/edid_master/state_FSM_FFd4-In4
    SLICE_X40Y103.B      Tilo                  0.205   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd4-In6
    SLICE_X40Y103.A5     net (fanout=1)        0.169   edid_hack/edid_master/state_FSM_FFd4-In6
    SLICE_X40Y103.CLK    Tas                   0.341   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd4-In7
                                                       edid_hack/edid_master/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (1.401ns logic, 3.625ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_hack/hpda_stable_q (FF)
  Destination:          edid_hack/edid_master/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.451 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_hack/hpda_stable_q to edid_hack/edid_master/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.AQ      Tcko                  0.391   edid_hack/hpda_stable_q
                                                       edid_hack/hpda_stable_q
    SLICE_X42Y86.A4      net (fanout=2)        0.801   edid_hack/hpda_stable_q
    SLICE_X42Y86.A       Tilo                  0.205   edid_hack/start_reading
                                                       edid_hack/start_reading1
    SLICE_X41Y103.A6     net (fanout=3)        1.464   edid_hack/start_reading
    SLICE_X41Y103.A      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd4-In4
    SLICE_X40Y103.B2     net (fanout=1)        0.448   edid_hack/edid_master/state_FSM_FFd4-In4
    SLICE_X40Y103.B      Tilo                  0.205   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd4-In6
    SLICE_X40Y103.A5     net (fanout=1)        0.169   edid_hack/edid_master/state_FSM_FFd4-In6
    SLICE_X40Y103.CLK    Tas                   0.341   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd4-In7
                                                       edid_hack/edid_master/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (1.401ns logic, 2.882ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_hack/hpd_pc (FF)
  Destination:          edid_hack/edid_master/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.451 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_hack/hpd_pc to edid_hack/edid_master/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y86.AQ      Tcko                  0.391   LED_2_OBUF
                                                       edid_hack/hpd_pc
    SLICE_X40Y102.A3     net (fanout=8)        1.645   LED_2_OBUF
    SLICE_X40Y102.A      Tilo                  0.205   edid_hack/edid_master/state_FSM_FFd4-In5
                                                       edid_hack/edid_master/state_FSM_FFd4-In5
    SLICE_X40Y103.B3     net (fanout=1)        0.486   edid_hack/edid_master/state_FSM_FFd4-In5
    SLICE_X40Y103.B      Tilo                  0.205   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd4-In6
    SLICE_X40Y103.A5     net (fanout=1)        0.169   edid_hack/edid_master/state_FSM_FFd4-In6
    SLICE_X40Y103.CLK    Tas                   0.341   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd4-In7
                                                       edid_hack/edid_master/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.142ns logic, 2.300ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point edid_hack/edid_master/state_FSM_FFd5 (SLICE_X40Y103.C5), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_hack/hpda_stable (FF)
  Destination:          edid_hack/edid_master/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.451 - 0.502)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_hack/hpda_stable to edid_hack/edid_master/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.CQ      Tcko                  0.391   edid_hack/hpda_stable
                                                       edid_hack/hpda_stable
    SLICE_X42Y86.A1      net (fanout=4)        1.544   edid_hack/hpda_stable
    SLICE_X42Y86.A       Tilo                  0.205   edid_hack/start_reading
                                                       edid_hack/start_reading1
    SLICE_X41Y103.D3     net (fanout=3)        1.662   edid_hack/start_reading
    SLICE_X41Y103.D      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd5-In1
    SLICE_X41Y103.C6     net (fanout=1)        0.118   edid_hack/edid_master/state_FSM_FFd5-In2
    SLICE_X41Y103.C      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd5-In2
    SLICE_X40Y103.C5     net (fanout=1)        0.188   edid_hack/edid_master/state_FSM_FFd5-In3
    SLICE_X40Y103.CLK    Tas                   0.341   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd5-In9
                                                       edid_hack/edid_master/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.455ns logic, 3.512ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_hack/hpda_stable_q (FF)
  Destination:          edid_hack/edid_master/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.451 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_hack/hpda_stable_q to edid_hack/edid_master/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.AQ      Tcko                  0.391   edid_hack/hpda_stable_q
                                                       edid_hack/hpda_stable_q
    SLICE_X42Y86.A4      net (fanout=2)        0.801   edid_hack/hpda_stable_q
    SLICE_X42Y86.A       Tilo                  0.205   edid_hack/start_reading
                                                       edid_hack/start_reading1
    SLICE_X41Y103.D3     net (fanout=3)        1.662   edid_hack/start_reading
    SLICE_X41Y103.D      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd5-In1
    SLICE_X41Y103.C6     net (fanout=1)        0.118   edid_hack/edid_master/state_FSM_FFd5-In2
    SLICE_X41Y103.C      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd5-In2
    SLICE_X40Y103.C5     net (fanout=1)        0.188   edid_hack/edid_master/state_FSM_FFd5-In3
    SLICE_X40Y103.CLK    Tas                   0.341   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd5-In9
                                                       edid_hack/edid_master/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.455ns logic, 2.769ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_hack/edid_master/bitcount_1 (FF)
  Destination:          edid_hack/edid_master/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.142 - 0.155)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_hack/edid_master/bitcount_1 to edid_hack/edid_master/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.AQ     Tcko                  0.408   edid_hack/edid_master/bitcount<2>
                                                       edid_hack/edid_master/bitcount_1
    SLICE_X42Y103.B2     net (fanout=12)       1.207   edid_hack/edid_master/bitcount<1>
    SLICE_X42Y103.B      Tilo                  0.205   edid_hack/edid_master/state_FSM_FFd4-In2
                                                       edid_hack/edid_master/state_FSM_FFd5-In11
    SLICE_X41Y103.D4     net (fanout=7)        0.630   edid_hack/edid_master/state_FSM_FFd5-In1
    SLICE_X41Y103.D      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd5-In1
    SLICE_X41Y103.C6     net (fanout=1)        0.118   edid_hack/edid_master/state_FSM_FFd5-In2
    SLICE_X41Y103.C      Tilo                  0.259   edid_hack/edid_master/state_FSM_FFd5-In2
                                                       edid_hack/edid_master/state_FSM_FFd5-In2
    SLICE_X40Y103.C5     net (fanout=1)        0.188   edid_hack/edid_master/state_FSM_FFd5-In3
    SLICE_X40Y103.CLK    Tas                   0.341   edid_hack/edid_master/state_FSM_FFd5
                                                       edid_hack/edid_master/state_FSM_FFd5-In9
                                                       edid_hack/edid_master/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.472ns logic, 2.143ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point regtransfer/regData7_4 (SLICE_X4Y95.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regtransfer/stEppCur_FSM_FFd4 (FF)
  Destination:          regtransfer/regData7_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.480 - 0.510)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regtransfer/stEppCur_FSM_FFd4 to regtransfer/regData7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y121.BQ     Tcko                  0.408   regtransfer/stEppCur_FSM_FFd8
                                                       regtransfer/stEppCur_FSM_FFd4
    SLICE_X3Y96.A3       net (fanout=2)        3.275   regtransfer/stEppCur_FSM_FFd4
    SLICE_X3Y96.A        Tilo                  0.259   regtransfer/regEppAdr<3>
                                                       regtransfer/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X4Y95.CE       net (fanout=2)        0.685   regtransfer/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X4Y95.CLK      Tceck                 0.335   regtransfer/regData7<7>
                                                       regtransfer/regData7_4
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.002ns logic, 3.960ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regtransfer/regEppAdr_3 (FF)
  Destination:          regtransfer/regData7_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.480 - 0.493)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regtransfer/regEppAdr_3 to regtransfer/regData7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.DQ       Tcko                  0.391   regtransfer/regEppAdr<3>
                                                       regtransfer/regEppAdr_3
    SLICE_X3Y96.A2       net (fanout=5)        0.615   regtransfer/regEppAdr<3>
    SLICE_X3Y96.A        Tilo                  0.259   regtransfer/regEppAdr<3>
                                                       regtransfer/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X4Y95.CE       net (fanout=2)        0.685   regtransfer/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X4Y95.CLK      Tceck                 0.335   regtransfer/regData7<7>
                                                       regtransfer/regData7_4
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (0.985ns logic, 1.300ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regtransfer/regEppAdr_1 (FF)
  Destination:          regtransfer/regData7_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.480 - 0.493)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regtransfer/regEppAdr_1 to regtransfer/regData7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.BQ       Tcko                  0.391   regtransfer/regEppAdr<3>
                                                       regtransfer/regEppAdr_1
    SLICE_X3Y96.A1       net (fanout=18)       0.450   regtransfer/regEppAdr<1>
    SLICE_X3Y96.A        Tilo                  0.259   regtransfer/regEppAdr<3>
                                                       regtransfer/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X4Y95.CE       net (fanout=2)        0.685   regtransfer/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X4Y95.CLK      Tceck                 0.335   regtransfer/regData7<7>
                                                       regtransfer/regData7_4
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.985ns logic, 1.135ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT (RAMB8_X2Y22.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid_hack/edid_slave/adr_3 (FF)
  Destination:          edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid_hack/edid_slave/adr_3 to edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y46.DQ          Tcko                  0.200   edid_hack/edid_slave/adr<3>
                                                           edid_hack/edid_slave/adr_3
    RAMB8_X2Y22.ADDRAWRADDR6 net (fanout=4)        0.161   edid_hack/edid_slave/adr<3>
    RAMB8_X2Y22.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT
                                                           edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT
    -----------------------------------------------------  ---------------------------
    Total                                          0.295ns (0.134ns logic, 0.161ns route)
                                                           (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT (RAMB8_X2Y22.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid_hack/edid_slave/adr_2 (FF)
  Destination:          edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid_hack/edid_slave/adr_2 to edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y46.CQ          Tcko                  0.200   edid_hack/edid_slave/adr<3>
                                                           edid_hack/edid_slave/adr_2
    RAMB8_X2Y22.ADDRAWRADDR5 net (fanout=4)        0.168   edid_hack/edid_slave/adr<2>
    RAMB8_X2Y22.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT
                                                           edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT
    -----------------------------------------------------  ---------------------------
    Total                                          0.302ns (0.134ns logic, 0.168ns route)
                                                           (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point regtransfer/regData7_3 (SLICE_X2Y95.CE), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regtransfer/regEppAdr_0 (FF)
  Destination:          regtransfer/regData7_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.217 - 0.195)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: regtransfer/regEppAdr_0 to regtransfer/regData7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.AQ       Tcko                  0.198   regtransfer/regEppAdr<3>
                                                       regtransfer/regEppAdr_0
    SLICE_X3Y96.A6       net (fanout=18)       0.031   regtransfer/regEppAdr<0>
    SLICE_X3Y96.A        Tilo                  0.156   regtransfer/regEppAdr<3>
                                                       regtransfer/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X2Y95.CE       net (fanout=2)        0.115   regtransfer/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X2Y95.CLK      Tckce       (-Th)     0.108   regtransfer/regData7<3>
                                                       regtransfer/regData7_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.246ns logic, 0.146ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regtransfer/regEppAdr_2 (FF)
  Destination:          regtransfer/regData7_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.217 - 0.195)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: regtransfer/regEppAdr_2 to regtransfer/regData7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.CQ       Tcko                  0.198   regtransfer/regEppAdr<3>
                                                       regtransfer/regEppAdr_2
    SLICE_X3Y96.A4       net (fanout=10)       0.119   regtransfer/regEppAdr<2>
    SLICE_X3Y96.A        Tilo                  0.156   regtransfer/regEppAdr<3>
                                                       regtransfer/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X2Y95.CE       net (fanout=2)        0.115   regtransfer/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X2Y95.CLK      Tckce       (-Th)     0.108   regtransfer/regData7<3>
                                                       regtransfer/regData7_3
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.246ns logic, 0.234ns route)
                                                       (51.3% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regtransfer/regEppAdr_1 (FF)
  Destination:          regtransfer/regData7_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.217 - 0.195)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: regtransfer/regEppAdr_1 to regtransfer/regData7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y96.BQ       Tcko                  0.198   regtransfer/regEppAdr<3>
                                                       regtransfer/regEppAdr_1
    SLICE_X3Y96.A1       net (fanout=18)       0.265   regtransfer/regEppAdr<1>
    SLICE_X3Y96.A        Tilo                  0.156   regtransfer/regEppAdr<3>
                                                       regtransfer/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X2Y95.CE       net (fanout=2)        0.115   regtransfer/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X2Y95.CLK      Tckce       (-Th)     0.108   regtransfer/regData7<3>
                                                       regtransfer/regData7_3
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.246ns logic, 0.380ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack/edid_slave/edid_rom/Mram__n0391/CLKAWRCLK
  Logical resource: edid_hack/edid_slave/edid_rom/Mram__n0391/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT/CLKAWRCLK
  Logical resource: edid_hack/edid_slave/hdmi_rom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT/CLKAWRCLK
  Location pin: RAMB8_X2Y22.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi_RX_TX/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: hdmi_RX_TX/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: clk10x
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmi_RX_TX/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmi_RX_TX/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: hdmi_RX_TX/dvi_rx0/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmi_RX_TX/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmi_RX_TX/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: hdmi_RX_TX/dvi_rx0/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.271ns.
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db3 (SLICE_X27Y111.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (1.176 - 1.247)
  Source Clock:         hdmi_RX_TX/tx0_pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.AMUX    Tshcko                0.910   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<0>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP
    SLICE_X27Y111.DX     net (fanout=1)        1.831   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<3>
    SLICE_X27Y111.CLK    Tdick                 0.063   hdmi_RX_TX/dvi_tx0/pixel2x/db<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db3
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (0.973ns logic, 1.831ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db1 (SLICE_X27Y111.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (1.176 - 1.247)
  Source Clock:         hdmi_RX_TX/tx0_pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.BMUX    Tshcko                0.920   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<0>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X27Y111.BX     net (fanout=1)        1.684   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<1>
    SLICE_X27Y111.CLK    Tdick                 0.063   hdmi_RX_TX/dvi_tx0/pixel2x/db<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.983ns logic, 1.684ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db2 (SLICE_X27Y111.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (1.176 - 1.247)
  Source Clock:         hdmi_RX_TX/tx0_pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y95.A       Tshcko                0.854   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<0>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X27Y111.CX     net (fanout=1)        1.671   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<2>
    SLICE_X27Y111.CLK    Tdick                 0.063   hdmi_RX_TX/dvi_tx0/pixel2x/db<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.917ns logic, 1.671ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22 (SLICE_X8Y107.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.019ns (0.699 - 0.680)
  Source Clock:         hdmi_RX_TX/tx0_pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.A       Tshcko                0.441   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X8Y107.CX      net (fanout=1)        0.330   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<22>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.489ns logic, 0.330ns route)
                                                       (59.7% logic, 40.3% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (SLICE_X10Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.019ns (0.699 - 0.680)
  Source Clock:         hdmi_RX_TX/tx0_pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.B       Tshcko                0.449   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X10Y107.AX     net (fanout=1)        0.377   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
    SLICE_X10Y107.CLK    Tckdi       (-Th)    -0.041   hdmi_RX_TX/dvi_tx0/pixel2x/db<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.490ns logic, 0.377ns route)
                                                       (56.5% logic, 43.5% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (SLICE_X8Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.019ns (0.699 - 0.680)
  Source Clock:         hdmi_RX_TX/tx0_pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.BMUX    Tshcko                0.495   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X8Y107.BX      net (fanout=1)        0.388   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<21>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.543ns logic, 0.388ns route)
                                                       (58.3% logic, 41.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.207ns.
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5 (SLICE_X24Y119.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.391   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y107.B2     net (fanout=19)       2.870   hdmi_RX_TX/dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y107.BMUX   Tilo                  0.261   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X24Y119.BX     net (fanout=1)        1.377   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<5>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (0.788ns logic, 4.247ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X22Y107.B3     net (fanout=18)       2.724   hdmi_RX_TX/dvi_tx0/pixel2x/ra<1>
    SLICE_X22Y107.BMUX   Tilo                  0.261   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X24Y119.BX     net (fanout=1)        1.377   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<5>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (0.788ns logic, 4.101ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.461   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y107.B4     net (fanout=17)       2.650   hdmi_RX_TX/dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y107.BMUX   Tilo                  0.261   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X24Y119.BX     net (fanout=1)        1.377   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<5>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (0.858ns logic, 4.027ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7 (SLICE_X24Y119.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.391   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y107.A2     net (fanout=19)       2.743   hdmi_RX_TX/dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y107.AMUX   Tilo                  0.261   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X24Y119.DX     net (fanout=1)        1.322   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<7>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (0.788ns logic, 4.065ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X22Y107.A3     net (fanout=18)       2.664   hdmi_RX_TX/dvi_tx0/pixel2x/ra<1>
    SLICE_X22Y107.AMUX   Tilo                  0.261   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X24Y119.DX     net (fanout=1)        1.322   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<7>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.788ns logic, 3.986ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.461   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y107.A4     net (fanout=17)       2.489   hdmi_RX_TX/dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y107.AMUX   Tilo                  0.261   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X24Y119.DX     net (fanout=1)        1.322   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<7>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (0.858ns logic, 3.811ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4 (SLICE_X24Y119.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.AQ     Tcko                  0.391   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y107.B2     net (fanout=19)       2.870   hdmi_RX_TX/dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y107.B      Tilo                  0.203   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X24Y119.AX     net (fanout=1)        1.225   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.730ns logic, 4.095ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X22Y107.B3     net (fanout=18)       2.724   hdmi_RX_TX/dvi_tx0/pixel2x/ra<1>
    SLICE_X22Y107.B      Tilo                  0.203   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X24Y119.AX     net (fanout=1)        1.225   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (0.730ns logic, 3.949ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.461   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y107.B4     net (fanout=17)       2.650   hdmi_RX_TX/dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y107.B      Tilo                  0.203   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X24Y119.AX     net (fanout=1)        1.225   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<4>
    SLICE_X24Y119.CLK    Tdick                 0.136   hdmi_RX_TX/dvi_tx0/pixel2x/db<7>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (0.800ns logic, 3.875ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22 (SLICE_X8Y107.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.197ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.244   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y107.A4      net (fanout=17)       0.419   hdmi_RX_TX/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y107.A       Tilo                  0.156   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X8Y107.CX      net (fanout=1)        0.330   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<22>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.448ns logic, 0.749ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CQ     Tcko                  0.198   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y107.A5      net (fanout=17)       0.518   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y107.A       Tilo                  0.156   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X8Y107.CX      net (fanout=1)        0.330   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<22>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.402ns logic, 0.848ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.198   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y107.A3      net (fanout=18)       0.580   hdmi_RX_TX/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y107.A       Tilo                  0.156   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X8Y107.CX      net (fanout=1)        0.330   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<22>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.402ns logic, 0.910ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (SLICE_X10Y107.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CQ     Tcko                  0.198   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y107.B5      net (fanout=17)       0.507   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y107.B       Tilo                  0.156   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X10Y107.AX     net (fanout=1)        0.377   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
    SLICE_X10Y107.CLK    Tckdi       (-Th)    -0.041   hdmi_RX_TX/dvi_tx0/pixel2x/db<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.395ns logic, 0.884ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (SLICE_X10Y107.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.244   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y107.B4      net (fanout=17)       0.554   hdmi_RX_TX/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y107.B       Tilo                  0.156   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X10Y107.AX     net (fanout=1)        0.377   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
    SLICE_X10Y107.CLK    Tckdi       (-Th)    -0.041   hdmi_RX_TX/dvi_tx0/pixel2x/db<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.441ns logic, 0.931ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (SLICE_X10Y107.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.198   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y107.B3      net (fanout=18)       0.601   hdmi_RX_TX/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y107.B       Tilo                  0.156   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X10Y107.AX     net (fanout=1)        0.377   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
    SLICE_X10Y107.CLK    Tckdi       (-Th)    -0.041   hdmi_RX_TX/dvi_tx0/pixel2x/db<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (0.395ns logic, 0.978ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (SLICE_X8Y107.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CQ     Tcko                  0.198   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y107.B5      net (fanout=17)       0.507   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y107.BMUX    Tilo                  0.191   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X8Y107.BX      net (fanout=1)        0.388   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<21>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.437ns logic, 0.895ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (SLICE_X8Y107.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.425ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CMUX   Tshcko                0.244   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y107.B4      net (fanout=17)       0.554   hdmi_RX_TX/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y107.BMUX    Tilo                  0.191   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X8Y107.BX      net (fanout=1)        0.388   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<21>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.483ns logic, 0.942ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (SLICE_X8Y107.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.071 - 0.065)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1 to hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.198   hdmi_RX_TX/dvi_tx0/pixel2x/ra<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y107.B3      net (fanout=18)       0.601   hdmi_RX_TX/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y107.BMUX    Tilo                  0.191   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<20>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X8Y107.BX      net (fanout=1)        0.388   hdmi_RX_TX/dvi_tx0/pixel2x/dataint<21>
    SLICE_X8Y107.CLK     Tckdi       (-Th)    -0.048   hdmi_RX_TX/dvi_tx0/pixel2x/db<22>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.437ns logic, 0.989ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LED_3_OBUF = PERIOD TIMEGRP "LED_3_OBUF" TS_DVI_CLOCK0 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14346833 paths analyzed, 1988 endpoints analyzed, 93 failing endpoints
 93 timing errors detected. (93 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.005ns.
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/encg/n1d_2 (SLICE_X4Y67.A2), 455094 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encg/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.774ns (Levels of Logic = 8)
  Clock Path Skew:      -0.136ns (2.002 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encg/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT0   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN0    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0
    DSP48_X0Y16.P15      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X4Y66.B6       net (fanout=3)        0.845   hdmi_RX_TX/n0027<15>
    SLICE_X4Y66.B        Tilo                  0.205   rgb<14>
                                                       hdmi_RX_TX/Mmux_tx0_green61
    SLICE_X5Y67.D2       net (fanout=8)        0.625   rgb<13>
    SLICE_X5Y67.D        Tilo                  0.259   hdmi_RX_TX/dvi_tx0/encg/n1d<3>
                                                       hdmi_RX_TX/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW6
    SLICE_X4Y67.A2       net (fanout=1)        0.567   hdmi_RX_TX/dvi_tx0/encg/N23
    SLICE_X4Y67.CLK      Tas                   0.341   hdmi_RX_TX/dvi_tx0/encg/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmi_RX_TX/dvi_tx0/encg/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.774ns (7.078ns logic, 4.696ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encg/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.774ns (Levels of Logic = 8)
  Clock Path Skew:      -0.136ns (2.002 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encg/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT9   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN9    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y16.P15      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X4Y66.B6       net (fanout=3)        0.845   hdmi_RX_TX/n0027<15>
    SLICE_X4Y66.B        Tilo                  0.205   rgb<14>
                                                       hdmi_RX_TX/Mmux_tx0_green61
    SLICE_X5Y67.D2       net (fanout=8)        0.625   rgb<13>
    SLICE_X5Y67.D        Tilo                  0.259   hdmi_RX_TX/dvi_tx0/encg/n1d<3>
                                                       hdmi_RX_TX/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW6
    SLICE_X4Y67.A2       net (fanout=1)        0.567   hdmi_RX_TX/dvi_tx0/encg/N23
    SLICE_X4Y67.CLK      Tas                   0.341   hdmi_RX_TX/dvi_tx0/encg/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmi_RX_TX/dvi_tx0/encg/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.774ns (7.078ns logic, 4.696ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encg/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.774ns (Levels of Logic = 8)
  Clock Path Skew:      -0.136ns (2.002 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encg/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT1   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN1    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_1
    DSP48_X0Y16.P15      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X4Y66.B6       net (fanout=3)        0.845   hdmi_RX_TX/n0027<15>
    SLICE_X4Y66.B        Tilo                  0.205   rgb<14>
                                                       hdmi_RX_TX/Mmux_tx0_green61
    SLICE_X5Y67.D2       net (fanout=8)        0.625   rgb<13>
    SLICE_X5Y67.D        Tilo                  0.259   hdmi_RX_TX/dvi_tx0/encg/n1d<3>
                                                       hdmi_RX_TX/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW6
    SLICE_X4Y67.A2       net (fanout=1)        0.567   hdmi_RX_TX/dvi_tx0/encg/N23
    SLICE_X4Y67.CLK      Tas                   0.341   hdmi_RX_TX/dvi_tx0/encg/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmi_RX_TX/dvi_tx0/encg/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.774ns (7.078ns logic, 4.696ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/encr/n1d_1 (SLICE_X5Y63.C1), 227547 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encr/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.697ns (Levels of Logic = 8)
  Clock Path Skew:      -0.134ns (2.004 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encr/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT0   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN0    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0
    DSP48_X0Y16.P10      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X5Y64.C4       net (fanout=3)        0.892   hdmi_RX_TX/n0027<10>
    SLICE_X5Y64.C        Tilo                  0.259   rgb<23>
                                                       hdmi_RX_TX/Mmux_tx0_red11
    SLICE_X4Y64.D2       net (fanout=9)        0.471   rgb<16>
    SLICE_X4Y64.D        Tilo                  0.205   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X5Y63.C1       net (fanout=3)        0.616   hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X5Y63.CLK      Tas                   0.322   hdmi_RX_TX/dvi_tx0/encr/n1d<1>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       hdmi_RX_TX/dvi_tx0/encr/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                     11.697ns (7.059ns logic, 4.638ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encr/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.697ns (Levels of Logic = 8)
  Clock Path Skew:      -0.134ns (2.004 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encr/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT9   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN9    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y16.P10      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X5Y64.C4       net (fanout=3)        0.892   hdmi_RX_TX/n0027<10>
    SLICE_X5Y64.C        Tilo                  0.259   rgb<23>
                                                       hdmi_RX_TX/Mmux_tx0_red11
    SLICE_X4Y64.D2       net (fanout=9)        0.471   rgb<16>
    SLICE_X4Y64.D        Tilo                  0.205   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X5Y63.C1       net (fanout=3)        0.616   hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X5Y63.CLK      Tas                   0.322   hdmi_RX_TX/dvi_tx0/encr/n1d<1>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       hdmi_RX_TX/dvi_tx0/encr/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                     11.697ns (7.059ns logic, 4.638ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encr/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.697ns (Levels of Logic = 8)
  Clock Path Skew:      -0.134ns (2.004 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encr/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT1   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN1    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_1
    DSP48_X0Y16.P10      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X5Y64.C4       net (fanout=3)        0.892   hdmi_RX_TX/n0027<10>
    SLICE_X5Y64.C        Tilo                  0.259   rgb<23>
                                                       hdmi_RX_TX/Mmux_tx0_red11
    SLICE_X4Y64.D2       net (fanout=9)        0.471   rgb<16>
    SLICE_X4Y64.D        Tilo                  0.205   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X5Y63.C1       net (fanout=3)        0.616   hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X5Y63.CLK      Tas                   0.322   hdmi_RX_TX/dvi_tx0/encr/n1d<1>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       hdmi_RX_TX/dvi_tx0/encr/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                     11.697ns (7.059ns logic, 4.638ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/encr/n1d_2 (SLICE_X4Y64.A3), 455094 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encr/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.669ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (2.005 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT0   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN0    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0
    DSP48_X0Y16.P10      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X5Y64.C4       net (fanout=3)        0.892   hdmi_RX_TX/n0027<10>
    SLICE_X5Y64.C        Tilo                  0.259   rgb<23>
                                                       hdmi_RX_TX/Mmux_tx0_red11
    SLICE_X4Y64.B2       net (fanout=9)        0.641   rgb<16>
    SLICE_X4Y64.B        Tilo                  0.205   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW4
    SLICE_X4Y64.A3       net (fanout=1)        0.399   hdmi_RX_TX/dvi_tx0/encr/N21
    SLICE_X4Y64.CLK      Tas                   0.341   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmi_RX_TX/dvi_tx0/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.669ns (7.078ns logic, 4.591ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encr/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.669ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (2.005 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT9   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN9    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y16.P10      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X5Y64.C4       net (fanout=3)        0.892   hdmi_RX_TX/n0027<10>
    SLICE_X5Y64.C        Tilo                  0.259   rgb<23>
                                                       hdmi_RX_TX/Mmux_tx0_red11
    SLICE_X4Y64.B2       net (fanout=9)        0.641   rgb<16>
    SLICE_X4Y64.B        Tilo                  0.205   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW4
    SLICE_X4Y64.A3       net (fanout=1)        0.399   hdmi_RX_TX/dvi_tx0/encr/N21
    SLICE_X4Y64.CLK      Tas                   0.341   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmi_RX_TX/dvi_tx0/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.669ns (7.078ns logic, 4.591ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/dout_4 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/encr/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.669ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (2.005 - 2.138)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/dout_4 to hdmi_RX_TX/dvi_tx0/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.CMUX     Tshcko                0.461   hdmi_RX_TX/rx0_red<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/dout_4
    SLICE_X7Y59.C1       net (fanout=27)       0.737   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_lut<12>
    SLICE_X7Y59.C        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101_SW3
    SLICE_X7Y59.A2       net (fanout=2)        0.442   hdmi_RX_TX/N9
    SLICE_X7Y59.A        Tilo                  0.259   hdmi_RX_TX/N9
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.BX       net (fanout=1)        0.798   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_101
    SLICE_X6Y59.DMUX     Tbxd                  0.341   hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       hdmi_RX_TX/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    DSP48_X0Y15.C12      net (fanout=1)        0.623   hdmi_RX_TX/PWR_9_o_rx0_red[7]_MuLt_2_OUT<12>
    DSP48_X0Y15.PCOUT1   Tdspdo_C_PCOUT        2.689   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y16.PCIN1    net (fanout=1)        0.059   hdmi_RX_TX/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_1
    DSP48_X0Y16.P10      Tdspdo_PCIN_P         2.264   hdmi_RX_TX/Maddsub_n0043
                                                       hdmi_RX_TX/Maddsub_n0043
    SLICE_X5Y64.C4       net (fanout=3)        0.892   hdmi_RX_TX/n0027<10>
    SLICE_X5Y64.C        Tilo                  0.259   rgb<23>
                                                       hdmi_RX_TX/Mmux_tx0_red11
    SLICE_X4Y64.B2       net (fanout=9)        0.641   rgb<16>
    SLICE_X4Y64.B        Tilo                  0.205   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW4
    SLICE_X4Y64.A3       net (fanout=1)        0.399   hdmi_RX_TX/dvi_tx0/encr/N21
    SLICE_X4Y64.CLK      Tas                   0.341   hdmi_RX_TX/dvi_tx0/encr/din_q<7>
                                                       hdmi_RX_TX/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmi_RX_TX/dvi_tx0/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.669ns (7.078ns logic, 4.591ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_LED_3_OBUF = PERIOD TIMEGRP "LED_3_OBUF" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X44Y65.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/rawword_0 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.070 - 1.020)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/rawword_0 to hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.200   hdmi_RX_TX/dvi_rx0/dec_r/rawword<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/rawword_0
    SLICE_X44Y65.DI      net (fanout=3)        0.135   hdmi_RX_TX/dvi_rx0/dec_r/rawword<0>
    SLICE_X44Y65.CLK     Tdh         (-Th)     0.002   hdmi_RX_TX/dvi_rx0/dec_r/cbnd/dpfo_dout<0>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.198ns logic, 0.135ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X44Y65.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/rawword_0 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.070 - 1.020)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/rawword_0 to hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.200   hdmi_RX_TX/dvi_rx0/dec_r/rawword<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/rawword_0
    SLICE_X44Y65.BI      net (fanout=3)        0.135   hdmi_RX_TX/dvi_rx0/dec_r/rawword<0>
    SLICE_X44Y65.CLK     Tdh         (-Th)     0.000   hdmi_RX_TX/dvi_rx0/dec_r/cbnd/dpfo_dout<0>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.200ns logic, 0.135ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (SLICE_X44Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/rawword_3 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.070 - 1.020)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/rawword_3 to hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.DQ      Tcko                  0.200   hdmi_RX_TX/dvi_rx0/dec_r/rawword<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/rawword_3
    SLICE_X44Y65.CX      net (fanout=3)        0.239   hdmi_RX_TX/dvi_rx0/dec_r/rawword<3>
    SLICE_X44Y65.CLK     Tdh         (-Th)     0.098   hdmi_RX_TX/dvi_rx0/dec_r/cbnd/dpfo_dout<0>
                                                       hdmi_RX_TX/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.102ns logic, 0.239ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LED_3_OBUF = PERIOD TIMEGRP "LED_3_OBUF" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi_RX_TX/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: hdmi_RX_TX/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: hdmi_RX_TX/tx0_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmi_RX_TX/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmi_RX_TX/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: hdmi_RX_TX/tx0_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmi_RX_TX/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmi_RX_TX/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: hdmi_RX_TX/tx0_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk10x = PERIOD TIMEGRP "clk10x" TS_DVI_CLOCK0 * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 851 paths analyzed, 299 endpoints analyzed, 293 failing endpoints
 293 timing errors detected. (293 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.377ns.
--------------------------------------------------------------------------------

Paths for end point calcres/resX_q_15 (SLICE_X6Y31.CIN), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_15 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.687ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X5Y30.D4       net (fanout=32)       0.669   rgb_de
    SLICE_X5Y30.D        Tilo                  0.259   calcres/resY_q<10>
                                                       calcres/pclk_risingedge_de_AND_441_o_inv_inv1
    SLICE_X6Y28.AX       net (fanout=1)        0.629   calcres/pclk_risingedge_de_AND_441_o_inv_inv
    SLICE_X6Y28.COUT     Taxcy                 0.208   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.314   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (1.380ns logic, 1.307ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_15 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X6Y28.A5       net (fanout=32)       0.829   rgb_de
    SLICE_X6Y28.COUT     Topcya                0.379   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_lut<0>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.314   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.292ns logic, 0.838ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_15 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.095ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X6Y28.B5       net (fanout=32)       0.793   rgb_de
    SLICE_X6Y28.COUT     Topcyb                0.380   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_lut<1>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.314   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (1.293ns logic, 0.802ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point calcres/resX_q_13 (SLICE_X6Y31.CIN), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_13 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X5Y30.D4       net (fanout=32)       0.669   rgb_de
    SLICE_X5Y30.D        Tilo                  0.259   calcres/resY_q<10>
                                                       calcres/pclk_risingedge_de_AND_441_o_inv_inv1
    SLICE_X6Y28.AX       net (fanout=1)        0.629   calcres/pclk_risingedge_de_AND_441_o_inv_inv
    SLICE_X6Y28.COUT     Taxcy                 0.208   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.304   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (1.370ns logic, 1.307ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_13 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X6Y28.A5       net (fanout=32)       0.829   rgb_de
    SLICE_X6Y28.COUT     Topcya                0.379   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_lut<0>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.304   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (1.282ns logic, 0.838ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_13 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X6Y28.B5       net (fanout=32)       0.793   rgb_de
    SLICE_X6Y28.COUT     Topcyb                0.380   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_lut<1>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.304   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.283ns logic, 0.802ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point calcres/resX_q_14 (SLICE_X6Y31.CIN), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_14 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X5Y30.D4       net (fanout=32)       0.669   rgb_de
    SLICE_X5Y30.D        Tilo                  0.259   calcres/resY_q<10>
                                                       calcres/pclk_risingedge_de_AND_441_o_inv_inv1
    SLICE_X6Y28.AX       net (fanout=1)        0.629   calcres/pclk_risingedge_de_AND_441_o_inv_inv
    SLICE_X6Y28.COUT     Taxcy                 0.208   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.273   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.339ns logic, 1.307ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_14 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.089ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X6Y28.A5       net (fanout=32)       0.829   rgb_de
    SLICE_X6Y28.COUT     Topcya                0.379   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_lut<0>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.273   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (1.251ns logic, 0.838ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_b/de (FF)
  Destination:          calcres/resX_q_14 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.642 - 2.117)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_b/de to calcres/resX_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.447   rgb_de
                                                       hdmi_RX_TX/dvi_rx0/dec_b/de
    SLICE_X6Y28.B5       net (fanout=32)       0.793   rgb_de
    SLICE_X6Y28.COUT     Topcyb                0.380   calcres/resX_q<3>
                                                       calcres/Mcount_resX_q_lut<1>
                                                       calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<3>
    SLICE_X6Y29.COUT     Tbyp                  0.076   calcres/resX_q<7>
                                                       calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<7>
    SLICE_X6Y30.COUT     Tbyp                  0.076   calcres/resX_q<11>
                                                       calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   calcres/Mcount_resX_q_cy<11>
    SLICE_X6Y31.CLK      Tcinck                0.273   calcres/resX_q<15>
                                                       calcres/Mcount_resX_q_xor<15>
                                                       calcres/resX_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.252ns logic, 0.802ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk10x = PERIOD TIMEGRP "clk10x" TS_DVI_CLOCK0 * 10 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point calcres/resY_11 (SLICE_X4Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calcres/resY_q_11 (FF)
  Destination:          calcres/resY_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk10x rising at 1.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calcres/resY_q_11 to calcres/resY_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AMUX     Tshcko                0.244   calcres/resY_q<14>
                                                       calcres/resY_q_11
    SLICE_X4Y31.CX       net (fanout=2)        0.093   calcres/resY_q<11>
    SLICE_X4Y31.CLK      Tckdi       (-Th)    -0.048   reY_10_OBUF
                                                       calcres/resY_11
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.292ns logic, 0.093ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point calcres/resY_12 (SLICE_X7Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calcres/resY_q_12 (FF)
  Destination:          calcres/resY_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.079 - 0.074)
  Source Clock:         clk10x rising at 1.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calcres/resY_q_12 to calcres/resY_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.198   calcres/resY_q<14>
                                                       calcres/resY_q_12
    SLICE_X7Y31.BX       net (fanout=2)        0.206   calcres/resY_q<12>
    SLICE_X7Y31.CLK      Tckdi       (-Th)    -0.059   reY_12_OBUF
                                                       calcres/resY_12
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.257ns logic, 0.206ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point calcres/resX_8 (SLICE_X7Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calcres/resX_q_8 (FF)
  Destination:          calcres/resX_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk10x rising at 1.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calcres/resX_q_8 to calcres/resX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.AQ       Tcko                  0.234   calcres/resX_q<11>
                                                       calcres/resX_q_8
    SLICE_X7Y29.BX       net (fanout=2)        0.196   calcres/resX_q<8>
    SLICE_X7Y29.CLK      Tckdi       (-Th)    -0.059   reX_15_OBUF
                                                       calcres/resX_8
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.293ns logic, 0.196ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk10x = PERIOD TIMEGRP "clk10x" TS_DVI_CLOCK0 * 10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.570ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: calcres/hsync_q/CLK
  Logical resource: calcres/hsync_q/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk10x
--------------------------------------------------------------------------------
Slack: 0.570ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: calcres/pclk_q/CLK
  Logical resource: calcres/pclk_q/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk10x
--------------------------------------------------------------------------------
Slack: 0.570ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: calcres/vsync_q/CLK
  Logical resource: calcres/de_q/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk10x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_RX_TX_dvi_rx0_pllclk2 = PERIOD TIMEGRP 
"hdmi_RX_TX_dvi_rx0_pllclk2"         TS_DVI_CLOCK0 * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1548 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.384ns.
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4 (SLICE_X58Y40.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.143 - 0.159)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y43.AQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
    SLICE_X59Y40.B1      net (fanout=20)       1.697   hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
    SLICE_X59Y40.BMUX    Tilo                  0.313   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<0>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X58Y40.C2      net (fanout=2)        0.417   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X58Y40.CE      net (fanout=4)        0.538   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X58Y40.CLK     Tceck                 0.296   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (1.427ns logic, 2.856ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.AQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    SLICE_X58Y41.A3      net (fanout=20)       0.929   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<2>
    SLICE_X58Y41.AMUX    Tilo                  0.251   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N12
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18_SW0
    SLICE_X58Y40.C6      net (fanout=1)        0.542   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N14
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X58Y40.CE      net (fanout=4)        0.538   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X58Y40.CLK     Tceck                 0.296   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.365ns logic, 2.213ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.CQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X58Y41.A4      net (fanout=19)       0.893   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X58Y41.AMUX    Tilo                  0.251   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N12
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18_SW0
    SLICE_X58Y40.C6      net (fanout=1)        0.542   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N14
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X58Y40.CE      net (fanout=4)        0.538   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X58Y40.CLK     Tceck                 0.296   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.365ns logic, 2.177ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 (SLICE_X58Y38.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.233 - 0.253)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y43.AQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
    SLICE_X59Y40.B1      net (fanout=20)       1.697   hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
    SLICE_X59Y40.BMUX    Tilo                  0.313   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<0>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X58Y40.C2      net (fanout=2)        0.417   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X58Y38.CE      net (fanout=4)        0.445   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X58Y38.CLK     Tceck                 0.335   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.466ns logic, 2.763ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.AQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    SLICE_X58Y41.A3      net (fanout=20)       0.929   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<2>
    SLICE_X58Y41.AMUX    Tilo                  0.251   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N12
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18_SW0
    SLICE_X58Y40.C6      net (fanout=1)        0.542   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N14
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X58Y38.CE      net (fanout=4)        0.445   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X58Y38.CLK     Tceck                 0.335   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.404ns logic, 2.120ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.CQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X58Y41.A4      net (fanout=19)       0.893   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X58Y41.AMUX    Tilo                  0.251   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N12
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18_SW0
    SLICE_X58Y40.C6      net (fanout=1)        0.542   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N14
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X58Y38.CE      net (fanout=4)        0.445   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X58Y38.CLK     Tceck                 0.335   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.404ns logic, 2.084ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1 (SLICE_X59Y39.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.231 - 0.253)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y43.AQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
    SLICE_X59Y40.B1      net (fanout=20)       1.697   hdmi_RX_TX/dvi_rx0/dec_g/des_0/state_FSM_FFd2
    SLICE_X59Y40.BMUX    Tilo                  0.313   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<0>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X58Y40.C2      net (fanout=2)        0.417   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X59Y39.CE      net (fanout=4)        0.426   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X59Y39.CLK     Tceck                 0.340   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<1>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.471ns logic, 2.744ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.AQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_2
    SLICE_X58Y41.A3      net (fanout=20)       0.929   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<2>
    SLICE_X58Y41.AMUX    Tilo                  0.251   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N12
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18_SW0
    SLICE_X58Y40.C6      net (fanout=1)        0.542   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N14
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X59Y39.CE      net (fanout=4)        0.426   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X59Y39.CLK     Tceck                 0.340   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<1>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (1.409ns logic, 2.101ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3 to hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.CQ      Tcko                  0.408   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X58Y41.A4      net (fanout=19)       0.893   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X58Y41.AMUX    Tilo                  0.251   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N12
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18_SW0
    SLICE_X58Y40.C6      net (fanout=1)        0.542   hdmi_RX_TX/dvi_rx0/dec_g/des_0/N14
    SLICE_X58Y40.C       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv18
    SLICE_X58Y40.D5      net (fanout=1)        0.204   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv17
    SLICE_X58Y40.D       Tilo                  0.205   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv19
    SLICE_X59Y39.CE      net (fanout=4)        0.426   hdmi_RX_TX/dvi_rx0/dec_g/des_0/_n0285_inv
    SLICE_X59Y39.CLK     Tceck                 0.340   hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter<1>
                                                       hdmi_RX_TX/dvi_rx0/dec_g/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.409ns logic, 2.065ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_RX_TX_dvi_rx0_pllclk2 = PERIOD TIMEGRP "hdmi_RX_TX_dvi_rx0_pllclk2"
        TS_DVI_CLOCK0 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_g/flipgearx2 (SLICE_X41Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_rx0/dec_g/phsalgn_0/flipgear (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (1.060 - 1.013)
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_rx0/dec_g/phsalgn_0/flipgear to hdmi_RX_TX/dvi_rx0/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y54.DQ      Tcko                  0.198   hdmi_RX_TX/dvi_rx0/dec_g/flipgear
                                                       hdmi_RX_TX/dvi_rx0/dec_g/phsalgn_0/flipgear
    SLICE_X41Y56.CX      net (fanout=2)        0.359   hdmi_RX_TX/dvi_rx0/dec_g/flipgear
    SLICE_X41Y56.CLK     Tckdi       (-Th)    -0.059   hdmi_RX_TX/dvi_rx0/dec_g/flipgearx2
                                                       hdmi_RX_TX/dvi_rx0/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.257ns logic, 0.359ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int (SLICE_X58Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int to hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y75.CQ      Tcko                  0.200   hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int
                                                       hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int
    SLICE_X58Y75.CX      net (fanout=3)        0.097   hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int
    SLICE_X58Y75.CLK     Tckdi       (-Th)    -0.106   hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int
                                                       hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int_rstpot
                                                       hdmi_RX_TX/dvi_rx0/dec_r/des_0/inc_data_int
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.306ns logic, 0.097ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_rx0/dec_r/toggle (SLICE_X50Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_rx0/dec_r/toggle (FF)
  Destination:          hdmi_RX_TX/dvi_rx0/dec_r/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_rx0/dec_r/toggle to hdmi_RX_TX/dvi_rx0/dec_r/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y68.AQ      Tcko                  0.200   hdmi_RX_TX/dvi_rx0/dec_r/toggle
                                                       hdmi_RX_TX/dvi_rx0/dec_r/toggle
    SLICE_X50Y68.A6      net (fanout=2)        0.021   hdmi_RX_TX/dvi_rx0/dec_r/toggle
    SLICE_X50Y68.CLK     Tah         (-Th)    -0.190   hdmi_RX_TX/dvi_rx0/dec_r/toggle
                                                       hdmi_RX_TX/dvi_rx0/dec_r/toggle_INV_26_o1_INV_0
                                                       hdmi_RX_TX/dvi_rx0/dec_r/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_RX_TX_dvi_rx0_pllclk2 = PERIOD TIMEGRP "hdmi_RX_TX_dvi_rx0_pllclk2"
        TS_DVI_CLOCK0 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmi_RX_TX/dvi_rx0/pclkx2bufg/I0
  Logical resource: hdmi_RX_TX/dvi_rx0/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: hdmi_RX_TX/dvi_rx0/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmi_RX_TX/dvi_rx0/dec_r/des_0/cal_data_sint/CLK
  Logical resource: hdmi_RX_TX/dvi_rx0/dec_r/des_0/enable/CK
  Location pin: SLICE_X58Y66.CLK
  Clock network: hdmi_RX_TX/dvi_rx0/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hdmi_RX_TX/dvi_rx0/dec_r/des_0/cal_data_sint/SR
  Logical resource: hdmi_RX_TX/dvi_rx0/dec_r/des_0/enable/SR
  Location pin: SLICE_X58Y66.SR
  Clock network: hdmi_RX_TX/rx0_reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_RX_TX_tx0_pllclk0 = PERIOD TIMEGRP 
"hdmi_RX_TX_tx0_pllclk0"         TS_LED_3_OBUF * 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_RX_TX_tx0_pllclk2 = PERIOD TIMEGRP 
"hdmi_RX_TX_tx0_pllclk2"         TS_LED_3_OBUF * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119 paths analyzed, 119 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.074ns.
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fd_out0 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.243 - 0.244)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fd_out0 to hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y120.BMUX    Tshcko                0.461   hdmi_RX_TX/dvi_tx0/n0011<14>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_out0
    OLOGIC_X12Y118.D1    net (fanout=1)        4.466   hdmi_RX_TX/dvi_tx0/n0011<0>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.024   hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s
                                                       hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.437ns logic, 4.466ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_m (OLOGIC_X12Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fd_out14 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.243 - 0.244)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fd_out14 to hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y120.DQ      Tcko                  0.391   hdmi_RX_TX/dvi_tx0/n0011<14>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_out14
    OLOGIC_X12Y117.D1    net (fanout=1)        4.451   hdmi_RX_TX/dvi_tx0/n0011<14>
    OLOGIC_X12Y117.CLKDIVTosdck_D             -0.024   hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_m
                                                       hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.367ns logic, 4.451ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_s (OLOGIC_X12Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fd_out10 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.243 - 0.244)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fd_out10 to hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y120.BQ      Tcko                  0.391   hdmi_RX_TX/dvi_tx0/n0011<14>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_out10
    OLOGIC_X12Y116.D1    net (fanout=1)        4.443   hdmi_RX_TX/dvi_tx0/n0011<10>
    OLOGIC_X12Y116.CLKDIVTosdck_D             -0.024   hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_s
                                                       hdmi_RX_TX/dvi_tx0/oserdes2/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (0.367ns logic, 4.443ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_RX_TX_tx0_pllclk2 = PERIOD TIMEGRP "hdmi_RX_TX_tx0_pllclk2"
        TS_LED_3_OBUF * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fd_out3 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.257 - 0.241)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fd_out3 to hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y114.BQ     Tcko                  0.368   hdmi_RX_TX/dvi_tx0/n0011<3>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_out3
    OLOGIC_X12Y118.D4    net (fanout=1)        1.049   hdmi_RX_TX/dvi_tx0/n0011<3>
    OLOGIC_X12Y118.CLKDIVTosckd_D    (-Th)     1.316   hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s
                                                       hdmi_RX_TX/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.948ns logic, 1.049ns route)
                                                       (-938.6% logic, 1038.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/oserdes1/oserdes_m (OLOGIC_X4Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/pixel2x/fd_out9 (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/oserdes1/oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.165 - 0.142)
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmi_RX_TX/dvi_tx0/pixel2x/fd_out9 to hdmi_RX_TX/dvi_tx0/oserdes1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y120.AQ      Tcko                  0.368   hdmi_RX_TX/dvi_tx0/n0011<14>
                                                       hdmi_RX_TX/dvi_tx0/pixel2x/fd_out9
    OLOGIC_X4Y119.D1     net (fanout=1)        1.391   hdmi_RX_TX/dvi_tx0/n0011<9>
    OLOGIC_X4Y119.CLKDIV Tosckd_D    (-Th)     1.313   hdmi_RX_TX/dvi_tx0/oserdes1/oserdes_m
                                                       hdmi_RX_TX/dvi_tx0/oserdes1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (-0.945ns logic, 1.391ns route)
                                                       (-211.9% logic, 311.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_RX_TX/dvi_tx0/toggle (SLICE_X6Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_RX_TX/dvi_tx0/toggle (FF)
  Destination:          hdmi_RX_TX/dvi_tx0/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    hdmi_RX_TX/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_RX_TX/dvi_tx0/toggle to hdmi_RX_TX/dvi_tx0/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y123.AQ      Tcko                  0.234   hdmi_RX_TX/dvi_tx0/toggle
                                                       hdmi_RX_TX/dvi_tx0/toggle
    SLICE_X6Y123.A6      net (fanout=1)        0.017   hdmi_RX_TX/dvi_tx0/toggle
    SLICE_X6Y123.CLK     Tah         (-Th)    -0.197   hdmi_RX_TX/dvi_tx0/toggle
                                                       hdmi_RX_TX/dvi_tx0/toggle_inv1_INV_0
                                                       hdmi_RX_TX/dvi_tx0/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.431ns logic, 0.017ns route)
                                                       (96.2% logic, 3.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_RX_TX_tx0_pllclk2 = PERIOD TIMEGRP "hdmi_RX_TX_tx0_pllclk2"
        TS_LED_3_OBUF * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmi_RX_TX/tx0_pclkx2_buf/I0
  Logical resource: hdmi_RX_TX/tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: hdmi_RX_TX/tx0_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmi_RX_TX/dvi_tx0/pixel2x/db<22>/CLK
  Logical resource: hdmi_RX_TX/dvi_tx0/pixel2x/fd_db21/CK
  Location pin: SLICE_X8Y107.CLK
  Clock network: hdmi_RX_TX/tx0_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmi_RX_TX/dvi_tx0/pixel2x/db<22>/CLK
  Logical resource: hdmi_RX_TX/dvi_tx0/pixel2x/fd_db22/CK
  Location pin: SLICE_X8Y107.CLK
  Clock network: hdmi_RX_TX/tx0_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|     43.770ns|            0|          387|            0|     14349501|
| TS_ramdo_0                    |     10.000ns|      3.271ns|          N/A|            0|            0|           30|            0|
| TS_ramra_0                    |     10.000ns|      5.207ns|          N/A|            0|            0|          120|            0|
| TS_LED_3_OBUF                 |     10.000ns|     12.005ns|     10.148ns|           93|            1|     14346833|          119|
|  TS_hdmi_RX_TX_tx0_pllclk0    |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmi_RX_TX_tx0_pllclk2    |      5.000ns|      5.074ns|          N/A|            1|            0|          119|            0|
| TS_clk10x                     |      1.000ns|      4.377ns|          N/A|          293|            0|          851|            0|
| TS_hdmi_RX_TX_dvi_rx0_pllclk2 |      5.000ns|      4.384ns|          N/A|            0|            0|         1548|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |   12.005|         |         |         |
RX0_TMDSB<3>   |   12.005|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |   12.005|         |         |         |
RX0_TMDSB<3>   |   12.005|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.112|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 387  Score: 566756  (Setup/Max: 566756, Hold: 0)

Constraints cover 14351591 paths, 0 nets, and 5012 connections

Design statistics:
   Minimum period:  12.005ns{1}   (Maximum frequency:  83.299MHz)
   Maximum path delay from/to any node:   5.207ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 13 22:52:10 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



