$date
	Mon Dec 22 12:15:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # EN $end
$scope module dut $end
$var wire 1 " D $end
$var wire 1 # EN $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10
1"
#20
1!
1#
#30
0!
0"
#40
1"
0#
#50
