<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/carlos/Embedded/litex_work/femtorv/basic/gowin/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/carlos/Embedded/litex_work/femtorv/basic/gowin/soc_femto.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 23 18:52:45 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>607</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>616</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>85</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">85.350(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-74.774</td>
<td>85</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.716</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[16]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.522</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s0/DI[16]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.503</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[15]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[17]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.468</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.471</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.436</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.458</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[15]</td>
<td>CPU/registerFile_registerFile_0_0_s0/DI[17]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.424</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.446</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[30]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.440</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[2]</td>
<td>CPU/PC_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.340</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[24]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.306</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.338</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.303</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.324</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s0/DI[30]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.290</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.323</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[14]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.314</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s0/DI[14]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.279</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.246</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[2]</td>
<td>CPU/PC_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.230</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s0/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.230</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.192</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[2]</td>
<td>CPU/PC_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.192</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.170</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[2]</td>
<td>CPU/PC_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.166</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[25]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.161</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[27]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.127</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.131</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.096</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.120</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[2]</td>
<td>CPU/PC_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.120</td>
<td>CPU/registerFile_registerFile_0_0_s/DO[2]</td>
<td>CPU/PC_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.105</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[31]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.094</td>
<td>CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
<td>CPU/registerFile_registerFile_0_0_s/DI[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.059</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.361</td>
<td>CPU/instr_9_s0/Q</td>
<td>CPU/registerFile_registerFile_0_0_s0/ADA[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>UART/data_0_s3/Q</td>
<td>UART/data_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>UART/cnt_5_s1/Q</td>
<td>UART/cnt_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>UART/cnt_3_s1/Q</td>
<td>UART/cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>CPU/cycles_2_s0/Q</td>
<td>CPU/cycles_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>CPU/cycles_6_s0/Q</td>
<td>CPU/cycles_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>CPU/cycles_8_s0/Q</td>
<td>CPU/cycles_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>CPU/cycles_12_s0/Q</td>
<td>CPU/cycles_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>CPU/cycles_14_s0/Q</td>
<td>CPU/cycles_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>CPU/cycles_18_s0/Q</td>
<td>CPU/cycles_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>CPU/cycles_20_s0/Q</td>
<td>CPU/cycles_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>CPU/cycles_24_s0/Q</td>
<td>CPU/cycles_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>CPU/cycles_26_s0/Q</td>
<td>CPU/cycles_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>CPU/cycles_30_s0/Q</td>
<td>CPU/cycles_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>UART/cnt_2_s0/Q</td>
<td>UART/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>CPU/cycles_0_s0/Q</td>
<td>CPU/cycles_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>UART/cnt_4_s0/Q</td>
<td>UART/cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.432</td>
<td>UART/cnt_8_s0/Q</td>
<td>UART/cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>19</td>
<td>0.434</td>
<td>CPU/state_1_s2/Q</td>
<td>CPU/state_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>20</td>
<td>0.449</td>
<td>CPU/state_2_s2/Q</td>
<td>CPU/PC_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.460</td>
</tr>
<tr>
<td>21</td>
<td>0.462</td>
<td>CPU/state_2_s2/Q</td>
<td>CPU/PC_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>22</td>
<td>0.465</td>
<td>CPU/state_2_s2/Q</td>
<td>CPU/PC_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>23</td>
<td>0.465</td>
<td>CPU/state_2_s2/Q</td>
<td>CPU/PC_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>24</td>
<td>0.466</td>
<td>UART/cnt_8_s0/Q</td>
<td>UART/data_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>25</td>
<td>0.467</td>
<td>CPU/state_2_s2/Q</td>
<td>CPU/PC_19_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>LEDS_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>LEDS_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/PC_22_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/PC_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/instr_29_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/cycles_27_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/aluReg_31_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/aluShamt_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/cycles_28_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/aluShamt_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>CPU/writeBackData_7_s6/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s6/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>CPU/writeBackData_17_s1/I3</td>
</tr>
<tr>
<td>9.096</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s1/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>CPU/writeBackData_16_s3/I0</td>
</tr>
<tr>
<td>10.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s3/F</td>
</tr>
<tr>
<td>11.093</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td>CPU/writeBackData_16_s0/I3</td>
</tr>
<tr>
<td>11.648</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s0/F</td>
</tr>
<tr>
<td>12.608</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 37.787%; route: 5.008, 42.867%; tC2Q: 2.260, 19.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>CPU/writeBackData_7_s6/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s6/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>CPU/writeBackData_17_s1/I3</td>
</tr>
<tr>
<td>9.096</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s1/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>CPU/writeBackData_16_s3/I0</td>
</tr>
<tr>
<td>10.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s3/F</td>
</tr>
<tr>
<td>11.093</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][B]</td>
<td>CPU/writeBackData_16_s0/I3</td>
</tr>
<tr>
<td>11.648</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s0/F</td>
</tr>
<tr>
<td>12.413</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 38.426%; route: 4.813, 41.901%; tC2Q: 2.260, 19.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[15]</td>
</tr>
<tr>
<td>4.339</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>CPU/aluIn2_15_s0/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_15_s0/F</td>
</tr>
<tr>
<td>6.043</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[1][B]</td>
<td>CPU/aluPlus_15_s/I1</td>
</tr>
<tr>
<td>6.414</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluPlus_15_s/COUT</td>
</tr>
<tr>
<td>6.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td>CPU/aluPlus_16_s/CIN</td>
</tr>
<tr>
<td>6.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/aluPlus_16_s/COUT</td>
</tr>
<tr>
<td>6.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td>CPU/aluPlus_17_s/CIN</td>
</tr>
<tr>
<td>6.919</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">CPU/aluPlus_17_s/SUM</td>
</tr>
<tr>
<td>7.684</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CPU/writeBackData_17_s11/I0</td>
</tr>
<tr>
<td>8.055</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s11/F</td>
</tr>
<tr>
<td>9.132</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>CPU/writeBackData_17_s6/I1</td>
</tr>
<tr>
<td>9.681</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s6/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>CPU/writeBackData_17_s2/I2</td>
</tr>
<tr>
<td>10.306</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s2/F</td>
</tr>
<tr>
<td>11.140</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>CPU/writeBackData_17_s0/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s0/F</td>
</tr>
<tr>
<td>12.394</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.073, 26.798%; route: 6.135, 53.495%; tC2Q: 2.260, 19.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.225</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>CPU/writeBackData_1_s8/I2</td>
</tr>
<tr>
<td>7.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s8/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>CPU/writeBackData_1_s6/I0</td>
</tr>
<tr>
<td>8.889</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s6/F</td>
</tr>
<tr>
<td>9.650</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][B]</td>
<td>CPU/writeBackData_1_s3/I2</td>
</tr>
<tr>
<td>10.103</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s3/F</td>
</tr>
<tr>
<td>11.014</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>CPU/writeBackData_1_s0/I3</td>
</tr>
<tr>
<td>11.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s0/F</td>
</tr>
<tr>
<td>12.362</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.350, 38.040%; route: 4.826, 42.198%; tC2Q: 2.260, 19.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[15]</td>
</tr>
<tr>
<td>4.339</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>CPU/aluIn2_15_s0/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_15_s0/F</td>
</tr>
<tr>
<td>6.043</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[1][B]</td>
<td>CPU/aluPlus_15_s/I1</td>
</tr>
<tr>
<td>6.414</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluPlus_15_s/COUT</td>
</tr>
<tr>
<td>6.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td>CPU/aluPlus_16_s/CIN</td>
</tr>
<tr>
<td>6.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/aluPlus_16_s/COUT</td>
</tr>
<tr>
<td>6.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td>CPU/aluPlus_17_s/CIN</td>
</tr>
<tr>
<td>6.919</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">CPU/aluPlus_17_s/SUM</td>
</tr>
<tr>
<td>7.684</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CPU/writeBackData_17_s11/I0</td>
</tr>
<tr>
<td>8.055</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s11/F</td>
</tr>
<tr>
<td>9.132</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>CPU/writeBackData_17_s6/I1</td>
</tr>
<tr>
<td>9.681</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s6/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>CPU/writeBackData_17_s2/I2</td>
</tr>
<tr>
<td>10.306</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s2/F</td>
</tr>
<tr>
<td>11.140</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>CPU/writeBackData_17_s0/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s0/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.073, 26.902%; route: 6.091, 53.315%; tC2Q: 2.260, 19.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/writeBackData_17_s8/I1</td>
</tr>
<tr>
<td>7.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s8/F</td>
</tr>
<tr>
<td>8.463</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>CPU/writeBackData_30_s5/I3</td>
</tr>
<tr>
<td>8.980</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_30_s5/F</td>
</tr>
<tr>
<td>10.012</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>CPU/writeBackData_30_s3/I3</td>
</tr>
<tr>
<td>10.383</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_30_s3/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[3][A]</td>
<td>CPU/writeBackData_30_s0/I3</td>
</tr>
<tr>
<td>11.272</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_30_s0/F</td>
</tr>
<tr>
<td>12.337</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.148, 36.353%; route: 5.003, 43.841%; tC2Q: 2.260, 19.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[2]</td>
</tr>
<tr>
<td>4.354</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>CPU/aluIn2_2_s0/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_2_s0/F</td>
</tr>
<tr>
<td>5.422</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][A]</td>
<td>CPU/aluMinus_2_s/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>5.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td>CPU/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_3_s/SUM</td>
</tr>
<tr>
<td>6.664</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>CPU/n1926_s17/I3</td>
</tr>
<tr>
<td>7.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s17/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>CPU/n1926_s7/I3</td>
</tr>
<tr>
<td>8.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1926_s7/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>CPU/n1926_s2/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s2/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>CPU/n1927_s2/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1927_s2/F</td>
</tr>
<tr>
<td>11.761</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>CPU/n1933_s0/I2</td>
</tr>
<tr>
<td>12.331</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1933_s0/F</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" font-weight:bold;">CPU/PC_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>CPU/PC_16_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>CPU/PC_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.900, 34.195%; route: 5.245, 45.990%; tC2Q: 2.260, 19.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/writeBackData_17_s8/I1</td>
</tr>
<tr>
<td>7.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s8/F</td>
</tr>
<tr>
<td>8.387</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>CPU/writeBackData_24_s5/I3</td>
</tr>
<tr>
<td>8.942</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_24_s5/F</td>
</tr>
<tr>
<td>9.840</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>CPU/writeBackData_24_s3/I3</td>
</tr>
<tr>
<td>10.293</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_24_s3/F</td>
</tr>
<tr>
<td>10.540</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>CPU/writeBackData_24_s0/I3</td>
</tr>
<tr>
<td>11.057</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_24_s0/F</td>
</tr>
<tr>
<td>12.231</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 39.045%; route: 4.631, 40.965%; tC2Q: 2.260, 19.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.225</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>CPU/writeBackData_1_s8/I2</td>
</tr>
<tr>
<td>7.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s8/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>CPU/writeBackData_1_s6/I0</td>
</tr>
<tr>
<td>8.889</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s6/F</td>
</tr>
<tr>
<td>9.650</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][B]</td>
<td>CPU/writeBackData_1_s3/I2</td>
</tr>
<tr>
<td>10.103</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s3/F</td>
</tr>
<tr>
<td>11.014</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>CPU/writeBackData_1_s0/I3</td>
</tr>
<tr>
<td>11.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_1_s0/F</td>
</tr>
<tr>
<td>12.229</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.350, 38.487%; route: 4.693, 41.518%; tC2Q: 2.260, 19.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/writeBackData_17_s8/I1</td>
</tr>
<tr>
<td>7.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s8/F</td>
</tr>
<tr>
<td>8.463</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>CPU/writeBackData_30_s5/I3</td>
</tr>
<tr>
<td>8.980</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_30_s5/F</td>
</tr>
<tr>
<td>10.012</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>CPU/writeBackData_30_s3/I3</td>
</tr>
<tr>
<td>10.383</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_30_s3/F</td>
</tr>
<tr>
<td>10.901</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[3][A]</td>
<td>CPU/writeBackData_30_s0/I3</td>
</tr>
<tr>
<td>11.272</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_30_s0/F</td>
</tr>
<tr>
<td>12.216</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.148, 36.743%; route: 4.882, 43.239%; tC2Q: 2.260, 20.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>CPU/writeBackData_7_s6/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s6/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>CPU/writeBackData_8_s16/I3</td>
</tr>
<tr>
<td>9.339</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s16/F</td>
</tr>
<tr>
<td>9.765</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>CPU/writeBackData_14_s1/I2</td>
</tr>
<tr>
<td>10.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_14_s1/F</td>
</tr>
<tr>
<td>10.772</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>CPU/writeBackData_14_s0/I0</td>
</tr>
<tr>
<td>11.327</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 39.103%; route: 4.614, 40.876%; tC2Q: 2.260, 20.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>CPU/writeBackData_7_s6/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s6/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>CPU/writeBackData_8_s16/I3</td>
</tr>
<tr>
<td>9.339</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s16/F</td>
</tr>
<tr>
<td>9.765</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>CPU/writeBackData_14_s1/I2</td>
</tr>
<tr>
<td>10.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_14_s1/F</td>
</tr>
<tr>
<td>10.772</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>CPU/writeBackData_14_s0/I0</td>
</tr>
<tr>
<td>11.327</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>12.205</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 39.135%; route: 4.605, 40.829%; tC2Q: 2.260, 20.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[2]</td>
</tr>
<tr>
<td>4.354</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>CPU/aluIn2_2_s0/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_2_s0/F</td>
</tr>
<tr>
<td>5.422</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][A]</td>
<td>CPU/aluMinus_2_s/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>5.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td>CPU/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_3_s/SUM</td>
</tr>
<tr>
<td>6.664</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>CPU/n1926_s17/I3</td>
</tr>
<tr>
<td>7.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s17/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>CPU/n1926_s7/I3</td>
</tr>
<tr>
<td>8.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1926_s7/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>CPU/n1926_s2/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s2/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>CPU/n1927_s2/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1927_s2/F</td>
</tr>
<tr>
<td>11.567</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>CPU/n1945_s0/I2</td>
</tr>
<tr>
<td>12.137</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1945_s0/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" font-weight:bold;">CPU/PC_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>CPU/PC_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>CPU/PC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.900, 34.787%; route: 5.051, 45.055%; tC2Q: 2.260, 20.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.405</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>CPU/writeBackData_0_s11/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_0_s11/F</td>
</tr>
<tr>
<td>8.798</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>CPU/writeBackData_6_s5/I2</td>
</tr>
<tr>
<td>9.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_6_s5/F</td>
</tr>
<tr>
<td>9.498</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>CPU/writeBackData_6_s3/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_6_s3/F</td>
</tr>
<tr>
<td>10.709</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>CPU/writeBackData_6_s0/I3</td>
</tr>
<tr>
<td>11.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_6_s0/F</td>
</tr>
<tr>
<td>12.121</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.248, 37.947%; route: 4.687, 41.865%; tC2Q: 2.260, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.405</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>CPU/writeBackData_0_s11/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_0_s11/F</td>
</tr>
<tr>
<td>8.798</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>CPU/writeBackData_6_s5/I2</td>
</tr>
<tr>
<td>9.251</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_6_s5/F</td>
</tr>
<tr>
<td>9.498</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>CPU/writeBackData_6_s3/I2</td>
</tr>
<tr>
<td>10.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_6_s3/F</td>
</tr>
<tr>
<td>10.709</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>CPU/writeBackData_6_s0/I3</td>
</tr>
<tr>
<td>11.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_6_s0/F</td>
</tr>
<tr>
<td>12.121</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.248, 37.947%; route: 4.687, 41.865%; tC2Q: 2.260, 20.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[2]</td>
</tr>
<tr>
<td>4.354</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>CPU/aluIn2_2_s0/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_2_s0/F</td>
</tr>
<tr>
<td>5.422</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][A]</td>
<td>CPU/aluMinus_2_s/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>5.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td>CPU/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_3_s/SUM</td>
</tr>
<tr>
<td>6.664</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>CPU/n1926_s17/I3</td>
</tr>
<tr>
<td>7.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s17/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>CPU/n1926_s7/I3</td>
</tr>
<tr>
<td>8.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1926_s7/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>CPU/n1926_s2/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s2/F</td>
</tr>
<tr>
<td>10.051</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>CPU/n1929_s3/I0</td>
</tr>
<tr>
<td>10.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1929_s3/F</td>
</tr>
<tr>
<td>11.513</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>CPU/n1931_s0/I2</td>
</tr>
<tr>
<td>12.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1931_s0/F</td>
</tr>
<tr>
<td>12.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td style=" font-weight:bold;">CPU/PC_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>CPU/PC_18_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>CPU/PC_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.862, 34.614%; route: 5.035, 45.130%; tC2Q: 2.260, 20.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>CPU/writeBackData_7_s6/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s6/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>CPU/writeBackData_8_s16/I3</td>
</tr>
<tr>
<td>9.339</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s16/F</td>
</tr>
<tr>
<td>9.532</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>CPU/writeBackData_10_s4/I1</td>
</tr>
<tr>
<td>10.087</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_10_s4/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>CPU/writeBackData_10_s0/I3</td>
</tr>
<tr>
<td>10.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_10_s0/F</td>
</tr>
<tr>
<td>12.083</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.350, 38.991%; route: 4.547, 40.752%; tC2Q: 2.260, 20.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[2]</td>
</tr>
<tr>
<td>4.354</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>CPU/aluIn2_2_s0/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_2_s0/F</td>
</tr>
<tr>
<td>5.422</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][A]</td>
<td>CPU/aluMinus_2_s/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>5.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td>CPU/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_3_s/SUM</td>
</tr>
<tr>
<td>6.664</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>CPU/n1926_s17/I3</td>
</tr>
<tr>
<td>7.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s17/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>CPU/n1926_s7/I3</td>
</tr>
<tr>
<td>8.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1926_s7/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>CPU/n1926_s2/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s2/F</td>
</tr>
<tr>
<td>10.051</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>CPU/n1929_s3/I0</td>
</tr>
<tr>
<td>10.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1929_s3/F</td>
</tr>
<tr>
<td>11.491</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>CPU/n1929_s0/I3</td>
</tr>
<tr>
<td>12.061</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1929_s0/F</td>
</tr>
<tr>
<td>12.061</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">CPU/PC_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>CPU/PC_20_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>CPU/PC_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.862, 34.684%; route: 5.013, 45.019%; tC2Q: 2.260, 20.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>CPU/writeBackData_7_s6/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s6/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>CPU/writeBackData_17_s1/I3</td>
</tr>
<tr>
<td>9.096</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s1/F</td>
</tr>
<tr>
<td>9.816</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>CPU/writeBackData_25_s3/I2</td>
</tr>
<tr>
<td>10.187</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_25_s3/F</td>
</tr>
<tr>
<td>10.600</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>CPU/writeBackData_25_s0/I3</td>
</tr>
<tr>
<td>11.053</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_25_s0/F</td>
</tr>
<tr>
<td>12.057</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.166, 37.428%; route: 4.705, 42.269%; tC2Q: 2.260, 20.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/writeBackData_17_s8/I1</td>
</tr>
<tr>
<td>7.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s8/F</td>
</tr>
<tr>
<td>8.469</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>CPU/writeBackData_27_s5/I3</td>
</tr>
<tr>
<td>8.922</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_27_s5/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>CPU/writeBackData_27_s3/I3</td>
</tr>
<tr>
<td>10.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_27_s3/F</td>
</tr>
<tr>
<td>10.498</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>CPU/writeBackData_27_s0/I3</td>
</tr>
<tr>
<td>10.951</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_27_s0/F</td>
</tr>
<tr>
<td>12.053</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.350, 39.097%; route: 4.517, 40.592%; tC2Q: 2.260, 20.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.405</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>CPU/writeBackData_0_s11/I1</td>
</tr>
<tr>
<td>7.858</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_0_s11/F</td>
</tr>
<tr>
<td>8.532</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>CPU/writeBackData_5_s5/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_5_s5/F</td>
</tr>
<tr>
<td>9.296</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>CPU/writeBackData_5_s3/I2</td>
</tr>
<tr>
<td>9.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_5_s3/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>CPU/writeBackData_5_s0/I3</td>
</tr>
<tr>
<td>10.896</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_5_s0/F</td>
</tr>
<tr>
<td>12.022</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.414, 39.782%; route: 4.422, 39.850%; tC2Q: 2.260, 20.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[2]</td>
</tr>
<tr>
<td>4.354</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>CPU/aluIn2_2_s0/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_2_s0/F</td>
</tr>
<tr>
<td>5.422</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][A]</td>
<td>CPU/aluMinus_2_s/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>5.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td>CPU/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_3_s/SUM</td>
</tr>
<tr>
<td>6.664</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>CPU/n1926_s17/I3</td>
</tr>
<tr>
<td>7.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s17/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>CPU/n1926_s7/I3</td>
</tr>
<tr>
<td>8.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1926_s7/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>CPU/n1926_s2/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s2/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>CPU/n1927_s2/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1927_s2/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>CPU/n1943_s0/I2</td>
</tr>
<tr>
<td>12.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1943_s0/F</td>
</tr>
<tr>
<td>12.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">CPU/PC_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>CPU/PC_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>CPU/PC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.879, 34.992%; route: 4.946, 44.620%; tC2Q: 2.260, 20.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DO[2]</td>
</tr>
<tr>
<td>4.354</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>CPU/aluIn2_2_s0/I0</td>
</tr>
<tr>
<td>4.725</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluIn2_2_s0/F</td>
</tr>
<tr>
<td>5.422</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][A]</td>
<td>CPU/aluMinus_2_s/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>5.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td>CPU/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/aluMinus_3_s/SUM</td>
</tr>
<tr>
<td>6.664</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>CPU/n1926_s17/I3</td>
</tr>
<tr>
<td>7.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s17/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>CPU/n1926_s7/I3</td>
</tr>
<tr>
<td>8.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1926_s7/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>CPU/n1926_s2/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1926_s2/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>CPU/n1927_s2/I1</td>
</tr>
<tr>
<td>10.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1927_s2/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>CPU/n1939_s0/I2</td>
</tr>
<tr>
<td>12.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1939_s0/F</td>
</tr>
<tr>
<td>12.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">CPU/PC_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>CPU/PC_10_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>CPU/PC_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.879, 34.992%; route: 4.946, 44.620%; tC2Q: 2.260, 20.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/writeBackData_17_s8/I1</td>
</tr>
<tr>
<td>7.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_17_s8/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>CPU/writeBackData_31_s5/I3</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_31_s5/F</td>
</tr>
<tr>
<td>10.197</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td>CPU/writeBackData_31_s3/I3</td>
</tr>
<tr>
<td>10.659</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_31_s3/F</td>
</tr>
<tr>
<td>10.660</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[3][B]</td>
<td>CPU/writeBackData_31_s0/I3</td>
</tr>
<tr>
<td>11.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C25[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_31_s0/F</td>
</tr>
<tr>
<td>11.996</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.359, 39.378%; route: 4.451, 40.206%; tC2Q: 2.260, 20.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>3.879</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td>CPU/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td>CPU/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>4.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>4.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>4.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>4.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C23[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>4.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>4.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>4.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>4.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>4.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>4.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>4.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>4.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>5.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>5.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>5.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>5.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>5.117</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>5.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>5.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>5.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>5.828</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[3][A]</td>
<td>n145_s1/I0</td>
</tr>
<tr>
<td>6.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R23C27[3][A]</td>
<td style=" background: #97FFFF;">n145_s1/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>CPU/writeBackData_7_s6/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s6/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>CPU/writeBackData_8_s16/I3</td>
</tr>
<tr>
<td>9.339</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s16/F</td>
</tr>
<tr>
<td>9.774</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>CPU/writeBackData_8_s2/I2</td>
</tr>
<tr>
<td>10.323</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s2/F</td>
</tr>
<tr>
<td>10.496</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td>CPU/writeBackData_8_s0/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s0/F</td>
</tr>
<tr>
<td>11.985</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>CPU/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.344, 39.282%; route: 4.455, 40.282%; tC2Q: 2.260, 20.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td>CPU/instr_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C23[2][B]</td>
<td style=" font-weight:bold;">CPU/instr_9_s0/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">CPU/registerFile_registerFile_0_0_s0/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>CPU/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C30[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>UART/n67_s3/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">UART/n67_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>UART/data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>UART/cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_5_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>UART/cnt_5_s3/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">UART/cnt_5_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>UART/cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>UART/cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>UART/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>UART/cnt_3_s5/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">UART/cnt_3_s5/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>UART/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>UART/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>CPU/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C31[1][A]</td>
<td>CPU/n2457_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">CPU/n2457_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>CPU/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>CPU/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>CPU/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[0][A]</td>
<td>CPU/n2453_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2453_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>CPU/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>CPU/cycles_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>CPU/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>CPU/n2451_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">CPU/n2451_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>CPU/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>CPU/cycles_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>CPU/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][A]</td>
<td>CPU/n2447_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2447_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>CPU/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>CPU/cycles_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>CPU/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>CPU/n2445_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/n2445_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>CPU/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>CPU/cycles_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>CPU/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_18_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td>CPU/n2441_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2441_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>CPU/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>CPU/cycles_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>CPU/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_20_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td>CPU/n2439_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/n2439_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>CPU/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>CPU/cycles_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>CPU/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_24_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td>CPU/n2435_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2435_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>CPU/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>CPU/cycles_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>CPU/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_26_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C35[1][A]</td>
<td>CPU/n2433_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/n2433_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>CPU/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>CPU/cycles_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>CPU/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_30_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C36[0][A]</td>
<td>CPU/n2429_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2429_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>CPU/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>CPU/cycles_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>UART/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>UART/n23_s4/I2</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">UART/n23_s4/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>UART/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>UART/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>CPU/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_0_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>CPU/n2459_s2/I0</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2459_s2/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>CPU/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>CPU/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>UART/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>UART/n21_s4/I0</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">UART/n21_s4/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>UART/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>UART/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>UART/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>UART/n17_s3/I2</td>
</tr>
<tr>
<td>1.302</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">UART/n17_s3/F</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>UART/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>UART/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/state_1_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">CPU/state_1_s2/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/n1964_s0/I0</td>
</tr>
<tr>
<td>1.305</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1964_s0/F</td>
</tr>
<tr>
<td>1.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">CPU/state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/state_1_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.135%; route: 0.011, 2.472%; tC2Q: 0.202, 45.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>CPU/state_2_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">CPU/state_2_s2/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">CPU/PC_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>CPU/PC_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>CPU/PC_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 56.087%; tC2Q: 0.202, 43.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>CPU/state_2_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">CPU/state_2_s2/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">CPU/PC_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>CPU/PC_17_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>CPU/PC_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.324%; tC2Q: 0.202, 42.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>CPU/state_2_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">CPU/state_2_s2/Q</td>
</tr>
<tr>
<td>1.336</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">CPU/PC_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>CPU/PC_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>CPU/PC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.593%; tC2Q: 0.202, 42.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>CPU/state_2_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">CPU/state_2_s2/Q</td>
</tr>
<tr>
<td>1.336</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td style=" font-weight:bold;">CPU/PC_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>CPU/PC_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>CPU/PC_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.593%; tC2Q: 0.202, 42.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>UART/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">UART/data_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>UART/data_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>UART/data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.642%; tC2Q: 0.202, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>CPU/state_2_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">CPU/state_2_s2/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">CPU/PC_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>CPU/PC_19_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>CPU/PC_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.696%; tC2Q: 0.202, 42.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LEDS_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>LEDS_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>LEDS_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LEDS_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>LEDS_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>LEDS_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/PC_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/PC_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/PC_22_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/PC_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/PC_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/PC_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/instr_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/instr_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/instr_29_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/cycles_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/cycles_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/cycles_27_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/aluReg_31_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/aluReg_31_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/aluReg_31_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/aluShamt_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/aluShamt_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/aluShamt_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/cycles_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/cycles_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/cycles_28_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/aluShamt_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/aluShamt_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/aluShamt_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>163</td>
<td>clk_d</td>
<td>-1.716</td>
<td>0.261</td>
</tr>
<tr>
<td>69</td>
<td>instr[13]</td>
<td>1.512</td>
<td>1.404</td>
</tr>
<tr>
<td>55</td>
<td>instr[12]</td>
<td>1.351</td>
<td>1.254</td>
</tr>
<tr>
<td>48</td>
<td>instr[2]</td>
<td>0.130</td>
<td>1.406</td>
</tr>
<tr>
<td>47</td>
<td>instr_0[31]</td>
<td>-0.311</td>
<td>2.906</td>
</tr>
<tr>
<td>44</td>
<td>instr_0[14]</td>
<td>1.490</td>
<td>1.266</td>
</tr>
<tr>
<td>40</td>
<td>instr[3]</td>
<td>-0.452</td>
<td>1.510</td>
</tr>
<tr>
<td>40</td>
<td>loadstore_addr[1]</td>
<td>-1.109</td>
<td>1.151</td>
</tr>
<tr>
<td>37</td>
<td>aluShamt[4]</td>
<td>6.150</td>
<td>1.621</td>
</tr>
<tr>
<td>36</td>
<td>n905_4</td>
<td>5.482</td>
<td>1.291</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C33</td>
<td>83.33%</td>
</tr>
<tr>
<td>R21C35</td>
<td>80.56%</td>
</tr>
<tr>
<td>R20C29</td>
<td>80.56%</td>
</tr>
<tr>
<td>R20C32</td>
<td>79.17%</td>
</tr>
<tr>
<td>R17C30</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C26</td>
<td>79.17%</td>
</tr>
<tr>
<td>R18C30</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
