ls
# GSM_101Mults.sft           compileFilt.do      impulse_response.txt  
# GSM_101Mults.vo            filtWave.do         rtl_work              
# GSM_101Mults_modelsim.xrf  filter_TB.cr.mti    transcript            
# GSM_tb.v                   filter_TB.mpf       vsim.wlf              
# GSM_tb.v.bak               filter_tb.v.cr.mti  wave.do               
# clk_en.v                   filter_tb.v.mpf     work                  
ls
# GSM_101Mults.sft           compileFilt.do      impulse_response.txt  
# GSM_101Mults.vo            filtWave.do         rtl_work              
# GSM_101Mults_modelsim.xrf  filter_TB.cr.mti    transcript            
# GSM_tb.v                   filter_TB.mpf       vsim.wlf              
# GSM_tb.v.bak               filter_tb.v.cr.mti  wave.do               
# clk_en.v                   filter_tb.v.mpf     work                  
do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:35 on Mar 28,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 12:39:35 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:35 on Mar 28,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# ** Error: (vlog-13069) ./../../GSM_101Mults.v(110): near "always": syntax error, unexpected always.
# ** Error: ./../../GSM_101Mults.v(111): (vlog-13205) Syntax error found in the scope following 'i'. Is there a missing '::'?
# End time: 12:39:35 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Executing ONERROR command at macro ./compileFilt.do line 45
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:35 on Mar 28,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 12:39:35 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# vsim -t 1ns -L work filter_TB 
# Start time: 12:39:36 on Mar 28,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# ** Error: (vsim-3033) Instantiation of 'GSM_101Mults' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 45
#         Searched libraries:
#             A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./compileFilt.do PAUSED at line 48
do compileFilt.do
#/home/tob208/engr-ece/Documents/EE465/3Deliverable
# 
#procedure call
# proc getScriptDirectory {} {
#     set dispScriptFile [file normalize [info script]]
#     set scriptFolder [file dirname $dispScriptFile]
#     return $scriptFolder
# }
# 
# set SIM_LEN 20000ns
# 20000ns
#set SIM_LEN 9000ns
# set SRC_DIR [getScriptDirectory]
# .
# set TB_MOD "GSM_tb"
# GSM_tb
# set TB_Nam "filter_TB"
# filter_TB
# set EN "clk_en"
# clk_en
#set MOD "PPS_filt"
#set MOD "PPS_filt_101"
#set MOD "GSM_TS"
#set MOD "GSM_noMult_101"
# set MOD "GSM_101Mults"
# GSM_101Mults
# 
# puts [info script]
# 
# puts "Hello world"
# Hello world
# puts [file normalize [info script]]
# 
# set string "script is: compileFilt.do"
# script is: compileFilt.do
# puts $string
# script is: compileFilt.do
# set string "MOD is: "
# MOD is: 
# append string ${MOD}
# MOD is: GSM_101Mults
# puts $string
# MOD is: GSM_101Mults
# set string "TB is: "
# TB is: 
# append string $TB_MOD
# TB is: GSM_tb
# puts $string
# TB is: GSM_tb
# 
# onerror {resume}
# transcript on
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:28 on Mar 28,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 12:42:28 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:28 on Mar 28,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 12:42:28 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:28 on Mar 28,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 12:42:29 on Mar 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# vsim -t 1ns -L work filter_TB 
# Start time: 12:39:36 on Mar 28,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
# add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/mult_in
# add wave -noupdate /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
