# vsim -c -sv_seed random tb_top 
# Start time: 12:11:42 on Jan 22,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top_reg_block.sv(27): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(32): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(37): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(42): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(47): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(52): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(57): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(62): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(67): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: top_reg_block.sv(72): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.ral_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# Sv_Seed = 2904193930
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test io_addr_test...
# UVM_INFO top_reg_seq.sv(237) @ 0: uvm_test_top.e.ag.seqr@@seq [io_addr_seq] 
# 
# ================ IO_ADDR REGISTER CHECK START ================
# 
# 
# UVM_ERROR: Unable to read value from 'tb_top.dut.io_addr'
#  Either the path is incorrect, or you may not have PLI/ACC visibility to that object.
# UVM_INFO top_reg_seq.sv(260) @ 0: uvm_test_top.e.ag.seqr@@seq [io_addr_seq] WRITE | WDATA=0x4ab193c6 DESIRED=0x4ab193c6,  MIRRORED=0x00000000
# UVM_INFO monitor.sv(32) @ 25: uvm_test_top.e.ag.mon [MON] READ/WRITE observed addr=408 wdata=0 rdata=0 wr_en=0 rd_en=1
# UVM_INFO driver.sv(43) @ 35: uvm_test_top.e.ag.drv [DRV] READ addr=408 data=0
# UVM_INFO top_reg_seq.sv(266) @ 35: uvm_test_top.e.ag.seqr@@seq [io_addr_seq] READ  | DUT=0x00000000 DESIRED=0x00000000,  MIRRORED=0x00000000
# UVM_INFO top_reg_seq.sv(272) @ 35: uvm_test_top.e.ag.seqr@@seq [io_addr_seq] 
# 
# ================ IO_ADDR REGISTER CHECK END =================
# 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 55: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO monitor.sv(32) @ 55: uvm_test_top.e.ag.mon [MON] READ/WRITE observed addr=408 wdata=0 rdata=0 wr_en=0 rd_en=1
# UVM_INFO subscriber.sv(51) @ 55: uvm_test_top.e.s [subscriber]  Coverage ------> 60.00%,
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   12
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     1
# [MON]     2
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [io_addr_seq]     4
# [subscriber]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 55 ns  Iteration: 53  Instance: /tb_top
# End time: 12:11:48 on Jan 22,2026, Elapsed time: 0:00:06
# Errors: 0, Warnings: 10
