Analysis & Synthesis report for sincos
Sat Apr 20 21:38:47 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Source assignments for cosrom:cosrom|altsyncram:bram_rtl_0|altsyncram_7tq1:auto_generated
 14. Source assignments for altshift_taps:a0_rtl_1|shift_taps_75m:auto_generated|altsyncram_rc81:altsyncram2
 15. Parameter Settings for User Entity Instance: Top-level Entity: |sincos
 16. Parameter Settings for User Entity Instance: cosine_int:cos_0
 17. Parameter Settings for User Entity Instance: cosine_int:cos_0|dsp48_wrap:dsp_i
 18. Parameter Settings for User Entity Instance: cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 19. Parameter Settings for User Entity Instance: cosine_int:cos_1
 20. Parameter Settings for User Entity Instance: cosine_int:cos_1|dsp48_wrap:dsp_i
 21. Parameter Settings for User Entity Instance: cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 22. Parameter Settings for Inferred Entity Instance: cosrom:cosrom|altsyncram:bram_rtl_0
 23. Parameter Settings for Inferred Entity Instance: altshift_taps:a0_rtl_1
 24. Parameter Settings for Inferred Entity Instance: cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
 26. altsyncram Parameter Settings by Entity Instance
 27. altshift_taps Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst"
 30. Port Connectivity Checks: "cosine_int:cos_0|dsp48_wrap:dsp_i"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 20 21:38:47 2019        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; sincos                                       ;
; Top-level Entity Name              ; sincos                                       ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 447                                          ;
;     Total combinational functions  ; 290                                          ;
;     Dedicated logic registers      ; 265                                          ;
; Total registers                    ; 265                                          ;
; Total pins                         ; 73                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 35,896                                       ;
; Embedded Multiplier 9-bit elements ; 8                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; sincos             ; sincos             ;
; Family name                                                  ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                         ;
+----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; ../rtl/advanced_dds/cos_int.v          ; yes             ; User Verilog HDL File                                 ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/cos_int.v                 ;
; ../rtl/advanced_dds/cosrom_generic.v   ; yes             ; User Verilog HDL File                                 ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/cosrom_generic.v          ;
; ../rtl/advanced_dds/dsp_DSP48E1.v      ; yes             ; User Verilog HDL File                                 ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/dsp_DSP48E1.v             ;
; ../rtl/advanced_dds/DSP48E1.v          ; yes             ; User Verilog HDL File                                 ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/DSP48E1.v                 ;
; ../rtl/advanced_dds/sincos.v           ; yes             ; User Verilog HDL File                                 ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/sincos.v                  ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                                       ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                          ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                                       ;
; aglobal90.inc                          ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                        ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                           ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                           ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                         ;
; altqpram.inc                           ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                         ;
; db/altsyncram_7tq1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/altsyncram_7tq1.tdf                 ;
; db/sincos.ram0_cosrom_cabbe44c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/sincos.ram0_cosrom_cabbe44c.hdl.mif ;
; altshift_taps.tdf                      ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift_taps.tdf                                    ;
; lpm_counter.inc                        ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc                                      ;
; lpm_compare.inc                        ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc                                      ;
; lpm_constant.inc                       ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc                                     ;
; db/shift_taps_75m.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/shift_taps_75m.tdf                  ;
; db/altsyncram_rc81.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/altsyncram_rc81.tdf                 ;
; db/cntr_rnf.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/cntr_rnf.tdf                        ;
; lpm_mult.tdf                           ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;
; multcore.inc                           ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc                                         ;
; bypassff.inc                           ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                                         ;
; altshift.inc                           ; yes             ; Megafunction                                          ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                                         ;
; db/mult_i211.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/mult_i211.tdf                       ;
+----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 447     ;
;                                             ;         ;
; Total combinational functions               ; 290     ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 0       ;
;     -- 3 input functions                    ; 82      ;
;     -- <=2 input functions                  ; 208     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 158     ;
;     -- arithmetic mode                      ; 132     ;
;                                             ;         ;
; Total registers                             ; 265     ;
;     -- Dedicated logic registers            ; 265     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 73      ;
; Total memory bits                           ; 35896   ;
; Embedded Multiplier 9-bit elements          ; 8       ;
; Maximum fan-out node                        ; c~input ;
; Maximum fan-out                             ; 328     ;
; Total fan-out                               ; 2175    ;
; Average fan-out                             ; 2.82    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |sincos                                   ; 290 (49)          ; 265 (22)     ; 35896       ; 8            ; 0       ; 4         ; 73   ; 0            ; |sincos                                                                                                ; work         ;
;    |altshift_taps:a0_rtl_1|               ; 1 (0)             ; 1 (0)        ; 56          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sincos|altshift_taps:a0_rtl_1                                                                         ; work         ;
;       |shift_taps_75m:auto_generated|     ; 1 (0)             ; 1 (0)        ; 56          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sincos|altshift_taps:a0_rtl_1|shift_taps_75m:auto_generated                                           ; work         ;
;          |altsyncram_rc81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 56          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sincos|altshift_taps:a0_rtl_1|shift_taps_75m:auto_generated|altsyncram_rc81:altsyncram2               ; work         ;
;          |cntr_rnf:cntr1|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sincos|altshift_taps:a0_rtl_1|shift_taps_75m:auto_generated|cntr_rnf:cntr1                            ; work         ;
;    |cosine_int:cos_0|                     ; 120 (1)           ; 111 (25)     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_0                                                                               ; work         ;
;       |dsp48_wrap:dsp_i|                  ; 119 (0)           ; 86 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_0|dsp48_wrap:dsp_i                                                              ; work         ;
;          |DSP48E1:DSP48E1_inst|           ; 119 (119)         ; 86 (86)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                         ; work         ;
;             |lpm_mult:Mult0|              ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                          ; work         ;
;                |mult_i211:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated ; work         ;
;    |cosine_int:cos_1|                     ; 120 (1)           ; 111 (25)     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_1                                                                               ; work         ;
;       |dsp48_wrap:dsp_i|                  ; 119 (0)           ; 86 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_1|dsp48_wrap:dsp_i                                                              ; work         ;
;          |DSP48E1:DSP48E1_inst|           ; 119 (119)         ; 86 (86)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                         ; work         ;
;             |lpm_mult:Mult0|              ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                          ; work         ;
;                |mult_i211:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sincos|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated ; work         ;
;    |cosrom:cosrom|                        ; 0 (0)             ; 20 (20)      ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sincos|cosrom:cosrom                                                                                  ; work         ;
;       |altsyncram:bram_rtl_0|             ; 0 (0)             ; 0 (0)        ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sincos|cosrom:cosrom|altsyncram:bram_rtl_0                                                            ; work         ;
;          |altsyncram_7tq1:auto_generated| ; 0 (0)             ; 0 (0)        ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sincos|cosrom:cosrom|altsyncram:bram_rtl_0|altsyncram_7tq1:auto_generated                             ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; altshift_taps:a0_rtl_1|shift_taps_75m:auto_generated|altsyncram_rc81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 28           ; 2            ; 28           ; 56    ; None                                   ;
; cosrom:cosrom|altsyncram:bram_rtl_0|altsyncram_7tq1:auto_generated|ALTSYNCRAM               ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; db/sincos.ram0_cosrom_cabbe44c.hdl.mif ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+---------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                   ; Reason for Removal                     ;
+---------------------------------------------------------------------------------+----------------------------------------+
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..23,46..47]  ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..8,23..29]   ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..23,46..47]  ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..8,23..29]   ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1..13]         ; Lost fanout                            ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1..8,23..24]   ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1..13]         ; Lost fanout                            ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1..8,23..24]   ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1..9]          ; Lost fanout                            ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7          ; Lost fanout                            ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0,10..23,47]   ; Lost fanout                            ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|carrycascout_o_reg       ; Lost fanout                            ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25..29]        ; Lost fanout                            ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1..9]          ; Lost fanout                            ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7          ; Lost fanout                            ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0,10..23,47]   ; Lost fanout                            ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|carrycascout_o_reg       ; Lost fanout                            ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25..29]        ; Lost fanout                            ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0..8,23..24]  ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0..8,23..24]  ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37..42]      ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37..42]      ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]           ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]           ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]           ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]           ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2..3]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2..3]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]           ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]           ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5..8]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5..8]        ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]           ; Stuck at GND due to stuck port data_in ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 358                                         ;                                        ;
+---------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8]    ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8]    ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                          ;                           ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                          ;                           ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]  ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[23],  ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[24]   ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]  ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[23],  ;
;                                                                          ; due to stuck port data_in ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[24]   ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]    ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[1]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[2]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[2]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[3]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[3]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[4]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[4]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[5]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[5]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[6]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[6]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[7]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[7]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]    ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[23]     ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[23]    ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[1]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[2]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[2]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[3]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[3]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[4]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[4]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[5]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[5]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[6]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[6]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[7]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[7]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[8]      ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[8]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[23]     ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[23]    ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[24]     ; Stuck at GND              ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[24]    ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[8]      ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[8]     ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[24]     ; Stuck at GND              ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[24]    ;
;                                                                          ; due to stuck port data_in ;                                                                         ;
+--------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 265   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Registers Packed Into Inferred Megafunctions       ;
+----------------------+----------------------+------+
; Register Name        ; Megafunction         ; Type ;
+----------------------+----------------------+------+
; cosrom:cosrom|d0[0]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[1]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[2]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[3]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[4]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[5]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[6]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[7]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[8]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[9]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[10] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[11] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[12] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[13] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[14] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[15] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[16] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[17] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[18] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[19] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[20] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[21] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[22] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[23] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[24] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[25] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[26] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[27] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[28] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[29] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[30] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[31] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[32] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[33] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d0[34] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[0]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[1]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[2]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[3]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[4]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[5]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[6]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[7]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[8]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[9]  ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[10] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[11] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[12] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[13] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[14] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[15] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[16] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[17] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[18] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[19] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[20] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[21] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[22] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[23] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[24] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[25] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[26] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[27] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[28] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[29] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[30] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[31] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[32] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[33] ; cosrom:cosrom|bram~0 ; RAM  ;
; cosrom:cosrom|d1[34] ; cosrom:cosrom|bram~0 ; RAM  ;
+----------------------+----------------------+------+


+-------------------------------------------------------------------------------------------+
; Source assignments for cosrom:cosrom|altsyncram:bram_rtl_0|altsyncram_7tq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:a0_rtl_1|shift_taps_75m:auto_generated|altsyncram_rc81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sincos ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; NBA            ; 26    ; Signed Integer                                ;
; NBD            ; 23    ; Signed Integer                                ;
; SIN_EN         ; 1     ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cosine_int:cos_0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; NBA            ; 26    ; Signed Integer                       ;
; NBO            ; 23    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NBA            ; 15    ; Signed Integer                                        ;
; NBB            ; 17    ; Signed Integer                                        ;
; NBP            ; 23    ; Signed Integer                                        ;
; NBC            ; 37    ; Signed Integer                                        ;
; S              ; 14    ; Signed Integer                                        ;
; USE_DPORT      ; TRUE  ; String                                                ;
; AREG           ; 2     ; Signed Integer                                        ;
; BREG           ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+-----------------------------+
; Parameter Name     ; Value                                            ; Type                        ;
+--------------------+--------------------------------------------------+-----------------------------+
; ACASCREG           ; 1                                                ; Signed Integer              ;
; ADREG              ; 1                                                ; Signed Integer              ;
; ALUMODEREG         ; 1                                                ; Signed Integer              ;
; AREG               ; 2                                                ; Signed Integer              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                      ;
; A_INPUT            ; DIRECT                                           ; String                      ;
; BCASCREG           ; 1                                                ; Signed Integer              ;
; BREG               ; 1                                                ; Signed Integer              ;
; B_INPUT            ; DIRECT                                           ; String                      ;
; CARRYINREG         ; 1                                                ; Signed Integer              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer              ;
; CREG               ; 1                                                ; Signed Integer              ;
; DREG               ; 1                                                ; Signed Integer              ;
; INMODEREG          ; 1                                                ; Signed Integer              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary             ;
; MREG               ; 1                                                ; Signed Integer              ;
; OPMODEREG          ; 1                                                ; Signed Integer              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary             ;
; PREG               ; 1                                                ; Signed Integer              ;
; SEL_MASK           ; MASK                                             ; String                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                      ;
; USE_DPORT          ; TRUE                                             ; String                      ;
; USE_MULT           ; MULTIPLY                                         ; String                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                      ;
; USE_SIMD           ; ONE48                                            ; String                      ;
+--------------------+--------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cosine_int:cos_1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; NBA            ; 26    ; Signed Integer                       ;
; NBO            ; 23    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NBA            ; 15    ; Signed Integer                                        ;
; NBB            ; 17    ; Signed Integer                                        ;
; NBP            ; 23    ; Signed Integer                                        ;
; NBC            ; 37    ; Signed Integer                                        ;
; S              ; 14    ; Signed Integer                                        ;
; USE_DPORT      ; TRUE  ; String                                                ;
; AREG           ; 2     ; Signed Integer                                        ;
; BREG           ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+-----------------------------+
; Parameter Name     ; Value                                            ; Type                        ;
+--------------------+--------------------------------------------------+-----------------------------+
; ACASCREG           ; 1                                                ; Signed Integer              ;
; ADREG              ; 1                                                ; Signed Integer              ;
; ALUMODEREG         ; 1                                                ; Signed Integer              ;
; AREG               ; 2                                                ; Signed Integer              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                      ;
; A_INPUT            ; DIRECT                                           ; String                      ;
; BCASCREG           ; 1                                                ; Signed Integer              ;
; BREG               ; 1                                                ; Signed Integer              ;
; B_INPUT            ; DIRECT                                           ; String                      ;
; CARRYINREG         ; 1                                                ; Signed Integer              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer              ;
; CREG               ; 1                                                ; Signed Integer              ;
; DREG               ; 1                                                ; Signed Integer              ;
; INMODEREG          ; 1                                                ; Signed Integer              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary             ;
; MREG               ; 1                                                ; Signed Integer              ;
; OPMODEREG          ; 1                                                ; Signed Integer              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary             ;
; PREG               ; 1                                                ; Signed Integer              ;
; SEL_MASK           ; MASK                                             ; String                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                      ;
; USE_DPORT          ; TRUE                                             ; String                      ;
; USE_MULT           ; MULTIPLY                                         ; String                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                      ;
; USE_SIMD           ; ONE48                                            ; String                      ;
+--------------------+--------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cosrom:cosrom|altsyncram:bram_rtl_0         ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                        ; Untyped        ;
; WIDTH_A                            ; 35                                     ; Untyped        ;
; WIDTHAD_A                          ; 10                                     ; Untyped        ;
; NUMWORDS_A                         ; 1024                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 35                                     ; Untyped        ;
; WIDTHAD_B                          ; 10                                     ; Untyped        ;
; NUMWORDS_B                         ; 1024                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/sincos.ram0_cosrom_cabbe44c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7tq1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:a0_rtl_1 ;
+----------------+----------------+---------------------------------------+
; Parameter Name ; Value          ; Type                                  ;
+----------------+----------------+---------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                               ;
; TAP_DISTANCE   ; 4              ; Untyped                               ;
; WIDTH          ; 28             ; Untyped                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                               ;
; CBXI_PARAMETER ; shift_taps_75m ; Untyped                               ;
+----------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+---------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                    ;
+------------------------------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                 ;
+------------------------------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+---------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                    ;
+------------------------------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                 ;
+------------------------------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                ;
+-------------------------------------------+-------------------------------------+
; Name                                      ; Value                               ;
+-------------------------------------------+-------------------------------------+
; Number of entity instances                ; 1                                   ;
; Entity Instance                           ; cosrom:cosrom|altsyncram:bram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                     ;
;     -- WIDTH_A                            ; 35                                  ;
;     -- NUMWORDS_A                         ; 1024                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 35                                  ;
;     -- NUMWORDS_B                         ; 1024                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ;
+-------------------------------------------+-------------------------------------+


+-----------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance ;
+----------------------------+------------------------+
; Name                       ; Value                  ;
+----------------------------+------------------------+
; Number of entity instances ; 1                      ;
; Entity Instance            ; altshift_taps:a0_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                      ;
;     -- TAP_DISTANCE        ; 4                      ;
;     -- WIDTH               ; 28                     ;
+----------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                ;
+---------------------------------------+-----------------------------------------------------------------------+
; Name                                  ; Value                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                     ;
; Entity Instance                       ; cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst"                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; OVERFLOW       ; Output ; Info     ; Explicitly unconnected                                                              ;
; PATTERNDETECT  ; Output ; Info     ; Explicitly unconnected                                                              ;
; PATTERNBDETECT ; Output ; Info     ; Explicitly unconnected                                                              ;
; UNDERFLOW      ; Output ; Info     ; Explicitly unconnected                                                              ;
; CARRYOUT       ; Output ; Info     ; Explicitly unconnected                                                              ;
; P[23..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; P[47]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUMODE[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CARRYINSEL     ; Input  ; Info     ; Stuck at GND                                                                        ;
; INMODE[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; INMODE[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; INMODE[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; OPMODE[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; OPMODE[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; OPMODE[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; OPMODE[1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; OPMODE[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; A[8..0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; C[9..0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; CARRYIN        ; Input  ; Info     ; Stuck at GND                                                                        ;
; D[8..0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; CARRYCASCOUT   ; Output ; Info     ; Explicitly unconnected                                                              ;
; MULTSIGNOUT    ; Output ; Info     ; Explicitly unconnected                                                              ;
; CARRYCASCIN    ; Input  ; Info     ; Stuck at GND                                                                        ;
; MULTSIGNIN     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CEAD           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CEALUMODE      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CEC            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CECARRYIN      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CECTRL         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CED            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CEINMODE       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RSTA           ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTALLCARRYIN  ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTALUMODE     ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTB           ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTC           ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTCTRL        ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTD           ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTINMODE      ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTM           ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTP           ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "cosine_int:cos_0|dsp48_wrap:dsp_i" ;
+------------+--------+----------+------------------------------+
; Port       ; Type   ; Severity ; Details                      ;
+------------+--------+----------+------------------------------+
; ce1        ; Input  ; Info     ; Stuck at VCC                 ;
; ce2        ; Input  ; Info     ; Stuck at VCC                 ;
; cem        ; Input  ; Info     ; Stuck at VCC                 ;
; cep        ; Input  ; Info     ; Stuck at VCC                 ;
; a[14]      ; Input  ; Info     ; Stuck at GND                 ;
; b[16..13]  ; Input  ; Info     ; Stuck at GND                 ;
; c[13..0]   ; Input  ; Info     ; Stuck at GND                 ;
; c[36]      ; Input  ; Info     ; Stuck at GND                 ;
; d          ; Input  ; Info     ; Stuck at GND                 ;
; mode[3..2] ; Input  ; Info     ; Stuck at VCC                 ;
; mode[4]    ; Input  ; Info     ; Stuck at GND                 ;
; mode[0]    ; Input  ; Info     ; Stuck at VCC                 ;
; acin       ; Input  ; Info     ; Stuck at GND                 ;
; bcin       ; Input  ; Info     ; Stuck at GND                 ;
; pcin       ; Input  ; Info     ; Stuck at GND                 ;
; acout      ; Output ; Info     ; Explicitly unconnected       ;
; bcout      ; Output ; Info     ; Explicitly unconnected       ;
; pcout      ; Output ; Info     ; Explicitly unconnected       ;
+------------+--------+----------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 20 21:38:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sincos -c sincos
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/cos_int.v
    Info: Found entity 1: cosine_int
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/cosgen.v
    Info: Found entity 1: cosgen
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/cosrom_generic.v
    Info: Found entity 1: cosrom
Info: Found 2 design units, including 2 entities, in source file ../rtl/advanced_dds/dsp_DSP48E1.v
    Info: Found entity 1: dsp48_wrap
    Info: Found entity 2: dsp48_wrap_f
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/DSP48E1.v
    Info: Found entity 1: DSP48E1
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/sincos.v
    Info: Found entity 1: sincos
Warning (10236): Verilog HDL Implicit Net warning at DSP48E1.v(1087): created implicit net for "the_auto_reset_patdet"
Info: Elaborating entity "sincos" for the top level hierarchy
Warning (10175): Verilog HDL warning at sincos.v(55): ignoring unsupported system task
Warning (10175): Verilog HDL warning at sincos.v(56): ignoring unsupported system task
Info: Elaborating entity "cosrom" for hierarchy "cosrom:cosrom"
Warning (10030): Net "bram.data_a[34]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[33]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[32]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[31]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[30]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[29]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[28]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[27]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[26]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[25]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[24]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[23]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[22]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[21]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[20]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[19]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[18]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[17]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[16]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[15]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[14]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[13]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[12]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[11]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[10]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[9]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[8]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[7]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[6]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[5]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[4]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[3]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[2]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[1]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.data_a[0]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[9]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[8]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[7]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[6]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[5]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[4]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[3]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[2]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[1]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.waddr_a[0]" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bram.we_a" at cosrom_generic.v(7) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "cosine_int" for hierarchy "cosine_int:cos_0"
Info: Elaborating entity "dsp48_wrap" for hierarchy "cosine_int:cos_0|dsp48_wrap:dsp_i"
Info: Elaborating entity "DSP48E1" for hierarchy "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst"
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(198): object "invalid_opmode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(198): object "ping_opmode_drc_check" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(950): object "mult_cout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(998): object "cout4" assigned a value but never read
Warning (10175): Verilog HDL warning at DSP48E1.v(247): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(248): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(244): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(257): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(258): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(267): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(268): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(295): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(296): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(292): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(306): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(307): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(334): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(335): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(344): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(345): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(354): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(355): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(365): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(366): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(375): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(376): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(372): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(399): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(400): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(396): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(409): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(410): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(406): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(419): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(420): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(416): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(429): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(430): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(439): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(440): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(450): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(451): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(478): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(479): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(488): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(489): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(498): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(499): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(508): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(509): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(885): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(1057): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(1058): ignoring unsupported system task
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "cosrom:cosrom|bram~0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 35
        Info: Parameter WIDTH_B set to 35
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter WIDTHAD_B set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter NUMWORDS_B set to 1024
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to db/sincos.ram0_cosrom_cabbe44c.hdl.mif
    Info: Inferred altshift_taps megafunction from the following design logic: "a0[0]~48"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 28
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
Info: Elaborated megafunction instantiation "cosrom:cosrom|altsyncram:bram_rtl_0"
Info: Instantiated megafunction "cosrom:cosrom|altsyncram:bram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "35"
    Info: Parameter "WIDTH_B" = "35"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "WIDTHAD_B" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "NUMWORDS_B" = "1024"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "db/sincos.ram0_cosrom_cabbe44c.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7tq1.tdf
    Info: Found entity 1: altsyncram_7tq1
Info: Elaborated megafunction instantiation "altshift_taps:a0_rtl_1"
Info: Instantiated megafunction "altshift_taps:a0_rtl_1" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "28"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_75m.tdf
    Info: Found entity 1: shift_taps_75m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info: Found entity 1: altsyncram_rc81
Info: Found 1 design units, including 1 entities, in source file db/cntr_rnf.tdf
    Info: Found entity 1: cntr_rnf
Info: Elaborated megafunction instantiation "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0"
Info: Instantiated megafunction "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "23"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "37"
    Info: Parameter "LPM_WIDTHR" = "37"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_i211.tdf
    Info: Found entity 1: mult_i211
Info: Ignored 66 buffer(s)
    Info: Ignored 66 SOFT buffer(s)
Info: 90 registers lost all their fanouts during netlist optimizations. The first 90 are displayed below.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|carrycascout_o_reg" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|carrycascout_o_reg" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28]" lost all its fanouts during netlist optimizations.
    Info: Register "cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]" lost all its fanouts during netlist optimizations.
Info: Implemented 601 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 46 output pins
    Info: Implemented 457 logic cells
    Info: Implemented 63 RAM segments
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 228 megabytes
    Info: Processing ended: Sat Apr 20 21:38:47 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


