INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task4/project_4/project_4.srcs/sources_1/new/adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task4/project_4/project_4.srcs/sources_1/new/task4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task4/project_4/project_4.srcs/sim_1/new/tb_task3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_task3
