/*----------------------------------------------------------------------------*
 * Copyright Statement:                                                       *
 *                                                                            *
 *   This software/firmware and related documentation ("MediaTek Software")   *
 * are protected under international and related jurisdictions'copyright laws *
 * as unpublished works. The information contained herein is confidential and *
 * proprietary to MediaTek Inc. Without the prior written permission of       *
 * MediaTek Inc., any reproduction, modification, use or disclosure of        *
 * MediaTek Software, and information contained herein, in whole or in part,  *
 * shall be strictly prohibited.                                              *
 * MediaTek Inc. Copyright (C) 2010. All rights reserved.                     *
 *                                                                            *
 *   BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND     *
 * AGREES TO THE FOLLOWING:                                                   *
 *                                                                            *
 *   1)Any and all intellectual property rights (including without            *
 * limitation, patent, copyright, and trade secrets) in and to this           *
 * Software/firmware and related documentation ("MediaTek Software") shall    *
 * remain the exclusive property of MediaTek Inc. Any and all intellectual    *
 * property rights (including without limitation, patent, copyright, and      *
 * trade secrets) in and to any modifications and derivatives to MediaTek     *
 * Software, whoever made, shall also remain the exclusive property of        *
 * MediaTek Inc.  Nothing herein shall be construed as any transfer of any    *
 * title to any intellectual property right in MediaTek Software to Receiver. *
 *                                                                            *
 *   2)This MediaTek Software Receiver received from MediaTek Inc. and/or its *
 * representatives is provided to Receiver on an "AS IS" basis only.          *
 * MediaTek Inc. expressly disclaims all warranties, expressed or implied,    *
 * including but not limited to any implied warranties of merchantability,    *
 * non-infringement and fitness for a particular purpose and any warranties   *
 * arising out of course of performance, course of dealing or usage of trade. *
 * MediaTek Inc. does not provide any warranty whatsoever with respect to the *
 * software of any third party which may be used by, incorporated in, or      *
 * supplied with the MediaTek Software, and Receiver agrees to look only to   *
 * such third parties for any warranty claim relating thereto.  Receiver      *
 * expressly acknowledges that it is Receiver's sole responsibility to obtain *
 * from any third party all proper licenses contained in or delivered with    *
 * MediaTek Software.  MediaTek is not responsible for any MediaTek Software  *
 * releases made to Receiver's specifications or to conform to a particular   *
 * standard or open forum.                                                    *
 *                                                                            *
 *   3)Receiver further acknowledge that Receiver may, either presently       *
 * and/or in the future, instruct MediaTek Inc. to assist it in the           *
 * development and the implementation, in accordance with Receiver's designs, *
 * of certain softwares relating to Receiver's product(s) (the "Services").   *
 * Except as may be otherwise agreed to in writing, no warranties of any      *
 * kind, whether express or implied, are given by MediaTek Inc. with respect  *
 * to the Services provided, and the Services are provided on an "AS IS"      *
 * basis. Receiver further acknowledges that the Services may contain errors  *
 * that testing is important and it is solely responsible for fully testing   *
 * the Services and/or derivatives thereof before they are used, sublicensed  *
 * or distributed. Should there be any third party action brought against     *
 * MediaTek Inc. arising out of or relating to the Services, Receiver agree   *
 * to fully indemnify and hold MediaTek Inc. harmless.  If the parties        *
 * mutually agree to enter into or continue a business relationship or other  *
 * arrangement, the terms and conditions set forth herein shall remain        *
 * effective and, unless explicitly stated otherwise, shall prevail in the    *
 * event of a conflict in the terms in any agreements entered into between    *
 * the parties.                                                               *
 *                                                                            *
 *   4)Receiver's sole and exclusive remedy and MediaTek Inc.'s entire and    *
 * cumulative liability with respect to MediaTek Software released hereunder  *
 * will be, at MediaTek Inc.'s sole discretion, to replace or revise the      *
 * MediaTek Software at issue.                                                *
 *                                                                            *
 *   5)The transaction contemplated hereunder shall be construed in           *
 * accordance with the laws of Singapore, excluding its conflict of laws      *
 * principles.  Any disputes, controversies or claims arising thereof and     *
 * related thereto shall be settled via arbitration in Singapore, under the   *
 * then current rules of the International Chamber of Commerce (ICC).  The    *
 * arbitration shall be conducted in English. The awards of the arbitration   *
 * shall be final and binding upon both parties and shall be entered and      *
 * enforceable in any court of competent jurisdiction.                        *
 *---------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------
 *
 * $Author: p4admin $
 * $Date: 2015/02/15 $
 * $RCSfile: drv_adcset_int.c,v $
 * $Revision: #1 $
 *
 *---------------------------------------------------------------------------*/
#ifndef CC_MTK_LOADER

 
#define _ADCSET_INT_C_

#ifdef CC_UP8032_ATV
#include "general_mt82.h"
#endif
#include "general.h"
#include "hw_vdoin.h"
#include "drv_adcset.h"
#include "hw_tvd.h"
#include "api_eep.h"
#include "eepdef.h"
#include "util.h"
#include "nptv_debug.h"

#include "x_printf.h"
//////////////////////////////////////////////////////////////////////
// DEBUG define
//////////////////////////////////////////////////////////////////////

#define DBG_TVADC_CAL 0
#define DBG_DFE 0
#define DBG_TVADC_CAL_5371 0
#define DBG_TVADC_CAL_5381 1
#define DEBUG_CAL 0
#define DEBUG_CLAMP_ON_BOTTOM 0		// for 5371 verify CVBS front end, clamp on bottom
#define DBG_AAF_BW_CAL_5381  1
//#define TRIANGLE_METHOD_FOR_INOUT_OFFSET_CAL 1
//#define CT_CLAMP 0	// if   CP_CLAMP=0 && CT_CLAMP_ON_BLANK=0, it's CT_CLAMP
#define CT_CLAMP_ON_BLANK TVD_CLAMP_ON_BLANK

//for AAF calibration status
#define RG_AAF_STA   Fld(1, 31, AC_MSKB3)

//for lint
//UINT16 wDrvReadADCBlank(void);
#ifdef CC_MT5365_V2
#else
UINT16 wDrvReadADCBlankAve(void);
void vDrvSetPGAMauGainAGC2(void);
void vDrvPGAMaxGainMauAGC2(void);
//void vDrvPGAMidGainMauAGC2(void);
void vDrvPGAMinGainMauAGC2(void);
#endif
void vDrvSetPGAAutoGainAGC2(void);
#ifdef CC_MT5365_V2
#else
void vDrvChACalonBlankEnb(void);
void vDrvChACalonBlankDsb(void);
void vDrvInputOffsetCal(void);
void vDrvOutputOffsetCalNew(UINT16 wCLAMP);
#endif
void vDrvChACalonblank(void);
#ifdef __MODEL_slt__
BOOL fgCVBSFail = FALSE;
#endif

//////////////////////////////////////////////////////////////////////
// Private Function
//////////////////////////////////////////////////////////////////////

/*
 * @brief ADC0 read
 * @param bCH, like CH0\CH1
 */
/*PRIVATE UINT16 wDrvReadADC0(UINT8 bCH) 
{
	UINT16 wVAL;
	
	if (bCH==ADC0_CH0)
	{	
		wVAL=((bReadDirVIN(STA1F_1))|((bReadDirVIN(STA1F_2)&0x03)<<8)); //read ADC0Y  if ch0
	}
	else
	{
		wVAL=(((bReadDirVIN(STA1F_2)&0xF0)>>4)|((bReadDirVIN(STA1F_3)&0x3f)<<4));  //read ADC0C  if ch1
	}	
	return wVAL;
}*/

//0403
//UINT16 wDrvReadADCBlank(void) //read 32 bit??? 
//{
//     UINT16 wVAL;
//     vRegWriteFldAlign(DFE_19, 1, DFE_STATUS_CTRL);
//     wVAL=u2RegRead2B(DFE_STA_02);
//     vRegWriteFldAlign(DFE_19, 0, DFE_STATUS_CTRL);
//     //wVAL=wReadVIN2B(DFE_STA_02, 1, 0);//moving average blk
//     return wVAL;
//}

#ifdef CC_MT5365_V2
#else
UINT16 wDrvReadADCBlankAve(void) 
{
             UINT16 i,wVAL;
             UINT32 dAVE=0;
             for (i=0; i<8; i++)
             {
                 vRegWriteFldAlign(DFE_19, 1, DFE_STATUS_CTRL);
                    vUtDelay2us(25); 
                 dAVE +=RegReadFldAlign(DFE_STA_01,BLANK_LV);
                 vRegWriteFldAlign(DFE_19, 0, DFE_STATUS_CTRL);
             }
             wVAL=dAVE>>3;
            
             return wVAL;
}
#endif


#ifdef CC_MT5365_V2
#else
void vDrvSetPGAMauGainAGC2(void)
{
     vRegWriteFldAlign(DFE_19, 1, AGC_SEL);
     //vWriteVDOINMsk(DFE_19, 0x04, AGC_SEL, 3); //enable new AGC
     vRegWriteFldAlign(DFE_03, 6, AGC2_MODE);
     //vWriteVDOINMsk(DFE_03, 0x60, AGC2_MODE, 3);//set AGC2 mode
}
#endif
//0403
#ifdef CC_MT5365_V2
#else
 void vDrvPGAMaxGainMauAGC2(void)
{
     //vWriteVDOINMsk(DFE_19, 0x04, AGC_SEL, 3); //enable new AGC
     //vWriteVDOINMsk(DFE_03, 0x60, AGC2_MODE, 3);//set AGC2 mode
     vRegWrite1BMsk(DFE_07_2, 0x7f, 0x7f);
     //vWriteVDOINMsk(DFE_07, 0x7f, 0x7f, 2);//set max analog gain(6.8x)
     vRegWrite2B(DFE_07, 0x0800);
     //vWriteVIN2B(DFE_07, 0x0800, 1, 0);//set Digital gain=1
}
#endif
//0403
//void vDrvPGAMidGainMauAGC2(void)
//{
//     vRegWrite1BMsk(DFE_07_2, 0x3a, 0x7f);
//     //vWriteVDOINMsk(DFE_07, 0x3a, 0x7f, 2);//set middle analog gain(3.48x)
//     vRegWrite2B(DFE_07, 0x0800);
//     //vWriteVIN2B(DFE_07, 0x0800, 1, 0);//set Digital gain=1
//}

//0403
#ifdef CC_MT5365_V2
#else
void vDrvPGAMinGainMauAGC2(void)
{
     //vWriteVDOINMsk(DFE_19, 0x04, 0x04, 3); //enable new AGC
     //WriteVDOINMsk(DFE_03, 0x60, 0xf0, 3);//set AGC2 mode
     vRegWrite1BMsk(DFE_07_2, 0x07, 0x7f);
     //vWriteVDOINMsk(DFE_07, 0x07, 0x7f, 2);//set unit analog gain
     vRegWrite2B(DFE_07, 0x0800);
     //vWriteVIN2B(DFE_07, 0x0800, 1, 0);//set Digital gain=1
}
#endif

//0403
void vDrvSetPGAAutoGainAGC2(void)
{
    vRegWriteFldAlign(DFE_19, 1, AGC_SEL);
    //vWriteVDOINMsk(DFE_19, 0x04, AGC_SEL, 3); //enable new AGC
    vRegWriteFldAlign(DFE_03, 8, AGC2_MODE);
    //vWriteVDOINMsk(DFE_03, 0x80, AGC2_MODE, 3);//set AGC2 mode : AUTO
}
//0403------

/*
 * @brief  Input Offset Calibration Enable
 * @param bCH, like CH0\CH1
 * @param bCLAMP, like CLAMP_ON_BLANK\CLAMP_ON_BOTTOM
 */
/*PRIVATE void vDrvCalibrationEnable(UINT8 bCH, UINT8 bCLAMP) 
{
	// Power on PGA,AAF, CTCLAMP/CPCLAMP
	//power on related block
	vDrvVFEBandGapPD(POWER_ON);
	vDrvVFEIBiasPD(POWER_ON);
	vDrvADC0PGAPD(bCH, POWER_ON) ;
	vDrvADC0AAFPD(bCH, POWER_ON) ;
	vDrvADC0CTClampPD(bCH,POWER_ON);
	vDrvADC0CorePD(POWER_ON);
	vDrvADC0RefPD(POWER_ON);

	//update by Eric
	vDrvVFEV2IPD(POWER_ON);  //power on V2I
	//vDrvADC0VGASEL(bCH,ENABLE); //Select Y-Channel
	//vDrvADC0CPBUFPD(bCH,POWER_DOWN);
	vDrvADC0CTBUFPD(bCH, POWER_ON);
	vDrvADC0RBIASPD(bCH, POWER_ON); 
	//vDrvVFE27ClkEn(DISABLE);

	// **************************
	//CTClamp Calibration  initial		(Clamp on blank or bottom)

	if (bCLAMP==CLAMP_ON_BLANK)	//clamp on blank enable  (ch0)
	{
		//Digital clamp enable
		vDrvVFECH0DigitalClampBufPD(POWER_ON); 	
		vDrvVFECH0DigitalClamp(ENABLE);
		// turn off clamp sink/source current
		vDrvADC0ClampSinkEna(bCH, DISABLE);
		vDrvADC0ClampSourceEna(bCH, DISABLE);
		vDrvADC0CALPGA(bCH, 1);	//CT Clamp on Blank  Enable CALPGA
		#if DEBUG_CAL
		vDrvADC0CTCal(bCH,0); 
		vDrvVFECH0DigitalClamp(ENABLE);
		#endif
	}
	else
	{	//CT Clamp on bottom	
		//Digital clamp disable
		vDrvVFECH0DigitalClamp(DISABLE);
		// turn on clamp sink/source current
		vDrvADC0ClampSinkEna(bCH, ENABLE);
		vDrvADC0ClampSourceEna(bCH, ENABLE);
		vDrvADC0CALPGA(bCH, 0);	//CT Clamp on Blank  Enable CALPGA
		vDrvADC0CTCal(bCH,1);    
		
	}

	// **************************
	//Calibration initial

	// Enable calibration mode
	vDrvVFEOffChipCal(1);
	vDrvVFEInMuxPD(POWER_DOWN);

	//Set OutPut offset to Maximum
	vDrvADC0AAFLevel(bCH, 00) ;

	//Set MUX PGA maunal gain
	vWriteVDOINMsk(VSRC_01,0x09 , 0x3F, 0);
	//Enable PGA Manual gain to min
//	vWriteVDOINMsk(TVD3D_04,0x80 , 0x80, 1); // Enable PGA Manual gain //change address in 5371
	vDrvPGA0(0);  //Set PGA Manual gain to min

	//Initial PGA offset , PGA_offset=1;
	vDrvADC0PGAOffset(bCH, 1);	//  initial value :  bPGA_OFFSET=0
	//Initial input offset bCTCLAMP_LEV , Set Input offset CTClamp to Maximum
	vDrvADC0CTClampLevel(bCH, 0x1F);  //initial value :  bCTCLAMP_LEV=0x1F
}*/

//0403
#ifdef CC_MT5365_V2
#else
void vDrvChACalonBlankEnb(void)
{
         vRegWriteFldAlign(VFE_E1, 1, RG_UPDNA);//     
         /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 1, RG_CALPGAA);//  //MT8222 this is Cal mode.
         vRegWriteFldAlign(VFE_E1, 1, RG_VAGSELA);//
         vRegWriteFldAlign(VFE_E1, 0, RG_C_SELA);//
         /*mark for V2*/ //vRegWriteFldAlign(VFE_E0, 0, RG_CLAMP_SINK_ENA);//
         /*mark for V2*/ //vRegWriteFldAlign(VFE_E0, 0, RG_CLAMP_SOURCE_ENA);//
         /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_BP_PGABUFA);// // -->Robin 建議 mt8222 改 0
         vRegWriteFldAlign(VFE_E2, 0, RG_SHIFTA_PWD);//
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 1, RG_SHIFT2A_PWD);//// -->Robin 建議 mt8222 改 1
         vRegWriteFldAlign(VFE_E3, 0, RG_AISEL);//
         vRegWriteFldAlign(VFE_E3, 0, RG_AISELR);//     
         vDrvSetPGAMauGainAGC2();//set manul gain mode in AGC2
         //LOG(3,"VFE23= %x\n", (u4RegRead4B(VFE_23)));
}
#endif


#ifdef CC_MT5365_V2
#else
void vDrvChACalonBlankDsb(void)
{
      //recovery the setting of chA in "vDrvTVADCDefaultSetting() ==> operation in clamping on blank"
         /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 0, RG_CALPGAA);//
         vRegWriteFldAlign(VFE_E3, 0, RG_AISEL);//

         vRegWriteFldAlign(VFE_E3, 0x0110, RG_AISELR);//
         vRegWriteFldAlign(VFE_E2, 0, RG_SHIFTA_PWD);////
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_SHIFT2A_PWD);////

         vDrvSetPGAAutoGainAGC2();//auto gain in AGC2
}
#endif

/*
 * @brief  Input Offset Calibration function 
 * @param bCH, like CHA
 * @param bCLAMP, like CLAMP_ON_BLANK\CLAMP_ON_BOTTOM
 * @clamping on blank for CHA usually
 */
 #ifdef CC_MT5365_V2

 #else
void vDrvInputOffsetCal(void)
{
       //UINT8 i=0; 
	UINT8 bCALCLAMP = 0x00; //initial value
	UINT8 bOFFCUR = 0x10; //initial value
	UINT16  iA=0, iB=0, iC=0, iD=0;
	//BOOL fgRet;
       UINT32 u4Delay = 5;//20 save time ;//for lint
       
       #if DBG_TVADC_CAL_5381  
             LOG(3,"vDrvInputOffsetCal.....\n");  
       #endif  
	 
	// **************************
	//Input offset Calibration START
	// **************************
	bCALCLAMP=0x0f;//mt5360, 15->0, slope = positive
       /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, bCALCLAMP, RG_CALCLAMPA); //
       vRegWriteFldAlign(VFE_E3, bOFFCUR, RG_OFFCURA);//
		
   
       #if 1 //new method of similar triangle to look for cross point .....kal
            vDrvPGAMinGainMauAGC2();
            /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 0x0f, RG_CALCLAMPA); //
            vUtDelay1ms(u4Delay);  
            iA= wDrvReadADCBlankAve();
            /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 0x00, RG_CALCLAMPA); //
            vUtDelay1ms(u4Delay);  
            iB= wDrvReadADCBlankAve();

            vDrvPGAMaxGainMauAGC2();
            /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 0x0f, RG_CALCLAMPA);// 
            vUtDelay1ms(u4Delay);  
            iC= wDrvReadADCBlankAve();
            /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 0x00, RG_CALCLAMPA); //
            vUtDelay1ms(u4Delay);  
            iD= wDrvReadADCBlankAve();

            if((iA>iC)&&(iD>iB)&&(iB>=iA)&&(iD>iC))
            {
                bCALCLAMP = (iD-iB)*15/(iA+iD-iC-iB);
            }
            else
            {
                bCALCLAMP = 0x07;//default value
                #if DBG_TVADC_CAL_5381  
                LOG(3,"IC fail in input cal.\n"); 
                #endif  

                #ifdef __MODEL_slt__
                fgCVBSFail = TRUE;
	         #endif
             }
           
             #if DBG_TVADC_CAL_5381  
              LOG(3,"iA =%4d, iB =%4d, iC =%4d, iD =%4d\n",iA, iB, iC, iD); 
 		LOG(3,"Calibration Done ,  CVBS input offset value  0x%2x\n",bCALCLAMP);
             #endif  

       #endif

       #if 0 // normal entrance
       //Input offset Calibration LOOP
	while (1)
	{     
		//While Loop counter
		i++;
		iC=iA;	
		iD=iB;
		
		// PGA min gain
		vDrvPGAMinGainMauAGC2();
		vUtDelay1ms(u4Delay);  
		iA= wDrvReadADCBlankAve();

		// PGA max gain
		vDrvPGAMaxGainMauAGC2();       
		vUtDelay1ms(u4Delay); 
		iB= wDrvReadADCBlankAve();
             
              #if DBG_TVADC_CAL_5381  
                    LOG(3,"i =%4d, iA is %4d, iB is %4d, (iA-iB) is %4d\n",i, iA, iB, (iA-iB)); 
              #endif  

		//show debug message
		if ((iA>iB) && (bCALCLAMP > 0))
		{
		   bCALCLAMP--;
                 /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, bCALCLAMP, RG_CALCLAMPA);
		   continue;
		}	

		// Slop transition 1  //MT8222 0x1f->0x0f
		if ((iA<iB) && (bCALCLAMP<0x0f)&&(bCALCLAMP>0)) 
		{
			if ((iB-iA)<(iC-iD))	// The current one is better
			{
                      #if DBG_TVADC_CAL_5381  
				LOG(3,"Calibration Done ,  CVBS input offset value  %u\n",bCALCLAMP);
                      #endif
			}
			else					// The last one is better 
			{
				bCALCLAMP++;
                      #if DBG_TVADC_CAL_5381  
				LOG(3,"Calibration Done ,  CVBS input offset value  %u\n",bCALCLAMP);
                      #endif
			}
			break;		
		}
		// Slop = 0
		if (iA==iB)
		{
                #if DBG_TVADC_CAL_5381  
			LOG(3,"Calibration Done, iA==iB,  CVBS input offset value  %u\n",bCALCLAMP);
                #endif
			break;
		}
		// Boundary case, bCALCLAMP=0x0F, bCALCLAMP--, while bCALCLAMP=0, break  
		if (bCALCLAMP==0)
		{
                #if DBG_TVADC_CAL_5381  
			LOG(3,"Fail IC");
			LOG(3,"Boundary case,  CVBS input offset value is 0");
                #endif 
			break;
		}
		
		// Boundary case, initial value fail ,  
		if ((bCALCLAMP==0x0F)&&(iA<iB)) //MT8222 0x1f->0x0f
		{
                #if DBG_TVADC_CAL_5381  
			LOG(3,"Fail IC");
			LOG(3,"Boundary case,  CVBS input offset value is 0x1F");
                #endif  
			break;
		}
		
		// Counter Time up
		if (i>100)
		{
                #if DBG_TVADC_CAL_5381      
			LOG(3,"Fail IC");
			LOG(3,"CVBS input offset calibration, counter is over 100");
                #endif
			break;
		}
	}
       #endif

	//vRegWriteFldAlign(VFE_E1, bCALCLAMP, RG_CALCLAMPA);//original setting

       /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 0x07, RG_CALCLAMPA);////recover to default setting 
       /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, 0x07, RG_CALCLAMPB);//

	//save to EEprom
	///fgRet = fgApiEepromWriteByte(wEEP_ADC_INPUT_OFFSET_TV_CH0_CLAMP, (bCALCLAMP & 0x1F));
	//save chB "CALCLAMPB" with default value = 0x0F for S-First detection???
	///fgRet = fgApiEepromWriteByte(wEEP_ADC_INPUT_OFFSET_TV_CH1_CLAMP, (0x0f &0x1F));
       ///UNUSED(fgRet);
}
#endif

/*
 * @brief Output Offset Calibration function 
 * @param bCH, like CHA
 * @param bCLAMP, like CLAMP_ON_BLANK\CLAMP_ON_BOTTOM
 */

#ifdef CC_MT5365_V2
#else
void vDrvOutputOffsetCalNew(UINT16 wCLAMP)
{
    	UINT8 bCALCLAMP = 0x07; //input initial center value
	UINT8 bOFFCUR = 0x00; //output initial center value
	UINT16  iA=0, iB=0;
       UINT32 u4Delay = 5;
		
       #if DBG_TVADC_CAL_5381  
        LOG(3,"vDrvOutputOffsetCalNew.....\n");  
	#endif

	// **************************
	//Input offset Calibration START
	// **************************
       /*mark for V2*/ //vRegWriteFldAlign(VFE_E1, bCALCLAMP, RG_CALCLAMPA);// 
       //new method of similar triangle to look for cross point .....kal
       vRegWriteFldAlign(VFE_E3, 0x1F, RG_OFFCURA);//
       vUtDelay1ms(u4Delay);  
       iA= wDrvReadADCBlankAve();
       vRegWriteFldAlign(VFE_E3, 0x0F, RG_OFFCURA);//
       vUtDelay1ms(u4Delay);  
       iB= wDrvReadADCBlankAve();

       if((iA>iB)&&(iA>wCLAMP)&&(wCLAMP>iB))
       {
           bOFFCUR = 30*(wCLAMP-iB)/(iA-iB);
           if(bOFFCUR>=15)
	    {
             bOFFCUR = bOFFCUR-15;
             bOFFCUR = (bOFFCUR | 0x10);
	    }
           else
           {
             bOFFCUR = 15-bOFFCUR;
           }
       }
       else
	{
           bOFFCUR = 0x00;//default value
           #if DBG_TVADC_CAL_5381  
            LOG(3,"IC fail in output cal.\n"); 
	    #endif

           #ifdef __MODEL_slt__
            fgCVBSFail = TRUE;
	    #endif
	}
       #if DBG_TVADC_CAL_5381  
        LOG(3,"iA =%4d, iB =%4d\n",iA, iB); 
 	 LOG(3,"Calibration Done ,  CVBS output offset value 0x%2x\n",bOFFCUR);
       #endif  

       vRegWriteFldAlign(VFE_E3, 0x00, RG_OFFCURA);////MT536X //recover to default setting 
       vRegWriteFldAlign(VFE_E3, 0x00, RG_OFFCURB);////MT536X //recover to default setting 

}
#endif

UINT16  _wTargetBlk;

void vDrvDFE(UINT16 wTARGET_BLANK) 
{
	//UINT16 wBlank_temp; //rock 20060205
	//Set for DFE, Clamp on blank
	#if DBG_TVADC_CAL
	LogSW("Output offset For DFE is", wTARGET_BLANK);	
	#endif
	
        //0403 in MT5381 this function need to based on MT8202C and some setting are removed???
	//Set output offset as  DFE-Vref
	vRegWriteFldAlign(DFE_0A, wTARGET_BLANK, CLAMP_TARGET_BLANK_LV);//MT5381TVDPort DFE CLAMP_TARGET_BLANK_LV
	//vWriteVDOINMsk(DFE_CP_01, 0x80|((wTARGET_BLANK>>6)&0x0F), 0xFF, 2 ); // Set DFE target level
       //vWriteVDOINMsk(DFE_CP_01, (wTARGET_BLANK<<2)&0xFC, 0xff, 1 );   //fix hardware bug, must [8:9]=0
	//vWriteVDOINMsk(DFE_CP_01, 0x00, 0xff, 0 ); //target sync high=0, let signal initial DC level higher     

	// Set blank = (256-35)  ,  to support TVD output 16~235   , from ROCK's suggestion 
	//vRegWriteFldAlign(CTG_07, wTARGET_BLANK-35, BLKLVL);//MT5381TVDPort CTG Port BLKLVL
	//vWriteVDOINMsk(TVD3D_05, (wTARGET_BLANK-35)>>2, 0xff, 2); 	// Set blank level for hold blank   
       //vWriteVIN2BMsk(TVD3D_05, (wTARGET_BLANK-35), 0x03fc, 3, 2); //0403 from MT8202C
	//vWriteVDOINMsk(TVD3D_04, ((wTARGET_BLANK-35) & 0x01), 1, 0); //0403 from MT8202C
    _wTargetBlk = 256;//wTARGET_BLANK;
    //_wBlankLvl = wTARGET_BLANK-35;
	
      //0403 in MT5381 these value below use default and the numbers of table are shrinked???
      /*
	#if 1//(CONFIG_MT8202B)
    vWriteVINMsk(DFE_CP_01, 0x3083E800, 0xFFF003FF );		//fix hardware bug, must [0:7]=0
	vWriteVIN(DFE_06,0x20014011);
	vWriteVIN(DFE_07,0x0FE2C040);
	vWriteVINMsk(DFE_01,0xE98E6155,0x000000ff);
	vWriteVIN(DFE_CPT_00,0x0a81502a);
	vWriteVIN(DFE_CPT_01,0x1502a054);
	vWriteVIN(DFE_CPT_02,0x2a0540a8);
	vWriteVIN(DFE_CPT_03,0x540a8150);
	vWriteVIN(DFE_CPT_04,0xa81502a0);
	vWriteVIN(DFE_CPT_05,0x502a0540);
	vWriteVIN(DFE_CPT_06,0xa0540a81);
	vWriteVIN(DFE_CPT_07,0x40a81502);
	vWriteVIN(DFE_CPT_08,0x81502a05);
	vWriteVIN(DFE_CPT_09,0x02a0540a);
	vWriteVIN(DFE_CPT_0A,0x2280a815);
    vWriteVINMsk(TVD3D_00, 0x82080DDC, 0xffffC00E);     	
	#endif
	
	//Set DFE table done, Enable DFE
	vWriteVINMsk(DFE_CP_00, 0x60604781, 0xfffffffe);	
	vWriteVDOINMsk(DFE_CP_01, 0x00, 0xff, 3 );
	vWriteVDOINMsk(DFE_CP_00, 0x01, 0x01, 0 );	//Enable DFE
        */
}


#ifdef CC_CLI
void vDrvTVDBlankLevel(UINT16 wTARGET_BLANK)
{
  //vWriteVDOINMsk(TVD3D_05, (UINT8)((UINT16)((INT16)wTARGET_BLANK-35)>>2), 0xff, 2); 	// Set blank level for hold blank   
      vRegWriteFldAlign(CTG_07,wTARGET_BLANK-35,BLKLVL);
}
#endif
// => vDrvCvbsAdcCal
/**
 * @brief  Set Clamp On Bottom Calibration for Ch1
 *
 * @param None
 */
#if DEBUG_CLAMP_ON_BOTTOM
PRIVATE void vDrvTVADC0ClampOnBottomOffsetCal(void) 
{
#if 0
  //ch0 clamp on bottom
	LOG(3,"ch0 calibration start \n");
	vWriteVINMsk(VFE_0D, 0x00000000, 0x00ff6100); // power on Ch1
	vWriteVINMsk(VFE_0F, 0x001f0000, 0x001f0000); // power down Ch0
	vDrvADC0PD(ADC0_CH1);  // power down ch1, prevent ch1 cross to ch0 CAL
	vDrvCalibrationEnable(ADC0_CH0,CLAMP_ON_BOTTOM);
	//input offset calibration 
	vDrvInputOffsetCal(ADC0_CH0,CLAMP_ON_BOTTOM);
	//output offset calibration
	wDrvOutputOffsetCal(ADC0_CH0,1);
	//Disable Calibration mode
	vDrvCalibrationDisable(ADC0_CH0,CLAMP_ON_BOTTOM);
	LOG(3,"ch0 calibration is done \n");
#else
  //ch1 clamp on bottom
	vWriteVINMsk(VFE_0F, 0x00000000, 0x00ff6100); // power on Ch1
	vWriteVINMsk(VFE_0D, 0x001f0000, 0x001f0000); // power down Ch0	
	//LOG(3,"ch1 calibration start \n");
	vDrvADC0PD(ADC0_CH0);  // power down ch1, prevent ch1 cross to ch0 CAL
	vDrvCalibrationEnable(ADC0_CH1,CLAMP_ON_BOTTOM);
	vWriteVDOINMsk(VFE_0F, 0, UPDN, 1);
	//input offset calibration 
	vDrvInputOffsetCal(ADC0_CH1,CLAMP_ON_BOTTOM);
	//output offset calibration
	wDrvOutputOffsetCal(ADC0_CH1,1);
	//Disable Calibration mode
	vDrvCalibrationDisable(ADC0_CH1,CLAMP_ON_BOTTOM);
	//LOG(3,"ch1 calibration is done \n");
#endif
}

#endif

// => vDrvCvbsAdcCal
/**
 * @brief  Set Clamp On Bottom for Ch1
 *
 * @param None
 */
/*PRIVATE void vDrvTVADC0CH1ClampOnBottom(void) 
{
  //ch1 clamp on bottom
	vWriteVINMsk(VFE_0F, 0x00000000, 0x00ff6100); // power on Ch1
	vWriteVINMsk(VFE_0D, 0x001f0000, 0x001f0000); // power down Ch0	
	//LOG(3,"ch1 calibration start \n");
	vDrvADC0PD(ADC0_CH0);  // power down ch1, prevent ch1 cross to ch0 CAL
	vDrvCalibrationEnable(ADC0_CH1,CLAMP_ON_BOTTOM);
	vWriteVDOINMsk(VFE_0F, 0, UPDN, 1);
	//input offset calibration 
	vDrvInputOffsetCal(ADC0_CH1,CLAMP_ON_BOTTOM);
	//output offset calibration
	//wDrvOutputOffsetCal(ADC0_CH1,1);
	vDrvADC0AAFLevel(ADC0_CH1, 0);	// set AAF_Lev to min, the DC bias would be maximal
	//Disable Calibration mode
	vDrvCalibrationDisable(ADC0_CH1,CLAMP_ON_BOTTOM);
	//LOG(3,"ch1 calibration is done \n");
}*/


// => vDrvCvbsAdcCal
/**
 * @brief  Set Clamp On Blank Offset Calibration for Ch0
 *
 * @param None
 */
/*PRIVATE void vDrvTVADC0CH0ClampOnBlankOffsetCal(void) 
{
	UINT16 wTARGET_BLANK;
	//UINT8 i;
	
	//initial 
	vDrvADC0PD(ADC0_CH1);  // power down ch1, prevent ch1 cross to ch0 CAL
	vDrvCalibrationEnable(ADC0_CH0,CLAMP_ON_BLANK);
#if 1
	//input offset calibration 
	#if 0	//input offset calibration test (check if input offset is't effected by different output offset )
	for (i=0; i<31; i++)
		{
			vDrvADC0AAFLevel(ADC0_CH0, i) ;
			vDrvInputOffsetCal(ADC0_CH0,CLAMP_ON_BLANK);				
		}
	#endif
	vDrvADC0AAFLevel(ADC0_CH0, 0) ;
	vDrvInputOffsetCal(ADC0_CH0,CLAMP_ON_BLANK);
	//output offset calibration (clamp on blank)
	wTARGET_BLANK=wDrvOutputOffsetCal(ADC0_CH0,256);
	vDrvDFE(wTARGET_BLANK);  
	//Disable Calibration mode
	vDrvCalibrationDisable(ADC0_CH0,CLAMP_ON_BLANK);
#else
	if(bApiEepromReadByte(wEEP_ADC_OFFSET_TV_CLAMP_DONE) == SV_TRUE)
	{
		//load input/output offset from EEprom
		vWriteVDOINMsk(VFE_02, bApiEepromReadByte(wEEP_ADC_INPUT_OFFSET_TV_CH0_CLAMP),0x1F ,2);
		vWriteVDOINMsk(VFE_02, bApiEepromReadByte(wEEP_ADC_INPUT_OFFSET_TV_CH0_CLAMP),0x60, 1);
		vWriteVDOINMsk(VFE_02, bApiEepromReadByte(wEEP_ADC_OUTPUT_OFFSET_TV_CH0_CLAMP),0x1F, 1);
		wTARGET_BLANK= 128+ bApiEepromReadByte(wEEP_ADC_DFE_LEVEL_TV_DCLAMP);
		#if DBG_TVADC_CAL
		LogSW("wEEP_ADC_INPUT_OFFSET_TV_CH0_CLAMP=",bApiEepromReadByte(wEEP_ADC_INPUT_OFFSET_TV_CH0_CLAMP));
		LogSW("wEEP_ADC_OUTPUT_OFFSET_TV_CH0_CLAMP=",bApiEepromReadByte(wEEP_ADC_OUTPUT_OFFSET_TV_CH0_CLAMP));	
		#endif
	}
	else
	{
		//input offset calibration 
		vDrvInputOffsetCal(ADC0_CH0,CLAMP_ON_BLANK);
		//output offset calibration
		wTARGET_BLANK=wDrvOutputOffsetCal(ADC0_CH0,256);
	}
	vDrvDFE(wTARGET_BLANK);  
	//Disable Calibration mode
	vDrvCalibrationDisable(ADC0_CH0,CLAMP_ON_BLANK);
#endif	
}*/

//0403
void vDrvChACalonblank(void)
{  
#ifdef CC_MT5365_V2
    vDrvDFE(256);
    vDrvSetPGAAutoGainAGC2();//auto gain in AGC2    
#else
    vDrvChACalonBlankEnb();
    //vDrvInputOffsetCal();
    vRegWriteFldAlign(VFE_E1, 0x07, RG_CALCLAMPA);//recover to default setting 
    vRegWriteFldAlign(VFE_E1, 0x07, RG_CALCLAMPB);//recover to default setting 
    //vDrvOutputOffsetCalNew(256);
    vRegWriteFldAlign(VFE_E3, 0x00, RG_OFFCURA);//recover to default setting 
    vRegWriteFldAlign(VFE_E3, 0x00, RG_OFFCURB);//recover to default setting 
    vDrvDFE(256);
    vDrvChACalonBlankDsb();
#endif     
      
}

//////////////////////////////////////////////////////////////////////
// Public Function
//////////////////////////////////////////////////////////////////////
void vDrvCvbsAdcCal(void) 
{
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_CTBUFA_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_PGABUFPA_PWD);
          vRegWriteFldAlign(VFE_E2, 0, RG_PGABUFNA_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_PGAA_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_AAFA_PWD);////???
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_CTCLAMPA_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_BUFA_PWD);
    
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 1, RG_CTBUFB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 1, RG_PGABUFPB_PWD);
          vRegWriteFldAlign(VFE_E2, 1, RG_PGABUFNB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 1, RG_PGAB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 3, RG_AAFB_PWD);////???
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 1, RG_CTCLAMPB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 1, RG_BUFB_PWD);
          
	#if DEBUG_CLAMP_ON_BOTTOM
		vDrvTVADC0ClampOnBottomOffsetCal();
	#endif	
          
          vDrvChACalonblank();
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_CTBUFB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_PGABUFPB_PWD);
          vRegWriteFldAlign(VFE_E2, 0, RG_PGABUFNB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_PGAB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_AAFB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_CTCLAMPB_PWD);
          /*mark for V2*/ //vRegWriteFldAlign(VFE_E2, 0, RG_BUFB_PWD);
}


void vDrvCVBSOffsetTest(void)
{
    //vRegWriteFldAlign(VFE_E1, 0x07, RG_CALCLAMPA);//recover to default setting 
    //vRegWriteFldAlign(VFE_E1, 0x07, RG_CALCLAMPB);//recover to default setting 
    //vRegWriteFldAlign(VFE_E3, 0x00, RG_OFFCURA);//recover to default setting 
    //vRegWriteFldAlign(VFE_E3, 0x00, RG_OFFCURB);//recover to default setting 
    //vDrvInputOffsetCal();
    //vDrvOutputOffsetCalNew(256);
}

/************ BEGIN OF TVD FINE-TUNE******************/
#include "drv_tvd.h"

/****************************************************
  * NonOpen TVD FineTune functions, Next IC will be DrvTvdFT.c
  * Contains  functions  with
  *	1. special trick
  *	2. going to implement as HW
  *	!!  NOT RELEASE TO CUSTOMERS  !!
  ****************************************************/


// divider use 128 instead of 100
extern UINT8 _bTvdISRCnt;
static UINT8 EnvISRCnt;
static UINT8 EnvUpdate;

static UINT16 SwingLvl_IIRx4=128*4;
static UINT8 SwingLvl_UpdateThr=4;
static UINT8 SwingLvl_UpdateCnt=0;
static UINT8 SwingLvl_CurMax=0;
static UINT8 SwingLvl_DecayLVAdj=0;
static UINT8 SwingLvl_DecayLV=70;

static UINT16 HResNRLvl=1;
static UINT16 HResNoiseLvlx4=0;
static UINT32 HResNoiseAccum=0;
static UINT8 HResNoiseQ16=0;
/* SwingLvl_IIRx4  meansure by Fluke54200
 80 < 15
 79 < 60
 75 < 60
 60 < 220
 55 < 500   
*50 < 1600  ----High
 47 < 2500
 *45 < 4500
 42 < 6500
 *40 < 9000 ---SuperHigh
 *37 == 14000
 *35 == 20000
 32 == 32000
 30 == 51000
 27 == 55000
 */
static UINT8 vTvdFT_EnvUpdate(void)
{
	UINT8 SwingLvl_Cur;
	INT16 wSyncHeight;
	INT16 wActiveHeight;
	UINT16  NR_Cur;

	if(EnvISRCnt==_bTvdISRCnt)
		return EnvUpdate;
	EnvISRCnt=_bTvdISRCnt;
	EnvUpdate=0;
	
	wSyncHeight=RegReadFldAlign(DFE_STA_01, BLANK_LV)-RegReadFldAlign(DFE_STA_01, SYNC_LV);
	wActiveHeight=RegReadFldAlign(DFE_STA_03, PY_LV);
	wSyncHeight=(wSyncHeight<0)?0:wSyncHeight;
	wSyncHeight=(wSyncHeight*128)/(256-32); //assume target sync height 256-32
	wActiveHeight=(128*4*wActiveHeight)/RegReadFldAlign(DFE_04, AGC2_PY_LIM);

	SwingLvl_Cur=(wSyncHeight>wActiveHeight)?wSyncHeight:wActiveHeight;
	if(SwingLvl_Cur>SwingLvl_CurMax) SwingLvl_CurMax=SwingLvl_Cur;

	SwingLvl_UpdateCnt++;

	/* HResNR reference swing counter */
	NR_Cur=RegReadFldAlign(STA_CTG_05,VAR_CVBS_CLIP);
	if(NR_Cur==0xfff)
		NR_Cur=5120; //0x1000*1.25

    	HResNoiseQ16=(SwingLvl_IIRx4+15)/(8*4);
	if(HResNoiseQ16<=2) HResNoiseQ16=2;
	if(HResNoiseQ16<15)
		NR_Cur=(NR_Cur*16)/HResNoiseQ16;
	HResNoiseAccum+=NR_Cur;

	if(SwingLvl_UpdateCnt>SwingLvl_UpdateThr)
	{		
		SwingLvl_IIRx4=(SwingLvl_IIRx4*3)/4+SwingLvl_CurMax;
		if(SwingLvl_IIRx4>128*4)
			SwingLvl_IIRx4=128*4;

		SwingLvl_UpdateCnt=0;
		SwingLvl_CurMax=0;
		EnvUpdate=1;

		/* HResNR reference swing counter */
		HResNoiseLvlx4=(HResNoiseLvlx4*3)/4+HResNoiseAccum;
		HResNoiseAccum=0;
		
		if(HResNoiseLvlx4>20000)
			HResNRLvl=6;
		else if(HResNoiseLvlx4>14000)
			HResNRLvl=5;
		else if(HResNoiseLvlx4>9000)
			HResNRLvl=4;
		else if(HResNoiseLvlx4>4500)
			HResNRLvl=3;
		else if(HResNoiseLvlx4>1600)
			HResNRLvl=2;
		else	HResNRLvl=1;

	}
	return EnvUpdate;
}

static void vTvdFT_EnvReset(void)
{
	SwingLvl_IIRx4=128*4;
	SwingLvl_UpdateCnt=0;
	SwingLvl_CurMax=0;
}

static	struct RCAGC_NoiseMap
{
	UINT8 HNRLvlMap[5];
} rRCAGC_NoiseMap[]=
{
	{0,1,2,3,4}, /*0*/
	{0,1,2,3,4}, /*1*/
	{0,1,2,3,4}, /*2*/
	{1,2,3,4,4}, /*3*/
	{1,2,3,4,5}, /*4*/
	{1,2,3,4,5}, /*5*/
	{1,2,3,4,5}, /*6*/
	{1,3,4,5,6}, /*7*/
	{2,3,4,5,6}, /*8*/
	{2,3,4,5,6}, /*9*/
	{2,4,5,5,6}, /*10*/
	{2,4,5,6,7}, /*11*/
	{3,4,5,6,7}, /*12*/
	{3,4,5,6,7}, /*13*/	
};

static UINT16 CAGC_Prev=0;
static UINT8 CAGC_Trend=0;
static UINT8 CAGC_TrendCnt=0;
static UINT8 CAGC_DecayQ16=0;

extern UINT8 _bAgcPedEn;

void vTvdFT_Chroma_SAT(UINT8 bCmd, UINT32 dArg)
{
	UINT16  CAGC_Cur;

	if(bCmd==FTCMD_RESET)
	{
		vTvdFT_EnvReset();
		CAGC_Prev=0;
		CAGC_Trend=0;
		CAGC_TrendCnt=0;
		return;
	}

	if(RegReadFldAlign(CDET_00,CAGC_ADAP))
	{	//CAGC_L_STEP/CAGC_S_STEP not reset by mode done
		if(RegReadFldAlign(CDET_08,CAGC_S_STEP)!=1)
			vRegWriteFldMulti(CDET_08,P_Fld(1,CAGC_S_STEP)|P_Fld(5,CAGC_L_STEP));
		return;
	}

	CAGC_Cur=RegReadFldAlign(STA_CDET_01,CAGC_STA);
	if(CAGC_Cur>CAGC_Prev)
	{
		if(CAGC_Trend)
		{
			CAGC_TrendCnt=(CAGC_TrendCnt==0xff)?0xff:(CAGC_TrendCnt+1);
		}
		else
		{
			CAGC_Trend=1;
			CAGC_TrendCnt=0;
		}
	}
	else if(CAGC_Cur<CAGC_Prev)
	{
		if(CAGC_Trend)
		{
			CAGC_Trend=0;
			CAGC_TrendCnt=0;
		}
		else
		{
			CAGC_TrendCnt=(CAGC_TrendCnt==0xff)?0xff:(CAGC_TrendCnt+1);
		}
	}

	if((CAGC_Cur>0x100)&&(CAGC_TrendCnt>3))
	{
		vRegWriteFldMulti(CDET_08,P_Fld(3,CAGC_S_STEP)|P_Fld(7,CAGC_L_STEP));
	}
	else if ((CAGC_Cur>0xA0)&&(CAGC_TrendCnt>3))
	{
		vRegWriteFldMulti(CDET_08,P_Fld(2,CAGC_S_STEP)|P_Fld(7,CAGC_L_STEP));
	}
	else
	{
		vRegWriteFldMulti(CDET_08,P_Fld(1,CAGC_S_STEP)|P_Fld(5,CAGC_L_STEP));
	}
	CAGC_Prev=CAGC_Cur;	

	if(vTvdFT_EnvUpdate())
	{
		UINT8 mid_a,mid_b,target_a,target_b;
		UINT8 decay_lvl,mid_wid;
		//NTSC_CAGC_BOUND	0x4b765968  -/14/14/14/-
		//NTSC_J_CAGC_BOUND	0x547e6270  -/14/14/14/-
		//PAL_CAGC_BOUND	0x53876575  -/18/15/18/-	
		//SECAM_CAGC_BOUND	0x3040383a  -/8/2/6/-
		//SECAM_HN_CGAC_BOUND	0x1050383a  -/40/2/22/-

		CAGC_DecayQ16=(128*4-SwingLvl_IIRx4)/(8*4);
		if(CAGC_DecayQ16<=2) CAGC_DecayQ16=0;
		if(CAGC_DecayQ16>=13) CAGC_DecayQ16=13;

		if(!SwingLvl_DecayLVAdj)
		{
			switch (_rTvd3dStatus.bTvdMode)
			{
			case SV_CS_SECAM:
				SwingLvl_DecayLV=0;
				break;
			default:	
				SwingLvl_DecayLV=70;
				break;
			}
		}

		if((HResNRLvl>1)&&(dArg&1))
			decay_lvl=(SwingLvl_DecayLV*(CAGC_DecayQ16+rRCAGC_NoiseMap[CAGC_DecayQ16].HNRLvlMap[HResNRLvl-2]))/16;
		else
			decay_lvl=(SwingLvl_DecayLV*CAGC_DecayQ16)/16;

		switch (_rTvd3dStatus.bTvdMode)
		{
		case SV_CS_SECAM:
			target_b=0x38-decay_lvl;
			target_a=0x3a-decay_lvl;
			mid_wid=7;
			break;
		case SV_CS_PAL:
		case SV_CS_PAL_60:
		case SV_CS_PAL_N:		
			target_b=0x65-decay_lvl;
			target_a=0x75-decay_lvl;
			mid_wid=18;
			break;
		default:
		case SV_CS_PAL_M:
		case SV_CS_NTSC358:
		case SV_CS_NTSC443:
			if(_bAgcPedEn)
			{
				target_b=0x59-decay_lvl;
				target_a=0x68-decay_lvl;
			}
			else
			{
				target_b=0x62-decay_lvl;
				target_a=0x70-decay_lvl;
			}
			mid_wid=14;
			break;
		}

		if(CAGC_Cur>0x100)
		{
			switch (_rTvd3dStatus.bTvdMode)
			{
			case SV_CS_SECAM:
				decay_lvl=mid_wid+(HResNRLvl-1)*3;
				break;
			default:	
				decay_lvl=mid_wid-CAGC_DecayQ16/2; //min 8
				break;
			}
		}
		else	
			decay_lvl=mid_wid;
		mid_a=((target_a+decay_lvl)<0xff)?target_a+decay_lvl:0xff;
		mid_b=(target_b>decay_lvl)?target_b-decay_lvl:0;
		vRegWriteFldMulti(CDET_07, P_Fld(mid_b,MID_B)|P_Fld(mid_a,MID_A)|
			P_Fld(target_b,TARGET_B)|P_Fld(target_a,TARGET_A));
	}
}

#ifndef CC_UP8032_ATV
void (*rTvdFT_FnTbl[])(UINT8 bCmd, UINT32 dArg)=
{
	0,  /* TVDFT_ALL */
	vTvdFT_Chroma_SAT,
};
#endif
#define FT_TBL_SIZE   (sizeof(rTvdFT_FnTbl)/sizeof(void (*)(UINT8,UINT32)))


void vTvdFineTune(UINT8  bItem, UINT8 bCmd, UINT32 dArg)
{
#ifndef CC_UP8032_ATV
	int i;
	if(bItem==TVDFT_ALL)
	{
		for(i=1;i<FT_TBL_SIZE;i++)
		{
			rTvdFT_FnTbl[i](bCmd,dArg);
		}
			
	}	
	else if(bItem<FT_TBL_SIZE)
	{
		rTvdFT_FnTbl[bItem](bCmd,dArg);
	}	      
#endif
}
/************** END OF TVD FINE-TUNE******************/
#if TVD_NR_AVG
UINT32 wNoiselevel_new;
UINT8 bNRcnt,RF_level;
UINT8 bNRcnt_1;
UINT32 wNoiselevel_max,wNoiselevel_min;
static const UINT32 TVD_NRlevel_tbl[] =
	{75, 86, 109, 182, 394, 663, 1162, 1994, 3263, 5374, 9530, 17064, 28304, 42895, 56133, 72147, 85691 };
static const UINT32 TVD_RFlevel_tbl[] =
	{80, 75, 70, 65, 60, 57, 54, 51, 48, 45, 42, 39, 36, 33, 30, 27, 24 };

void vTvdMeasureNR(BOOL  fgEnable )
{
    UINT8 i;

if((_rTvd3dStatus.fgVPres == 1) && fgEnable)
{
	if (bNRcnt < 32)
	{
		bNRcnt++;
//		wNoiselevel=wNoiselevel+RegReadFldAlign(STA_CDET_00, NR_LEVEL);
		//TODO
		wNoiselevel_new=wNoiselevel_new+RegReadFldAlign(STA_CTG_05, VAR_CVBS_CLIP);
	}
	else
	{
//		wNoiselevel=wNoiselevel;
		wNoiselevel_new=wNoiselevel_new;
//printf("NR_Level = %d\n", wNoiselevel);
//printf("NR_Level_new = %d\n", wNoiselevel_new);
//		wNoiselevel=0;
		bNRcnt=0;
for(i=0;i<17;i++)//sizeof(TVD_NRlevel_tbl);i++)
{
	if(wNoiselevel_new < TVD_NRlevel_tbl[i])
	{
		if(i == 0)
		{
			RF_level=TVD_RFlevel_tbl[i];
			break;
		}
		else if(i < 5)
		{
			RF_level=TVD_RFlevel_tbl[i-1]-
				(((wNoiselevel_new-TVD_NRlevel_tbl[i-1])*5)/(TVD_NRlevel_tbl[i]-TVD_NRlevel_tbl[i-1]));
			break;
		}
		else if(i < 12)
		{
			RF_level=TVD_RFlevel_tbl[i-1]-
				(((wNoiselevel_new-TVD_NRlevel_tbl[i-1])*3)/(TVD_NRlevel_tbl[i]-TVD_NRlevel_tbl[i-1]));
			break;
		}
		else
		{
			RF_level=TVD_RFlevel_tbl[i-1]-
				((((wNoiselevel_new>>4)-(TVD_NRlevel_tbl[i-1]>>4))*3)
				/((TVD_NRlevel_tbl[i]-TVD_NRlevel_tbl[i-1])>>4));
			break;
		}
	}
	else
	{
		RF_level=TVD_RFlevel_tbl[i];
	}
}
//	LOG(3, "RF_Level_in_dB = %d\n", RF_level);
//printf("RF_Level_in_dB = %d\n", RF_level);
		wNoiselevel_new=0;
	}
}
else
{
	bNRcnt=0;
	wNoiselevel_new=0;
	RF_level=0;
}

}
#endif


#endif
