{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.887777",
   "Default View_TopLeft":"4475,384",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port BRAM_PORTA -pg 1 -lvl 0 -x -20 -y 1350 -defaultsOSRD
preplace port BRAM_PORTB -pg 1 -lvl 0 -x -20 -y 1370 -defaultsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x -20 -y 280 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x -20 -y 300 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x -20 -y 1530 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x -20 -y 1510 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x -20 -y 1470 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x -20 -y 1490 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 9 -x 6390 -y 820 -defaultsOSRD
preplace portBus RX_IDATA_0 -pg 1 -lvl 0 -x -20 -y 1270 -defaultsOSRD
preplace portBus RX_QDATA_0 -pg 1 -lvl 0 -x -20 -y 1290 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 9 -x 6390 -y 1180 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x -20 -y 1450 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 9 -x 6390 -y 780 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 9 -x 6390 -y 800 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x -20 -y 1430 -defaultsOSRD
preplace portBus RX_IDATA_1 -pg 1 -lvl 0 -x -20 -y 1590 -defaultsOSRD
preplace portBus RX_QDATA_1 -pg 1 -lvl 0 -x -20 -y 1610 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 8 -x 6070 -y 1170 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 5 -x 3600 -y 1210 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 1 -x 420 -y 880 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 6 -x 4410 -y 700 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 6 -x 4410 -y 500 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 7 -x 5200 -y 590 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 8 -x 6070 -y 800 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 1 -x 420 -y 330 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 1 -x 420 -y 580 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 2 -x 1340 -y 200 -defaultsOSRD
preplace inst descrambler_0 -pg 1 -lvl 6 -x 4410 -y 990 -defaultsOSRD
preplace inst output_ser2par_0 -pg 1 -lvl 7 -x 5200 -y 1010 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 1 -x 420 -y 1360 -defaultsOSRD
preplace inst demapper_soft_0 -pg 1 -lvl 3 -x 2230 -y 860 -defaultsOSRD
preplace inst deinterleaver_soft_0 -pg 1 -lvl 4 -x 2920 -y 840 -defaultsOSRD
preplace inst viterbi_soft_0 -pg 1 -lvl 5 -x 3600 -y 820 -defaultsOSRD
preplace inst rx_0 -pg 1 -lvl 4 -x 2920 -y 1220 -defaultsOSRD
preplace inst rx_1 -pg 1 -lvl 4 -x 2920 -y 1540 -defaultsOSRD
preplace inst timing_acquisition_8_1 -pg 1 -lvl 5 -x 3600 -y 1530 -defaultsOSRD
preplace inst channel_signal_combi_0 -pg 1 -lvl 6 -x 4410 -y 1330 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 8 10 200 810 680 1890 680 2610 650 3260 1030 4040 790 4900 340 5630
preplace netloc DETECTION_THRESHOLD_0_1 1 0 5 NJ 1450 770J 1410 NJ 1410 NJ 1410 3290
preplace netloc RESET_0_1 1 0 8 0 740 840 700 1880 700 2630 660 3250 1000 3950 800 4890 300 5640
preplace netloc RX_CLOCK_0_1 1 0 4 NJ 1470 NJ 1470 NJ 1470 2620
preplace netloc RX_ENABLE_0_1 1 0 4 NJ 1510 NJ 1510 NJ 1510 2600
preplace netloc RX_IDATA_0_1 1 0 4 NJ 1270 NJ 1270 NJ 1270 NJ
preplace netloc RX_IDATA_1_1 1 0 4 NJ 1590 NJ 1590 NJ 1590 NJ
preplace netloc RX_QDATA_0_1 1 0 4 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc RX_QDATA_1_1 1 0 4 NJ 1610 NJ 1610 NJ 1610 NJ
preplace netloc RX_RESET_0_1 1 0 4 NJ 1490 NJ 1490 NJ 1490 2590
preplace netloc RX_VALID_0_1 1 0 4 NJ 1530 NJ 1530 NJ 1530 2580
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 8 20J 210 920J 400 NJ 400 NJ 400 NJ 400 3910J 360 NJ 360 5700J
preplace netloc act_power_0_POWER 1 8 1 NJ 1180
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 8 1 NJ 800
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 8 1 NJ 820
preplace netloc channel_signal_combi_0_DATA_OUT_STROBE 1 6 2 4830 820 5690
preplace netloc channel_signal_combi_0_DETECTION_SIGNAL_DETECTED 1 6 1 4860 550n
preplace netloc channel_signal_combi_0_DETECTION_STS_AUTOCORR_I 1 6 1 4870 570n
preplace netloc channel_signal_combi_0_DETECTION_STS_AUTOCORR_Q 1 6 1 4880 590n
preplace netloc channel_signal_combi_0_IDATA_OUT 1 6 2 4800 350 5620
preplace netloc channel_signal_combi_0_QDATA_OUT 1 6 2 4770 200 5650
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 0 3 80 430 NJ 430 1720
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 0 3 70 440 NJ 440 1790
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 0 3 60 450 NJ 450 1760
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 0 3 50 460 NJ 460 1800
preplace netloc constellation_tracker_0_CONSTELLATION_BPSK_AMPLITUDE_REFERENCE 1 2 1 1810 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 2 1 1840 130n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 2 6 1820 1020 NJ 1020 NJ 1020 4020J 870 NJ 870 5700J
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 2 6 1870 150 NJ 150 NJ 150 NJ 150 NJ 150 5770J
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 2 6 1830 1030 NJ 1030 3210J 1010 4010J 860 NJ 860 5680
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 0 3 50 720 NJ 720 1730
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 0 3 80 690 760J 670 1750
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 0 3 70 700 780J 690 1740
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 0 3 40 730 NJ 730 1780
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 0 3 60 710 NJ 710 1770
preplace netloc data_delay_0_DATA_OUT_STROBE 1 4 2 3280 1080 3920
preplace netloc data_delay_0_IDATA_OUT 1 4 2 3280 1340 3920
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 4 1 N 1240
preplace netloc data_delay_0_QDATA_OUT 1 4 2 3270 1350 3930
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 4 1 N 1260
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM 1 4 4 3220 160 NJ 160 NJ 160 5750
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM_DIST_0B 1 4 1 N 940
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM_DIST_1B 1 4 1 N 880
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK 1 4 4 3210 170 NJ 170 NJ 170 5760
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK_DIST_0B 1 4 1 N 900
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK_DIST_1B 1 4 1 N 840
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK 1 4 4 3240 180 NJ 180 NJ 180 5710
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK_DIST_0B 1 4 1 N 920
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK_DIST_1B 1 4 1 N 860
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_START_MARKER 1 4 1 N 740
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_STROBE 1 4 4 3230 190 NJ 190 NJ 190 5740
preplace netloc demapper_soft_0_DEMAPPING_16QAM 1 3 1 N 840
preplace netloc demapper_soft_0_DEMAPPING_16QAM_DIST_0B 1 3 1 N 960
preplace netloc demapper_soft_0_DEMAPPING_16QAM_DIST_1B 1 3 1 N 900
preplace netloc demapper_soft_0_DEMAPPING_BPSK 1 3 1 N 800
preplace netloc demapper_soft_0_DEMAPPING_BPSK_DIST_0B 1 3 1 N 920
preplace netloc demapper_soft_0_DEMAPPING_BPSK_DIST_1B 1 3 1 N 860
preplace netloc demapper_soft_0_DEMAPPING_QPSK 1 3 1 N 820
preplace netloc demapper_soft_0_DEMAPPING_QPSK_DIST_0B 1 3 1 N 940
preplace netloc demapper_soft_0_DEMAPPING_QPSK_DIST_1B 1 3 1 N 880
preplace netloc demapper_soft_0_DEMAPPING_START_MARKER 1 3 1 N 760
preplace netloc demapper_soft_0_DEMAPPING_STROBE 1 3 1 N 780
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT 1 6 1 4840 970n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_LAST 1 6 1 4700 1010n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_VALID 1 6 1 4780 990n
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 0 8 80 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 3980J 1120 NJ 1120 5510
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 7 1 5670 470n
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 7 1 5690 430n
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 7 1 5680 450n
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 5 3 3980 210 NJ 210 5550
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 5 3 4050 220 NJ 220 5530
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 5 3 4080 260 NJ 260 5580
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 5 3 4060 230 NJ 230 5590
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 5 3 4110 270 NJ 270 5570
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 5 3 4120 280 NJ 280 5560
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 1 1 930 160n
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 1 7 900 420 1850J 240 NJ 240 NJ 240 NJ 240 NJ 240 5730
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 1 7 870 470 1860J 250 NJ 250 NJ 250 NJ 250 NJ 250 5720
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 1 7 880 640 NJ 640 NJ 640 NJ 640 4060J 810 NJ 810 5680
preplace netloc hier_atan_ATAN_PHASE_OUT 1 6 1 4700 650n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 6 1 4780 630n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_AMPLITUDE_OUT 1 1 1 850 240n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 1 1 830 220n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 1 1 860 260n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 1 1 820 200n
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 1 1 950 180n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 1 1 960 340n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 1 1 890 280n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 1 1 910 300n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 1 1 940 320n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT 1 7 1 5580 990n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_LAST 1 7 1 N 1030
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_VALID 1 7 1 5770 990n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 5 3 4070 310 NJ 310 5500
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 5 3 4090 320 NJ 320 5540
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 5 3 4100 330 NJ 330 5510
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 0 8 70 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 3990J 1100 4720J 1130 5540
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 0 8 60 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 3960J 1130 4700J 1140 5560
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 0 8 50 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 3970J 1110 4710J 1150 5570
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 0 8 30 220 760J 410 NJ 410 NJ 410 NJ 410 4040J 370 NJ 370 5520
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 8 1 NJ 780
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 6 1 4790 490n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 6 1 4850 470n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 6 1 4710 510n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 6 1 4810 530n
preplace netloc rx_1_DATA_OUT_STROBE 1 4 2 3280 1360 4120J
preplace netloc rx_1_IDATA_OUT 1 4 2 3300 1370 NJ
preplace netloc rx_1_IDATA_OUT_DELAY_16 1 4 1 N 1560
preplace netloc rx_1_QDATA_OUT 1 4 2 3310 1390 NJ
preplace netloc rx_1_QDATA_OUT_DELAY_16 1 4 1 N 1580
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 5 1 3910 1180n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 5 1 3900 1240n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 5 1 3890 1260n
preplace netloc timing_acquisition_8_1_DETECTION_SIGNAL_DETECTED 1 5 1 4050 1410n
preplace netloc timing_acquisition_8_1_DETECTION_STS_AUTOCORR_I 1 5 1 4070 1430n
preplace netloc timing_acquisition_8_1_DETECTION_STS_AUTOCORR_Q 1 5 1 4100 1450n
preplace netloc viterbi_hard_0_VITERBI_RX_ENDED 1 5 2 4000 820 4820J
preplace netloc viterbi_hard_0_VITERBI_SIGNAL_VALID 1 5 3 4050 880 4850 900 5580
preplace netloc viterbi_soft_0_VITERBI_DECODED_OUTPUT 1 5 1 4030 840n
preplace netloc viterbi_soft_0_VITERBI_DECODED_OUTPUT_VALID 1 5 1 3980 820n
preplace netloc viterbi_soft_0_VITERBI_SIGNAL 1 5 3 3920J 290 NJ 290 5660
preplace netloc BRAM_PORTA_0_1 1 0 1 NJ 1350
preplace netloc BRAM_PORTB_0_1 1 0 1 NJ 1370
levelinfo -pg 1 -20 420 1340 2230 2920 3600 4410 5200 6070 6390
pagesize -pg 1 -db -bbox -sgen -290 0 6690 1660
"
}
0
