#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  3 21:22:18 2018
# Process ID: 1220
# Current directory: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4560 C:\Users\dr-lt2\Desktop\github\NiteFury\Sample-Projects\TnD\uEVB-TnD.xpr
# Log file: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/vivado.log
# Journal file: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_util_ds_buf_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlslice_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlslice_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_c_counter_binary_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlslice_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xlslice_0_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.ip_user_files', nor could it be found using path 'C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_util_ds_buf_0_0

INFO: [Project 1-230] Project 'uEVB-TnD.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 815.656 ; gain = 99.070
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:util_ds_buf:2.1 [get_ips  design_1_util_ds_buf_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Successfully read diagram <design_1> from BD file <C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_util_ds_buf_0_0 (Utility Buffer 2.1) from revision 8 to revision 10
Wrote  : <C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 827.004 ; gain = 11.348
export_ip_user_files -of_objects [get_ips design_1_util_ds_buf_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
Exporting to file C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_util_ds_buf_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_xlslice_0_1_synth_1 design_1_xlslice_0_0_synth_1 design_1_c_counter_binary_0_1_synth_1 design_1_xlslice_1_0_synth_1 design_1_xlslice_0_2_synth_1 design_1_util_ds_buf_0_0_synth_1}
[Fri Aug  3 21:24:31 2018] Launched design_1_xlslice_0_1_synth_1, design_1_xlslice_0_0_synth_1, design_1_c_counter_binary_0_1_synth_1, design_1_xlslice_1_0_synth_1, design_1_xlslice_0_2_synth_1, design_1_util_ds_buf_0_0_synth_1...
Run output will be captured here:
design_1_xlslice_0_1_synth_1: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.runs/design_1_xlslice_0_1_synth_1/runme.log
design_1_xlslice_0_0_synth_1: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.runs/design_1_xlslice_0_0_synth_1/runme.log
design_1_c_counter_binary_0_1_synth_1: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.runs/design_1_c_counter_binary_0_1_synth_1/runme.log
design_1_xlslice_1_0_synth_1: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.runs/design_1_xlslice_1_0_synth_1/runme.log
design_1_xlslice_0_2_synth_1: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.runs/design_1_xlslice_0_2_synth_1/runme.log
design_1_util_ds_buf_0_0_synth_1: C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.runs/design_1_util_ds_buf_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.ip_user_files -ipstatic_source_dir C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.cache/compile_simlib/modelsim} {questa=C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.cache/compile_simlib/questa} {riviera=C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.cache/compile_simlib/riviera} {activehdl=C:/Users/dr-lt2/Desktop/github/NiteFury/Sample-Projects/TnD/uEVB-TnD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_1_xlslice_0_0_synth_1
reset_run design_1_xlslice_0_2_synth_1
reset_run design_1_xlslice_0_1_synth_1
reset_run design_1_c_counter_binary_0_1_synth_1
reset_run design_1_xlslice_1_0_synth_1
reset_run design_1_util_ds_buf_0_0_synth_1
set_property part xc7a100tfgg484-2 [current_project]
WARNING: [IP_Flow 19-2162] IP 'design_1_xlslice_0_1' is locked:
* Current project part 'xc7a100tfgg484-2' and the part 'xc7a200tfbg484-2' used to customize the IP 'design_1_xlslice_0_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlslice_0_0' is locked:
* Current project part 'xc7a100tfgg484-2' and the part 'xc7a200tfbg484-2' used to customize the IP 'design_1_xlslice_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_c_counter_binary_0_1' is locked:
* Current project part 'xc7a100tfgg484-2' and the part 'xc7a200tfbg484-2' used to customize the IP 'design_1_c_counter_binary_0_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlslice_1_0' is locked:
* Current project part 'xc7a100tfgg484-2' and the part 'xc7a200tfbg484-2' used to customize the IP 'design_1_xlslice_1_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_xlslice_0_2' is locked:
* Current project part 'xc7a100tfgg484-2' and the part 'xc7a200tfbg484-2' used to customize the IP 'design_1_xlslice_0_2' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'design_1_util_ds_buf_0_0' is locked:
* Current project part 'xc7a100tfgg484-2' and the part 'xc7a200tfbg484-2' used to customize the IP 'design_1_util_ds_buf_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 21:26:18 2018...
