lib_name: bliss
cell_name: charge_pump
pins: [ "IREFN", "UPb", "IREFP", "VDD", "VSS", "DOWN", "IOUT" ]
instances:
  XPINNER:
    lib_name: BAG_prim
    cell_name: pmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "S"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "IOUT"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "UPb"
        num_bits: 1
  XNINNER:
    lib_name: BAG_prim
    cell_name: nmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "net1"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "IOUT"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "DOWN"
        num_bits: 1
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XMIRRN:
    lib_name: bag2_analog
    cell_name: mirror_n
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      out:
        direction: output
        net_name: "net1"
        num_bits: 1
      s_out:
        direction: input
        net_name: "VSS"
        num_bits: 1
      in:
        direction: input
        net_name: "IREFN"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
  XMIRRP:
    lib_name: bag2_analog
    cell_name: mirror_p
    instpins:
      s_out:
        direction: input
        net_name: "VDD"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VDD"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "S"
        num_bits: 1
      in:
        direction: input
        net_name: "IREFP"
        num_bits: 1
