
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[Part1,v6.2,14/17] x86: Add support for changing memory encryption attribute in early boot - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [Part1,v6.2,14/17] x86: Add support for changing memory encryption attribute in early boot</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=150921">Brijesh Singh</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Oct. 19, 2017, 1:37 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171019133722.2355-1-brijesh.singh@amd.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10016847/mbox/"
   >mbox</a>
|
   <a href="/patch/10016847/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10016847/">/patch/10016847/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	AF87060224 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 19 Oct 2017 13:37:47 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9FE842785D
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 19 Oct 2017 13:37:47 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 946C52885F; Thu, 19 Oct 2017 13:37:47 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 5813E2785D
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu, 19 Oct 2017 13:37:45 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752142AbdJSNhl (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Thu, 19 Oct 2017 09:37:41 -0400
Received: from mail-bl2nam02on0055.outbound.protection.outlook.com
	([104.47.38.55]:5225
	&quot;EHLO NAM02-BL2-obe.outbound.protection.outlook.com&quot;
	rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
	id S1751014AbdJSNhj (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Thu, 19 Oct 2017 09:37:39 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=amdcloud.onmicrosoft.com; s=selector1-amd-com;
	h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
	bh=9lhStrFYZ7KlweRRFIk4BRxjPFBgwDFdPQi5/U3Jafo=;
	b=dOl77ey/b3gl8llcIfRySsKI+lAIcCkOG6M2Qfr0Mf/tHwg79HY+jaxuLPLicszvichjDmgZylJup/PVLCDLjuLdR1H8fzC+S50EQx3ATE3qpGTptHWifKpeEzfLqddTMUVKRYoA6Y/dTK3QF2vI9RH4NH/n8c0O5CLCITS2AQg=
Received: from ubuntu-010236106000.amd.com (165.204.78.1) by
	BY2PR12MB0148.namprd12.prod.outlook.com (10.162.82.21) with Microsoft
	SMTP Server (version=TLS1_2,
	cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id
	15.20.77.7; Thu, 19 Oct 2017 13:37:32 +0000
From: Brijesh Singh &lt;brijesh.singh@amd.com&gt;
To: Borislav Petkov &lt;bp@alien8.de&gt;
Cc: Brijesh Singh &lt;brijesh.singh@amd.com&gt;,
	Thomas Gleixner &lt;tglx@linutronix.de&gt;, Ingo Molnar &lt;mingo@redhat.com&gt;,
	&quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;, Borislav Petkov &lt;bp@suse.de&gt;,
	x86@kernel.org, linux-kernel@vger.kernel.org,
	Tom Lendacky &lt;thomas.lendacky@amd.com&gt;
Subject: [Part1 PATCH v6.2 14/17] x86: Add support for changing memory
	encryption attribute in early boot
Date: Thu, 19 Oct 2017 08:37:22 -0500
Message-Id: &lt;20171019133722.2355-1-brijesh.singh@amd.com&gt;
X-Mailer: git-send-email 2.9.5
In-Reply-To: &lt;20171016195608.122752-1-brijesh.singh@amd.co&gt;
References: &lt;20171016195608.122752-1-brijesh.singh@amd.co&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [165.204.78.1]
X-ClientProxiedBy: BN6PR10CA0042.namprd10.prod.outlook.com (10.175.102.156)
	To BY2PR12MB0148.namprd12.prod.outlook.com (10.162.82.21)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 94562f25-f053-49e5-443d-08d516f68de3
X-MS-Office365-Filtering-HT: Tenant
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0;
	RULEID:(22001)(2017030254152)(48565401081)(2017052603229)(201703131423075)(201703031133081)(201702281549075);
	SRVR:BY2PR12MB0148; 
X-Microsoft-Exchange-Diagnostics: 1; BY2PR12MB0148;
	3:edCzGWqLOSI336GvDdJGa1bQO+BjOisD2TMBr04a8Lt94AJEhbv1I1Spsoyl5uDNnut+loCIsiwFlsVNDub9g5DtFfnZLuZzr1bos82bGrz1G/swiNLNR1rnpYZQbWBlla2OpBFStlE2azmJPpKuoU7Rxyv33m2vBEvPlmlKvHyroDAYdgPLc2tgt0fir8Xf1bT5p8RNRT2YHMH9FvlI2w4Af2TxorxlaVwqR8y/ShgCEFwzwBGFFyynMe/jZ7Z/;
	25:wL6eogiYj+jk6flhGRMBx0+8n34Bz1J2tgFhdl7ZNiVUm6nVgE8Qw3k70gK7WY6Saoe+tQrVk7KyCxW27Xe8AavoWaeCvSQxWrtIq7NpQBENg7UgUhjceuPYYsL5mNWnvHXLsWl0KGEuB5gxYLghR664pusItxOJY+qGIvfntjJiRGvzmyN4J2mU8Z4/13GmZS0DZJyxNH4///qxqSUdWpMrsVOott7kK21fMnumGuwZwI97caikG+/o6D2SK3ESl2KKYhYE6/MLq+Bkz97I5mqQ9cErn4RZZ/ZTj6siHRh/SHGqo+y0fkneFB0hTR87VsgQNEaPUxiiMPrbYlAv9Q==;
	31:kSQKzuVnRdOYHcs5RBih0q450OXBxOE62D+wzsTOntu5i5kXP+wVSvX6qTq4faE6v3jdoE3NgpcRmCmEBbZPiROveUTb+sVR8ogRTxoZzs0LU67X4Gt7oFXgRbjy0OYjq1EUeHG8dmIcVfnf7emt9gFJoc8eS5oDG1nSX0fDGgEUvF0/FJahEigGy8DHMCeAAaDPE0nMnp+Q8josOi8TKLdTnDndfjCjGDmNj9rCyyc=
X-MS-TrafficTypeDiagnostic: BY2PR12MB0148:
X-Microsoft-Exchange-Diagnostics: 1; BY2PR12MB0148;
	20:Q1WwMm+K8ZJuTtYEPofjF9B9RtHwebqWTFjE9a9kmT0uNBOPvsphSosHgdHejdWXLG5dyeoQhqhWhDHqjPlymZoGrSyRJpuqm0Rq9vGKfP2tleTBYyXwRkHZ1/wY5tjOlvSfCQ9uWsoZqK8l7lnTZKi7c+5l9Kx/m1tVS5Im9GLgBKszjrsieMZx4VRJlpx6TaWBaoes8JHNjr52CrFT5DcWKbhhum6fqhZ7sQkFgzH7glcim/Zce3/rCj4n97wIJhNvHw0xrSbeEJUYzFXEBchA+w86AQRDJesLY3h+ThMS8Jakjk7oMKNLbsY1NRthl81M5ZCZ5hZfZz00Z0ss852TP+yJtlAkjVyrXrOhikn5TPJzuks0XLd3TcO/y5NoRCt+63CJX5FEibJJZ7tgFHP7V0BKuOzc/hRDt0zJI2BWX2+1mN3WIoZ8vI9xFARuelMyWpoLgk8QN4ZjpMkZnR11HwH3bnkSho4SXoURyob2MOJ8PkzNNHq2vvUURtNW;
	4:+B7FR20LrUMcmErVnaY/4FIqhEWirVOjiJd2fqy5OrTmZJI24NU4OPaMrxCSwBCE5ln1TMiX9juocfDQs88bbMZ6kKygooq/KN6XqZ+rC7/kHDH1UgGFEwI7j55pWuNMuQ4OWgUuIEKjgt81aE3iV2sBS71Uvl4Qof+4E300D1t0N2S3oUmh8WT8Cjc8bDvCnTnPIS0m9OLhGavL07AaBJGPhWmphi37ePgYl6G/uIafMOO9JS7Tz5mFX9K2L9e5JNjCXoGk+sb62Pe6qG/TRU8dZmB0r/PCi+GyWa/QHSmj3WZGjlWz8vt+O54fMzuY
X-Exchange-Antispam-Report-Test: UriScan:(9452136761055)(767451399110);
X-Microsoft-Antispam-PRVS: &lt;BY2PR12MB0148BC1FD586CC45D98ABBC8E5420@BY2PR12MB0148.namprd12.prod.outlook.com&gt;
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
	RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(8121501046)(5005006)(3002001)(93006095)(93001095)(100000703101)(100105400095)(10201501046)(6055026)(6041248)(20161123558100)(20161123562025)(20161123560025)(20161123555025)(20161123564025)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095);
	SRVR:BY2PR12MB0148; BCL:0; PCL:0;
	RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095);
	SRVR:BY2PR12MB0148; 
X-Forefront-PRVS: 0465429B7F
X-Forefront-Antispam-Report: SFV:NSPM;
	SFS:(10009020)(6009001)(376002)(346002)(39860400002)(189002)(199003)(16526018)(101416001)(189998001)(6916009)(106356001)(6666003)(4326008)(2950100002)(86362001)(48376002)(8676002)(478600001)(105586002)(5003940100001)(81166006)(6116002)(47776003)(8936002)(53416004)(76176999)(81156014)(3846002)(5660300001)(2906002)(97736004)(7736002)(66066001)(36756003)(50986999)(1076002)(50226002)(53936002)(316002)(50466002)(54906003)(68736007)(305945005)(6486002)(25786009)(16586007)(33646002);
	DIR:OUT; SFP:1101; SCL:1; SRVR:BY2PR12MB0148;
	H:ubuntu-010236106000.amd.com; FPR:; SPF:None;
	PTR:InfoNoRecords; MX:1; A:1; LANG:en; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
	permitted sender hosts)
Authentication-Results: spf=none (sender IP is )
	smtp.mailfrom=brijesh.singh@amd.com; 
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BY2PR12MB0148;
	23:n07iNrBT77GQhfXAooq8ngZituLRbP4YP/C9QWC0q?=
	=?us-ascii?Q?FffMNsBhn5fJI+ASwUYgb7s2DZhqxWNHdox8ZXIZVS91v7dtnoQgP6hHpK4R?=
	=?us-ascii?Q?V3FmT3QhoKTylFhijv5hlzTH8Rq/uUP0W+GArUDlReuopMO1oauT68JAPAVv?=
	=?us-ascii?Q?FpfUkIU3CQAq6Kjjxn+vsj1lCkqaceHBw4W3Q3YUlI9to8hVRYFWvubuAgPu?=
	=?us-ascii?Q?OFaNHlGJm/ChIMYl4u3l1rJ06peE+m9hsgXmfDktQiKzNFXXnrjLXwVy/gLF?=
	=?us-ascii?Q?H35bM0E+mq+X2P3DbBhf8BA4Tr24DVy1p/t+i/m/2BTrKGMnSJW+uP93HkEl?=
	=?us-ascii?Q?K9eyoCgB4QyHEA2JkvmReNrLRpZahthK1eXYJYkbLcSZz6DadMTcue1n+/2u?=
	=?us-ascii?Q?+btwvpHTWQRynd0FFnmTN6a6Yph0vwigRxg8jWwdxCxTJwQ+ZFMTiGT9ZriP?=
	=?us-ascii?Q?b64YXb3l7sQSXIuVr6Qd0vBpgrobwj/1bg+WzBZblYu/fGd4zJikGQh8yKHp?=
	=?us-ascii?Q?A1fiO8cJp710oaOM/2BxWMdGV8OvLyRLOOCDB/7S5/Ep3hrzoxSOWfva7Wok?=
	=?us-ascii?Q?H5YzDIUyjlRMn04faHCFgYJ2+SPdKByb1MpLXAMQj7RI4vaBvrXoOWTQi979?=
	=?us-ascii?Q?U+0UzWgWf2UtqtMGEVHy4J0IMxvu5Gzk+NMJwXwRS0nCaFghev5i/wkUVvvN?=
	=?us-ascii?Q?37K6u1mlmlEfit+WzlCi1DDjch0DOVMVwa2z38nI9j6WrpVEhsZ5kVVQLEu3?=
	=?us-ascii?Q?kmIK5QwbOJQi32FefHzEtcNH5uMwi0EcT+vPnwLqN6bOfkTUv+ibg0K9wTEO?=
	=?us-ascii?Q?giSUZbl6XH6EGZ5s/NEbFsMgA2+TOjiW8BxdZVA9L6Xaq1LKxdkEfzfGh5gg?=
	=?us-ascii?Q?QR48WxgnqJQxEIc4VjyKJg2EyC8atERdskJF/H2U2AyAklIk+JXptwExspSt?=
	=?us-ascii?Q?zGIKuEq5veHSHW3FcZK+q61p3LKJrwZ3BhsGC2UlcexTjJsjrDq1bKZ1QKPp?=
	=?us-ascii?Q?AlWcJNUXQzJwfS8VDC6bcRUd6iTDe+iKY2E89l+nqgZn/e4yy2cGsst5X/xV?=
	=?us-ascii?Q?SMwUL8+V6aEYnrwiVbMXCgdHz5EvvHL+2QDQqywXNqbPWTGWl44NuMebqTaA?=
	=?us-ascii?Q?ngyjrK8/sw=3D?=
X-Microsoft-Exchange-Diagnostics: 1; BY2PR12MB0148;
	6:fRoO/BA4NTnvLVtLWd/DuSPHQ5MqXdKkMgO9CJgZPdMA2z3wOyYF9pQ3ynzoLnPXGbZsNeJG9H5viYO90eDjBJ0DgwVlFNB6QnDfWeH2idoJr5IC7sO4lresk5I1aknVuXlo9/155p/U52OGNRmhAsJctyJrq5cMExjW9RfQqkg2avvSP8YH8AsTj+5KelpZk/WKqep6idxPKmJnztVQyyztTeD/nXmrp1twksiLVD7lYzYz4oGsheOvUrNv4JCCMMjAytd0ykiUzl8KqINFvDzcGRKb6SbXicU4V6wioJkG8cwtRzdaRST7dwwlIZOsa5GbGeZ0iZW33gEkda+lFQ==;
	5:CZtlMLsgRQJu5+XZU8SeIKS5gQFF/9l8u8LHEQ+63UMQ093L7mwI0YBy43TKkn8Hbfp392adathJQcRS9rG1hjzBBur7JZUrBWCxYBhpkYxCfDjqd5gURBnEV/jwzQv9UgZDCbC3+MDfWYjhFNHvsQ==;
	24:BoTB7P3181Z4qSbtt7eyGGn9SaPuVFB1hfpdxwk4HICITtH+2QCSnCDlZL9VCKpGFQYAJ9CnR8sfR99qPCUDt966z4yRd8WVM9nZvkVdE/U=;
	7:juJyuGfs6zfQrCVQc2hzem3/4LOZaA45Km2GWZ728dQeZnAHeBs3usgtRNr91CHmURtRNTIbeCY9FSzMFeirixG+hbpQ4hyuHId9AXkJb4n40lj0mo3wWMUSQrKHaaaxxje0dOa8p19bwOGysuMrFALsCvCxnpT2IntNixZ+CyiE3I8HIjTuLYErHP/Cr+lAsrgENxADDPV2hanc9tOBUr09F5U0yL9m2rZrNSiY27s=
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-Microsoft-Exchange-Diagnostics: 1; BY2PR12MB0148;
	20:ZAuPfBTSnSIr2yFsgSdeqytWSbcO3P0Fsh4xfzUvpzdAa6S3KirvoyaDQQR1vYPjDsdca6rdbcruc3O4V0/LIfufA0Xv+4J2m26JwFxcDleqN7Wl4IW322vSmte1xUWFEd9uwFiYWgKzhEMuq7YcH+gc4wIM2pd9qhSS/V0N8E9JuZ91N/rPslB6FTF5O4qcuJ/5jMMEGerEiHSr/AzXiykjhNUhvJk1sOsBMUOqyj4+4/3/Y3sTUzLxZsebFedk
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Oct 2017 13:37:32.8384
	(UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY2PR12MB0148
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=150921">Brijesh Singh</a> - Oct. 19, 2017, 1:37 p.m.</div>
<pre class="content">
Some KVM-specific custom MSRs share the guest physical address with the
hypervisor in early boot. When SEV is active, the shared physical address
must be mapped with memory encryption attribute cleared so that both
hypervisor and guest can access the data.

Add APIs to change the memory encryption attribute in early boot code.

Cc: Thomas Gleixner &lt;tglx@linutronix.de&gt;
Cc: Ingo Molnar &lt;mingo@redhat.com&gt;
Cc: &quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;
Cc: Borislav Petkov &lt;bp@suse.de&gt;
Cc: x86@kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: Tom Lendacky &lt;thomas.lendacky@amd.com&gt;
<span class="signed-off-by">Signed-off-by: Brijesh Singh &lt;brijesh.singh@amd.com&gt;</span>
<span class="reviewed-by">Reviewed-by: Borislav Petkov &lt;bp@suse.de&gt;</span>
---

Changes since 6.1:
 * update early_set_memory_decrypted() to use virtual address instead
   of physical

 arch/x86/include/asm/mem_encrypt.h |   8 +++
 arch/x86/mm/mem_encrypt.c          | 130 +++++++++++++++++++++++++++++++++++++
 2 files changed, 138 insertions(+)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/mem_encrypt.h b/arch/x86/include/asm/mem_encrypt.h</span>
<span class="p_header">index 2b024741bce9..c9459a4c3c68 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/mem_encrypt.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/mem_encrypt.h</span>
<span class="p_chunk">@@ -42,6 +42,9 @@</span> <span class="p_context"> void __init sme_early_init(void);</span>
 void __init sme_encrypt_kernel(void);
 void __init sme_enable(struct boot_params *bp);
 
<span class="p_add">+int __init early_set_memory_decrypted(unsigned long vaddr, unsigned long size);</span>
<span class="p_add">+int __init early_set_memory_encrypted(unsigned long vaddr, unsigned long size);</span>
<span class="p_add">+</span>
 /* Architecture __weak replacement functions */
 void __init mem_encrypt_init(void);
 
<span class="p_chunk">@@ -70,6 +73,11 @@</span> <span class="p_context"> static inline void __init sme_enable(struct boot_params *bp) { }</span>
 static inline bool sme_active(void) { return false; }
 static inline bool sev_active(void) { return false; }
 
<span class="p_add">+static inline int __init</span>
<span class="p_add">+early_set_memory_decrypted(unsigned long vaddr, unsigned long size) { return 0; }</span>
<span class="p_add">+static inline int __init</span>
<span class="p_add">+early_set_memory_encrypted(unsigned long vaddr, unsigned long size) { return 0; }</span>
<span class="p_add">+</span>
 #endif	/* CONFIG_AMD_MEM_ENCRYPT */
 
 /*
<span class="p_header">diff --git a/arch/x86/mm/mem_encrypt.c b/arch/x86/mm/mem_encrypt.c</span>
<span class="p_header">index 45110b60be21..6889278afad3 100644</span>
<span class="p_header">--- a/arch/x86/mm/mem_encrypt.c</span>
<span class="p_header">+++ b/arch/x86/mm/mem_encrypt.c</span>
<span class="p_chunk">@@ -30,6 +30,8 @@</span> <span class="p_context"></span>
 #include &lt;asm/msr.h&gt;
 #include &lt;asm/cmdline.h&gt;
 
<span class="p_add">+#include &quot;mm_internal.h&quot;</span>
<span class="p_add">+</span>
 static char sme_cmdline_arg[] __initdata = &quot;mem_encrypt&quot;;
 static char sme_cmdline_on[]  __initdata = &quot;on&quot;;
 static char sme_cmdline_off[] __initdata = &quot;off&quot;;
<span class="p_chunk">@@ -260,6 +262,134 @@</span> <span class="p_context"> static void sev_free(struct device *dev, size_t size, void *vaddr,</span>
 	swiotlb_free_coherent(dev, size, vaddr, dma_handle);
 }
 
<span class="p_add">+static void __init __set_clr_pte_enc(pte_t *kpte, int level, bool enc)</span>
<span class="p_add">+{</span>
<span class="p_add">+	pgprot_t old_prot, new_prot;</span>
<span class="p_add">+	unsigned long pfn, pa, size;</span>
<span class="p_add">+	pte_t new_pte;</span>
<span class="p_add">+</span>
<span class="p_add">+	switch (level) {</span>
<span class="p_add">+	case PG_LEVEL_4K:</span>
<span class="p_add">+		pfn = pte_pfn(*kpte);</span>
<span class="p_add">+		old_prot = pte_pgprot(*kpte);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PG_LEVEL_2M:</span>
<span class="p_add">+		pfn = pmd_pfn(*(pmd_t *)kpte);</span>
<span class="p_add">+		old_prot = pmd_pgprot(*(pmd_t *)kpte);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	case PG_LEVEL_1G:</span>
<span class="p_add">+		pfn = pud_pfn(*(pud_t *)kpte);</span>
<span class="p_add">+		old_prot = pud_pgprot(*(pud_t *)kpte);</span>
<span class="p_add">+		break;</span>
<span class="p_add">+	default:</span>
<span class="p_add">+		return;</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	new_prot = old_prot;</span>
<span class="p_add">+	if (enc)</span>
<span class="p_add">+		pgprot_val(new_prot) |= _PAGE_ENC;</span>
<span class="p_add">+	else</span>
<span class="p_add">+		pgprot_val(new_prot) &amp;= ~_PAGE_ENC;</span>
<span class="p_add">+</span>
<span class="p_add">+	/* If prot is same then do nothing. */</span>
<span class="p_add">+	if (pgprot_val(old_prot) == pgprot_val(new_prot))</span>
<span class="p_add">+		return;</span>
<span class="p_add">+</span>
<span class="p_add">+	pa = pfn &lt;&lt; page_level_shift(level);</span>
<span class="p_add">+	size = page_level_size(level);</span>
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * We are going to perform in-place en-/decryption and change the</span>
<span class="p_add">+	 * physical page attribute from C=1 to C=0 or vice versa. Flush the</span>
<span class="p_add">+	 * caches to ensure that data gets accessed with the correct C-bit.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	clflush_cache_range(__va(pa), size);</span>
<span class="p_add">+</span>
<span class="p_add">+	/* Encrypt/decrypt the contents in-place */</span>
<span class="p_add">+	if (enc)</span>
<span class="p_add">+		sme_early_encrypt(pa, size);</span>
<span class="p_add">+	else</span>
<span class="p_add">+		sme_early_decrypt(pa, size);</span>
<span class="p_add">+</span>
<span class="p_add">+	/* Change the page encryption mask. */</span>
<span class="p_add">+	new_pte = pfn_pte(pfn, new_prot);</span>
<span class="p_add">+	set_pte_atomic(kpte, new_pte);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static int __init early_set_memory_enc_dec(unsigned long vaddr,</span>
<span class="p_add">+					   unsigned long size, bool enc)</span>
<span class="p_add">+{</span>
<span class="p_add">+	unsigned long vaddr_end, vaddr_next;</span>
<span class="p_add">+	unsigned long psize, pmask;</span>
<span class="p_add">+	int split_page_size_mask;</span>
<span class="p_add">+	int level, ret;</span>
<span class="p_add">+	pte_t *kpte;</span>
<span class="p_add">+</span>
<span class="p_add">+	vaddr_next = vaddr;</span>
<span class="p_add">+	vaddr_end = vaddr + size;</span>
<span class="p_add">+</span>
<span class="p_add">+	for (; vaddr &lt; vaddr_end; vaddr = vaddr_next) {</span>
<span class="p_add">+		kpte = lookup_address(vaddr, &amp;level);</span>
<span class="p_add">+		if (!kpte || pte_none(*kpte)) {</span>
<span class="p_add">+			ret = 1;</span>
<span class="p_add">+			goto out;</span>
<span class="p_add">+		}</span>
<span class="p_add">+</span>
<span class="p_add">+		if (level == PG_LEVEL_4K) {</span>
<span class="p_add">+			__set_clr_pte_enc(kpte, level, enc);</span>
<span class="p_add">+			vaddr_next = (vaddr &amp; PAGE_MASK) + PAGE_SIZE;</span>
<span class="p_add">+			continue;</span>
<span class="p_add">+		}</span>
<span class="p_add">+</span>
<span class="p_add">+		psize = page_level_size(level);</span>
<span class="p_add">+		pmask = page_level_mask(level);</span>
<span class="p_add">+</span>
<span class="p_add">+		/*</span>
<span class="p_add">+		 * Check whether we can change the large page in one go.</span>
<span class="p_add">+		 * We request a split when the address is not aligned and</span>
<span class="p_add">+		 * the number of pages to set/clear encryption bit is smaller</span>
<span class="p_add">+		 * than the number of pages in the large page.</span>
<span class="p_add">+		 */</span>
<span class="p_add">+		if (vaddr == (vaddr &amp; pmask) &amp;&amp;</span>
<span class="p_add">+		    ((vaddr_end - vaddr) &gt;= psize)) {</span>
<span class="p_add">+			__set_clr_pte_enc(kpte, level, enc);</span>
<span class="p_add">+			vaddr_next = (vaddr &amp; pmask) + psize;</span>
<span class="p_add">+			continue;</span>
<span class="p_add">+		}</span>
<span class="p_add">+</span>
<span class="p_add">+		/*</span>
<span class="p_add">+		 * The virtual address is part of a larger page, create the next</span>
<span class="p_add">+		 * level page table mapping (4K or 2M). If it is part of a 2M</span>
<span class="p_add">+		 * page then we request a split of the large page into 4K</span>
<span class="p_add">+		 * chunks. A 1GB large page is split into 2M pages, resp.</span>
<span class="p_add">+		 */</span>
<span class="p_add">+		if (level == PG_LEVEL_2M)</span>
<span class="p_add">+			split_page_size_mask = 0;</span>
<span class="p_add">+		else</span>
<span class="p_add">+			split_page_size_mask = 1 &lt;&lt; PG_LEVEL_2M;</span>
<span class="p_add">+</span>
<span class="p_add">+		kernel_physical_mapping_init(__pa(vaddr &amp; pmask),</span>
<span class="p_add">+					     __pa((vaddr_end &amp; pmask) + psize),</span>
<span class="p_add">+					     split_page_size_mask);</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
<span class="p_add">+	ret = 0;</span>
<span class="p_add">+</span>
<span class="p_add">+out:</span>
<span class="p_add">+	__flush_tlb_all();</span>
<span class="p_add">+	return ret;</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+int __init early_set_memory_decrypted(unsigned long vaddr, unsigned long size)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return early_set_memory_enc_dec(vaddr, size, false);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+int __init early_set_memory_encrypted(unsigned long vaddr, unsigned long size)</span>
<span class="p_add">+{</span>
<span class="p_add">+	return early_set_memory_enc_dec(vaddr, size, true);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 /*
  * SME and SEV are very similar but they are not the same, so there are
  * times that the kernel will need to distinguish between SME and SEV. The

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



