design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/openlane/designs/RV32_pipelined,cpu,RUN_2023.06.13_19.46.51,flow completed,0h24m32s0ms,0h12m51s0ms,64850.0,1.0,32425.0,31.06,-1,3590.17,26628,0,0,0,0,0,0,0,101,67,0,-1,-1,1281355,226657,-16.44,-1,-1,-1,0.0,-33450.18,-1,-1,-1,0.0,836494807.0,0.0,31.06,34.75,16.1,21.91,4.68,852,1530,34,712,0,0,0,962,39,32,1,9,282,23,2,232,332,137,9,46413,13718,447,18057,32425,111060,965289.5392,-1,-1,-1,0.0287,0.0198,2.15e-07,-1,-1,-1,15.09,20.0,50.0,20.0,1,50,153.18,153.6,0.3,1,0.6,0,sky130_fd_sc_hd,10,AREA 0
