{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578020514490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578020514490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 11:01:54 2020 " "Processing started: Fri Jan 03 11:01:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578020514490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578020514490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-Project -c FPGA-Project --generate_symbol=C:/Users/RB509/Desktop/FPGA-Project/NesController.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-Project -c FPGA-Project --generate_symbol=C:/Users/RB509/Desktop/FPGA-Project/NesController.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578020514490 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "buttonB nescontroller.v(12) " "Verilog HDL or VHDL information at nescontroller.v(12): object \"buttonB\" declared but not used" {  } { { "nescontroller.v" "" { Text "C:/Users/RB509/Desktop/FPGA-Project/nescontroller.v" 12 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Quartus II" 0 -1 1578020515022 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "buttonSelect nescontroller.v(13) " "Verilog HDL or VHDL information at nescontroller.v(13): object \"buttonSelect\" declared but not used" {  } { { "nescontroller.v" "" { Text "C:/Users/RB509/Desktop/FPGA-Project/nescontroller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Quartus II" 0 -1 1578020515022 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "buttonLeft nescontroller.v(17) " "Verilog HDL or VHDL information at nescontroller.v(17): object \"buttonLeft\" declared but not used" {  } { { "nescontroller.v" "" { Text "C:/Users/RB509/Desktop/FPGA-Project/nescontroller.v" 17 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Quartus II" 0 -1 1578020515022 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "buttonRight nescontroller.v(18) " "Verilog HDL or VHDL information at nescontroller.v(18): object \"buttonRight\" declared but not used" {  } { { "nescontroller.v" "" { Text "C:/Users/RB509/Desktop/FPGA-Project/nescontroller.v" 18 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Quartus II" 0 -1 1578020515022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578020515037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 11:01:55 2020 " "Processing ended: Fri Jan 03 11:01:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578020515037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578020515037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578020515037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578020515037 ""}
