
AVRASM ver. 2.1.30  C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm Mon Jan 22 12:35:04 2018

C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1095): warning: Register r4 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1096): warning: Register r5 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1097): warning: Register r6 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1098): warning: Register r7 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1099): warning: Register r8 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1100): warning: Register r9 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1101): warning: Register r11 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1102): warning: Register r10 already defined by the .DEF directive
C:\Users\danial sara\Desktop\Tests\test 07 watchdog and others\Debug\List\o5.asm(1103): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.31 Evaluation
                 ;(C) Copyright 1998-2017 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Mode 2
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2M
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _imin=R4
                 	.DEF _imin_msb=R5
                 	.DEF _i=R6
                 	.DEF _i_msb=R7
                 	.DEF _min=R8
                 	.DEF _min_msb=R9
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0038 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x2000003:
000033 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000034 0002      	.DW  0x02
000035 0160      	.DW  __base_y_G100
000036 0066      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000037 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000038 94f8      	CLI
000039 27ee      	CLR  R30
00003a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003b e0f1      	LDI  R31,1
00003c bffb      	OUT  GICR,R31
00003d bfeb      	OUT  GICR,R30
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003f e08d      	LDI  R24,(14-2)+1
000040 e0a2      	LDI  R26,2
000041 27bb      	CLR  R27
                 __CLEAR_REG:
000042 93ed      	ST   X+,R30
000043 958a      	DEC  R24
000044 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000045 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000046 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000047 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000048 93ed      	ST   X+,R30
000049 9701      	SBIW R24,1
00004a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004b e6e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004d 9185      	LPM  R24,Z+
00004e 9195      	LPM  R25,Z+
00004f 9700      	SBIW R24,0
000050 f061      	BREQ __GLOBAL_INI_END
000051 91a5      	LPM  R26,Z+
000052 91b5      	LPM  R27,Z+
000053 9005      	LPM  R0,Z+
000054 9015      	LPM  R1,Z+
000055 01bf      	MOVW R22,R30
000056 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000057 9005      	LPM  R0,Z+
000058 920d      	ST   X+,R0
000059 9701      	SBIW R24,1
00005a f7e1      	BRNE __GLOBAL_INI_LOOP
00005b 01fb      	MOVW R30,R22
00005c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005e bfed      	OUT  SPL,R30
00005f e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000060 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000061 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000062 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000063 940c 0065 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0x00
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the CodeWizardAVR V3.31
                 ;Automatic Program Generator
                 ;© Copyright 1998-2017 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2018-01-22
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <io.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Bit-Banged I2C Bus functions
                 ;#include <i2c.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0028 {
                 
                 	.CSEG
                 ; 0000 0029 ADMUX=adc_input | ADC_VREF_TYPE;
                 ;	adc_input -> R17
                 ; 0000 002A // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002B delay_us(10);
                 ; 0000 002C // Start the AD conversion
                 ; 0000 002D ADCSRA|=(1<<ADSC);
                 ; 0000 002E // Wait for the AD conversion to complete
                 ; 0000 002F while ((ADCSRA & (1<<ADIF))==0);
                 ; 0000 0030 ADCSRA|=(1<<ADIF);
                 ; 0000 0031 return ADCW;
                 ; 0000 0032 }
                 ;int imin;
                 ;int i;
                 ;int min;
                 ;void sensor()
                 ; 0000 0037     {
                 ; 0000 0038     min=1023;
                 ; 0000 0039     for(i=0 ; i<16 ; i++)
                 ; 0000 003A         {
                 ; 0000 003B         PORTB.7=(i/8)%2;
                 ; 0000 003C         PORTB.6=(i/4)%2;
                 ; 0000 003D         PORTB.5=(i/2)%2;
                 ; 0000 003E         PORTB.4=(i/1)%2;
                 ; 0000 003F         if(read_adc(0)<min)
                 ; 0000 0040             {
                 ; 0000 0041             min=read_adc(0);
                 ; 0000 0042             imin=i;
                 ; 0000 0043             }
                 ; 0000 0044         }
                 ; 0000 0045     lcd_gotoxy(0,0);
                 ; 0000 0046     lcd_putchar((imin/10)%10+'0');
                 ; 0000 0047     lcd_putchar(imin%10+'0');
                 ; 0000 0048     lcd_putchar(':');
                 ; 0000 0049     lcd_putchar((min/1000)%10+'0');
                 ; 0000 004A     lcd_putchar((min/100)%10+'0');
                 ; 0000 004B     lcd_putchar((min/10)%10+'0');
                 ; 0000 004C     lcd_putchar((min/1)%10+'0');
                 ; 0000 004D 
                 ; 0000 004E     }
                 ;    void motor(int ml1 , int ml2 ,int mr2 ,int mr1)
                 ; 0000 0050     {
                 ; 0000 0051     ////////////////////////////////////////////////mr1
                 ; 0000 0052     if(mr1>=0)
                 ;	ml1 -> Y+10
                 ;	ml2 -> R20,R21
                 ;	mr2 -> R18,R19
                 ;	mr1 -> R16,R17
                 ; 0000 0053         {
                 ; 0000 0054         PORTD.0=0;
                 ; 0000 0055         OCR0=mr1;
                 ; 0000 0056         }
                 ; 0000 0057     else
                 ; 0000 0058         {
                 ; 0000 0059         PORTD.0=1;
                 ; 0000 005A         OCR0=mr1+255;
                 ; 0000 005B         }
                 ; 0000 005C     ////////////////////////////////////////////////mr2
                 ; 0000 005D     if(mr2>=0)
                 ; 0000 005E         {
                 ; 0000 005F         PORTD.1=0;
                 ; 0000 0060         OCR1B=mr2;
                 ; 0000 0061         }
                 ; 0000 0062     else
                 ; 0000 0063         {
                 ; 0000 0064         PORTD.1=1;
                 ; 0000 0065         OCR1B=mr2+255;
                 ; 0000 0066         }
                 ; 0000 0067     ////////////////////////////////////////////////ml2
                 ; 0000 0068 
                 ; 0000 0069     if(ml2>=0)
                 ; 0000 006A         {
                 ; 0000 006B         PORTD.2=0;
                 ; 0000 006C         OCR1A=ml2;
                 ; 0000 006D         }
                 ; 0000 006E     else
                 ; 0000 006F         {
                 ; 0000 0070         PORTD.2=1;
                 ; 0000 0071         OCR0=ml2+255;
                 ; 0000 0072         }
                 ; 0000 0073     ////////////////////////////////////////////////ml1
                 ; 0000 0074 
                 ; 0000 0075     if(ml1>=0)
                 ; 0000 0076         {
                 ; 0000 0077         PORTD.3=0;
                 ; 0000 0078         OCR2=ml1;
                 ; 0000 0079         }
                 ; 0000 007A     else
                 ; 0000 007B         {
                 ; 0000 007C         PORTD.3=1;
                 ; 0000 007D         OCR2=ml1+255;
                 ; 0000 007E         }
                 ; 0000 007F     }
                 ;
                 ;void main(void)
                 ; 0000 0082 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0083 // Declare your local variables here
                 ; 0000 0084 
                 ; 0000 0085 // Input/Output Ports initialization
                 ; 0000 0086 // Port A initialization
                 ; 0000 0087 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0088 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000065 e0e0      	LDI  R30,LOW(0)
000066 bbea      	OUT  0x1A,R30
                 ; 0000 0089 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 008A PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000067 bbeb      	OUT  0x1B,R30
                 ; 0000 008B 
                 ; 0000 008C // Port B initialization
                 ; 0000 008D // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 008E DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000068 efe8      	LDI  R30,LOW(248)
000069 bbe7      	OUT  0x17,R30
                 ; 0000 008F // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0000 0090 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00006a e0e0      	LDI  R30,LOW(0)
00006b bbe8      	OUT  0x18,R30
                 ; 0000 0091 
                 ; 0000 0092 // Port C initialization
                 ; 0000 0093 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0094 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00006c bbe4      	OUT  0x14,R30
                 ; 0000 0095 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0096 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00006d bbe5      	OUT  0x15,R30
                 ; 0000 0097 
                 ; 0000 0098 // Port D initialization
                 ; 0000 0099 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 009A DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
00006e efef      	LDI  R30,LOW(255)
00006f bbe1      	OUT  0x11,R30
                 ; 0000 009B // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 009C PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000070 e0e0      	LDI  R30,LOW(0)
000071 bbe2      	OUT  0x12,R30
                 ; 0000 009D 
                 ; 0000 009E // Timer/Counter 0 initialization
                 ; 0000 009F // Clock source: System Clock
                 ; 0000 00A0 // Clock value: 31.250 kHz
                 ; 0000 00A1 // Mode: Fast PWM top=0xFF
                 ; 0000 00A2 // OC0 output: Non-Inverted PWM
                 ; 0000 00A3 // Timer Period: 8.192 ms
                 ; 0000 00A4 // Output Pulse(s):
                 ; 0000 00A5 // OC0 Period: 8.192 ms Width: 0 us
                 ; 0000 00A6 TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (1<<WGM01) | (1<<CS02) | (0<<CS01) | (0<<CS00);
000072 e6ec      	LDI  R30,LOW(108)
000073 bfe3      	OUT  0x33,R30
                 ; 0000 00A7 TCNT0=0x00;
000074 e0e0      	LDI  R30,LOW(0)
000075 bfe2      	OUT  0x32,R30
                 ; 0000 00A8 OCR0=0x00;
000076 bfec      	OUT  0x3C,R30
                 ; 0000 00A9 
                 ; 0000 00AA // Timer/Counter 1 initialization
                 ; 0000 00AB // Clock source: System Clock
                 ; 0000 00AC // Clock value: 31.250 kHz
                 ; 0000 00AD // Mode: Fast PWM top=0x00FF
                 ; 0000 00AE // OC1A output: Non-Inverted PWM
                 ; 0000 00AF // OC1B output: Non-Inverted PWM
                 ; 0000 00B0 // Noise Canceler: Off
                 ; 0000 00B1 // Input Capture on Falling Edge
                 ; 0000 00B2 // Timer Period: 8.192 ms
                 ; 0000 00B3 // Output Pulse(s):
                 ; 0000 00B4 // OC1A Period: 8.192 ms Width: 0 us// OC1B Period: 8.192 ms Width: 0 us
                 ; 0000 00B5 // Timer1 Overflow Interrupt: Off
                 ; 0000 00B6 // Input Capture Interrupt: Off
                 ; 0000 00B7 // Compare A Match Interrupt: Off
                 ; 0000 00B8 // Compare B Match Interrupt: Off
                 ; 0000 00B9 TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (1<<WGM10);
000077 eae1      	LDI  R30,LOW(161)
000078 bdef      	OUT  0x2F,R30
                 ; 0000 00BA TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (1<<WGM12) | (1<<CS12) | (0<<CS11) | (0<<CS10);
000079 e0ec      	LDI  R30,LOW(12)
00007a bdee      	OUT  0x2E,R30
                 ; 0000 00BB TCNT1H=0x00;
00007b e0e0      	LDI  R30,LOW(0)
00007c bded      	OUT  0x2D,R30
                 ; 0000 00BC TCNT1L=0x00;
00007d bdec      	OUT  0x2C,R30
                 ; 0000 00BD ICR1H=0x00;
00007e bde7      	OUT  0x27,R30
                 ; 0000 00BE ICR1L=0x00;
00007f bde6      	OUT  0x26,R30
                 ; 0000 00BF OCR1AH=0x00;
000080 bdeb      	OUT  0x2B,R30
                 ; 0000 00C0 OCR1AL=0x00;
000081 bdea      	OUT  0x2A,R30
                 ; 0000 00C1 OCR1BH=0x00;
000082 bde9      	OUT  0x29,R30
                 ; 0000 00C2 OCR1BL=0x00;
000083 bde8      	OUT  0x28,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // Timer/Counter 2 initialization
                 ; 0000 00C5 // Clock source: System Clock
                 ; 0000 00C6 // Clock value: 31.250 kHz
                 ; 0000 00C7 // Mode: Fast PWM top=0xFF
                 ; 0000 00C8 // OC2 output: Non-Inverted PWM
                 ; 0000 00C9 // Timer Period: 8.192 ms
                 ; 0000 00CA // Output Pulse(s):
                 ; 0000 00CB // OC2 Period: 8.192 ms Width: 0 us
                 ; 0000 00CC ASSR=0<<AS2;
000084 bde2      	OUT  0x22,R30
                 ; 0000 00CD TCCR2=(1<<PWM2) | (1<<COM21) | (0<<COM20) | (1<<CTC2) | (1<<CS22) | (1<<CS21) | (0<<CS20);
000085 e6ee      	LDI  R30,LOW(110)
000086 bde5      	OUT  0x25,R30
                 ; 0000 00CE TCNT2=0x00;
000087 e0e0      	LDI  R30,LOW(0)
000088 bde4      	OUT  0x24,R30
                 ; 0000 00CF OCR2=0x00;
000089 bde3      	OUT  0x23,R30
                 ; 0000 00D0 
                 ; 0000 00D1 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00D2 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00008a bfe9      	OUT  0x39,R30
                 ; 0000 00D3 
                 ; 0000 00D4 // External Interrupt(s) initialization
                 ; 0000 00D5 // INT0: Off
                 ; 0000 00D6 // INT1: Off
                 ; 0000 00D7 // INT2: Off
                 ; 0000 00D8 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00008b bfe5      	OUT  0x35,R30
                 ; 0000 00D9 MCUCSR=(0<<ISC2);
00008c bfe4      	OUT  0x34,R30
                 ; 0000 00DA 
                 ; 0000 00DB // USART initialization
                 ; 0000 00DC // USART disabled
                 ; 0000 00DD UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00008d b9ea      	OUT  0xA,R30
                 ; 0000 00DE 
                 ; 0000 00DF // Analog Comparator initialization
                 ; 0000 00E0 // Analog Comparator: Off
                 ; 0000 00E1 // The Analog Comparator's positive input is
                 ; 0000 00E2 // connected to the AIN0 pin
                 ; 0000 00E3 // The Analog Comparator's negative input is
                 ; 0000 00E4 // connected to the AIN1 pin
                 ; 0000 00E5 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00008e e8e0      	LDI  R30,LOW(128)
00008f b9e8      	OUT  0x8,R30
                 ; 0000 00E6 
                 ; 0000 00E7 // ADC initialization
                 ; 0000 00E8 // ADC Clock frequency: 62.500 kHz
                 ; 0000 00E9 // ADC Voltage Reference: AVCC pin
                 ; 0000 00EA // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00EB ADMUX=ADC_VREF_TYPE;
000090 e4e0      	LDI  R30,LOW(64)
000091 b9e7      	OUT  0x7,R30
                 ; 0000 00EC ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
000092 e8e7      	LDI  R30,LOW(135)
000093 b9e6      	OUT  0x6,R30
                 ; 0000 00ED SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000094 e0e0      	LDI  R30,LOW(0)
000095 bfe0      	OUT  0x30,R30
                 ; 0000 00EE 
                 ; 0000 00EF // SPI initialization
                 ; 0000 00F0 // SPI disabled
                 ; 0000 00F1 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000096 b9ed      	OUT  0xD,R30
                 ; 0000 00F2 
                 ; 0000 00F3 // TWI initialization
                 ; 0000 00F4 // TWI disabled
                 ; 0000 00F5 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000097 bfe6      	OUT  0x36,R30
                 ; 0000 00F6 
                 ; 0000 00F7 // Bit-Banged I2C Bus initialization
                 ; 0000 00F8 // I2C Port: PORTB
                 ; 0000 00F9 // I2C SDA bit: 1
                 ; 0000 00FA // I2C SCL bit: 0
                 ; 0000 00FB // Bit Rate: 100 kHz
                 ; 0000 00FC // Note: I2C settings are specified in the
                 ; 0000 00FD // Project|Configure|C Compiler|Libraries|I2C menu.
                 ; 0000 00FE i2c_init();
000098 d066      	RCALL _i2c_init
                 ; 0000 00FF 
                 ; 0000 0100 // Alphanumeric LCD initialization
                 ; 0000 0101 // Connections are specified in the
                 ; 0000 0102 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0103 // RS - PORTC Bit 0
                 ; 0000 0104 // RD - PORTC Bit 1
                 ; 0000 0105 // EN - PORTC Bit 2
                 ; 0000 0106 // D4 - PORTC Bit 4
                 ; 0000 0107 // D5 - PORTC Bit 5
                 ; 0000 0108 // D6 - PORTC Bit 6
                 ; 0000 0109 // D7 - PORTC Bit 7
                 ; 0000 010A // Characters/line: 16
                 ; 0000 010B lcd_init(16);
000099 e1a0      	LDI  R26,LOW(16)
00009a d02e      	RCALL _lcd_init
                 ; 0000 010C 
                 ; 0000 010D while (1)
                 _0x2A:
                 ; 0000 010E       {
                 ; 0000 010F       // Place your code here
                 ; 0000 0110 
                 ; 0000 0111       }
00009b cfff      	RJMP _0x2A
                 ; 0000 0112 }
                 _0x2D:
00009c cfff      	RJMP _0x2D
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
00009d 931a      	ST   -Y,R17
00009e 2f1a      	MOV  R17,R26
00009f b3e5      	IN   R30,0x15
0000a0 70ef      	ANDI R30,LOW(0xF)
0000a1 2fae      	MOV  R26,R30
0000a2 2fe1      	MOV  R30,R17
0000a3 7fe0      	ANDI R30,LOW(0xF0)
0000a4 2bea      	OR   R30,R26
0000a5 bbe5      	OUT  0x15,R30
                +
0000a6 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000a7 958a     +DEC R24
0000a8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000a9 9aaa      	SBI  0x15,2
                +
0000aa e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000ab 958a     +DEC R24
0000ac f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000ad 98aa      	CBI  0x15,2
                +
0000ae e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000af 958a     +DEC R24
0000b0 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000b1 c040      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000b2 93aa      	ST   -Y,R26
0000b3 81a8      	LD   R26,Y
0000b4 dfe8      	RCALL __lcd_write_nibble_G100
0000b5 81e8          ld    r30,y
0000b6 95e2          swap  r30
0000b7 83e8          st    y,r30
0000b8 81a8      	LD   R26,Y
0000b9 dfe3      	RCALL __lcd_write_nibble_G100
                +
0000ba e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000bb 958a     +DEC R24
0000bc f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000bd 9621      	ADIW R28,1
0000be 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000bf e0a2      	LDI  R26,LOW(2)
0000c0 d033      	RCALL SUBOPT_0x0
0000c1 e0ac      	LDI  R26,LOW(12)
0000c2 dfef      	RCALL __lcd_write_data
0000c3 e0a1      	LDI  R26,LOW(1)
0000c4 d02f      	RCALL SUBOPT_0x0
0000c5 e0e0      	LDI  R30,LOW(0)
0000c6 2eae      	MOV  R10,R30
0000c7 2ebe      	MOV  R11,R30
0000c8 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0000c9 931a      	ST   -Y,R17
0000ca 2f1a      	MOV  R17,R26
0000cb b3e4      	IN   R30,0x14
0000cc 6fe0      	ORI  R30,LOW(0xF0)
0000cd bbe4      	OUT  0x14,R30
0000ce 9aa2      	SBI  0x14,2
0000cf 9aa0      	SBI  0x14,0
0000d0 9aa1      	SBI  0x14,1
0000d1 98aa      	CBI  0x15,2
0000d2 98a8      	CBI  0x15,0
0000d3 98a9      	CBI  0x15,1
0000d4 2ed1      	MOV  R13,R17
0000d5 2fe1      	MOV  R30,R17
0000d6 58e0      	SUBI R30,-LOW(128)
                +
0000d7 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0000d9 2fe1      	MOV  R30,R17
0000da 54e0      	SUBI R30,-LOW(192)
                +
0000db 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0000dd e1a4      	LDI  R26,LOW(20)
0000de e0b0      	LDI  R27,0
0000df d070      	RCALL _delay_ms
0000e0 d017      	RCALL SUBOPT_0x1
0000e1 d016      	RCALL SUBOPT_0x1
0000e2 d015      	RCALL SUBOPT_0x1
0000e3 e2a0      	LDI  R26,LOW(32)
0000e4 dfb8      	RCALL __lcd_write_nibble_G100
                +
0000e5 ec88     +LDI R24 , LOW ( 200 )
0000e6 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0000e7 9701     +SBIW R24 , 1
0000e8 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0000e9 e2a8      	LDI  R26,LOW(40)
0000ea dfc7      	RCALL __lcd_write_data
0000eb e0a4      	LDI  R26,LOW(4)
0000ec dfc5      	RCALL __lcd_write_data
0000ed e8a5      	LDI  R26,LOW(133)
0000ee dfc3      	RCALL __lcd_write_data
0000ef e0a6      	LDI  R26,LOW(6)
0000f0 dfc1      	RCALL __lcd_write_data
0000f1 dfcd      	RCALL _lcd_clear
                 _0x2080001:
0000f2 9119      	LD   R17,Y+
0000f3 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0000f4 dfbd      	RCALL __lcd_write_data
0000f5 e0a3      	LDI  R26,LOW(3)
0000f6 e0b0      	LDI  R27,0
0000f7 c058      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x1:
0000f8 e3a0      	LDI  R26,LOW(48)
0000f9 dfa3      	RCALL __lcd_write_nibble_G100
                +
0000fa ec88     +LDI R24 , LOW ( 200 )
0000fb e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0000fc 9701     +SBIW R24 , 1
0000fd f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0000fe 9508      	RET
                 
                 ;RUNTIME LIBRARY
                 
                 	.CSEG
                 	.equ __sda_bit=1
                 	.equ __scl_bit=0
                 	.equ __i2c_port=0x18 ;PORTB
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 
                 _i2c_init:
0000ff 98c0      	cbi  __i2c_port,__scl_bit
000100 98c1      	cbi  __i2c_port,__sda_bit
000101 9ab8      	sbi  __i2c_dir,__scl_bit
000102 98b9      	cbi  __i2c_dir,__sda_bit
000103 c015      	rjmp __i2c_delay2
                 _i2c_start:
000104 98b9      	cbi  __i2c_dir,__sda_bit
000105 98b8      	cbi  __i2c_dir,__scl_bit
000106 27ee      	clr  r30
000107 0000      	nop
000108 9bb1      	sbis __i2c_pin,__sda_bit
000109 9508      	ret
00010a 9bb0      	sbis __i2c_pin,__scl_bit
00010b 9508      	ret
00010c d004      	rcall __i2c_delay1
00010d 9ab9      	sbi  __i2c_dir,__sda_bit
00010e d002      	rcall __i2c_delay1
00010f 9ab8      	sbi  __i2c_dir,__scl_bit
000110 e0e1      	ldi  r30,1
                 __i2c_delay1:
000111 e06d      	ldi  r22,13
000112 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000113 9ab9      	sbi  __i2c_dir,__sda_bit
000114 9ab8      	sbi  __i2c_dir,__scl_bit
000115 d003      	rcall __i2c_delay2
000116 98b8      	cbi  __i2c_dir,__scl_bit
000117 dff9      	rcall __i2c_delay1
000118 98b9      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000119 e16b      	ldi  r22,27
                 __i2c_delay2l:
00011a 956a      	dec  r22
00011b f7f1      	brne __i2c_delay2l
00011c 9508      	ret
                 _i2c_read:
00011d e078      	ldi  r23,8
                 __i2c_read0:
00011e 98b8      	cbi  __i2c_dir,__scl_bit
00011f dff1      	rcall __i2c_delay1
                 __i2c_read3:
000120 9bb0      	sbis __i2c_pin,__scl_bit
000121 cffe      	rjmp __i2c_read3
000122 dfee      	rcall __i2c_delay1
000123 9488      	clc
000124 99b1      	sbic __i2c_pin,__sda_bit
000125 9408      	sec
000126 9ab8      	sbi  __i2c_dir,__scl_bit
000127 dff1      	rcall __i2c_delay2
000128 1fee      	rol  r30
000129 957a      	dec  r23
00012a f799      	brne __i2c_read0
00012b 2f7a      	mov  r23,r26
00012c 2377      	tst  r23
00012d f411      	brne __i2c_read1
00012e 98b9      	cbi  __i2c_dir,__sda_bit
00012f c001      	rjmp __i2c_read2
                 __i2c_read1:
000130 9ab9      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
000131 dfdf      	rcall __i2c_delay1
000132 98b8      	cbi  __i2c_dir,__scl_bit
000133 dfe5      	rcall __i2c_delay2
000134 9ab8      	sbi  __i2c_dir,__scl_bit
000135 dfdb      	rcall __i2c_delay1
000136 98b9      	cbi  __i2c_dir,__sda_bit
000137 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000138 e078      	ldi  r23,8
                 __i2c_write0:
000139 0faa      	lsl  r26
00013a f410      	brcc __i2c_write1
00013b 98b9      	cbi  __i2c_dir,__sda_bit
00013c c001      	rjmp __i2c_write2
                 __i2c_write1:
00013d 9ab9      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
00013e dfda      	rcall __i2c_delay2
00013f 98b8      	cbi  __i2c_dir,__scl_bit
000140 dfd0      	rcall __i2c_delay1
                 __i2c_write3:
000141 9bb0      	sbis __i2c_pin,__scl_bit
000142 cffe      	rjmp __i2c_write3
000143 dfcd      	rcall __i2c_delay1
000144 9ab8      	sbi  __i2c_dir,__scl_bit
000145 957a      	dec  r23
000146 f791      	brne __i2c_write0
000147 98b9      	cbi  __i2c_dir,__sda_bit
000148 dfc8      	rcall __i2c_delay1
000149 98b8      	cbi  __i2c_dir,__scl_bit
00014a dfce      	rcall __i2c_delay2
00014b e0e1      	ldi  r30,1
00014c 99b1      	sbic __i2c_pin,__sda_bit
00014d 27ee      	clr  r30
00014e 9ab8      	sbi  __i2c_dir,__scl_bit
00014f cfc1      	rjmp __i2c_delay1
                 
                 _delay_ms:
000150 9610      	adiw r26,0
000151 f039      	breq __delay_ms1
                 __delay_ms0:
000152 95a8      	wdr
                +
000153 ed80     +LDI R24 , LOW ( 0x7D0 )
000154 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000155 9701     +SBIW R24 , 1
000156 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000157 9711      	sbiw r26,1
000158 f7c9      	brne __delay_ms0
                 __delay_ms1:
000159 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   1 r11:   1 r12:   0 r13:   1 r14:   0 r15:   0 
r16:   0 r17:   9 r18:   0 r19:   0 r20:   0 r21:   0 r22:   5 r23:   6 
r24:  21 r25:   5 r26:  26 r27:   4 r28:   2 r29:   1 r30:  92 r31:   3 
x  :   3 y  :   8 z  :   7 
Registers used: 19 out of 35 (54.3%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   2 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  15 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :  19 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :   4 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   0 cpc   :   0 cpi   :   0 cpse  :   0 dec   :   8 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   0 jmp   :  22 ld    :   4 ldd   :   0 ldi   :  59 
lds   :   0 lpm   :   7 lsl   :   1 lsr   :   0 mov   :  10 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 or    :   1 
ori   :   1 out   :  43 pop   :   0 push  :   0 rcall :  34 ret   :   8 
reti  :   0 rjmp  :  13 rol   :   1 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  15 sbic  :   2 sbis  :   4 sbiw  :   7 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   7 std   :   0 sts   :   2 sub   :   0 subi  :   2 swap  :   1 
tst   :   1 wdr   :   1 
Instructions used: 37 out of 116 (31.9%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002b4    664     28    692   16384   4.2%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 9 warnings
