

================================================================
== Vitis HLS Report for 'bf_inv'
================================================================
* Date:           Thu Dec 26 18:43:19 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64   |bf_inv_Pipeline_VITIS_LOOP_25_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70  |bf_inv_Pipeline_VITIS_LOOP_25_18  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76   |bf_inv_Pipeline_VITIS_LOOP_33_1   |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83  |bf_inv_Pipeline_VITIS_LOOP_33_19  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3513|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      56|   1870|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     84|    -|
|Register         |        -|    -|    1359|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1415|   5467|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64   |bf_inv_Pipeline_VITIS_LOOP_25_1   |        0|   0|  18|  857|    0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70  |bf_inv_Pipeline_VITIS_LOOP_25_18  |        0|   0|  18|  857|    0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76   |bf_inv_Pipeline_VITIS_LOOP_33_1   |        0|   0|  10|   78|    0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83  |bf_inv_Pipeline_VITIS_LOOP_33_19  |        0|   0|  10|   78|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                  |        0|   0|  56| 1870|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_1_fu_142_p2             |         +|   0|  0|   23|          16|           1|
    |add_ln28_fu_132_p2               |         +|   0|  0|   23|          16|           1|
    |j_fu_152_p2                      |         -|   0|  0|   24|          17|          17|
    |sub_ln1691_fu_228_p2             |         -|   0|  0|   24|           1|          17|
    |sub_ln80_fu_166_p2               |         -|   0|  0|   24|           1|          17|
    |ashr_ln1691_1_fu_260_p2          |      ashr|   0|  0|  579|         166|         166|
    |ashr_ln1691_fu_241_p2            |      ashr|   0|  0|  579|         166|         166|
    |icmp_ln1068_fu_116_p2            |      icmp|   0|  0|   62|         166|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |g_V_1_fu_198_p3                  |    select|   0|  0|  166|           1|         166|
    |j_1_fu_172_p3                    |    select|   0|  0|   17|           1|          17|
    |r_1_fu_266_p3                    |    select|   0|  0|  166|           1|         166|
    |r_fu_247_p3                      |    select|   0|  0|  166|           1|         166|
    |select_ln77_fu_191_p3            |    select|   0|  0|  166|           1|         166|
    |u_V_fu_210_p3                    |    select|   0|  0|  166|           1|         166|
    |v_V_fu_205_p3                    |    select|   0|  0|  166|           1|         166|
    |shl_ln1691_1_fu_254_p2           |       shl|   0|  0|  579|         166|         166|
    |shl_ln1691_fu_222_p2             |       shl|   0|  0|  579|         166|         166|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 3513|         890|        1733|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  48|          9|    1|          9|
    |g_V_fu_42               |   9|          2|  166|        332|
    |u_V_2_fu_34             |   9|          2|  166|        332|
    |v_V_1_fu_38             |   9|          2|  166|        332|
    |z_V_write_assign_fu_46  |   9|          2|  166|        332|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  84|         17|  665|       1337|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                |    8|   0|    8|          0|
    |g_V_fu_42                                                |  166|   0|  166|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70_ap_start_reg  |    1|   0|    1|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64_ap_start_reg   |    1|   0|    1|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83_ap_start_reg  |    1|   0|    1|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76_ap_start_reg   |    1|   0|    1|          0|
    |j_1_reg_340                                              |   17|   0|   17|          0|
    |r_1_reg_367                                              |  166|   0|  166|          0|
    |r_reg_362                                                |  166|   0|  166|          0|
    |select_ln77_reg_352                                      |  166|   0|  166|          0|
    |tmp_11_reg_346                                           |    1|   0|    1|          0|
    |tmp_reg_332                                              |    1|   0|    1|          0|
    |u_V_2_fu_34                                              |  166|   0|  166|          0|
    |u_V_reg_357                                              |  166|   0|  166|          0|
    |v_V_1_fu_38                                              |  166|   0|  166|          0|
    |z_V_write_assign_fu_46                                   |  166|   0|  166|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    | 1359|   0| 1359|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_return  |  out|  166|  ap_ctrl_hs|        bf_inv|  return value|
|x_V_read   |   in|  166|     ap_none|      x_V_read|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%u_V_2 = alloca i32 1"   --->   Operation 9 'alloca' 'u_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'v_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%g_V = alloca i32 1"   --->   Operation 11 'alloca' 'g_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%z_V_write_assign = alloca i32 1"   --->   Operation 12 'alloca' 'z_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_read_3 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read"   --->   Operation 13 'read' 'x_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_9_loc = alloca i64 1"   --->   Operation 14 'alloca' 'i_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 15 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln75 = store i166 1, i166 %z_V_write_assign" [gf2_arithmetic.cpp:75]   --->   Operation 16 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln75 = store i166 0, i166 %g_V" [gf2_arithmetic.cpp:75]   --->   Operation 17 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln75 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_1" [gf2_arithmetic.cpp:75]   --->   Operation 18 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln75 = store i166 %x_V_read_3, i166 %u_V_2" [gf2_arithmetic.cpp:75]   --->   Operation 19 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln75 = br void" [gf2_arithmetic.cpp:75]   --->   Operation 20 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.82>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%u_V_3 = load i166 %u_V_2"   --->   Operation 21 'load' 'u_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.82ns)   --->   "%icmp_ln1068 = icmp_eq  i166 %u_V_3, i166 1"   --->   Operation 22 'icmp' 'icmp_ln1068' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln1068, void %codeRepl, void" [gf2_arithmetic.cpp:75]   --->   Operation 23 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%z_V_write_assign_load = load i166 %z_V_write_assign" [gf2_arithmetic.cpp:88]   --->   Operation 24 'load' 'z_V_write_assign_load' <Predicate = (icmp_ln1068)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln88 = ret i166 %z_V_write_assign_load" [gf2_arithmetic.cpp:88]   --->   Operation 25 'ret' 'ret_ln88' <Predicate = (icmp_ln1068)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%v_V_1_load = load i166 %v_V_1"   --->   Operation 26 'load' 'v_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (5.57ns)   --->   "%call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_1, i166 %u_V_3, i16 %i_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [2/2] (5.57ns)   --->   "%call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_18, i166 %v_V_1_load, i16 %i_9_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 29 [1/2] (5.57ns)   --->   "%call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_1, i166 %u_V_3, i16 %i_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/2] (5.57ns)   --->   "%call_ln0 = call void @bf_inv_Pipeline_VITIS_LOOP_25_18, i166 %v_V_1_load, i16 %i_9_loc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%i_loc_load = load i16 %i_loc"   --->   Operation 31 'load' 'i_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%i_9_loc_load = load i16 %i_9_loc"   --->   Operation 32 'load' 'i_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.07ns)   --->   "%add_ln28 = add i16 %i_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 33 'add' 'add_ln28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %add_ln28" [gf2_arithmetic.cpp:28]   --->   Operation 34 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.07ns)   --->   "%add_ln28_1 = add i16 %i_9_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 35 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i16 %add_ln28_1" [gf2_arithmetic.cpp:76]   --->   Operation 36 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.07ns)   --->   "%j = sub i17 %zext_ln28, i17 %zext_ln76" [gf2_arithmetic.cpp:76]   --->   Operation 37 'sub' 'j' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16" [gf2_arithmetic.cpp:77]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (2.10ns)   --->   "%sub_ln80 = sub i17 0, i17 %j" [gf2_arithmetic.cpp:80]   --->   Operation 39 'sub' 'sub_ln80' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.78ns)   --->   "%j_1 = select i1 %tmp, i17 %sub_ln80, i17 %j" [gf2_arithmetic.cpp:77]   --->   Operation 40 'select' 'j_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_1, i32 16"   --->   Operation 41 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%g_V_load = load i166 %g_V" [gf2_arithmetic.cpp:77]   --->   Operation 42 'load' 'g_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%z_V_write_assign_load_1 = load i166 %z_V_write_assign" [gf2_arithmetic.cpp:77]   --->   Operation 43 'load' 'z_V_write_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.27ns)   --->   "%select_ln77 = select i1 %tmp, i166 %g_V_load, i166 %z_V_write_assign_load_1" [gf2_arithmetic.cpp:77]   --->   Operation 44 'select' 'select_ln77' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (1.27ns)   --->   "%g_V_1 = select i1 %tmp, i166 %z_V_write_assign_load_1, i166 %g_V_load" [gf2_arithmetic.cpp:77]   --->   Operation 45 'select' 'g_V_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (1.27ns)   --->   "%v_V = select i1 %tmp, i166 %u_V_3, i166 %v_V_1_load" [gf2_arithmetic.cpp:77]   --->   Operation 46 'select' 'v_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (1.27ns)   --->   "%u_V = select i1 %tmp, i166 %v_V_1_load, i166 %u_V_3" [gf2_arithmetic.cpp:77]   --->   Operation 47 'select' 'u_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1691 = sext i17 %j_1"   --->   Operation 48 'sext' 'sext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i32 %sext_ln1691"   --->   Operation 49 'zext' 'zext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691"   --->   Operation 50 'shl' 'shl_ln1691' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (2.10ns)   --->   "%sub_ln1691 = sub i17 0, i17 %j_1"   --->   Operation 51 'sub' 'sub_ln1691' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1691_1 = sext i17 %sub_ln1691"   --->   Operation 52 'sext' 'sext_ln1691_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1691_1 = zext i32 %sext_ln1691_1"   --->   Operation 53 'zext' 'zext_ln1691_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%ashr_ln1691 = ashr i166 %v_V, i166 %zext_ln1691_1"   --->   Operation 54 'ashr' 'ashr_ln1691' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (4.90ns) (out node of the LUT)   --->   "%r = select i1 %tmp_11, i166 %ashr_ln1691, i166 %shl_ln1691"   --->   Operation 55 'select' 'r' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%shl_ln1691_1 = shl i166 %g_V_1, i166 %zext_ln1691"   --->   Operation 56 'shl' 'shl_ln1691_1' <Predicate = (!tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%ashr_ln1691_1 = ashr i166 %g_V_1, i166 %zext_ln1691_1"   --->   Operation 57 'ashr' 'ashr_ln1691_1' <Predicate = (tmp_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (4.90ns) (out node of the LUT)   --->   "%r_1 = select i1 %tmp_11, i166 %ashr_ln1691_1, i166 %shl_ln1691_1"   --->   Operation 58 'select' 'r_1' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln75 = store i166 %g_V_1, i166 %g_V" [gf2_arithmetic.cpp:75]   --->   Operation 59 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln75 = store i166 %v_V, i166 %v_V_1" [gf2_arithmetic.cpp:75]   --->   Operation 60 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.15>
ST_7 : Operation 61 [2/2] (4.15ns)   --->   "%call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_1, i166 %u_V, i166 %r, i166 %u_V_2" [gf2_arithmetic.cpp:77]   --->   Operation 61 'call' 'call_ln77' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 62 [2/2] (4.15ns)   --->   "%call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_19, i166 %select_ln77, i166 %r_1, i166 %z_V_write_assign" [gf2_arithmetic.cpp:77]   --->   Operation 62 'call' 'call_ln77' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gf2_arithmetic.cpp:23]   --->   Operation 63 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_1, i166 %u_V, i166 %r, i166 %u_V_2" [gf2_arithmetic.cpp:77]   --->   Operation 64 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln77 = call void @bf_inv_Pipeline_VITIS_LOOP_33_19, i166 %select_ln77, i166 %r_1, i166 %z_V_write_assign" [gf2_arithmetic.cpp:77]   --->   Operation 65 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln75 = br void" [gf2_arithmetic.cpp:75]   --->   Operation 66 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_V_2                   (alloca      ) [ 011111111]
v_V_1                   (alloca      ) [ 011111111]
g_V                     (alloca      ) [ 011111111]
z_V_write_assign        (alloca      ) [ 011111111]
x_V_read_3              (read        ) [ 000000000]
i_9_loc                 (alloca      ) [ 001111111]
i_loc                   (alloca      ) [ 001111111]
store_ln75              (store       ) [ 000000000]
store_ln75              (store       ) [ 000000000]
store_ln75              (store       ) [ 000000000]
store_ln75              (store       ) [ 000000000]
br_ln75                 (br          ) [ 000000000]
u_V_3                   (load        ) [ 000111100]
icmp_ln1068             (icmp        ) [ 001111111]
br_ln75                 (br          ) [ 000000000]
z_V_write_assign_load   (load        ) [ 000000000]
ret_ln88                (ret         ) [ 000000000]
v_V_1_load              (load        ) [ 000011100]
call_ln0                (call        ) [ 000000000]
call_ln0                (call        ) [ 000000000]
i_loc_load              (load        ) [ 000000000]
i_9_loc_load            (load        ) [ 000000000]
add_ln28                (add         ) [ 000000000]
zext_ln28               (zext        ) [ 000000000]
add_ln28_1              (add         ) [ 000000000]
zext_ln76               (zext        ) [ 000000000]
j                       (sub         ) [ 000000000]
tmp                     (bitselect   ) [ 000000100]
sub_ln80                (sub         ) [ 000000000]
j_1                     (select      ) [ 000000100]
tmp_11                  (bitselect   ) [ 000000100]
g_V_load                (load        ) [ 000000000]
z_V_write_assign_load_1 (load        ) [ 000000000]
select_ln77             (select      ) [ 000000011]
g_V_1                   (select      ) [ 000000000]
v_V                     (select      ) [ 000000000]
u_V                     (select      ) [ 000000011]
sext_ln1691             (sext        ) [ 000000000]
zext_ln1691             (zext        ) [ 000000000]
shl_ln1691              (shl         ) [ 000000000]
sub_ln1691              (sub         ) [ 000000000]
sext_ln1691_1           (sext        ) [ 000000000]
zext_ln1691_1           (zext        ) [ 000000000]
ashr_ln1691             (ashr        ) [ 000000000]
r                       (select      ) [ 000000011]
shl_ln1691_1            (shl         ) [ 000000000]
ashr_ln1691_1           (ashr        ) [ 000000000]
r_1                     (select      ) [ 000000011]
store_ln75              (store       ) [ 000000000]
store_ln75              (store       ) [ 000000000]
specloopname_ln23       (specloopname) [ 000000000]
call_ln77               (call        ) [ 000000000]
call_ln77               (call        ) [ 000000000]
br_ln75                 (br          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_inv_Pipeline_VITIS_LOOP_25_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_inv_Pipeline_VITIS_LOOP_25_18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_inv_Pipeline_VITIS_LOOP_33_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_inv_Pipeline_VITIS_LOOP_33_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="u_V_2_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_V_2/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="v_V_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_V_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="g_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="z_V_write_assign_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_V_write_assign/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_9_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_9_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_V_read_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="166" slack="0"/>
<pin id="60" dir="0" index="1" bw="166" slack="0"/>
<pin id="61" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="16" slack="2"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="166" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="2"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="166" slack="1"/>
<pin id="79" dir="0" index="2" bw="166" slack="1"/>
<pin id="80" dir="0" index="3" bw="166" slack="6"/>
<pin id="81" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="166" slack="1"/>
<pin id="86" dir="0" index="2" bw="166" slack="1"/>
<pin id="87" dir="0" index="3" bw="166" slack="6"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="166" slack="1"/>
<pin id="92" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_V_write_assign_load/2 z_V_write_assign_load_1/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln75_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="166" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln75_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="166" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln75_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="165" slack="0"/>
<pin id="105" dir="0" index="1" bw="166" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln75_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="166" slack="0"/>
<pin id="110" dir="0" index="1" bw="166" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="u_V_3_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="166" slack="1"/>
<pin id="115" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_V_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln1068_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="166" slack="0"/>
<pin id="118" dir="0" index="1" bw="166" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v_V_1_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="166" slack="2"/>
<pin id="124" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_1_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_loc_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="4"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_loc_load/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_9_loc_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="4"/>
<pin id="131" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9_loc_load/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln28_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln28_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln28_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln76_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sub_ln80_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="17" slack="0"/>
<pin id="169" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="17" slack="0"/>
<pin id="175" dir="0" index="2" bw="17" slack="0"/>
<pin id="176" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_11_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="17" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="g_V_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="166" slack="5"/>
<pin id="190" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_V_load/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln77_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="166" slack="0"/>
<pin id="194" dir="0" index="2" bw="166" slack="0"/>
<pin id="195" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="g_V_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="166" slack="0"/>
<pin id="201" dir="0" index="2" bw="166" slack="0"/>
<pin id="202" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_V_1/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="v_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_V/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="u_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_V/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln1691_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln1691_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="0"/>
<pin id="220" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shl_ln1691_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="166" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln1691_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="17" slack="1"/>
<pin id="231" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1691/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln1691_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="17" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691_1/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln1691_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="0"/>
<pin id="239" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_1/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="ashr_ln1691_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="166" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1691/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="r_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="166" slack="0"/>
<pin id="250" dir="0" index="2" bw="166" slack="0"/>
<pin id="251" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shl_ln1691_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="166" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691_1/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="ashr_ln1691_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="166" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1691_1/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="166" slack="0"/>
<pin id="269" dir="0" index="2" bw="166" slack="0"/>
<pin id="270" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln75_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="166" slack="0"/>
<pin id="275" dir="0" index="1" bw="166" slack="5"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln75_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="166" slack="0"/>
<pin id="280" dir="0" index="1" bw="166" slack="5"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="u_V_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="166" slack="0"/>
<pin id="285" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="u_V_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="v_V_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="166" slack="0"/>
<pin id="292" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="v_V_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="g_V_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="166" slack="0"/>
<pin id="299" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="z_V_write_assign_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="166" slack="0"/>
<pin id="306" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="z_V_write_assign "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_9_loc_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2"/>
<pin id="313" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_9_loc "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_loc_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="2"/>
<pin id="319" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_loc "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="340" class="1005" name="j_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="1"/>
<pin id="342" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_11_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="352" class="1005" name="select_ln77_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="166" slack="1"/>
<pin id="354" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="357" class="1005" name="u_V_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="166" slack="1"/>
<pin id="359" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="u_V "/>
</bind>
</comp>

<comp id="362" class="1005" name="r_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="166" slack="1"/>
<pin id="364" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="367" class="1005" name="r_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="166" slack="1"/>
<pin id="369" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="152" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="158" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="152" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="172" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="90" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="90" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="188" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="205" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="205" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="222" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="198" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="218" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="198" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="237" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="254" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="198" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="205" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="34" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="293"><net_src comp="38" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="300"><net_src comp="42" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="307"><net_src comp="46" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="83" pin=3"/></net>

<net id="314"><net_src comp="50" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="320"><net_src comp="54" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="335"><net_src comp="158" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="343"><net_src comp="172" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="349"><net_src comp="180" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="355"><net_src comp="191" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="360"><net_src comp="210" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="365"><net_src comp="247" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="370"><net_src comp="266" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bf_inv : x_V_read | {1 }
  - Chain level:
	State 1
		store_ln75 : 1
		store_ln75 : 1
		store_ln75 : 1
	State 2
		icmp_ln1068 : 1
		br_ln75 : 2
		ret_ln88 : 1
	State 3
		call_ln0 : 1
	State 4
	State 5
		add_ln28 : 1
		zext_ln28 : 2
		add_ln28_1 : 1
		zext_ln76 : 2
		j : 3
		tmp : 4
		sub_ln80 : 4
		j_1 : 5
		tmp_11 : 6
	State 6
		select_ln77 : 1
		g_V_1 : 1
		zext_ln1691 : 1
		shl_ln1691 : 2
		sext_ln1691_1 : 1
		zext_ln1691_1 : 2
		ashr_ln1691 : 3
		r : 4
		shl_ln1691_1 : 2
		ashr_ln1691_1 : 3
		r_1 : 4
		store_ln75 : 2
		store_ln75 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|    shl   |              shl_ln1691_fu_222             |    0    |   579   |
|          |             shl_ln1691_1_fu_254            |    0    |   579   |
|----------|--------------------------------------------|---------|---------|
|   ashr   |             ashr_ln1691_fu_241             |    0    |   579   |
|          |            ashr_ln1691_1_fu_260            |    0    |   579   |
|----------|--------------------------------------------|---------|---------|
|          |                 j_1_fu_172                 |    0    |    17   |
|          |             select_ln77_fu_191             |    0    |   166   |
|          |                g_V_1_fu_198                |    0    |   166   |
|  select  |                 v_V_fu_205                 |    0    |   166   |
|          |                 u_V_fu_210                 |    0    |   166   |
|          |                  r_fu_247                  |    0    |   166   |
|          |                 r_1_fu_266                 |    0    |   166   |
|----------|--------------------------------------------|---------|---------|
|          |  grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64 |    16   |   286   |
|   call   | grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70 |    16   |   286   |
|          |  grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76 |    8    |    28   |
|          | grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83 |    8    |    28   |
|----------|--------------------------------------------|---------|---------|
|          |                  j_fu_152                  |    0    |    23   |
|    sub   |               sub_ln80_fu_166              |    0    |    24   |
|          |              sub_ln1691_fu_228             |    0    |    24   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |             icmp_ln1068_fu_116             |    0    |    62   |
|----------|--------------------------------------------|---------|---------|
|    add   |               add_ln28_fu_132              |    0    |    23   |
|          |              add_ln28_1_fu_142             |    0    |    23   |
|----------|--------------------------------------------|---------|---------|
|   read   |            x_V_read_3_read_fu_58           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              zext_ln28_fu_138              |    0    |    0    |
|   zext   |              zext_ln76_fu_148              |    0    |    0    |
|          |             zext_ln1691_fu_218             |    0    |    0    |
|          |            zext_ln1691_1_fu_237            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
| bitselect|                 tmp_fu_158                 |    0    |    0    |
|          |                tmp_11_fu_180               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |             sext_ln1691_fu_215             |    0    |    0    |
|          |            sext_ln1691_1_fu_233            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    48   |   4136  |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       g_V_reg_297      |   166  |
|     i_9_loc_reg_311    |   16   |
|      i_loc_reg_317     |   16   |
|       j_1_reg_340      |   17   |
|       r_1_reg_367      |   166  |
|        r_reg_362       |   166  |
|   select_ln77_reg_352  |   166  |
|     tmp_11_reg_346     |    1   |
|       tmp_reg_332      |    1   |
|      u_V_2_reg_283     |   166  |
|       u_V_reg_357      |   166  |
|      v_V_1_reg_290     |   166  |
|z_V_write_assign_reg_304|   166  |
+------------------------+--------+
|          Total         |  1379  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   48   |  4136  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1379  |    -   |
+-----------+--------+--------+
|   Total   |  1427  |  4136  |
+-----------+--------+--------+
