<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">

<!--Converted with LaTeX2HTML 2002-2-1 (1.70)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>Introduction</TITLE>
<META NAME="description" CONTENT="Introduction">
<META NAME="keywords" CONTENT="PTLsimManual">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
<META NAME="Generator" CONTENT="LaTeX2HTML v2002-2-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="PTLsimManual.css">

<LINK REL="next" HREF="node10.html">
<LINK REL="previous" HREF="node8.html">
<LINK REL="up" HREF="node8.html">
<LINK REL="next" HREF="node10.html">
</HEAD>

<BODY >
<!--Navigation Panel-->
<A NAME="tex2html465"
  HREF="node10.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html461"
  HREF="node8.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html455"
  HREF="node8.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html463"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html466"
  HREF="node10.html">Fetch Stage</A>
<B> Up:</B> <A NAME="tex2html462"
  HREF="node8.html">Out of Order Processor</A>
<B> Previous:</B> <A NAME="tex2html456"
  HREF="node8.html">Out of Order Processor</A>
 &nbsp; <B>  <A NAME="tex2html464"
  HREF="node1.html">Contents</A></B> 
<BR>
<BR>
<!--End of Navigation Panel-->

<H1><A NAME="SECTION03100000000000000000"></A><A NAME="sec:OutOfOrderFeatures"></A>
<BR>
Introduction
</H1>

<P>
PTLsim completely models a modern out of order x86-64 compatible processor
and cache hierarchy with cycle accurate simulation. The basic microarchitecture
of this model is most similar to the Intel Pentium 4 processor, but
incorporates some ideas from AMD K8, IBM Power4/Power5 and Alpha EV8.
The following is a summary of the characteristics of this processor
model:

<P>

<UL>
<LI>The simulator directly fetches pre-decoded micro-operations (Section
<A HREF="node10.html#sec:FetchStage">7.1</A>) but can simulate cache accesses as if x86 instructions
were being decoded on fetch
</LI>
<LI>Branch prediction is configurable; PTLsim currently includes various
models including a hybrid g-share based predictor, bimodal predictors,
saturating counters, etc.
</LI>
<LI>Register renaming takes into account x86 quirks such as flags renaming
(Section <A HREF="node7.html#sub:FlagsManagement">5.6</A>)
</LI>
<LI>Front end pipeline has configurable number of cycles to simulate x86
decoding or other tasks; this is used for adjusting the branch mispredict
penalty
</LI>
<LI>Unified physical and architectural register file maps both in-flight
uops as well as committed architectural register values. Two rename
tables (speculative and committed register rename tables) are used
to track which physical registers are currently mapped to architectural
registers.
</LI>
<LI>Unified physical register file for both integer and floating point
values.
</LI>
<LI>Operands are read from the physical register file immediately before
issue. Unlike in some microprocessors, PTLsim does not do speculative
scheduling: the schedule and register read loop is assumed to take
one cycle.
</LI>
<LI>Issue queues based on a collapsing design use broadcast based matching
to wake up instructions.
</LI>
<LI>Clustered microarchitecture is highly configurable, allowing multi-cycle
latencies between clusters and multiple issue queues within the same
logical cluster.
</LI>
<LI>Functional units, mapping of functional units to clusters, issue ports
and issue queues and uop latencies are all configurable.
</LI>
<LI>Speculation recovery from branch mispredictions and load/store aliasing
uses the forward walk method to recover the rename tables, then annuls
all uops after and optionally including the mis-speculated uop.
</LI>
<LI>Replay of loads and stores after store to load forwarding and store
to store merging dependencies are discovered.
</LI>
<LI>Stores may issue even before data to store is known; the store uop
is replayed when all operands arrive.
</LI>
<LI>Load and store queues use partial chunk address matching and store
merging for high performance and easy circuit implementation.
</LI>
<LI>Prediction of load/store aliasing to avoid mis-speculation recovery
overhead.
</LI>
<LI>Prediction and splitting of unaligned loads and stores to avoid mis-speculation
overhead
</LI>
<LI>Commit unit supports stalling until all uops in an x86 instruction
are complete, to make x86 instruction commitment atomic
</LI>
</UL>
The PTLsim model is fully configurable in terms of the sizes of key
structures, pipeline widths, latency and bandwidth and numerous other
features.

<P>
<HR>
<!--Navigation Panel-->
<A NAME="tex2html465"
  HREF="node10.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html461"
  HREF="node8.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html455"
  HREF="node8.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html463"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html466"
  HREF="node10.html">Fetch Stage</A>
<B> Up:</B> <A NAME="tex2html462"
  HREF="node8.html">Out of Order Processor</A>
<B> Previous:</B> <A NAME="tex2html456"
  HREF="node8.html">Out of Order Processor</A>
 &nbsp; <B>  <A NAME="tex2html464"
  HREF="node1.html">Contents</A></B> 
<!--End of Navigation Panel-->
<ADDRESS>
Matt T Yourst
2005-12-02
</ADDRESS>
</BODY>
</HTML>
