// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dense_1_out_V_address0,
        dense_1_out_V_ce0,
        dense_1_out_V_q0,
        dense_2_out_V_address0,
        dense_2_out_V_ce0,
        dense_2_out_V_we0,
        dense_2_out_V_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] dense_1_out_V_address0;
output   dense_1_out_V_ce0;
input  [12:0] dense_1_out_V_q0;
output  [4:0] dense_2_out_V_address0;
output   dense_2_out_V_ce0;
output   dense_2_out_V_we0;
output  [12:0] dense_2_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dense_1_out_V_ce0;
reg dense_2_out_V_ce0;
reg dense_2_out_V_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire  signed [8:0] dense_2_weights_V_q0;
reg   [10:0] indvar_flatten_reg_130;
reg   [4:0] i_0_reg_141;
reg   [13:0] p_Val2_s_reg_152;
reg   [5:0] j_0_reg_164;
wire   [0:0] icmp_ln9_fu_175_p2;
reg   [0:0] icmp_ln9_reg_370;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln9_fu_181_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln13_fu_193_p2;
reg   [0:0] icmp_ln13_reg_379;
wire   [4:0] select_ln14_1_fu_207_p3;
reg   [4:0] select_ln14_1_reg_384;
wire   [63:0] zext_ln14_fu_215_p1;
reg   [63:0] zext_ln14_reg_389;
wire   [5:0] j_fu_270_p2;
reg   [5:0] j_reg_404;
wire   [0:0] icmp_ln13_1_fu_276_p2;
reg   [0:0] icmp_ln13_1_reg_409;
wire   [13:0] sum_V_fu_305_p4;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [4:0] ap_phi_mux_i_0_phi_fu_145_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_j_0_phi_fu_168_p4;
wire  signed [63:0] sext_ln1117_fu_265_p1;
wire   [63:0] zext_ln14_1_fu_224_p1;
wire   [4:0] i_fu_187_p2;
wire   [5:0] select_ln14_fu_199_p3;
wire   [10:0] tmp_fu_229_p3;
wire   [6:0] tmp_s_fu_241_p3;
wire   [11:0] zext_ln1117_fu_237_p1;
wire   [11:0] zext_ln1117_1_fu_249_p1;
wire   [11:0] sub_ln1117_fu_253_p2;
wire   [11:0] zext_ln13_fu_220_p1;
wire   [11:0] add_ln1117_fu_259_p2;
wire   [13:0] select_ln14_2_fu_290_p3;
wire  signed [21:0] grp_fu_360_p3;
wire  signed [8:0] sext_ln1265_fu_314_p0;
wire  signed [8:0] sext_ln703_fu_327_p0;
wire  signed [13:0] sext_ln1265_fu_314_p1;
wire   [12:0] trunc_ln_fu_318_p4;
wire  signed [12:0] sext_ln703_fu_327_p1;
wire   [13:0] add_ln703_fu_331_p2;
wire   [0:0] tmp_6_fu_343_p3;
wire   [12:0] add_ln203_fu_337_p2;
wire   [12:0] grp_fu_360_p1;
wire   [21:0] grp_fu_360_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [21:0] grp_fu_360_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

dense_2_dense_2_blbW #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

dense_2_dense_2_wmb6 #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

cnn_mac_muladd_9sncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sncg_U28(
    .din0(dense_2_weights_V_q0),
    .din1(grp_fu_360_p1),
    .din2(grp_fu_360_p2),
    .dout(grp_fu_360_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_0_reg_141 <= select_ln14_1_reg_384;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_141 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_175_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_130 <= add_ln9_fu_181_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_130 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        j_0_reg_164 <= j_reg_404;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_reg_164 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_Val2_s_reg_152 <= {{grp_fu_360_p3[21:8]}};
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_152 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln13_1_reg_409 <= icmp_ln13_1_fu_276_p2;
        icmp_ln13_reg_379 <= icmp_ln13_fu_193_p2;
        zext_ln14_reg_389[4 : 0] <= zext_ln14_fu_215_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln9_reg_370 <= icmp_ln9_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_175_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_404 <= j_fu_270_p2;
        select_ln14_1_reg_384 <= select_ln14_1_fu_207_p3;
    end
end

always @ (*) begin
    if ((icmp_ln9_fu_175_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_145_p4 = select_ln14_1_reg_384;
    end else begin
        ap_phi_mux_i_0_phi_fu_145_p4 = i_0_reg_141;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_370 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_0_phi_fu_168_p4 = j_reg_404;
    end else begin
        ap_phi_mux_j_0_phi_fu_168_p4 = j_0_reg_164;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_1_out_V_ce0 = 1'b1;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln13_1_reg_409 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln9_fu_175_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln9_fu_175_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1117_fu_259_p2 = (sub_ln1117_fu_253_p2 + zext_ln13_fu_220_p1);

assign add_ln203_fu_337_p2 = ($signed(trunc_ln_fu_318_p4) + $signed(sext_ln703_fu_327_p1));

assign add_ln703_fu_331_p2 = ($signed(sext_ln1265_fu_314_p1) + $signed(sum_V_fu_305_p4));

assign add_ln9_fu_181_p2 = (indvar_flatten_reg_130 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign dense_1_out_V_address0 = zext_ln14_1_fu_224_p1;

assign dense_2_bias_V_address0 = zext_ln14_fu_215_p1;

assign dense_2_out_V_address0 = zext_ln14_reg_389;

assign dense_2_out_V_d0 = ((tmp_6_fu_343_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_337_p2);

assign dense_2_weights_V_address0 = sext_ln1117_fu_265_p1;

assign grp_fu_360_p1 = grp_fu_360_p10;

assign grp_fu_360_p10 = dense_1_out_V_q0;

assign grp_fu_360_p2 = {{select_ln14_2_fu_290_p3}, {8'd0}};

assign i_fu_187_p2 = (ap_phi_mux_i_0_phi_fu_145_p4 + 5'd1);

assign icmp_ln13_1_fu_276_p2 = ((j_fu_270_p2 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_193_p2 = ((ap_phi_mux_j_0_phi_fu_168_p4 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_175_p2 = ((indvar_flatten_reg_130 == 11'd1500) ? 1'b1 : 1'b0);

assign j_fu_270_p2 = (select_ln14_fu_199_p3 + 6'd1);

assign select_ln14_1_fu_207_p3 = ((icmp_ln13_fu_193_p2[0:0] === 1'b1) ? i_fu_187_p2 : ap_phi_mux_i_0_phi_fu_145_p4);

assign select_ln14_2_fu_290_p3 = ((icmp_ln13_reg_379[0:0] === 1'b1) ? 14'd0 : p_Val2_s_reg_152);

assign select_ln14_fu_199_p3 = ((icmp_ln13_fu_193_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_j_0_phi_fu_168_p4);

assign sext_ln1117_fu_265_p1 = $signed(add_ln1117_fu_259_p2);

assign sext_ln1265_fu_314_p0 = dense_2_bias_V_q0;

assign sext_ln1265_fu_314_p1 = sext_ln1265_fu_314_p0;

assign sext_ln703_fu_327_p0 = dense_2_bias_V_q0;

assign sext_ln703_fu_327_p1 = sext_ln703_fu_327_p0;

assign sub_ln1117_fu_253_p2 = (zext_ln1117_fu_237_p1 - zext_ln1117_1_fu_249_p1);

assign sum_V_fu_305_p4 = {{grp_fu_360_p3[21:8]}};

assign tmp_6_fu_343_p3 = add_ln703_fu_331_p2[32'd13];

assign tmp_fu_229_p3 = {{select_ln14_fu_199_p3}, {5'd0}};

assign tmp_s_fu_241_p3 = {{select_ln14_fu_199_p3}, {1'd0}};

assign trunc_ln_fu_318_p4 = {{grp_fu_360_p3[20:8]}};

assign zext_ln1117_1_fu_249_p1 = tmp_s_fu_241_p3;

assign zext_ln1117_fu_237_p1 = tmp_fu_229_p3;

assign zext_ln13_fu_220_p1 = select_ln14_1_fu_207_p3;

assign zext_ln14_1_fu_224_p1 = select_ln14_fu_199_p3;

assign zext_ln14_fu_215_p1 = select_ln14_1_fu_207_p3;

always @ (posedge ap_clk) begin
    zext_ln14_reg_389[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //dense_2
