m255
K3
13
cModel Technology
Z0 dD:\Xilinx\14.5\ISE_DS\ISE
vAFIFO36_INTERNAL
IOM^4EF127``H>P^C]>:0I3
VaIPVFaRXA2;;?455TERdo2
Z1 dD:\Xilinx\14.5\ISE_DS\ISE
Z2 w1364341830
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
L0 36
Z3 OL;L;10.1c;51
r1
31
Z4 !s108 1452054509.039000
Z5 !s107 D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XADC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\VCC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TEMAC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SYSMON.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16E.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64M.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32M.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PULLUP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PS7.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PPC440.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PMCD.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDES.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ORCY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODDR2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODDR.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MCB.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LD_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDP_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDC_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LD.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\KEEPER.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODRP2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\INV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAY.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GND.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FMAP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO16.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FD_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDS_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDSE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDR_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRSE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDR.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDP_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDC_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCPE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FD.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\EMAC.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48E.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48A.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CRC64.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CRC32.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CONFIG.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CARRY4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFT.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFR.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFMR.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFH.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGP.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFG.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFCF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B1.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2.v|D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v|
Z6 !s90 -source|-novopt|-work|unisims_ver|-f|D:\Program Files\Modelsim\Xilinx_lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
Z7 o-source -work unisims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 _Z9n<?ASK854=HgBBP^lb3
!s85 0
vAND2
ISJgU[4U^d@R`1X@P]1]9m3
VdNIBm@86;ogUD]Y34EeT80
R1
Z8 w1364341832
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2
!i10b 1
!s100 9L@5G`GaLRJ:1Q5?oOhgF2
!s85 0
vAND2B1
I?ID]eL]02gn1z`>hYhZ]L3
VHLnaHM?]fi<VW8emL<8`=0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1
!i10b 1
!s100 J1CzY:_R?RdRm4z88n4QM1
!s85 0
vAND2B1L
I6RRTTEbJl3kXl^m@P^VjU3
VP[:eVN^1NjQ_cBGkYYl6:1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1@l
!i10b 1
!s100 m0[Ka:cOC^WLZl9zEm8o=0
!s85 0
vAND2B2
IMRCif<Z3168`JY=>ObSB:3
V5LPa_W8bE=fCG>7J3Eh260
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b2
!i10b 1
!s100 ABIVF6VOTCmUkUO;=9EFc3
!s85 0
vAND3
I91eUMPl@?n;iG;3AMBQeJ2
Ve`_=oU:Z;:^C0o6GXb82O2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d3
!i10b 1
!s100 4nH>`dJFOYZo7WX`R?d5d2
!s85 0
vAND3B1
I?1UJ0Sz]Ca0F^h[a^RoR21
V_nYblFz8fdlT]Y;IV6m1^1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b1
!i10b 1
!s100 8dob>nFfdI0KMo_nL3DLV1
!s85 0
vAND3B2
IRmkMTkcdR=^8JNAJIfS>c2
V3S?V[>Nd?]a[Fdjfl<17[2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b2
!i10b 1
!s100 ihMYGZKK]aG>h=1So?9dN3
!s85 0
vAND3B3
I6Al8OGC=WJCa^V0>LNZ:J0
VCQ@J53Kc_PKJ@a7OBo9Ek1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b3
!i10b 1
!s100 mz4h1>4IUl5^F^9OjTASa2
!s85 0
vAND4
I<[5e8Z@od:5_ljm4L3QT;1
VI`>kK<VbZ@C=D<MZCLXV;0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d4
!i10b 1
!s100 X;Z]_P>W^5:gXcf`g70?=2
!s85 0
vAND4B1
I<P2FOUj;hJi74a5>HLBW;3
V;cO[EXK4_6L;?N`WX56aE3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b1
!i10b 1
!s100 z3`NjJ`cGoGko`Sf5^@;M2
!s85 0
vAND4B2
IDSH<0M_HUTFRLoM8hUcUE2
V?O]nQFBCPV3ei]dmMVZ>L2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b2
!i10b 1
!s100 6mLDcX2@DfNKUNU4Kf9l70
!s85 0
vAND4B3
Ic<YAblh:<O1Fcc5l3;AgJ0
V]mU099CkEncF1;RaXQUCR3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b3
!i10b 1
!s100 mk8k]Ae6ITa?Xfo6_fDh<1
!s85 0
vAND4B4
I<3feaMagHlHe1F@7MVn5o3
V`=S0Zm5zS>G8YC9VN8l4S2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b4
!i10b 1
!s100 glZE=_43HFZ2UcDdjAdYa1
!s85 0
vAND5
ISoJXZihbUnK5SRJgN?Ni<0
V]Y[c5B1Q07n>ObTJ]Ijj82
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d5
!i10b 1
!s100 Z^TH<iW>3b8GR?18O=BG52
!s85 0
vAND5B1
Ib:J[OZK;W9J69PS8R6Hi>3
V8G<@`h>dDX@QH:05oXzKE1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b1
!i10b 1
!s100 OKU;Q^M;Ib6^0HoXe:Sai1
!s85 0
vAND5B2
Im?[c;aWSUkKAKQIE>h7Kl3
V^QgHMg6>hS;E?akI4mWBV0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b2
!i10b 1
!s100 Tj@KE5ciJ_1KlD9[l4I>I2
!s85 0
vAND5B3
I9[8FZW7=HUeQIa^VQMca;1
VkiXE@gDBFDmJ3@7AF91AW2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b3
!i10b 1
!s100 o^G0E7Tj@Zi?]gHA5H=De0
!s85 0
vAND5B4
IOZV^Y5`YY@Vfh3CU6L9581
V7WG36YT0hhJA3`R@zOAe_2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b4
!i10b 1
!s100 iWG;2Ak[<Ho7Y[fCd:W4e1
!s85 0
vAND5B5
I1Q:A7afHLM9Xiam;]ah1g3
V022ofD^mWk?[_X_1RU7[_0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b5
!i10b 1
!s100 0NkZ@GU6>eZR>KZ;CiiM@2
!s85 0
vARAMB36_INTERNAL
IVL97fC4z<ZiQ@ZWHX8bn93
VN7ZV5J5K@66]??G6R8RDI2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 VTS7S;AMYdFgMcfWoZN^:3
!s85 0
vAUTOBUF
IM59gY60Tnj1m21P]kW2Sk3
V;Oll@fHQgVS=3h`9ALiI@2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@u@t@o@b@u@f
!i10b 1
!s100 Jg1T66l^De7oaVlzH]Jz41
!s85 0
vBSCAN_FPGACORE
I[;OYdRJ23kKcG5jR^0MMo0
VfeUzUQMTkbWo2?]fn]Z2g1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 <ih^eMVT[lA^:KRE7llQf2
!s85 0
vBSCAN_SPARTAN3
If39BTSz`P:o<SR>M<;6Ea1
VA4DOSU;F14DZe1dgNz;c<0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 X`;WRB`kaF1>:C;7D8JT:3
!s85 0
vBSCAN_SPARTAN3A
IozSl^n:KFSW;??4j_CFG60
V:gV2]HkB0ji>0;LXIORbM1
R1
Z9 w1364341831
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 BAR[Q1b?0V?8NTIlbBzhB2
!s85 0
vBSCAN_SPARTAN6
IKO[Ve1<D8:?z?``TCGVY]3
VD0g^=5[KzNNP]Ro@K^b_h1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 [:ah`k]H77H2G_KiJE=o=0
!s85 0
vBSCAN_VIRTEX4
I6c8H^iOjkH]>bA8FGCd]k1
V=7MZd:k:H^9ninQ0cGMeG0
R1
Z10 w1364341841
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 _2QaU2ffJl^^no2662mIU3
!s85 0
vBSCAN_VIRTEX5
IlEefC=kHT2Nl][K3]W3>L0
Vlcj84o`DN[n8noo0]m7k_2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 `X@iE1zh^`OemcZlG>l:T1
!s85 0
vBSCAN_VIRTEX6
IHk?]NFiG3Hk23E_kgRJ`P0
VRhO9[e4kNCE6FKTYlJ8?^2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 ^h>@miFFDZfmbK95Cnn]62
!s85 0
vBSCANE2
InMELU1EBe@DMRfdgFElW51
Ve6S5MNiQAWG4FdgRhNe_L0
R1
Z11 w1364341829
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n@e2
!i10b 1
!s100 ?kT=lhOzgmJMH5C6bieb41
!s85 0
vbscntrl_iserdese1_vlog
IcR30A<FX<OJ<I`3CQl?k`0
VTS_GZ^jZ2?gB^g;6a6cAJ3
R1
R2
Z12 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
Z13 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
L0 1154
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ATThD1zNlAW@RAkD3T6hV3
!s85 0
vBUF
Ik1>PA_R5>e8FVcDL:6T^X0
VlK=S_Nj[56;<]]:m@<Lbl2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUF.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f
!i10b 1
!s100 EddYBX<aRckRKczPdZT7<3
!s85 0
vBUFCF
IG8HmAbXNN<ho9U[]BbJcB0
VS_PQYgH1bO@b<DWF1D:P92
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@c@f
!i10b 1
!s100 flFh9`A`38<hI2jzi[4Jd3
!s85 0
vBUFE
I1YB0U=Whi;ETUm:[kIIiU0
V[=T78^5McGl18z6_KZT_<1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@e
!i10b 1
!s100 >d``HWmNPD0:9h2Ja1oQ[3
!s85 0
vBUFG
IaMz]BPM@;2HU`fTzOFZG<0
VYX]=iOU`23=cI?2lfR6YY2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFG.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g
!i10b 1
!s100 g9>PH>aD=@PJR;im_ZCYO3
!s85 0
vBUFG_LB
I;VUh_A1VjCnzdSzzGkmeL1
VQNDLA=NhBTK@QHjhd3`:>3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g_@l@b
!i10b 1
!s100 9?RFX9`jPOfCFfzk]lKgL0
!s85 0
vBUFGCE
I>=UnZ[3ajU@K>Zh1LS0l10
VV>4^N:AZVnAfELRmSHgAe0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e
!i10b 1
!s100 CQ?5N>NEdlW7KMKbWPoOP1
!s85 0
vBUFGCE_1
IKcEOhB?gjMG8i:gK2`N[@1
VIB>FeYEZ?^U4WXbNE;Lh]0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e_1
!i10b 1
!s100 E;FPTT=O7@80j0Af<IG_H3
!s85 0
vBUFGCTRL
Ii[1iCV2G0@@O3z04F=k_]1
V7fR>JnOFn8hOlR^3D;Me:3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@t@r@l
!i10b 1
!s100 lAIchUJ=<]ahHff;me;od1
!s85 0
vBUFGDLL
Ic2^ebD<XU=K8Y:DF?@:<h0
VfDHNCf`?A2M>Nk>YU]9bG2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@d@l@l
!i10b 1
!s100 N7OkIffEaCKPJAL^cUMmf3
!s85 0
vBUFGMUX
IEU[H_]8XUn7A4cc5a2l7T2
VPoHOZ1O;96VIjYgJPzFoJ3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x
!i10b 1
!s100 VdOM0cP0]gVVM?Ad<zEN^1
!s85 0
vBUFGMUX_1
I91U5]^K5m[h:Ue]dBPcF<0
Vg:e34En@I^L@lz5<e0On41
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_1
!i10b 1
!s100 <fiQnI;EVeMCib82`:::@3
!s85 0
vBUFGMUX_CTRL
Ik_Si^R7@JHnlZdE9X@cTE3
VFn]A?Nf>Pl=E_XQYOi3P<2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@c@t@r@l
!i10b 1
!s100 J:3HmI:RhG]3UFjbODZOe0
!s85 0
vBUFGMUX_VIRTEX4
IN]8CkbV36mj^^2`^]^<>N1
Ve=nm?K6oZNlP6f@`6zPj23
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
!i10b 1
!s100 DeAj`T@]KR4P>zHDWSAdK0
!s85 0
vBUFGP
IgkAG]k:LA=O_R]X7cUDU]3
V>7e8n8RVWm4;bC869_[?T3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@p
!i10b 1
!s100 G8?7I8hj6BDz2kIaQW<Dz1
!s85 0
vBUFH
IFd1N2fGjX=@WJEmm8Zfb52
Va47e@Gdz<_2=cCi2HRj4G1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFH.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFH.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h
!i10b 1
!s100 eM]?_NK6XfW9K032R<4GH0
!s85 0
vBUFHCE
ISYk1_JFWkWj<O27i=S8_[0
Vl<P5U9I_l^8FZgfG878Ck1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h@c@e
!i10b 1
!s100 <2IQFN7D0GfAdmH^]0lTG3
!s85 0
vBUFIO
IJ0RR>;QVgAXTb=1U1`n362
VCH>Kg0cMAa0I?=]KfkCF^1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o
!i10b 1
!s100 0I8Vn7[]ib_MfiooLLEC33
!s85 0
vBUFIO2
IcjOJolIo?YISCU:hiJ<n?2
V9>5a9`fZe3<DEH9M0NIVz2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2
!i10b 1
!s100 jjlP8R9F_iz1dWSf<XnS:1
!s85 0
vBUFIO2_2CLK
IleWlXGBH]oBn>z0dT:_F;0
VHWJ1I`INS?cWZUaC;:MmT3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 V7jhJ8j=D@b9H2QNI7S]i0
!s85 0
vBUFIO2FB
Ifz;:^@G9E;o>GhTHQVC[m3
Vzk[@STcJNa7Zo:m]f;T=M3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2@f@b
!i10b 1
!s100 ezE;cR__Jn84mHANR7QkD0
!s85 0
vBUFIODQS
I^KnzG<E4lK1@58K];zST;1
VO?PdDWEE7A4e0OALebIm^1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o@d@q@s
!i10b 1
!s100 jceOTFZHMg3Qhm?1o7L_N2
!s85 0
vBUFMR
I6JO:b3MgoMHUf4c6PYhji2
V?<1z84kRzG9H6h@1oD0d:1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r
!i10b 1
!s100 :da6lJRRTALVEOPLVT?Se0
!s85 0
vBUFMRCE
I;EQXg1oga;VXWY?laI6m@3
V2V:9gmGe5[z[_4JRe]8of2
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r@c@e
!i10b 1
!s100 hXM:V4Ji?demfWWHBbk5l0
!s85 0
vBUFPLL
I4]k7l@]7FUinoljD?IDb<0
Vi_NE>0H[SUd>HWLN>=Z052
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l
!i10b 1
!s100 Oc:FeT`bd9S:I2AWfLeU^1
!s85 0
vBUFPLL_MCB
IkNXfhj1IAZ5a:e05T[1g21
Vgn0Tjj5>Abb>OUS=;iEB51
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 cBd^KBYU0i@GKlnzTOj7b3
!s85 0
vBUFR
IdNkR:dhh3SRaH08[cE]K10
V4O5D8ekG=c:aC46F:;`PJ0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFR.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFR.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@r
!i10b 1
!s100 9dB@K2oZSDM5ja^03z?S?0
!s85 0
vBUFT
I0^_0l^W5j><?7h>7PzKkI0
VM71K;LgMZa<ASb4T57X_G0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\BUFT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@t
!i10b 1
!s100 ;d@?3Y97jZm?<:lSETUVf3
!s85 0
vCAPTURE_FPGACORE
IVDZDdLJMBDz2klRU;ieQ=1
V9EVISb?<`7KkRe>B95GmB1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@e
!i10b 1
!s100 FcdTfQQV^<K`65;En4RL@2
!s85 0
vCAPTURE_SPARTAN3
I@9QQhUYiK9=A52gz83?Yk2
VmefV@4mL_jo@2lkIFmz1M1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
!i10b 1
!s100 dmB1G:RzX<e:b_[XZKZ=;3
!s85 0
vCAPTURE_SPARTAN3A
IojTOP:D[VBNOF2ZgamnHa0
VaCima7cDR8:H11U]<C5kB2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 bG^f3AKhW2MQU0@ZPEd;T2
!s85 0
vCAPTURE_VIRTEX4
IdOO@7:YK5KLVccbFdNE5`3
Vff<U=n>zoD_O6O^RATIC_0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
!i10b 1
!s100 zU?ejlfbHl^030eJOBN@G2
!s85 0
vCAPTURE_VIRTEX5
IZm]10Um`<zeck1zZfgBLZ3
V2Sd[e5D<JH[GWFo61FJ<[3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
!i10b 1
!s100 ?2Y<fgX?[ZZW<_TNIoOBT1
!s85 0
vCAPTURE_VIRTEX6
IZ3bR?`fkzQ2TKh232KkDT3
V9EQ@e4Z[m2dg9`cAAHa973
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 BO]bj3g51ne5eC=kR^K9m0
!s85 0
vCAPTUREE2
IX7;UK9[;dPC:Y;;jfo;M70
VIbV_koVzzPJioZfF;ne^F3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e@e2
!i10b 1
!s100 2STb[`BQ;dZZGPXYKUK`82
!s85 0
vCARRY4
IVD2n0;zKKC8j`Q[ZNSA2Z2
V?LdczKYOgVL6aQc[Hf<5b1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@a@r@r@y4
!i10b 1
!s100 ZPBIGDfhfNgL6QVe:7fE80
!s85 0
vCFGLUT5
IO`dJIVzMcEP@1@2Fa_4jl1
Vd3WZ57>Ki1i3fDUXGlo`N1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@f@g@l@u@t5
!i10b 1
!s100 d=J:<Ydf[NQRh<UXPS[>b0
!s85 0
vCLKDLL
I3QP_L[1_^hekmY@2a=ZA81
VJ61@OJK?:R=DmAj];JVzU2
R1
R8
Z14 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
Z15 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l
!i10b 1
!s100 82<FABl<ojmBV>d_;oFkB0
!s85 0
vclkdll_maximum_period_check
IgijXB4fmJiS>Z_HlQ<[jm3
VELgzKg=^3Hz`7Ejmnf29Q0
R1
R8
R14
R15
L0 450
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ^TGzd[6?KCVz`BV0_njho3
!s85 0
vCLKDLLE
IN>:o1To5]ZNHFIz;B_M<M3
V15f_imW6E_Y[;ARZ9]OBM2
R1
R8
Z16 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
Z17 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@e
!i10b 1
!s100 8H6caQK[;B>aoO5=5W>ae3
!s85 0
vclkdlle_maximum_period_check
Ia16GGb8@nIC9S>BA[=6h_2
VTjeC?OZTjnO_dg^]noOz72
R1
R8
R16
R17
L0 477
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 P`J27F>Xm42`InKg5alik3
!s85 0
vCLKDLLHF
I`ciFO7OJIK>h;nk<JE?:c2
V3TJWMiJ[7>HdZY4]?^Kf22
R1
R8
Z18 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
Z19 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@h@f
!i10b 1
!s100 _DzZm;4a=?==`M`TfoMb<3
!s85 0
vclkdllhf_maximum_period_check
I<`W>D6[O@RU9JMY<DW6Og0
ViG;^Q`R93hE>ojW`T36@G0
R1
R8
R18
R19
L0 425
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 `BYWBbdC`93BLZ^d]QJjh0
!s85 0
vCONFIG
IOXVPI@>;CHiHb8kk7Meo80
VG9fRSN7nb^P:WD_Ykz2Vg2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@o@n@f@i@g
!i10b 1
!s100 AYfC<69_lDd^Q:omkl40<0
!s85 0
vCRC32
I9m^421=72VJFf]z=oPMJc1
VH]7KegD1dfjWYohBkX?Vh3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CRC32.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CRC32.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@c@r@c32
!i10b 1
!s100 a^:mnFhEOKeOAb]8i:g<13
!s85 0
vCRC64
If<ig5TAkXeL<9akjkJ[?V0
V`h2L6FcjMlonXU<9OWA5C1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CRC64.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\CRC64.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@c@r@c64
!i10b 1
!s100 J8i<_hUceII1F6znU<`<B3
!s85 0
vDCIRESET
I9TYl5=L80KBSL[ETHEXHT0
V51XAl;j1AL>nN`meBdX:a2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@d@c@i@r@e@s@e@t
!i10b 1
!s100 zenSMS5S5XmgTIl1]fgKM1
!s85 0
vDCM
IkEGmB><LHB<<Szl`G:j=^3
VYRm]k?<ZoIF^:z<Rmd2:f1
R1
R8
Z20 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM.v
Z21 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@d@c@m
!i10b 1
!s100 lH4jLNPK1Pd0A?;V^;V1<1
!s85 0
vDCM_ADV
I]B8LVIDmgXT1UG@Gi9W1T0
VekT=kP7Mk[R]hgAY1`kK83
R1
R10
Z22 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
Z23 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
L0 72
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@a@d@v
!i10b 1
!s100 2BK43QoBfJnagfAIBBbGm0
!s85 0
vdcm_adv_clock_divide_by_2
IzN2Xb8z;SbM:8V:NgGV?R3
V;HC<7z;UY>CDLS>eJ6a=J3
R1
R10
R22
R23
L0 1564
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 IXPFj5H^1mgX9zTNICM9f3
!s85 0
vdcm_adv_clock_lost
I6^3k<Vi2AgHVTj2L7bE@02
VAR`8lfA;@46R3<Gh7Wo>l0
R1
R10
R22
R23
L0 1628
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 L<<dc]XHc1eQFOMnX92k[1
!s85 0
vdcm_adv_maximum_period_check
IG1DJAg6Tam96AQR[a<0`k1
VbT7c2U@Xkfo@WO7FK3Oda0
R1
R10
R22
R23
L0 1604
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 UC3GYe8NfXRP_R0J7>1AM2
!s85 0
vDCM_BASE
IdMkPND00;16Q_cil1@UO20
VNXVem7R2GnfC0m04OU^Fz2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@b@a@s@e
!i10b 1
!s100 :03bF51TK1Ya4JC6K3FH_3
!s85 0
vDCM_CLKGEN
IU<dcLj;Tb65mdiIY<gNao3
V_1Z[h7VC^@AMVc3LY8kS:3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 >G@BHoJ9T5_3:S0`cfh3M2
!s85 0
vdcm_clock_divide_by_2
IHHKZKfYTNZ4]6afa@jIf83
VJgTmQ7aUZXjAFmED;SD[23
R1
R8
R20
R21
L0 1339
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 dUzaePY9ASddm:_oA[U4J1
!s85 0
vdcm_clock_lost
I730XT<odMe8^0B[jYZJ5P1
VXgof>MDQX`a1jZCg^XIGB3
R1
R8
R20
R21
L0 1402
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 jD]jL9H94dZN3;M4I[SS02
!s85 0
vdcm_maximum_period_check
IYg4iUzBzBD1hH^DNVIdd41
VoIHmbnECMBLC`Aj`4cWj43
R1
R8
R20
R21
L0 1380
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 :dDgnN:H]^IXzFiVMV;5W3
!s85 0
vDCM_PS
Im9ef:M?N:;C0KjoFEeFKI1
V<QV0?kkn04nB[>UjLUhOD2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@p@s
!i10b 1
!s100 1kEbA>G;5[894>Q15njS42
!s85 0
vDCM_SP
IG0aJm?^ilMKS7b8^EflZz3
V=O?0n2;5oGabzQN;P4WHQ0
R1
R8
Z24 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
Z25 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@s@p
!i10b 1
!s100 41h5E840_VJN9PbK<c5lI3
!s85 0
vdcm_sp_clock_divide_by_2
IoDjO9hiTJof4I7[knijG:1
V1fo^SUQn]?IPj1WDInozZ3
R1
R8
R24
R25
L0 1127
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 `:6;?d2Kd^iZzNbOQ>VW:0
!s85 0
vdcm_sp_clock_lost
IN1aA?Hj_dAJPZUiDzk;_]3
VGfWYcazaKDO6c>M]cUcV30
R1
R8
R24
R25
L0 1192
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 R5gBcOYPeRN;F3E<0VP6D1
!s85 0
vdcm_sp_maximum_period_check
II_Aaig`]HfhoKgUVdz>kU2
VGi;Lk7UB[cJH66Hk=d2me2
R1
R8
R24
R25
L0 1167
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 bQMeE:M:>?2d@Z=nGB6Db3
!s85 0
vDNA_PORT
IVWmSiUjK8;DDV=V<2j3CQ2
VAMO>>4IL=ZLYXQjOkcXXG2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@n@a_@p@o@r@t
!i10b 1
!s100 QoT4C=^U_5@zf4l<g:fi;3
!s85 0
vdout_oserdese1_vlog
IRmCYbDJ4O`d@<i]YZhAT?1
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z26 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
Z27 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
L0 2572
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 N9gmJ5P3m<2EhggmdG97X3
!s85 0
vDSP48
IWgc6fj=07H6FS32hRRSe_1
VGaHY@0BB;m_W_kB=5Z:i>2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@s@p48
!i10b 1
!s100 _^dA^:O<<G=ERi=m@VUY?2
!s85 0
vDSP48A
IQ3U1UU]X5<>^0Ca@?@gDB2
VCck?=A0Xi@bVml98_X38R1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a
!i10b 1
!s100 P;@GKUnOX;h8QQ@H[1YIn1
!s85 0
vDSP48A1
I3mEAPE5BOkC:nYj:>AZMU0
V;9mB8NV4Q;>l>_WkGaznU3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a1
!i10b 1
!s100 ;zPb^QI0QSeI9Tagdmkh60
!s85 0
vDSP48E
I7nc7VI]:l[66KL5V5;7Kd0
VePAKNd2::cG>9g2@PV??Y1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e
!i10b 1
!s100 WE>HFbez]hT;nJ@:oMC=o3
!s85 0
vDSP48E1
I9k7[_FF;U0D6H@Z=2@3Id2
VfHRQQ160X=[MKe6[:c6PT2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e1
!i10b 1
!s100 ULPV7fKgcPbML`>LC8PGT0
!s85 0
vEFUSE_USR
ISAkSI4Ab7h`1e84f>O>fI1
V0DH@lzO>N[zzImX1LI<in0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@e@f@u@s@e_@u@s@r
!i10b 1
!s100 3Ub;27oADcRf4AY3B9B1N2
!s85 0
vEMAC
INX?3TlaZ@WK2F7UFI^OTh0
Vz`XWW7Q<cT43CSJHLSgPb3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\EMAC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\EMAC.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@e@m@a@c
!i10b 1
!s100 A[:d<c;UGjE4_LSQGXkjG3
!s85 0
vFD
IWbe[U36CKEdd4b?KE0Al70
VXhf7l^:0CGoE9RLD<]i`?1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FD.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FD.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d
!i10b 1
!s100 :3PMU<OJgIbn__?OG]g0j1
!s85 0
vFD_1
INMFjbETWmdZ1ziQUa5miW1
V8Vm@5G0]Y;:F[WJd?>d6O3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FD_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FD_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d_1
!i10b 1
!s100 I84<41b:L3[jl`>Aj33;_1
!s85 0
vFDC
IQWAj7AkNWT[Q1BdZ<>KIa0
V@KB=^o9gYAdh8fZJ]FI9z0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDC.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c
!i10b 1
!s100 T`W1^MJ3jB>bbHe=@kdl72
!s85 0
vFDC_1
IMJ4Cd>=[<Ijf6`^kNPRD40
V9990NRl@<Sz[`ezZDmK;X3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c_1
!i10b 1
!s100 M1DM1aKPzNBg7f:YXfl2=3
!s85 0
vFDCE
IlDdM1ChnU0U05F@E0MA0;3
Vh8nL=a3ccf`9cWDjLhUNn1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e
!i10b 1
!s100 >@]kMEd[2f8c?ii4m]^mE1
!s85 0
vFDCE_1
I@W`9oHzQ>Nf2=:[CAZnH10
VY:TG4ZCa6j=@ege]XXa9H2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e_1
!i10b 1
!s100 MLBYWTdBo1T8;J:738hHV2
!s85 0
vFDCP
IfI4G505^eacS2JIY0S6:R0
VS^J24k3zdgVbS4dUiM5=l1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCP.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p
!i10b 1
!s100 VO7PkGzXODilX]VK`ScT00
!s85 0
vFDCP_1
Iff3Vcn`EWIRM1lE:SSQYa2
V74CG[PfC9QhVC3?GbW=DR3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p_1
!i10b 1
!s100 45lgLhPJ9EYhm^a5h1gbN1
!s85 0
vFDCPE
Ibo]J8kkIXhLETdW2_]3Sc3
VKGZ4Mb[j2ZKlSFAn14JY=3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e
!i10b 1
!s100 5l7X6zQ<KY5FBB4Z538zT2
!s85 0
vFDCPE_1
I^_iMEG8jGj=B?lkjn=_Pa1
Vz]^DlQ[mF?]ZU@cgh7HcM2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e_1
!i10b 1
!s100 >X8HdecQI[DYf4_fT?GQg0
!s85 0
vFDDRCPE
I^mA=@aJ2CHdH@[15U8O1>1
VP9WKYiH9hzmX3^5e@6m]70
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@c@p@e
!i10b 1
!s100 YRR9_8[Bn@a>lSJTS11Oo1
!s85 0
vFDDRRSE
IEhN`k=eSFH262g5n9`b?F2
VhCcDKleheM6hFAhHgOXkF2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@r@s@e
!i10b 1
!s100 S1B8z[AZ`9`o;Mccf08i=0
!s85 0
vFDE
Izm<=f_4c1MBROK5<57j2G2
VF0[eh2;TkgCeFLfgRYiSg3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e
!i10b 1
!s100 ;@5FR:cADiECXzO?=WVz_0
!s85 0
vFDE_1
I9o3MjJS;TYVGAf7:oRH1o1
VUo:B7LzMSBZCM3_hL3I233
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e_1
!i10b 1
!s100 UfG4A06cde=DO1[ShZ6f:2
!s85 0
vFDP
IfPIRFS`oJRoga6<6>eOX?1
VmV^HX[@AKb]nMZ^F1YfL42
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDP.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p
!i10b 1
!s100 J25d`jdg5i2GFJ[cobl1h1
!s85 0
vFDP_1
IMoFb`P=d1SRIJ`CFJd:H`1
VQA_>OoYAdGoWzYV6?eMgH2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@p_1
!i10b 1
!s100 fJk2V09fPXEH:nKhoCVez3
!s85 0
vFDPE
Im<2`_@h?`dA>ZCoWU<YJZ2
V^]Z^e_PCMk=H_WJ8Xg4iA2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDPE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e
!i10b 1
!s100 4heHF?d^]f4FjX_d9G0_[3
!s85 0
vFDPE_1
IiPH?RG[UNn_2V]o4]eEjK2
VJE@_6fS9PUJ485nn:EPhB1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e_1
!i10b 1
!s100 =7E_;<0ETBG<i8SBcYUbn3
!s85 0
vFDR
I3fmHI_HX7Z;;4[2AJ2z7B2
V<>GW1mjz]zY2lY0l`BlS11
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDR.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r
!i10b 1
!s100 ?P_nJRO9mHgoL>6fj1H150
!s85 0
vFDR_1
ITe;a4U>a3:DRhL[beV0d;3
Vbczd[ik>PeZX]n>LiMdGR2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r_1
!i10b 1
!s100 BzPhOEGU6cz[<I4Bc=eS91
!s85 0
vFDRE
I@C<F@RQF7zj[_60AzPgl12
VfXCJX3RMN?UF0DH:3Afo`0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e
!i10b 1
!s100 dI^5G9FIk2cNlQF7>e`V31
!s85 0
vFDRE_1
IA9AR]S`BT8hc]geWg@FfW1
VKHJE;SeojNCgWTBb^SJ9C2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e_1
!i10b 1
!s100 0_g6;SZ7<@5fS046g;CVS0
!s85 0
vFDRS
IPLXN5nRF0ZPB6jo^:941k3
VfnZ1<l:A?6U;PfOcbDLoZ0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s
!i10b 1
!s100 e2VP9P7o[c?eYC=8MJ3=71
!s85 0
vFDRS_1
IBAMWSU=86[ah95ncCZ?P63
VREHmMl5k5?JB=zZzEPAEj0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s_1
!i10b 1
!s100 BY=Y2>38^ORfgBODk8PEj3
!s85 0
vFDRSE
IGOG71O6nNV:dAiBS0iIZS3
V;c;PjD6FN6J8c?YgN29^l0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e
!i10b 1
!s100 XR8[Sg3<S4m42LD`kFW^f2
!s85 0
vFDRSE_1
I_OOBf3KY6ZYN05f:ICc5f0
VG[zC1X84U;fNZQUa=]Hlm1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e_1
!i10b 1
!s100 J8cPA[fL[Je7RXlWUGS;Q1
!s85 0
vFDS
I`MPUIA99h?X4CW8bUKJMV1
VXbGmTfQTTF3df@G4:`H`?2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s
!i10b 1
!s100 >iI3FmzgITMh1n^ZY>MNW0
!s85 0
vFDS_1
IBb1]Gm:H]X0HhB3`hJMVd2
Vd=a>Aa=d6]F7cR>o:GTi_2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s_1
!i10b 1
!s100 KE1`548=BPFOS_EWB[EE[0
!s85 0
vFDSE
IQc3AfVIHK4^@AQ7=k[kHe2
V>=O;PkM:b=bkDG7XQ3c>A0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDSE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e
!i10b 1
!s100 I]jN2Cm3im<E_eTmn;i`42
!s85 0
vFDSE_1
ICFWfh44QZ1JNHiD?dn9hR0
VO[Z1?@Y;bzEJfGK`<DKV^0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e_1
!i10b 1
!s100 7;jnDGF]NNi]PMLnPE_8?2
!s85 0
vFF18_INTERNAL_VLOG
IXoz][XCkfZhn3Rg8mK4cV0
VFM[k>E1Om^2XS<IZ6F_ZJ0
R1
R2
Z28 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
Z29 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
L0 201
R3
r1
31
R4
R5
R6
R7
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 =VJ[S4AAWlM9[iCIVJbFZ3
!s85 0
vFF36_INTERNAL_VLOG
I:[?DJDS6=;IZ_MFokH@TY2
V:75U1E`V?iRMmkLl7ZNRm3
R1
R2
Z30 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
Z31 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
L0 215
R3
r1
31
R4
R5
R6
R7
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 eicjz@LJ[9ZNMl4Ol7KH[3
!s85 0
vFIFO16
IXVNEg5AimkU_N]IzKN`XC0
VJjKYzmdal6=JjIV<T?6zJ1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o16
!i10b 1
!s100 d7T_TILFnkH`VLYA2Og[e2
!s85 0
vFIFO18
IH6FOQZ]hE4VRhVQ>@6N;d2
V=B>HY]YdI7fDn3?2;^SAW0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18
!i10b 1
!s100 ffBz95;GfH;iP^a]j4=[Y1
!s85 0
vFIFO18_36
I:@UFH3JdmgF3bClj<>Xzl2
V^7^D3UK]NGiHizBY@1flN0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18_36
!i10b 1
!s100 _Lgn<SVHo7e7V85k7zgKc2
!s85 0
vFIFO18E1
IZS^0WVGbm>j6a>6NM`lOn3
VS6Tn6JJfiaMj[b@93<bcc0
R1
R2
R28
R29
L0 48
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18@e1
!i10b 1
!s100 ZN9AGZAGaRCRTZYPfdnbS0
!s85 0
vFIFO36
I_FAi[RDbSCfMGGaiBo5V90
V<?WS4lOAfBI<0_Bj5eI6b2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36
!i10b 1
!s100 a:5efTVELAgIP^14ZQ5ej0
!s85 0
vFIFO36_72
IDAQ9hG^inB;b?1dz[V?f80
VCUGS9]4ZN3BL4:kaC<zI01
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72
!i10b 1
!s100 >C:Q?=dF2=eV35a0l63`13
!s85 0
vFIFO36_72_EXP
IZHNjX4@aU482A7Sb>XSXg0
VAeZkXl;^3T71Pazn`zbBI0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 =bWY>IzW9NBf>k03n8oBd3
!s85 0
vFIFO36_EXP
IMO[BeX@<ni^I;]RME>?BF3
VUT]jMz`Gh^eb^_YgCKh=I1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_@e@x@p
!i10b 1
!s100 kKeGVAYE^aeE2jNTkQZA73
!s85 0
vFIFO36E1
IAIR`[];d>BcB<I4Bz6;Z_1
VH?Sc[LK9:<280>m^:VPCT0
R1
R2
R30
R31
L0 55
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36@e1
!i10b 1
!s100 2D7`FHjRhzULzc>;aB=Z13
!s85 0
vfifo_addr_oserdese1_vlog
ImT^RAZ5m6JA9KE]WCMCj;3
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R26
R27
L0 1997
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 PmK37R=]mkgT=W>kAWi3M0
!s85 0
vfifo_reset_oserdese1_vlog
Ic8fQgSz[FW_0>NYCYaXJH3
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R26
R27
L0 1792
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 `Nf_GBVa61cSz8FSnS>e=0
!s85 0
vfifo_tdpipe_oserdese1_vlog
I6[EHlkdRf8CEz;Nl1M8hS2
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R26
R27
L0 1591
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 bM:>O21`^bOO7F?E3R@060
!s85 0
vFMAP
IiB1TF1:[UW04G9`gN1iW01
VfGNDC;R9AMbGo10a^]2Eg3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FMAP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FMAP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@m@a@p
!i10b 1
!s100 R?N>S5hJXm]UbBTi5<CFW1
!s85 0
vFPGA_startup_VIRTEX4
IVnh0g__=:95HKLPLB_eJZ2
VmdTY9@o@1iZ[^JPjM>NC21
R1
R10
Z32 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
Z33 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
L0 1329
R3
r1
31
R4
R5
R6
R7
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 UbHGc7MYa2c5cERb>6TYF0
!s85 0
vFRAME_ECC_VIRTEX4
I@T0i4E_Wg=PWcd;ij17iT0
VSzN3P2aWEiiW42K0K3MfA0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4
!i10b 1
!s100 ONN]P;C`zkY6o=bZO9WlV3
!s85 0
vFRAME_ECC_VIRTEX5
I;7o;d6oaAN4bz][:n[5iM1
V;SfLj_gKVEiWH]JP^4G6]2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5
!i10b 1
!s100 NQd@fK0Hgk_Tkd3cze6JG1
!s85 0
vFRAME_ECC_VIRTEX6
I<FL73F7:JiJ]U;a5ZVNiZ0
VP6?gb3mRHm8aTM9YG6dS=2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 JR6<J6ndWbM0IQ6:3WY@23
!s85 0
vFRAME_ECCE2
I7[8EH0he^4Q04hZmLQCWl1
VUQ8[S>1[f>ZNn9>>BJ5Vb3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 VEN`GAeG;V68KECLAVGSY0
!s85 0
vGND
IC>7a==laZP`i_RmMQ]f>=2
VkoFjKGfGfKzb7oBE1aG?:1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GND.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@g@n@d
!i10b 1
!s100 @m0C:>?=;Oae]09eT6AWZ3
!s85 0
vGT11
I@:V2YUYVUAYbOQA5G3JYA0
VLFXzN]CJG=^1g1eGJX5nf3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11
!i10b 1
!s100 C]Nl@W7D<WTijkNa7a7a21
!s85 0
vGT11_CUSTOM
IR_jPgijXJ3>ZOD?9Rm00=2
V[NLc@DXEVjBoP0ITNA:2N3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@c@u@s@t@o@m
!i10b 1
!s100 A@V4T;YMH>zhijSG9fbaD1
!s85 0
vGT11_DUAL
IUn^829nmo:f6nl45g5Eda1
VJ3G:7lDe^d^BBfKi8jDZO1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@d@u@a@l
!i10b 1
!s100 W:CRcUFWi:LlG5J]bjii62
!s85 0
vGT11CLK
IleUYk^YzVB]@W[PG;9EPQ2
VM_A6BOOVEmanVn;OGRJ>20
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k
!i10b 1
!s100 dBhTKlCGYo:RY1kL6eF^d3
!s85 0
vGT11CLK_MGT
IohO=fcHjAT966<bTPJfeW2
Vc:WlII]=o;Zazhl7Tm]=G2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
L0 20
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k_@m@g@t
!i10b 1
!s100 H>30_nzZTjH@KSzmal40<2
!s85 0
vGTHE1_QUAD
Im3K:Q[1n?=67WZ78=2;ez0
V8nP_inFgUlBMA3>OkO<n]1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 FZ^WYlI2Jb@EUC]o=<dck2
!s85 0
vGTHE2_CHANNEL
IGAD@IACmUF<0dbil7LLoM1
VfczP18l64_@kDJQo1eN4R1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 UN0FZf7kCK^KcVTNOP7R23
!s85 0
vGTHE2_COMMON
ID[h7XF@Uee<OQgZ`<^<Wn0
VBPc=oWBRVfG5[GGE=kB<Y0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 HZ?j;BMgJOadASUBS<c4<0
!s85 0
vGTP_DUAL
IURYPXll4NHKHP4[0X@6EG0
V]9[48>I2N37zC3W^V_R:o1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@g@t@p_@d@u@a@l
!i10b 1
!s100 Vhao]jjm`mJaInSfj:@;g0
!s85 0
vGTPA1_DUAL
IGzLO5=kn5e@ghJW6D@b<T3
VT0WXVNO54T1LS[kNN4T0]0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 ^Cn9413gK8Eo1?U8F=N;N3
!s85 0
vGTPE2_CHANNEL
IC8Ie7JV:41AdE[D9o7XAG0
VY;>IPEKkaED_UN]YgHG^I2
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 zfa@m;aZMD3D1:jbdN^461
!s85 0
vGTPE2_COMMON
I:h4c8i78fn9fRZOF6R2I?1
VOkM_?bo1OA1_4cZm8g[482
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 dazG@e<NXDhZL:g@^OF`G2
!s85 0
vGTX_DUAL
IMVi9k9`:c]Qh?<eEk289F2
V[ozf[m6TRLn`_3cRb=Bm81
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x_@d@u@a@l
!i10b 1
!s100 LNdCkJ8c22`O_8dUMG4CW2
!s85 0
vGTXE1
IWNDF5GeG1XRm4NzLfj_X]3
VLnNYBR80F>6hDgCU?_2ET1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e1
!i10b 1
!s100 `O7^AYQDJ8H>CElO42QZ40
!s85 0
vGTXE2_CHANNEL
IW5c^I06CMPjSaafLM5e@:0
VLG0lQZ1a6:US[]7oZn2XT1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 NXJaK@BZnUFe]ifKM21Ak0
!s85 0
vGTXE2_COMMON
IORVTe@NzRV0L`D]9nV=<o2
VdabN1eN19DA5NmFD=GaG@0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 8K2`2b5Kf<f6kO9fgTbEd3
!s85 0
vIBUF
IRChTKZTEh:QgKmKgkJoRl3
VFa[m`8924?LF__:;lCfeZ1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f
!i10b 1
!s100 _?7b]W9Z:0V5g?`n_=O[F2
!s85 0
vIBUF_AGP
IK>5l?S7:7h8fcB7n0M7TO1
VF8LY^g;]JQoWd@]`PdjJK0
R1
Z34 w1364341833
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@a@g@p
!i10b 1
!s100 To5]]g7F`Q;XJMI9MgCf42
!s85 0
vIBUF_CTT
I3oBPeI=aoS];0Q;14=@OS1
V:`AZjkPKl_XoLHPfA:EK^1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@c@t@t
!i10b 1
!s100 FB>K<i;VG4j`TYjg00C]n2
!s85 0
vIBUF_DLY_ADJ
IKVYno9eB^EAPCKS3=ERfE1
VXz[OjkD:G@c1j;6HzQLcg1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 hDR=mI5XeXGobGC_X7VE;1
!s85 0
vIBUF_GTL
IlFo:ZIYL@znEKK<m^2LSo1
VTFa07KJEMJP<dGWZL9SAM1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l
!i10b 1
!s100 j1gd[>gEIbOmAjbO3;`fm2
!s85 0
vIBUF_GTL_DCI
IgD==]08Vj[SlP9;Shl^:P2
VYWKnW5HaNBkLbI>k^;EKg3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 ^f55dmPM54>MZ^GC5g3NA0
!s85 0
vIBUF_GTLP
IQTTEZTY`34V]TEYi8HEQk2
V:M[?ik=>VG2j7^h;71gfd2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p
!i10b 1
!s100 KS^=aBPgJbKdj^nXLL=5C2
!s85 0
vIBUF_GTLP_DCI
I[3YHYmQLo[?J7?KMEa[:i0
VPCz8T;R9PHJ=l<zJMk6do3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 d=k5eRYaT@HI6f05JQLSV2
!s85 0
vIBUF_HSTL_I
IMW7NfMXA43S?OFEf5;5;Q0
VBNDUL?:QJ6WJi3Y6]zHjD2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 X0WYlSWMRJje3X=C7J`Yc0
!s85 0
vIBUF_HSTL_I_18
IbSM7<Yok_8V^n:`z2WbNQ3
VW0XHA^@^SOmQcV9bZDYAJ0
R1
Z35 w1364341834
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 132VW_>X1QI21l?hmJg2>3
!s85 0
vIBUF_HSTL_I_DCI
I562Lk4T_lfG<0;M@Ifh2X3
VNgaANY;MhPA<jDLmLaTd10
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 33H=Sj4N1WIAmkIi;PP5Q3
!s85 0
vIBUF_HSTL_I_DCI_18
I1;4LMbhmmPjWmBEoOV9zc3
VgzEzBUI5:BPVhYcJB:zfE2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 Pi]nH_XTPW7TB7iDA4mAU0
!s85 0
vIBUF_HSTL_II
I`]N@zmMedlJ0:jiS4cP;F1
VnQ4M<6WLGb`d;3Ub9AgAX2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 M7^T9FNCO?Ym?jT9lW[1j2
!s85 0
vIBUF_HSTL_II_18
IL<:eU5eP2iJ]>O6JM<VdG2
V]]8J;dMN`n>M`N?jBK;lK1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 c0UJSozAWJb@R@P8d`0mc1
!s85 0
vIBUF_HSTL_II_DCI
ImeZoh6B@4jCcdQa2a<`@V2
Vj1D81a8zAgAG36;h=B;kR0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 8o]cUH]M8:nzRG;;einOn1
!s85 0
vIBUF_HSTL_II_DCI_18
IgYWMhzn;SL3LfM4SYd?=z3
V_R8Wl1<oKeV7PYgmSWz:10
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 ;ijd^Kl^<?XhT0kmNQUbS0
!s85 0
vIBUF_HSTL_III
IF[?;;UG5hMhmWjfYFkeCm3
VmXHTYl4_C[=[m?T_2Mi9:2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 zl_c>4JSn6IZNIhD3CYA]2
!s85 0
vIBUF_HSTL_III_18
I:e<1SN=oeV^R3P7_c8SHa3
VL:1_b5N[CdjGPj?@LDJgV0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 ]mAbJaiBf75Gce<>e9<K[1
!s85 0
vIBUF_HSTL_III_DCI
IeIPAJlMkCPE:6G4EG=Ajb1
Vc0=RTO;jcil]2H4B]UL5b2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 7eT>E6Wmk@G[7fA_Y?WmX0
!s85 0
vIBUF_HSTL_III_DCI_18
I@l=jCkOBSegczR:HgIB=d0
Ve^H8e4EBSdJ7_WOA9KXh83
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 h5H16i9F?7@5F>2]CW`^U3
!s85 0
vIBUF_HSTL_IV
INe?j<Gaa2?bEcQYDGo@mO3
VnWcBk<6c8^E>`B]NIW]E`3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 Pm4d_dUMijE8_`GJVdnz>3
!s85 0
vIBUF_HSTL_IV_18
IMS3A<`6T^D;7GM?a2=R3K2
VQmj50Kc_PhbSCdEZmOiLl2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 KQ2cBdj[hP=Z:z>3W8TAI1
!s85 0
vIBUF_HSTL_IV_DCI
IJhfW31=ZJI7TO5Eke8A4_2
Ve44GWCF_DYigAV;nL6mDX1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 i2NoLYdEePZXb0i3PfcDD2
!s85 0
vIBUF_HSTL_IV_DCI_18
IW1LoRRmb?6T3j`HXFBn661
VV7iEd7@;90S[f4keU>QYB3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 3IQ5XoAPaooO^==GIzN_Z1
!s85 0
vIBUF_IBUFDISABLE
ID;?g4NV009LA8ZQo<cRWl0
V`[Qdj]3[bN>z9<0cdeBUV1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 HY`g[>=:UTj12>42nI=mD3
!s85 0
vIBUF_INTERMDISABLE
IABMdzzHM:MzSXjAU1SHg=2
V6HFbO7jA1lSXAY=EQmgND0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 fo]9YUdRnCF6PTURMjRbY3
!s85 0
vIBUF_LVCMOS12
I5YSIMBTdPIcIO4Y17=^Sz3
VWmGgY_^l6>@C58]@?FW^F2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 0<C=?ie2BKa2nb<oFdEP23
!s85 0
vIBUF_LVCMOS15
I9WjCAM7OERPU1VmAOh2Lg1
V92ilOU4eN2k6RO9<UaP0O0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 Hii?3ElCk5oLnY_Q:P85W3
!s85 0
vIBUF_LVCMOS18
IK[KHgd08>:N^EE2jA7LFk3
V@d`?6@I<Cz3R6F<GRZF>I2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 BgZaOBG>6CNd>QG2^@^Q91
!s85 0
vIBUF_LVCMOS2
I6e@BASJiB`D[8@1X:O2FL0
VjDH2j^SUEJUb^TJ^`lXE?0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 3=n3mZaS?;>7RDOo4U[To0
!s85 0
vIBUF_LVCMOS25
IzX]3c8H8MNYOW8mi5dKN81
VSz`ZYVKEi5;j;?Q4d>h7i2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 C:OMSc7L`T:fl:_MCnTQJ3
!s85 0
vIBUF_LVCMOS33
IOTg77KAR?z`cb;1dW4Jio3
VeC[S:SOZJoUIQzCXRlXla3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 SX:?SCPBoB0hTeVo9a4Nd0
!s85 0
vIBUF_LVDCI_15
ID<HP@XULTcAmNa>nOoE=:3
V5jd;;Pi@Xm1MahOblfW8o1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 z1c0[_VFSeT`=DPcma>][0
!s85 0
vIBUF_LVDCI_18
I8^`0^DG5iAZJ7OMI6Edg30
VO6R84TkNQfT>BF<1F[XY01
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 KN;?<e]ZaZ`]053739F:O0
!s85 0
vIBUF_LVDCI_25
IDD>H37N0LAUhF0oRkkaE@3
V8Shh2eEA_>e;3N`Ei32oK2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 2[7HPMl9g6RhQ]d6a^nE30
!s85 0
vIBUF_LVDCI_33
I2cOY?X]M?b09ViXPm@<J<2
VX:SL0A8b[joYHfe4QA7na2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 R<glfhP`g?OmmAG2OFZcz0
!s85 0
vIBUF_LVDCI_DV2_15
I5;fb9mzaJ>2LCM1VQ;`162
V2PDdQCo1[1d0@]k?eCVjZ0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 b`47h5U8;MbgzfAN1]h8a0
!s85 0
vIBUF_LVDCI_DV2_18
I:]XV_V:z4RfGOJh_lz=FW1
VizEH>Y;z5G[UI2;FK7LB62
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 7Fk@`CngN4QR>Jmh`G:1J2
!s85 0
vIBUF_LVDCI_DV2_25
IRPon5e]H_:agS4VkJodf[3
V?7KS;`LLW7AUBYBYgYH4j3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 YNVzogYlP0WXYPJHE`^e]2
!s85 0
vIBUF_LVDCI_DV2_33
I@@TNzV=]QO[z=`P>V2D?I0
V?ZVgbClio_@YT7@E9k]fz1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 cTbTo4Af?SOEg;gD^0hLi2
!s85 0
vIBUF_LVDS
Ib[i[ibkbU^3VDC1OA::4i0
VX[nl_`K70kHZK[R4<7R>80
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@s
!i10b 1
!s100 PPOE6bde^13EKn9l]OfOa0
!s85 0
vIBUF_LVPECL
IF?6>TmDZRC?YnOD[S40dn2
VLh@o:4R=:Uj3O[0ClnFd<2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 K?D5eg<:E27SEozOB;X2k3
!s85 0
vIBUF_LVTTL
IU:i5a@@GYIHeYbBkSPZ_<3
Vb7GQ2c[^flZZNaI8Ig0`12
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@t@t@l
!i10b 1
!s100 XOCkAh]abS:0LaTXkaizY0
!s85 0
vIBUF_PCI33_3
I:HQ8beYL@KVDTF][A]mlI3
VMK4<1WJ3f8Y6cNDO7Rf@k3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_3
!i10b 1
!s100 40FoENnO=6bWJTdk5b4QM0
!s85 0
vIBUF_PCI33_5
I7H98G:QF3Q_nNFz;:?BN^3
V;QeX89FL<oWo9NR8;Y3So0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_5
!i10b 1
!s100 T3P4d@Gk`]UNee[_]]Tad3
!s85 0
vIBUF_PCI66_3
IW3G7F`OoC@8jR[KJ0c;7<3
VC@N_6Y<AGi[O?z<o[X;nj3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i66_3
!i10b 1
!s100 13@z=F_^4d8ajm4ic=0iB0
!s85 0
vIBUF_PCIX
IV7`]``cneAbNcLF0=4>_l2
VKXNNFilDk>la[C4;^B9i91
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x
!i10b 1
!s100 DzGTA>456gPfZFiVCK:]A1
!s85 0
vIBUF_PCIX66_3
Izn>7]XVH97b?;RMk^hV3G1
V2C7odL_B6Llk^S;6ZeGEm0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 G8m[Y;M_@=^><M:62[J_?3
!s85 0
vIBUF_SSTL18_I
I<XdDnJjmR;YAQAgchF0:a0
VAIjI?<mQ<k=KJcP@GJVLZ0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 5A?;djeic=aeb7lzJ<8cl2
!s85 0
vIBUF_SSTL18_I_DCI
ITMnVmNcX[3TJ]F:=dFK0a2
Vz@abPe@Zomfh30l`IU[DO2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 [`j19LIB[aBRTfiWV;LU_0
!s85 0
vIBUF_SSTL18_II
Id`45^`MbHBL44HNTn21Q=2
VdHlW@J=_Z9o2;O08mZaC^3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 6?8O?3EndPF6KF=lcbh`@2
!s85 0
vIBUF_SSTL18_II_DCI
ISY@G0KhnF8kRzzh;kP7lX2
V1oe^U29lX_OXFL6OR7mPH2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 <QHjiT2Qjjm99KhMUI6Ke3
!s85 0
vIBUF_SSTL2_I
I26;MTlGM_c5D0dITK5kBz0
V:?P;DkG0J=[RTkg2RMaGm0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 hGTd:Qk1H3c4h:BSD0DNa3
!s85 0
vIBUF_SSTL2_I_DCI
Ikf;`3Xk:Fb5NQBAm>R@>71
VRI91XHIQ_hFRBGP=`84=D2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 TRQKCXZnzaa_JZ9iC_HSj0
!s85 0
vIBUF_SSTL2_II
ITfN3@H@O4Q8[kD0EYA=QQ2
Vj[W:W^OnlbXfz;`P5?LH]3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 =E`Keo8HXKRMYl>LdM_>Q0
!s85 0
vIBUF_SSTL2_II_DCI
II_=8LcZiIYOb`APRWB2WU0
VRSXHzE?OCD3fB_lHkSX@Y1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 <CKJQ_5kg^_3cmW]knMR62
!s85 0
vIBUF_SSTL3_I
IUE7JngZ6Pk1AA7UYI]]CB1
VgN5fzl4?0z]=Ll_1NfZ021
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 8L0M_9UBncN47aX3@j2K]0
!s85 0
vIBUF_SSTL3_I_DCI
I36Jeh^2mg`=7?6T4mlBHT3
V=DNST@84[^[Bb>zMP=egm0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 jDP>2J74>?b@2=h@99jCW2
!s85 0
vIBUF_SSTL3_II
IK95gI8UU4lN8^eMMd5OA:2
V:N9A?24mLLZkahgFo1;Mo0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 omEiV]8;6^>cgEMo4zmOM3
!s85 0
vIBUF_SSTL3_II_DCI
I[E5ebocS<hME3NeA<PIYf3
VQ=;bOglPGZKe=jNQVQkib1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 572EU@A[Q@I2dlMKOa;Ef2
!s85 0
vIBUFDS
I8d@k@>bgF=Cc7n@Q]MNXE2
VA;NIoa@S@I1Al;d2U4hH20
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s
!i10b 1
!s100 R_o36>^1ME[`lGG2c7XAR0
!s85 0
vIBUFDS_BLVDS_25
I5gECNS7[fU_e@Z8gCCTnM3
Vf=C6V1oC9ZYLD3@9[@N182
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 @^2c:[oW9iHXPU@RjiVaP2
!s85 0
vIBUFDS_DIFF_OUT
IOCAPKgSo9j8z_JLjR:nV60
VA9W7@QfjWgkQ^ZBGJh2lk2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 ]m[GIzMC4Y@zk?bznB;n?0
!s85 0
vIBUFDS_DIFF_OUT_IBUFDISABLE
Ig:H71f_mVFTUfFN@SGjV91
V]a_YIlXoLVkC^?4V8>G`N0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 RLZG5a15n3oYcKM[AYWbz3
!s85 0
vIBUFDS_DIFF_OUT_INTERMDISABLE
I8>z7VgnWH>Vnh5dnOCYbg1
VKzUiPMKdLdPUJlCMWI7Mz0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 m8NMa<^n0R:ZK51b;@_k43
!s85 0
vIBUFDS_DLY_ADJ
IT_D_jjGZZaYfRDF^KkXk32
V2aE_J8^g?NMRmmYGSJNP_0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 4Hn]V=8CDD^oA=9YJz]OC1
!s85 0
vIBUFDS_GTE2
IdnGYWEBL;Q686XN_k`nEz1
V_lKo1_S67ZjmzHU9njk7I3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 @;TOJnJGOiHh96IWHfiWY1
!s85 0
vIBUFDS_GTHE1
IVWzUcQJWjk81?]zHIBA451
VHC8<fL6GiWKdzoOjOlhec3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 Ql8kMAmfcnQDLK9QN3_WM1
!s85 0
vIBUFDS_GTXE1
IBUZVo4WheZ[MGKCfLaW@>3
VN4f;;Q]oUgVh1n`nj?_jn2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 K4GI58fDJ<HW3L:iAPQh33
!s85 0
vIBUFDS_IBUFDISABLE
I9]MQk?S^4Z2<_dL[Il_130
V]zL9>Bj4>JnfeBif<91nS3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 6>aXFi`JY;^m7?m;zkZmY0
!s85 0
vIBUFDS_INTERMDISABLE
IF[6M3OL`dTR<RDfEQUhZX3
V6>YNC7[=EUI[N_bn:5l<=1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 BOS_Z]I83dIBETl1c[<`93
!s85 0
vIBUFDS_LDT_25
I^<GRSV<^cfT24m;f`AIH43
Vj1g3]KBD?Qn[ai=4A=6YD1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 ?aS``2Y;feTZ<74GG<[WY2
!s85 0
vIBUFDS_LVDS_25
InB>T<d=Ja7iPAZ?=mLS2G1
VWN0HE1:H7K8>mR@SDY@R>2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 n;jDZzShd96mahUW04K];2
!s85 0
vIBUFDS_LVDS_25_DCI
IE`dM6MN7O4FDJQFk[^=hI0
V[i`EVbk`nim]iSPoz=XTa1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 i_lUSF7CEIjgOe_KVnEHf1
!s85 0
vIBUFDS_LVDS_33
I9ZC;BAdeP4BeFM@a=hXlm0
V?]mcThcb:4nz_R0>R9[cW0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 :BPdK]07JH:5E0azoiS861
!s85 0
vIBUFDS_LVDS_33_DCI
Io`cPoe<eWD@MMK3c1Jno82
V`HZEF5E88RO>`;06MK@bH0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 05M]7KoJc`dcW31O4c<4j0
!s85 0
vIBUFDS_LVDSEXT_25
I3^JjiV2TOm[1keG_mP6kX1
VSm9AbYzfbBnnhXHKOg;JN0
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 YCHkN]GmY3Z6Y;kFzzgnc1
!s85 0
vIBUFDS_LVDSEXT_25_DCI
IGa[gLo>TWj1OW9e5S0Ib^1
VR4=9X^15OYnc3K>`SjKNZ3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 oAWF316MzDV<3<Th:kzIj1
!s85 0
vIBUFDS_LVDSEXT_33
IQ?;alm:RfMj5@i2;d0=@N3
VEcB84JTF6:17ce6cU5NZ93
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 NIQaXhbhf8j0mMB7R8OBX3
!s85 0
vIBUFDS_LVDSEXT_33_DCI
If^9]7?`?_o5hM6:FiBXZP1
V@jiaiIAO[CZV8:3J?Lgj]3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 =a4D>1:XP3kND9P?K170?2
!s85 0
vIBUFDS_LVPECL_25
I2IBPD<G0XZeJ8E3Ve8@FD0
V[PQ:oF_Z>IHVPP:lzhF9N0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 c08`A>E;MLzmg@5mYN5VG2
!s85 0
vIBUFDS_LVPECL_33
I7iVkbBjiIcheO5U6zKijS0
V_K5?M1nOP2YAjUAk62c@^0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 oHDPj7=nMkU;dN:eVoQXI2
!s85 0
vIBUFDS_ULVDS_25
I^P^>R2;@a;_QD0_2D_9Nh0
V:gYWHPW]SK?H0Jm:<dKPU1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 eV^W1a9aUjnkebASC[>9i2
!s85 0
vIBUFG
I;Z:9J5IJDM:3L5H<dGlQ52
V90iE[UYCG2h4kDZFnS_>M1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g
!i10b 1
!s100 ;ZK?IDm8JOfQbGWBbMM0;0
!s85 0
vIBUFG_AGP
I_hZmlQdHzJSRnPdj;E7cD1
V@:^V08ThC117RamAdeINI2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@a@g@p
!i10b 1
!s100 @8Pk9hHTB5TC[]7T8Vo;<2
!s85 0
vIBUFG_CTT
IhHhoCmlc`:G36Injj?[od0
VJLd8SDo?<hVWFGI=K9]L:3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@c@t@t
!i10b 1
!s100 X=:7DLWQmd7UJA7lXdTIX3
!s85 0
vIBUFG_GTL
IKE5M0N9LUe;SFbeO_oXc<3
VBPD7:;<3Mj3;ib=Y;91Qb1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l
!i10b 1
!s100 <[gzenmMkSDI]Gkm_4WbL3
!s85 0
vIBUFG_GTL_DCI
IDDJX7Vm6VJZXIRn2mz>940
Vl`X`6g0boh`6N=UCG7N;R0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l_@d@c@i
!i10b 1
!s100 CB@OOJk1VYdBFV]IVDa`[3
!s85 0
vIBUFG_GTLP
IU^3H>zJhEV9@Q^z:U@XVI1
V8?LNbKlTFU9dAGQBYhWFS2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p
!i10b 1
!s100 l4THma=M?PXD3N[9SzCQS3
!s85 0
vIBUFG_GTLP_DCI
INLYzJafeMJLXacmLB1:kb0
Vl]hFaiWE<iOoK3dVBfOA@2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p_@d@c@i
!i10b 1
!s100 :6f60P]2NCC@8=3B7NE;J2
!s85 0
vIBUFG_HSTL_I
IETGnDFEFAE]BH[LIMW^d^0
V9VofgJ5c0WkeKQzJOP01c0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i
!i10b 1
!s100 WoD`:MPklB1`?[RPX5I^G2
!s85 0
vIBUFG_HSTL_I_18
Im?N6<4DU3i8;gfZI0Xmco3
VH>B_`YAKVCz_mi:[zgboJ1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_18
!i10b 1
!s100 5^71b@WS`mO2zYQI_N2P23
!s85 0
vIBUFG_HSTL_I_DCI
Ial16@DG<?>m]6X04kMVBi1
VjZz^gS890TS5a>eLDn2_k1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 EK984GXIjGz92^eMmNnBH3
!s85 0
vIBUFG_HSTL_I_DCI_18
IC>7`J^TI`Ocn=:7A6Canc2
VUKMTO;<NfNBB>gAiiO0mC0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 TOWE;a>dLFiXB>5>lVYT]0
!s85 0
vIBUFG_HSTL_II
I^NAMMO8acH[EHKDBObFDf3
Vz>ZD0KcN>Hz`WFgieMMnS0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i
!i10b 1
!s100 U?MeE=W0:zQC3AT<:Td3V2
!s85 0
vIBUFG_HSTL_II_18
I;SGVQUZA?GGo8Y65KMNV:3
V2:V?MZ4A5@H_RC^_P646?1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_18
!i10b 1
!s100 42oS<e[KU^d0<Pz_E1mgU1
!s85 0
vIBUFG_HSTL_II_DCI
Im=?8D>0@C??Z<AW7XEGL00
Vo43_l_Phf?3`z9mB<iW7b0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 Fc5aOlU1;TIg]P2EHcY`11
!s85 0
vIBUFG_HSTL_II_DCI_18
I9W]zVc<H_Nha^gIMLfKKk2
VKFi=FF6OB4Vnb^KK27MAg1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 E[?UKV6U@_R2QVQ9RSV6D1
!s85 0
vIBUFG_HSTL_III
IQj`n@CL7gT4BHKF1BcQag2
V`R3HHIazFZFYA^9L6oNRc2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i
!i10b 1
!s100 c3o^GfkUWKMBURIAAga=03
!s85 0
vIBUFG_HSTL_III_18
IABO@BH2T?`RJhXjk51RLE1
VS;_DT91]:RfMk`jNg=OFH1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 :QobI?>450i0A6B]0_4m71
!s85 0
vIBUFG_HSTL_III_DCI
IX8iab@Z3P:[SZNzIlDX;M0
VU]dBh>QY]P^?3o19YRWAT3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 KaDdZQdTifMTgnfY<N7<N1
!s85 0
vIBUFG_HSTL_III_DCI_18
I;SODTk>UU=[7S^Vc@Nbm92
V?VG^hnH]OX9cd5DXF6NH61
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 O;K3?4MHdlSL:0BoJUJZN1
!s85 0
vIBUFG_HSTL_IV
I9ea5h[mY1=YV@H[jSWjiO0
V@<M2ENi_KNA^n:5:lX^^=1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v
!i10b 1
!s100 jki;nRca2>JKIm^N^<7^l1
!s85 0
vIBUFG_HSTL_IV_18
ICeSH_;z86hRhdF>IiKABG2
VQBdHKP8gUWnf8I[?e<Rf:0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_18
!i10b 1
!s100 7DF@cP@I_zFJHHFB[Sa=H2
!s85 0
vIBUFG_HSTL_IV_DCI
InBOR<ba[`82zzZBP?iOSi0
VQZPgzl8]fW]D4nLj]=0]i1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 fBhE527:QofHbOm_GZE8n2
!s85 0
vIBUFG_HSTL_IV_DCI_18
IMzi3>7M;jiD8:LaiCR06C2
VjKRi]^CeiY9T`]zQ<5U3J2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 ARJOjD3:^IDnNUS>1N75J1
!s85 0
vIBUFG_LVCMOS12
Ig_?Q?gVfTaEPoCkfVHb>J1
V:8L1JD6PZFGFW3XKe1<1M0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s12
!i10b 1
!s100 fz`MLO4JDF9FjcoYaG0072
!s85 0
vIBUFG_LVCMOS15
I6?jccA_7ZKSV@H;UJRKeB3
Vc^PGAF7POXM<zFI<97AIZ0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s15
!i10b 1
!s100 BM47eZ9BPdAZ1WBm;FWPc2
!s85 0
vIBUFG_LVCMOS18
IBb[6>DE=0T@1Mkn7=C4^62
VJh[=HEXS<=ckQ5;7aClG=0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s18
!i10b 1
!s100 ];djD2Uol9e<hna;>3b:G2
!s85 0
vIBUFG_LVCMOS2
IB=g>ZVe6bz>EN_[cP>SiK0
V3M=13fTd0mUh:RHE;EkG^0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s2
!i10b 1
!s100 DElM3L;1YS4z1FlA4SGB_2
!s85 0
vIBUFG_LVCMOS25
I2m?MoL4[m4O>F6Z`MK<>V3
VlhI9z5dZHE>Udm1>__hFQ1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s25
!i10b 1
!s100 [<;1_W51]349iETh?=?LS2
!s85 0
vIBUFG_LVCMOS33
IdDcoLdSF:SOTIogQN@2Zm0
VYYU;_TL=Y^@bIMAG3bBaL2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s33
!i10b 1
!s100 ChXJIDOUVcbM1_n]@:L=Y1
!s85 0
vIBUFG_LVDCI_15
I7iozTG<c@EFM;9AbVU`BB2
V<Y]_efDXT76_7QFY86Qn@2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_15
!i10b 1
!s100 IzIFAXcPTb:U0eEE4I@AF2
!s85 0
vIBUFG_LVDCI_18
I`E7b;;cTa5b33YceQ[7YW1
V7ncAROVATI<PNW>mcKW>W2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_18
!i10b 1
!s100 5cQ?T6EFPUTj5:5BWm?Ll3
!s85 0
vIBUFG_LVDCI_25
IB`:A<YFZc>YRiTz@L;W5S3
VzmGaWBjZ=[f]FS8Dkco?I1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_25
!i10b 1
!s100 Yl9e]zKkj0BYhWP1?P6AJ3
!s85 0
vIBUFG_LVDCI_33
IJb<4B85fSWZmDfMV5j[>n2
V4SkoAh:i<:^I3>5`>HIe:0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_33
!i10b 1
!s100 U<`4a7KlhGZ4;36l@D`4o1
!s85 0
vIBUFG_LVDCI_DV2_15
I[@MN9B4d3I6;2b>f[2DN>0
Vc6_KCl;dE3WzNPXfNR@5`1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 GE12lB1Be?NBQ9852[^mN2
!s85 0
vIBUFG_LVDCI_DV2_18
I84c3oagJRkg;I8eXAnOg?2
Vec7B0ZQSEVM7he@_k@3Y;3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 g5HlW_RdfWKmRQBhOmG4O0
!s85 0
vIBUFG_LVDCI_DV2_25
I]da>>gU`Pk4^GUKmPF97M2
Vn```aRYed[0jU5hnF12oF3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 7hk9A7AA2madE_DiB=M0T0
!s85 0
vIBUFG_LVDCI_DV2_33
IIMzIozhD5`cIkWkgzkGC`2
VCK1eO9091AE5fV;:ePYjE3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 a[eWl1D[6oe9Oe8^2HKm@0
!s85 0
vIBUFG_LVDS
I;6<@>Ha226lS@2hlV=?1H2
V]1>i4:VA07H3;U;9APMfd1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@s
!i10b 1
!s100 gCVe9RL[lnc:e;eljL<DR2
!s85 0
vIBUFG_LVPECL
IJf@d^n>f=R@4R8M4lj;B42
V]IM_dI>B@]V[0S1^Iie5b2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@p@e@c@l
!i10b 1
!s100 lF72D8LS<k28k9EkKXNMJ0
!s85 0
vIBUFG_LVTTL
IijUjX9G9K_KmZ1eWcJk:53
V??Enm:l4:7LVn5Sh@M[Kn3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@t@t@l
!i10b 1
!s100 2?WnPM`[UO1Km[H`n]YaD3
!s85 0
vIBUFG_PCI33_3
I1[=o[Vf[1F=oG^V^1`jg21
Vi`f5>2mZFoz^Uf=PW`PO81
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_3
!i10b 1
!s100 ?2=Aaa5PNYJHNbmV<5c9k2
!s85 0
vIBUFG_PCI33_5
IZYezRUX9PNabg0G^f8?>D2
VYSDcEV_>o3b9dH3g1ACmC0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_5
!i10b 1
!s100 ^[MV?<;cbn[D87@FPUQK]3
!s85 0
vIBUFG_PCI66_3
IPgmJFW4e34OWHnD1LJQk>3
VTdheelbNnd`LE7R57W3@O0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i66_3
!i10b 1
!s100 Vi2GG@kb7[^jYWcheP1dH3
!s85 0
vIBUFG_PCIX
IPe_^]LGN_UP2`cdeeHih`3
V0VYo[oXAW^M4:VoG@Hho62
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x
!i10b 1
!s100 4Ea@RMGUA>820eBB`n?eY2
!s85 0
vIBUFG_PCIX66_3
IIfgjKWGNT7^RIEX911M2?1
Vd?PD;E3?QGb82IF=Tm7n>3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x66_3
!i10b 1
!s100 _7ZzJeW5me0^bjgdeg2eC3
!s85 0
vIBUFG_SSTL18_I
IR`abJ89BG54cQAd0^jeYi3
VD<MgK`=RIhJQ^R;fk[?XF3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i
!i10b 1
!s100 60FZA5[1zV;J2UH`0hjCz3
!s85 0
vIBUFG_SSTL18_I_DCI
I07U^l@mL<[:g]0Gh_=Z0R0
VkBeG98amNPKQ^k;L5]U4I0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 FMQJ:P35GWUk@W4jQY]Vb0
!s85 0
vIBUFG_SSTL18_II
IKagZ8W`h@aaNPJ6]U;oU80
V?X1IQSag6PO8Fj3CDQ8OI3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i
!i10b 1
!s100 70X1fXY]zF7:^jK2gSWk[3
!s85 0
vIBUFG_SSTL18_II_DCI
Ie:=Y=dF<^dYKPRF<kEDDA2
V^CWj06C6jQ^9NX`1P^`@A0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 8akh?N<TmXWP_7RnXgUVA3
!s85 0
vIBUFG_SSTL2_I
IScf;bTIm]]>;813lOeb:c0
Vaf24el2]a>FT1<E>V9fKT0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i
!i10b 1
!s100 MG0?978gb;bjV86?@fMCm1
!s85 0
vIBUFG_SSTL2_I_DCI
IRIUdAS=god@li[`i`HMIH0
Vz0T_4VCAZnZ>H>Yc4G2@d3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 0h]lUib`1VYHGl>`_feXg1
!s85 0
vIBUFG_SSTL2_II
IkQJSP9?cb6gUKj9I7M9K02
VkbIQBAldO9Yki0kTzY<G@0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i
!i10b 1
!s100 >KXY^IBZK6_zUWJKfK`m80
!s85 0
vIBUFG_SSTL2_II_DCI
I6R=o[2BJCCR7N[]dV4]Sg2
VCFW=@W5mH2W0L_jeISV?L3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 2XOW1I?Sd1iNljP7j1J0:0
!s85 0
vIBUFG_SSTL3_I
IC7W=<UQ3hY5Y4Y`3AW_Z52
VbEd9:hQ@AM8`Wf<IDGKb@1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i
!i10b 1
!s100 kXmSMR_o?=e;]JE1O`SC<1
!s85 0
vIBUFG_SSTL3_I_DCI
I>^]NS0f0iIQjCd2OG8KHH3
VeJk2MRV81:BoennQ=Wz9L0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 nN5k34:d9dkQ5EZWW=nQ@0
!s85 0
vIBUFG_SSTL3_II
IC^E=BnmG9b>8je9n38iG02
V4^2[`4GL:_Ti0@<DU^Lg]0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i
!i10b 1
!s100 >o?8QB6mL6g7468c@J<BY1
!s85 0
vIBUFG_SSTL3_II_DCI
I:MK8K<fg2;<i?fnR:k^M^0
Vb6RU6l`fI<8fINO@2JCZZ3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 3K@INUecW^i58OBYG[iU`2
!s85 0
vIBUFGDS
IbBY9_?QT;mTO2HD@ORzzK1
Vn@fGL@E4^eA230V<O6LQk0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s
!i10b 1
!s100 fm[`D7n=j]Ul[KGchmD]>0
!s85 0
vIBUFGDS_BLVDS_25
IWJNKVZh]jKmd4ZO8RgNRV3
V=3?oRc3[FGGcUhanQggM22
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
!i10b 1
!s100 [;@klfJMXjdN54e7UBmQE3
!s85 0
vIBUFGDS_DIFF_OUT
I0>MSjgZX<8UEgU^UQJJjX0
VkME91c362ZlPbGGN950nh2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 XWiL<H8<S^z3WR?fM_L_^1
!s85 0
vIBUFGDS_LDT_25
IiRC7E?d^:mME6:e0nIB031
VgfeSW848o`n>hKedTCd0=1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@d@t_25
!i10b 1
!s100 _Xhjml;]XM3oe3NoUfo:g2
!s85 0
vIBUFGDS_LVDS_25
INL^9`HdD<NN`8]J_04P7e1
VbiA<iV`fYcm?TY;nMfYge2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25
!i10b 1
!s100 cg06f>K<cMX8?`_F;eZ?z0
!s85 0
vIBUFGDS_LVDS_25_DCI
Ic8NLYngRfo5]gOgl4OznD0
VXAdmFZgMm[dh>fe>PS@[I2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 ghiXOh4mnROXknT8<`zBC1
!s85 0
vIBUFGDS_LVDS_33
IdBgBXSb;8^]MKe6gkDG4z3
V8K_W6L<ONZ[VYdUENFFiZ3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33
!i10b 1
!s100 n<7RRj7KIG4IofdnMo@iX3
!s85 0
vIBUFGDS_LVDS_33_DCI
I`3K3]VhhTZ3oFM=FWi[cM0
VZRO??YfWFd^8Qg<zUhMnM2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 7_YRn7GHai4CMIHL^nPP=3
!s85 0
vIBUFGDS_LVDSEXT_25
I_kE<KeYY7_UfRZNjK3Vf62
VEcN]V>d@6MaNbQ]eogU:e1
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 enZ:Si1Iaed0Z@GX8=nP90
!s85 0
vIBUFGDS_LVDSEXT_25_DCI
I7EQRCRGBo2]n<[XkF<UMF0
V5A[iA8[Fm@ZZ?jI[^:T6:0
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 a:l4k2>KS?I][OXBAzj;?2
!s85 0
vIBUFGDS_LVDSEXT_33
ICzV=nLG3zICnmn0KRk1Bi0
VMTh5O:oHRCbU5LlZU2fY10
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 ^Nm@ao3nSBY^J3XR7[3N`1
!s85 0
vIBUFGDS_LVDSEXT_33_DCI
IcUnTW^Um>>`JF_4S2iGJX3
Vo[b::Y@9nh7>WUDRzYUM]2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 YHhDfEmlFTA3cQOjIW;ML2
!s85 0
vIBUFGDS_LVPECL_25
I9UnXmGbl]F=KIQ<ndXOFL2
V:<H6>3SI=8zg03[74BWcc3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 F<@Dc]?_8cU<E_Rm]aXUX0
!s85 0
vIBUFGDS_LVPECL_33
IWd^mU95N^4anEXTDQ9]1`2
VH0Qod^BXF[FG4DES@?hHo3
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 X@k9<CmTBfN?65G23D[fF2
!s85 0
vIBUFGDS_ULVDS_25
IQo5oD3jCMEG`nn4gBg>dm0
VYDF4:Z9_ozD<Hm`G0YM7N2
R1
R34
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
!i10b 1
!s100 8c0k5kXCA>NY^?]Z<9T`J2
!s85 0
vICAP_SPARTAN3A
IG7Z]a0_i;iCQ5^Ybd^>MP0
V2>R]eNbW;CFc1DRgbG6Y52
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 `IG`McN`96A7YdE;AQH3z3
!s85 0
vICAP_SPARTAN6
IA<TS;T6cf2ahQ=4iZBckc3
VXa>?`:?aG:i2YMR9h0;Iz3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 DoSW]0W>?C=D?UDoiSTBV2
!s85 0
vICAP_VIRTEX4
IfiCC:0>Ph;[ln;HbbiTO63
V8b:>7[[W?X@^^hIKJc8hL2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x4
!i10b 1
!s100 Ym@6@5A5DU=TI4]UgTZRZ3
!s85 0
vICAP_VIRTEX5
I`[5o5Zz5P@Giz5SZfBSe72
V[Zzz>0FOi]OBh2F^oKGUW3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x5
!i10b 1
!s100 >N8mdKbhWZjJ0FQOlT<kU2
!s85 0
vICAP_VIRTEX6
I]m]g;T2lj>_7b6IbG<IFU2
V`Oi>jo`W;C7e:6k>PFic40
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 Q]3Tl<^QJURL2:b1@<0Yh3
!s85 0
vICAPE2
Idbn0glaZXYA[33i01Ti8P0
V2>WI6AmazIL1khdVW^2hG2
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p@e2
!i10b 1
!s100 W[<[_iQO2=4c@aXTBioA<2
!s85 0
vice_iserdese1_vlog
IXgB4=4zYGJK0e;V^zCg[H3
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R12
R13
L0 1525
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 <c>fodRPJmJ;YYlf=Y4=B0
!s85 0
vIDDR
IBj7`1OWnd^`XE<z<OU>4b0
VocZN2YNGAii]oH]]>@dkY3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r
!i10b 1
!s100 B80FL]_k[o;e^F8C0<l@30
!s85 0
vIDDR2
Iia]lWeiVi`jcD141IWfjY2
Vdl]JLB<C6A^ROJ>?_D;nU2
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r2
!i10b 1
!s100 PTDaclO0m:3l2hHz797:_0
!s85 0
vIDDR_2CLK
IdTChHl82KdTgYEQUOj7L^2
VmDSNJ3`Xfa6n]NhY:0EFd1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r_2@c@l@k
!i10b 1
!s100 3a6HECKh<Pm;V`RI1RTl32
!s85 0
vIDELAY
I<3M=;Z4cz`f?Tn[Z<ScQC0
V3TM3lAbhQ7jCGdJd1bg180
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y
!i10b 1
!s100 IDEj<2CccG4UQ_CF^J`Q10
!s85 0
vIDELAYCTRL
I`=[YGk5H003RE0FdMS:j21
VKA>j2U52UicYPnoIlLZ9T2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 OOXSzXjO>eN]k3Ck0A7=H2
!s85 0
vIDELAYE2
I<EoX5?CzD2TlP;Q_4E09M1
V@A[F??0UZLSmcZ6jag^Xl0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2
!i10b 1
!s100 APM3UJd3Hlm_gDCQW8ZFc1
!s85 0
vIDELAYE2_FINEDELAY
I76ZH=VhKGZMbE^R<zYaOS1
VmI?IZTam?0ldCC:nFAjf]1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 k1?>XQ^N46HQMZZkJ8F<n2
!s85 0
vIFDDRCPE
I_WZSY00fkQ?0_RjmKfMLP1
VTgnMf0bFFUzRLgcL]D>D80
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@c@p@e
!i10b 1
!s100 8;hhLa@Pg4FcAjmElS]h41
!s85 0
vIFDDRRSE
IPPJk3AYT]XhN7jmh??N^81
VB3dj850iGOYG1M@b5aHzh2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@r@s@e
!i10b 1
!s100 5`l;=LO[Ih:VK55A5Y;B=2
!s85 0
vIN_FIFO
I_;cPQSdnfI1UL2:dG:aWP3
ViYY_KIT98abMP69n7fbZ_0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@n_@f@i@f@o
!i10b 1
!s100 n6`iA0[4gXQd_3lR]B4EX3
!s85 0
vINV
IH5_fEZ_<;kzoZ]Pz>Ro6V0
VWY0kHb=SdI;LjkVmE@oEW2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\INV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\INV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@n@v
!i10b 1
!s100 iRSeO_X:GNFzY`NOGa[AC3
!s85 0
vIOBUF
IAYd_Md39b<XjOYKRRjeST2
VDL7nK;Hz;gbe5jV<A<fTl2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f
!i10b 1
!s100 PfQ3Ok[>^YFESCa0NEDG?3
!s85 0
vIOBUF_AGP
IH_V9Mjz6W]ilg^]35?nEz0
Vi]]dg=<5H<]`5zWzdCY=Q2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@a@g@p
!i10b 1
!s100 YlNV@zf5e?ePRCl2n3aT?2
!s85 0
vIOBUF_CTT
I:XK@KlocVHzGj74K=LWDR3
VCENU>o[8fbWY?LagSN<cR2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@c@t@t
!i10b 1
!s100 [Z?^elXzofglc5l3@lSH=3
!s85 0
vIOBUF_DCIEN
IHiM@Oa`8Z^N5?5@0[`We10
V87S_0nOe37:S5W9aNJ`>o1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 6<[L5fn=4lPb6]YV_M`JL2
!s85 0
vIOBUF_F_12
IC[m7D2HAFM7Y=<]@cEJ9Q0
VibkAFFfzJ;HLB=HZ4DPX93
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_12
!i10b 1
!s100 FWkHCfOCTRCj_iB:TFgRX1
!s85 0
vIOBUF_F_16
I^F_VNLB9^7iaj>WK9o6=F3
Vk`FUKJ2IRM?jSW@0z1Z7I1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_16
!i10b 1
!s100 0i:U2Z8ie43QLakZSb]Vi1
!s85 0
vIOBUF_F_2
IKRdJhUC<]nDLjC3mm>9U`1
V@QZcMDimLie^0LL]:V1Ri0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_2
!i10b 1
!s100 ;OjJ]f_XSzCPW]IbjDOjQ2
!s85 0
vIOBUF_F_24
IOXFXSHRZL3nbF1Q@47Q8U2
VE=H^d`5QOQH[m6f[0?Vi<1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_24
!i10b 1
!s100 3T2EgM1TdF[<DG8Qn0Xon0
!s85 0
vIOBUF_F_4
INo`]>VDe5kQROHM^R96Uj1
V[3STFN]c3nPPaY<4Fz0b[0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_4
!i10b 1
!s100 06mPnJgI39970c1>G1Y?B2
!s85 0
vIOBUF_F_6
IX4k8;_NaFPL7O1>SlVTQB3
V6f[oF@bPd3281<i4TVUmR1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_6
!i10b 1
!s100 `;X<kOf;Q3GCkjW2HC45D1
!s85 0
vIOBUF_F_8
Ikh^eb=faNjg5Q8<6<j8fS2
VTlY1Sm?1_m^3465078m;71
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_8
!i10b 1
!s100 NSmM6D@1lVVEZ@0ZIon?]2
!s85 0
vIOBUF_GTL
IM`^cZPk;JH3XBRj^]M8581
V4_c?oZL]Vd@Qljg78Lj`o0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l
!i10b 1
!s100 GFe>MjE7aN0R][8an?9LP0
!s85 0
vIOBUF_GTL_DCI
I_k1@VkCk<b5Y`RPUo?Vh43
VHmb@EWc`0?_J0hSiQ2b>a3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 GOM^hQzSk1h`6RT]>P;_=1
!s85 0
vIOBUF_GTLP
I9TCSbKCR3hXC6@Td_zWge3
VGonLQjSDJ]L3U3Ufn`]C@1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p
!i10b 1
!s100 9lWi83>fbZFBF:gf_5N>j1
!s85 0
vIOBUF_GTLP_DCI
Ijd17Te;h2CVna8WI6`4jO2
V<>O0e6mTTI5:2kGR^R0Wf1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 VRPW9KbeVnR0]VX_3ljgF1
!s85 0
vIOBUF_HSTL_I
I_QE>XToflUM1KVK94>Df:0
V<ZPSdj2Q?hK2cKOkHGDk50
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 A=h=]o3^n`jVIaQ@^f5?e0
!s85 0
vIOBUF_HSTL_I_18
I225CJJN]1Om[CE;3n@1Di0
V>[WzQhnkoSKj=Z>zaM^QE1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 8e4GVLRg>ffUS`JObL<@V2
!s85 0
vIOBUF_HSTL_II
IfCZ_LdmD0mSAkm>MNc3fU3
VJHEobgFYTZg[RE>nPlG?V3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 IKb0`1=eI;zXA^j]]M<[Z1
!s85 0
vIOBUF_HSTL_II_18
Ie;@W<RMZ3a2kgeZRJJ=H50
VU^`8:>>@X;Q2L3K447XUg1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 doobfa<m2<eamTP]e4F8a1
!s85 0
vIOBUF_HSTL_II_DCI
IeUZfbkdZZWkM?@n:8f67G2
V9N6T6B?5MljSc2cJ1[DH^0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 lEADY8=<FSKgWUWZ6_bZ11
!s85 0
vIOBUF_HSTL_II_DCI_18
Iz;NP9X624^caRK5YekRO^2
VI5[Eh5>6ADZl8[bc_63Oi1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 <ZTXzbW2R4D606UG]@U;=3
!s85 0
vIOBUF_HSTL_III
I6YVTbdPfGfoK5oD_=8Efd1
Vc]M0gF[[>zdWH4O;I6fG40
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 YhHUDkiL0>RE?b6``0m<]3
!s85 0
vIOBUF_HSTL_III_18
I0fonl]Mhj@l]FH6VEYn_o2
VD3V;`Z8i1:4l5M64Qji>a1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 DXNf4AV3L66Gf;Zh8RUAE1
!s85 0
vIOBUF_HSTL_IV
I5U[Q4OYn_ElEe5Y<MVQ^k1
V5_eYYB[`47cf2d_8]C`bV3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 W73>c0@:T:flJ>M_i5bBE0
!s85 0
vIOBUF_HSTL_IV_18
IYjgRoMZ:a^bOjmYDW8mai1
V;P]=47^OdhS7gNFhbzAMZ2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 HI=jW4f0;Pi[oUS]nz_T02
!s85 0
vIOBUF_HSTL_IV_DCI
Ic5nMnN>@IM]4=n=<:B?gk3
V>g1UA6I^FGDjJGSNgDodo3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 AZBQIXzA0EHUcXcE:9B=n0
!s85 0
vIOBUF_HSTL_IV_DCI_18
Ih<FaZeoEhi:mXQU2DhjDT1
VX_35UO7hE]B0Qd:LJAA731
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 OOH<0Cm;QMYVC^kPX7XS[2
!s85 0
vIOBUF_INTERMDISABLE
IXBID1ZmjU2[:Ld:P^UeX^0
VOSW]WPQL=ikC?1[@SLnS<3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 23RI5oa=cmNEbB^A]Vme12
!s85 0
vIOBUF_LVCMOS12
IDm0W:9YkB0UcYDiBBZZm`0
VA`V[VFN@8eN^dJo@k1>hO0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 K2z=2;hfeMH?zKfI=9WWX2
!s85 0
vIOBUF_LVCMOS12_F_2
IM@km6kQ1QBEFjQSDnFUUD0
Vj4i_@Aa^8KCI1]b3a]R<;0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 W`GOTA3P^VKECLd4o8@Se3
!s85 0
vIOBUF_LVCMOS12_F_4
I@iPgWZJRXFX?9iTkmk<hT3
V]8G^@@UUd9:YPI405EWbQ0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 VdhPLj=i_VV]bFbgQ4LZi0
!s85 0
vIOBUF_LVCMOS12_F_6
IdJd776Z1B0cgHO4zUVfg33
VA;5<5FoEK:9V1M2>hARSf0
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 eBcJdP6Q]_Qgnz2X:9Elo0
!s85 0
vIOBUF_LVCMOS12_F_8
I2?f4g;C4k@@d?8GKf8k9i0
VUlBJN8UKFROhW17?B4Hk01
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 0nTioKmNXnRLXh;XKz6ej0
!s85 0
vIOBUF_LVCMOS12_S_2
I7GOEDbc?^Q2B9I[z@KRh52
VURZFFA^U<aQ]Q`Q[bBJ4i2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 PJO7;z_a>WzIl7bPhAZaX3
!s85 0
vIOBUF_LVCMOS12_S_4
IFERUlNWkXOXhi[2c[V_=T0
VJSn_DhFZD^Oaj<38cz<<k3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 _[0:VCc7D_0=l_87iQGAj1
!s85 0
vIOBUF_LVCMOS12_S_6
IXPDAl3^L^f^;Zb>F]f;6_1
VnZ7[R4[;LdH`:aTA^VYBI1
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 o[6J`^>3hJiakA`LJWoCc1
!s85 0
vIOBUF_LVCMOS12_S_8
IbSTzz;>38gOOkI;242Lbh3
VoS`X:?d5dk5n5cD6HN51c3
R1
Z36 w1364341835
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 D4;7HIQn05FKXmZWXXf;Q0
!s85 0
vIOBUF_LVCMOS15
INKg4iXL`H19h4;97AnLP=0
VGzfCRnIz8W7mScjGn1mPR2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 M80F:]d8R=<I<WBf4;04P3
!s85 0
vIOBUF_LVCMOS15_F_12
IBMSEhZX85i1ZLRO[R>iNP2
Vb@aoSM@PAa2]4bE?6@:W43
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 lFZolUA7S7DLMiUPgU8JS0
!s85 0
vIOBUF_LVCMOS15_F_16
Ii`E:V<k5o;aDa^H_3g=@?0
Vm>zk=iPE_1ga68:OZA0Q81
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 RzT6bJCQ61o5XB^3dH>JY0
!s85 0
vIOBUF_LVCMOS15_F_2
I60o<N1Emnf;FzIBb[CG]E1
V13i?mCXNnY[Pm:23]he1g3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 5CW2A4n<]izAD27F@]5zg3
!s85 0
vIOBUF_LVCMOS15_F_4
IDYcozF?iI<TR4R9JQf;PF0
V];APUgNm^I4OZDEocBk^o0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 e10?^Y`Rj0oOXOFdV<C9o2
!s85 0
vIOBUF_LVCMOS15_F_6
IdXf<>;g12DXCQecC:3I5_1
V>mjaJdNK2=Q[UDaQT0f`F0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 kgbUJd^BV^c0Y2PQZ2R=g0
!s85 0
vIOBUF_LVCMOS15_F_8
I=AZ^PVMah]zcm90BGGmaK2
V9o`2e=j:?[VCHo;8C>[do3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 Q;z]ZO50i59?G2ih<;cn>3
!s85 0
vIOBUF_LVCMOS15_S_12
INZ5YgI2dK`g@@4c?d8h8;0
V5d8H;<`?6N[;1;[hmH>C>2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 zHSkfX^DIBM@[Um=A9R3E1
!s85 0
vIOBUF_LVCMOS15_S_16
IgzfecPlM49b8Vl2:oB`X=3
VO@ThUbTdGHN@@[7bg@fjU1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 E0nbZ_fQKnn=jja>FM2QY1
!s85 0
vIOBUF_LVCMOS15_S_2
I]HCJjSkY_8MKibVNg8`FR1
VS5=`NJ4>gfKzTB3<6@`NP2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 PNeYTL;edG`=n>WMUL^jf2
!s85 0
vIOBUF_LVCMOS15_S_4
IhCnR[F<P]UBJcg5m>A3Xa1
V7d7Xag4O<VE@8Rz>YD=?31
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 iL@_R<<m:CENEN_>X@^Gb1
!s85 0
vIOBUF_LVCMOS15_S_6
ILJIR>e5oYK<8j4j0QmI3Y2
VOGknKD1]b2fCD^0jLRLi32
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 8XR8h6TXSm>?mNRCk=AHk0
!s85 0
vIOBUF_LVCMOS15_S_8
IinD7n6D4JfggDKchYP3^93
Vn;1GnMP5iG41`_K5E=Fez2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 `J0m_N?jQG2o^WahPimZc1
!s85 0
vIOBUF_LVCMOS18
IOh;=8P9D?2GY1>o220X992
VG[`Zk:<CS?f]TUa73SSET3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 DmNfHjoKM`KK7zc1Ni1]_1
!s85 0
vIOBUF_LVCMOS18_F_12
IP_lTI>em>bOJ<BLbffhSe0
VOAhPa@[nUQ`59^Oh@Ji8O2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 Wl98AdP1;Tz9Qb@=SPTG53
!s85 0
vIOBUF_LVCMOS18_F_16
IU7Z2QGc3E:b_n4XP`g<Im3
V9ad5T2ONT1>RiJA:WCE;J3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 <3kZnj5ezY7bADAdXMmX52
!s85 0
vIOBUF_LVCMOS18_F_2
IHVnUl8IER=[i@XWHDYIcm0
V5RYE<QU^D6dAS<<SQanNk1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 3hgVXeX[>?oLGUB^NUSP50
!s85 0
vIOBUF_LVCMOS18_F_4
I8mVQoii]3@TcFWdBLnd9Y2
VD__PE7fA[]7`D>1Bj76LT1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 T]34oik>P9fK;=L7Y3G4i0
!s85 0
vIOBUF_LVCMOS18_F_6
IcziB20KCiAhHJ;QIiLZc80
Vzeak5UfDja0go=2d9;j7Y1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 BBeOz:b_K0L5@j6l3HWjS3
!s85 0
vIOBUF_LVCMOS18_F_8
IaE>IM3EEUMU3G;G@FT6LM0
V0ITIVHz[e_]4E^jM9gm;[0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 OojJmTzc7CCe92]^0Y>4i0
!s85 0
vIOBUF_LVCMOS18_S_12
Im8g7kk2Tkz38QPb4=8nl^2
Vdf;V_^SdES8i^FTcWDXQC3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 h9zd;XN:CnTUmEkHXJf?F0
!s85 0
vIOBUF_LVCMOS18_S_16
IXJlGG7M?b?n;BNdD99gg_2
VXOHf0[U6Z^1;@[?9>al4:0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 ILSWJb[WZWJlUbaCf=c6j1
!s85 0
vIOBUF_LVCMOS18_S_2
Idn8gOd1an7HIlRGOVSZHa0
V9ez1cCIAAcL^2CiOieZJR3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 KbWWNMALbA;B=7D[T`nGn1
!s85 0
vIOBUF_LVCMOS18_S_4
Ic@O53KBiU8bMZ[UVD0z9:1
V9YWSjFGA5aAh_QchCE=<`1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 9VlAzQK8<9h0_g5`EJL^=2
!s85 0
vIOBUF_LVCMOS18_S_6
I4e4a?Fo@Bn6580?=@0SG_3
V@@<TiV1LS^MQ2QCeBnAU90
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 eU_?49DbOc1M8k?Poz06:3
!s85 0
vIOBUF_LVCMOS18_S_8
IfX;9UaS4d<=:@zd_g70^=3
V82m29j06eXI`@^0mXO:mc3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 01fQ@U<J1QRBnaYLD]mZ<2
!s85 0
vIOBUF_LVCMOS2
I:GdW?UQ`TUo<fkP<OlUl10
VzT=F<NHAGg2`R:<oc3XV`0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 ;FOi;m;Hb?3TG4@loE88A2
!s85 0
vIOBUF_LVCMOS25
I@[[@]QWJoTHJ`hbB7V4iR2
V[Y2k3[b1AO[ncHIJK6IJi3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 8Tc6kLh1LUeV;h_PEOW`92
!s85 0
vIOBUF_LVCMOS25_F_12
INZ9Y08a<kXzDWn<<P7=>G1
VbAX2D>c4A7Tm2@z^GWbBj2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 I;VPa@EBSSgMz^J]9Z:T10
!s85 0
vIOBUF_LVCMOS25_F_16
I4YNXFK5F]al<Wf8lk`FL93
V9A2m?8N4WFSm4IHC3egE43
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 k8XJNW<KDh?@Ic67QOjMH3
!s85 0
vIOBUF_LVCMOS25_F_2
IZ@cn9l4DnJKSf<F>TfWOe0
VjT1XakBh1GaA2z;fWCX;_3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 B76z9mNeb20Ua3gPWd42W0
!s85 0
vIOBUF_LVCMOS25_F_24
ICL9g=fQK`j@7AJAmDoGBJ1
V7;kQk=?gf^nZeIQ>6PIdP0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 hC7H9am_>01f=oh14Vdea3
!s85 0
vIOBUF_LVCMOS25_F_4
IPQl8e3^I3bV_bJ0lDAOml0
VH`g:=RkRGl`J8@Dn9Z>W<3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 6RhRnBmjLCYfL<CJ0L@^60
!s85 0
vIOBUF_LVCMOS25_F_6
IThMPMJ;SD5io^G8^82bK<0
V]AoToF267RPP0n`>2?z4U1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 IY]IR]bTNde<>cNQJ:lIO2
!s85 0
vIOBUF_LVCMOS25_F_8
Ii6B>0Bc];>z2^BTb5aA;Q3
VBieEB4T7hncNd1]oz?XNo1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 i?I0Ye8dR7aaJzVoXm[g01
!s85 0
vIOBUF_LVCMOS25_S_12
I64hXSEMPPGBWVa`0TabQ;0
VCTBkcmRT4b3UT<dWAc>aV2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 Q5h>fE0GS]c<L2dj7720i0
!s85 0
vIOBUF_LVCMOS25_S_16
IZ<H>V8a?[RiMdf1>a4MF40
Vika]2`J6DU=VlGzoMd;iB2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 cEIJaD3]m68P@BB@C]`;C2
!s85 0
vIOBUF_LVCMOS25_S_2
I6HV`QlJlVjV>cdD?gI`560
Vo42U;9IW49M;6okjP_aCf2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 IiR4feVTn@4U<zf>HNXJV3
!s85 0
vIOBUF_LVCMOS25_S_24
I]75lCD<Z6k?]b2>z4[nIO0
VVZ99R8I>j<QGG=k>3lzQ61
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 LzCzacb`iQb:1nn5cZg[M0
!s85 0
vIOBUF_LVCMOS25_S_4
I[DGiEn3lD`lKKbHKo60>V1
VIWGijoAOUZ<MnOcHZ_3]S3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 9_:n?cK7aaObbeJMI2lPU1
!s85 0
vIOBUF_LVCMOS25_S_6
IAHzfgil=b;HdYo;[e;Jb]0
VV7CJDI_UYzXTKTeY1c[:62
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 hQbcRRUbaeCR2hJ11lI1L2
!s85 0
vIOBUF_LVCMOS25_S_8
IMbcL[<HI[heWzfkjbJ=JR0
VcMXA5cKbACLV`gKiEbM;@0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 C0fC[HIMX<7IjIo?9]RBa2
!s85 0
vIOBUF_LVCMOS33
IH:TdZU=e__fJ[oLiij?S03
VFekle9SJ68<SP3Mc3MhNz0
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 R3>mmjVQWPmieVfDJ=;Ic2
!s85 0
vIOBUF_LVCMOS33_F_12
IhaS@F;[[>Lfm;?kVU5Z1C1
VCY^HG5C8PIM]1PKLe[Ai32
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 Y:B2KdTiUO97Xb[FVlE100
!s85 0
vIOBUF_LVCMOS33_F_16
IZCJdhimV2O?0X]]DmbUCV2
VT:8Xf@<TMW@T3o`FkII;A3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 N0Td[^b<gT1m8b9_UiDHm3
!s85 0
vIOBUF_LVCMOS33_F_2
II@AP`Nnoaaf<2lhRLU2L53
V=Qi2KghUjmc:8h8CJ;j<^3
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 5@`>FBjm0IGe5j54iSE3k1
!s85 0
vIOBUF_LVCMOS33_F_24
I8lgMnJ7[;6bK_fl^T=:nL2
V4[Jg@;n@b[BR3iM==R4om2
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 i>7Ye>Q>jaji]m_=Y9jb?0
!s85 0
vIOBUF_LVCMOS33_F_4
ID^leCML7n9=fXggk@Bi912
V=T?@Ym2nam3IQi5OX73[72
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 ^9b^gU4Lbh]ckigejQNN;0
!s85 0
vIOBUF_LVCMOS33_F_6
I1:z9TLgQgHQgJ5HK8f1PH2
VfH8BL]am7Dlb26z08?Ubb1
R1
R36
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 UbBf5h=_d2R?=4D3DIg;23
!s85 0
vIOBUF_LVCMOS33_F_8
IDb@P@zK]hS[?V5ZI>c9hR3
VO^NSGPf1F83mA2e<L=gTY2
R1
Z37 w1364341836
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 O3ofXUIJF3:a9CGgeoaa]2
!s85 0
vIOBUF_LVCMOS33_S_12
I?VhIa24O342BQzceo`_[i0
V<=hK8<3eHn<j78eGHNAe:1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 d9LElF1@^Z3X4AZPhKmLf0
!s85 0
vIOBUF_LVCMOS33_S_16
In=fXLgYVgbOk:o^>E>k:52
VNg<TH1LBdRGj9TAL2VA663
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 H_6c62aS3OIDI[;P52Kob2
!s85 0
vIOBUF_LVCMOS33_S_2
IQHF][^]8;ZO==EJ=I@1ek2
VMoGVmSzN?b7@F]NbTBSDM3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 hdeUnQO?aINIJbGN^imo@1
!s85 0
vIOBUF_LVCMOS33_S_24
IBNGPZE><CY7F[b:jM0Bed0
VIZR18zToV>8175F4@iXX@1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 5@e>32CVNR6D=_^S]88<B0
!s85 0
vIOBUF_LVCMOS33_S_4
I2ln;iHc7X=eQ2@kP;Ge2I3
Veo@o=cmDTF74<C=`1?]gO3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 jBz6Df]82dj=7oa];QgD61
!s85 0
vIOBUF_LVCMOS33_S_6
I6>ONHA`i>leznYhQ>MkV[3
VfE>8n?6<^hXOK<3ocCSYW3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 k;=?Bbbj_kP?n1<S@Wk@b2
!s85 0
vIOBUF_LVCMOS33_S_8
I5JZNhK3m2I7;AR2H1VzQe2
V7QdAdQhCPJEf=mG<Hb7E40
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 <TCAXi>IZB5ZCGXn2IM3d0
!s85 0
vIOBUF_LVDCI_15
IXj@>DQ<1Z6n@nIR9nP?GK3
VGE`;hb[P<oUm]cZVH5DAA1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 _7<n3eDz6@d<Sn8>T6Nf90
!s85 0
vIOBUF_LVDCI_18
I>0<DgD0I=WMoSz`RDnkI33
VATeGXUNbRHV^[7liPV7>S0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 `E_bf=ZmNlOGV0N6DOoS_0
!s85 0
vIOBUF_LVDCI_25
IB7Q?KPUSZZ^QWH?8Q4[Nm0
VYkM9Xz2h;<?AZo<FhmziZ3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 a?HbmhI7gE^a`j5V3L6`K1
!s85 0
vIOBUF_LVDCI_33
I<YGM:>L^L01B73m@WeF4M0
V;9^bX3^9k?75<;B5E30H]2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 R1oi3j>ijbR<izRTbohO:1
!s85 0
vIOBUF_LVDCI_DV2_15
Iaoh9JDiQV4Y;LV^Q1>bgl2
Vz6AS@4Y>9dR^?j_1OENLY1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 3zPJgnJ3SYHMHY`nNFCdJ1
!s85 0
vIOBUF_LVDCI_DV2_18
I`z;UN45@RB[74UmbVIdO73
VQ``mjIkh6]c=U:If;HmH93
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 SH@j5d_Y<VKModVY2^e?U1
!s85 0
vIOBUF_LVDCI_DV2_25
I9CJmj;XhilcQ[LDQ6YEKQ1
V;@]MF`z=M`lkdgzijgojd3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 GbR>CWnIEh;]8mBElDQbU2
!s85 0
vIOBUF_LVDCI_DV2_33
If4VT5ccjm8b@JGDnOSTPi1
V]_>KnBVibNYF;?7k5LW5K0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 =]m1OjbDalKdc;2H54P[V1
!s85 0
vIOBUF_LVDS
IVn2OC^CI4Vf9Q5e?`;EjM2
VE4Q;1ZzWAoX`a0HkXV1j73
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@s
!i10b 1
!s100 ?adS;>F;oZ@I2zTUHU;__0
!s85 0
vIOBUF_LVPECL
IWF444CS?Z@mLD?jXoClhM3
Vc?3`QA:ggRYQm:aT4LU_e3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 o_Ob3M_eReUWed<I_@5XJ2
!s85 0
vIOBUF_LVTTL
Iz55oD3SRi=T2Ta:zlQOak1
V1]QoH[ikRPC?jX8E^RY2K0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 dZ<=Y2ZM5^dlK<i?lBh?F1
!s85 0
vIOBUF_LVTTL_F_12
IN=NEo::;Z25_f:dP4I7980
VPQkhLaOa<Rd8[d:;97T3h3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 C?^gc7k9[?nW`dc8aQVFK1
!s85 0
vIOBUF_LVTTL_F_16
I8MZUiHHomTam1fTjND5YR2
V@N01fK0]be_<@<ib@9OfB3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 Kg0U>=_KOIK4EAi2W[V5?3
!s85 0
vIOBUF_LVTTL_F_2
I7zmn83<A342olP6<l=5^F0
VS4:LW[Q1RSbRdLYBz?O7[1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 ilz@0][@nRQU0>JORJ]DN2
!s85 0
vIOBUF_LVTTL_F_24
I0iTBfPGzZcYchmWBgT@jX0
VM2j15CN921]O@28[FYV`A2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 1>5?Wn3;6WJZ1VKczZV[n0
!s85 0
vIOBUF_LVTTL_F_4
IHcU]0:88A_F1njl4l6e[F2
VHFlocnmeiSEY<LoYCAYn@0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 mAOI2n8M?mnD2]B7F<]J:0
!s85 0
vIOBUF_LVTTL_F_6
Ic9zT1;GJ31V[<^9JHn_b52
V@F2;;WEmHX]4HROC44J6<3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 nPJW1]df4a22Q3TTkPAU=0
!s85 0
vIOBUF_LVTTL_F_8
I1NCmn<8k`ghHYO`jDKK:m1
VW:Ez7iU;F^z=1M^ON2O>K1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 aAF]0O`o3OgBm^;WgJ1SC0
!s85 0
vIOBUF_LVTTL_S_12
IYi^ZlV1:IgV]5Bl>1EXmM0
Vnb]deic52<ok66T[Y0=I10
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 XWInAJDBiFE6_JfFlgR9C2
!s85 0
vIOBUF_LVTTL_S_16
I5iR<M?cC;okm[LoagTW0^0
VYoPIjdU^o<ZS1GzH:X4402
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 BdR@R5aZGf47gZdFzHWnU2
!s85 0
vIOBUF_LVTTL_S_2
IXFN_zFnEMAAibk;BRS5^n1
Vj[PnR6@cb20VQ9o?_o=T_1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 GkN>NoBlggGNFhh<UR;GV3
!s85 0
vIOBUF_LVTTL_S_24
Ikf<E^Ufa5eNUcUR>kinJz2
V1KnGU;HH>^1`6T@1J76h<1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 4FQaMPAknEYb]MFmPQAeo2
!s85 0
vIOBUF_LVTTL_S_4
ISej:k_7>ef0_Go>l;Q2ia0
VA^GhIL_MQW8`KUjNJF^gF0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 kkC2]2Ej<^UK>@HB`jY470
!s85 0
vIOBUF_LVTTL_S_6
IG_b:czG7=Q6V[TOBIhENH3
V<>G36a^9o615[DjXe0Xc_0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 P[AN7EeaPjcG5SFTng<K^3
!s85 0
vIOBUF_LVTTL_S_8
IUOSGE6dRQdN5zP_5Ml_T@0
Vo=0S[PMfhRL;naZoLBEH=2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 39idK5T3:KX:gm:O?=J?11
!s85 0
vIOBUF_PCI33_3
IW[;79WJj>jB@l;Y]z@UBL1
VN^m@[BzGPoQ29SoMKi?H[3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 J_[L9ZF;76kL4^Enj:M=d0
!s85 0
vIOBUF_PCI33_5
IjMTN[lcD@CJbn^P3IFT=?2
Vi]?NcCHNTm>hc<bKBB];=0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 fk07cjKZ3n0H`62j_UzT`0
!s85 0
vIOBUF_PCI66_3
IUogFhc89CYX5d>nKS_KS`2
VaeH9^>f>C31N>=oZL2iiG2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 LhEXHWmEVnbA]m7B9m97]2
!s85 0
vIOBUF_PCIX
IQ=`XVFPo69zPGOJdLmEE53
VS>C@CnI3Gn^h1R6hXLOZV0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x
!i10b 1
!s100 =GFk5NK6aZ@;8@ofZOUfh0
!s85 0
vIOBUF_PCIX66_3
IjPJ[j;Cdh2VKjX0oEgNQS2
Vd96K:lB^]X^SFaM7Am]a<3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 ]7JG>Vg?XC=Zd@?EE[8TB0
!s85 0
vIOBUF_S_12
I2Dz:W`@2m6K=DQ`1]MgAZ0
VH`;cH^6a4HmbMgm^7zVEO1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_12
!i10b 1
!s100 :loTV8zA1?EZ;0A0cj12i1
!s85 0
vIOBUF_S_16
I^nlXj`l2oPNa5QfdQb3dO2
V6B=NLI`<eJO9J2:bi>=kC0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_16
!i10b 1
!s100 UMQmc`1<X9;^zkzAjBDZ;1
!s85 0
vIOBUF_S_2
I29H>08IGoHlfg8@ojETMY1
VNE;e3OoeK6]_JJLG;7GO12
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_2
!i10b 1
!s100 o6EF23D;CeFlYjE4PK1Hi2
!s85 0
vIOBUF_S_24
IYn<D`ncA^WeOMjCgUm@Th2
VMISQVEEES?;IUV>nz6`d`3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_24
!i10b 1
!s100 1bF4ICToEnnP9DN3PLXPW0
!s85 0
vIOBUF_S_4
IgQnE=SCddLkh6c=5n>@ba2
V5]HzbiDZaYB;5BZazAekm2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_4
!i10b 1
!s100 bW5gEzLl3BiHL8O<iO<7V3
!s85 0
vIOBUF_S_6
I;d_NC46QQ3A8UT1OVf8L22
VjC6i4R]=ZX5hVMz72Tbg?0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_6
!i10b 1
!s100 >dhL=kGB[KebCI4YHWZ6f3
!s85 0
vIOBUF_S_8
I;jzC<XRf`d`LKW`^nc5]Y2
V_K7T4zYZ@4G4m@YFHT;<Z1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_8
!i10b 1
!s100 gAfGTCamD>o]C6o^:gT2g1
!s85 0
vIOBUF_SSTL18_I
IgjOFWN;`hef^`Q?Bz]CKm0
Vj5M4S[1[34bREcb5l>^`90
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 :8I1JO29S6:?7^abSe@[e0
!s85 0
vIOBUF_SSTL18_II
IhXTA[H4UoObW7F0R64_za2
ViCnJQ?i2ZbLWlo<k7[A992
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 X?gFN1N_V_gC[XImLScia2
!s85 0
vIOBUF_SSTL18_II_DCI
IPa:PC7@nNBeNiDUK32bQ@1
V][D427_RLM;1?AM;PRj7E3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 h?oenozV]jj1[QQecz3;Z0
!s85 0
vIOBUF_SSTL2_I
IdcoQHk]3nDX7:`7[dC]:T2
VWLJTAnkbX4>6=b>f]okCT0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 7ii:CWYEaaQZ_1j6<=R_Z3
!s85 0
vIOBUF_SSTL2_II
I_33gb^Q0mBi[ITE0Q<ZR_0
V^9bUFHbKiNockPcmo_=[z1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 SX6Y^8U<IODTM:zPm@;oi0
!s85 0
vIOBUF_SSTL2_II_DCI
I9550NKHUh?>KHPbAe236N0
VKFEe[0=icH0:dBJR1_PMC3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 DTXWilI?6_X:MR1AQA5Ah1
!s85 0
vIOBUF_SSTL3_I
IBJ]`deI1N99zehA<8_4N@1
V`D0bNVal7bOjoVX=0]5D_0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 eD<9i;2f=B]aLj7iIaV=`2
!s85 0
vIOBUF_SSTL3_II
IR`kk[>hY7VIR>REk4aRQO2
Vml2<Zln0eL=JFVg09KfgE3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 9Yc;Lz?JUcXJOn>V?aBBQ0
!s85 0
vIOBUF_SSTL3_II_DCI
I:=156AaF<?IP2aEWT7WhX0
V7Y?OCgVzIg;`JJke7KYN]3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 UoNR>?b<8gKj[?FYNcmJb0
!s85 0
vIOBUFDS
I:Qhh^1Vd35oM>LXjP<L_g2
VS6md4XCfYe7ZRO9m:4W2G2
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s
!i10b 1
!s100 hQ3<CLBZUZkSINE^]db`L1
!s85 0
vIOBUFDS_BLVDS_25
I:;TK^mE_l6oG9]XM3Qz:o0
V=1j@:d:Ln?@Na;R12e7aT3
R1
R35
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 ]`nX1H4aJFkO5W1PO<05Z1
!s85 0
vIOBUFDS_DCIEN
Iln`?HCb>^0RaSWd;[MFRU3
Vf>ckO8QZJMF?7bFlC5jAk0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 2WhHXFcGlzd2bDXi[3D8N0
!s85 0
vIOBUFDS_DIFF_OUT
I]SaThlEV?PCAgnd<A044I0
VHicUMIecGG;ikk3dH:@fN1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 P^fMU8Y>`k;NI1GinOUA;0
!s85 0
vIOBUFDS_DIFF_OUT_DCIEN
I[N_cVkVQAVl=JXhBEMVoo3
VK6H>^:n?A71g7HIVQ?LjH0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 [DU:I4VF_ablERoMYXFN41
!s85 0
vIOBUFDS_DIFF_OUT_INTERMDISABLE
I5EJ>En;7kJaa1]jYDYPX53
V^aHMmUz1G0_Q7163mUAMR3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 RWNW;lBCW88:0@caX;RMB2
!s85 0
vIOBUFDS_INTERMDISABLE
IVV2]WFzEHLXBP:01e]Eic1
V>O2[mU3DAQA?dmQ]PRaA^1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 VZohjD>D[0G<4GY_m_VBK1
!s85 0
vIODELAY
IZGSS3DzdL?RLXYa?mGcdo2
VYQS2QW9QlFRCXJ9koCJV63
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y
!i10b 1
!s100 k1b<[HRQRh0GGe[>>EBRM0
!s85 0
vIODELAY2
I3mR6>DTMaTFbKHQBMPJmk3
V4OWenGgPjmT3M4a2aoRT?1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
L0 58
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y2
!i10b 1
!s100 Tfaoi>?ebfofkADjN?;FH2
!s85 0
vIODELAYE1
II?ZVF?58cQ6aadU5_L2I_0
V3a?gYCN8Q>]:dR1KCoJcC3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y@e1
!i10b 1
!s100 9=U3ePmT?441jkBAVVdAf3
!s85 0
viodlyctrl_npre_oserdese1_vlog
IkZKEcFzTWj^efn^QM_[9o3
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R26
R27
L0 2270
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 O]g5A>9e38ZIH3P@e`FEi2
!s85 0
vIODRP2
I<^c_mEz=Bh6T]MYL][2E?2
V4a7hQ8o:D=bGg]d67P@bF1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2
!i10b 1
!s100 kJ>3GEKF43SaZRhaACz9S0
!s85 0
vIODRP2_MCB
Ij=503W6N9TN0709`RPNSR1
VY^=2Ce5UhWlN9FMWb6D2F1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 F::JfW<b3@Y_`GSa51>nX3
!s85 0
vISERDES
I<<?<0T:GfHE[2=Pk]j0YV2
VBmWnPBEbl01[NYGM2KJ@:2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s
!i10b 1
!s100 >d^ael`iIV=niYgFo]8?>1
!s85 0
vISERDES2
I[X1Wzd_PSkDgVAg0Xhe8;0
Vh9h9z3zPY5`[lT4?NzAif2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s2
!i10b 1
!s100 `XgSFS?X=j;dZ?:X2]8l:0
!s85 0
vISERDES_NODELAY
I8>PkH^?N?2][=IhS?oz6Y1
Vkj;N;J]8[N`3Q1iC]6K@12
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 2?a9g:WSn^c17nW3;MJDV2
!s85 0
vISERDESE1
IK]oG9HkBehJZU?aSSj9L52
V4BcoGQ^RRjiA2moz:jgGk3
R1
R2
R12
R13
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e1
!i10b 1
!s100 ^cMIYfnEOQIE;fON3n8Mm3
!s85 0
vISERDESE2
IYXQ3=z75DS]g353EXnfaA2
VmY80YJG0=<BzYF47=WO^O2
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e2
!i10b 1
!s100 O]9C82XZ4Smc37CgV36_j2
!s85 0
vJTAG_SIM_SPARTAN3A
I57eLg2`ffkZ[MX2PR@7N22
Vm;><DU7=Y=k`7zDH6K:Om2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 h3=EZK]2ohODQlNDDOAIc0
!s85 0
vJTAG_SIM_SPARTAN6
IYY320TjhbQTaHZnBUI;6L3
V5<AC9g0<=WRQ3JVf3afYU1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 7UTRQ96?EVG2`5XlIGk;k0
!s85 0
vJTAG_SIM_VIRTEX4
I:f><_INUPVFZU_EdFYcIM1
VVBffa[?GNfcfdm]gCV=Ii2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 M^X[jVBAzoDG?2CJNLoeE0
!s85 0
vJTAG_SIM_VIRTEX5
IOQ85MC3O2E1hML4gTE>@o3
V>Ahj^:];ld2h3gRTfd3kM0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 Veg4kYLMkS@miG>ZRo[j<0
!s85 0
vJTAG_SIM_VIRTEX6
IAmS8B<Lz43GmWdPZ1eb`L1
Vh3>U7oEb0NPKUiGgXMcBl0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 UJ53mHSI_=2IMT7UTao_^3
!s85 0
vJTAG_SIME2
IDE3zj5@1c8dN6d;HLAM9k3
V<b@ScII2NUW7XlRcN6DMK1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 9daV1YUJB0GHa7SGn;m0k2
!s85 0
vJTAGPPC
IJc=VXTKT?icFnhI_JaMOz0
VNV`BZ6fL<S3DiQ_B;>AZ^3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c
!i10b 1
!s100 <FIz3hBPm:6WMRBmP0i4i3
!s85 0
vJTAGPPC440
I10<kT`[O8LbcU73]n2=K71
V1L6LohY=;0a>TIN04=0_Y2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c440
!i10b 1
!s100 9:RAn9>1D2zlVl==0JYaQ3
!s85 0
vKEEPER
IQh0d5CC6E]ez_@n:b52[z2
VNmZB69jT[:e433<zW_98A1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@e@p@e@r
!i10b 1
!s100 VnMfFS0DG:ehiehHf>jo02
!s85 0
vKEY_CLEAR
IQel3Hll:[8Gan8TPe18BV2
VbTegX9MeIISbln_nbH69;0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@y_@c@l@e@a@r
!i10b 1
!s100 >9_8JQAW4]gE4==KmZE7m1
!s85 0
vLD
I>HWNkYg]z997MTkee8nDh2
V9AgL^5daLcOokznP7Lkid3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LD.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d
!i10b 1
!s100 GSHXU]X_SO?G1jm2jbzSU2
!s85 0
vLD_1
Ija:<_;R;Mj]b16L1zJnBV2
VIM9;HG7gA8o@U69GCTjMP1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LD_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LD_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d_1
!i10b 1
!s100 ]zBm00I3H:0_KoOKb7FGD1
!s85 0
vLDC
I`9leG;SGke@DU^J8`Uej_0
VBSae78j3UTj5RLPClff^Q1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c
!i10b 1
!s100 H6RkFoEJ7R29DR8lQNGIY2
!s85 0
vLDC_1
ILLT=1cgeFkWKE=WcL<^L01
VBXM78iclnNI5i@7<]55^]1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c_1
!i10b 1
!s100 l_2]24[6`2_?Mh1<Y3BBL1
!s85 0
vLDCE
IQHGMGS@l:QaLG]168W8?A3
VjY[j;1JDJM0C6nk3`lEll1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e
!i10b 1
!s100 1<1n5i8gHRXkDISmTgW[f1
!s85 0
vLDCE_1
IK=iV];ab5T4JhBN0j^Bc82
VRCa1FPfAR:_^6S4Jm55Ln2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e_1
!i10b 1
!s100 5<LjWgM1Ez?nRmYEz3]d22
!s85 0
vLDCP
IMO9PL;ZePeQJ=<Zn?hoI]1
VfSD5SE2am]Gj9K3B96GK^0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p
!i10b 1
!s100 :hKBJEIcXkT9:TYP9hkbW2
!s85 0
vLDCP_1
IOJ=N6LkMjz<L]]]2VHTbS0
V@oFAKSKiICk74DoQJbS:C1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p_1
!i10b 1
!s100 A5o<e5PFTcY19>jDBUnJ[2
!s85 0
vLDCPE
IaK2?>WO1WZZbPHGFj<Qkc3
V4R<0AH3<PCgcL@171;2iF3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e
!i10b 1
!s100 1BTIIeULM7>bl^j09<8Od1
!s85 0
vLDCPE_1
I;W4jiALL18HFJTI4N=QN;1
VkKeZZ_bljLU5YXSDWEf8H0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e_1
!i10b 1
!s100 Aa6[GmAg:oHiGGm=0E80L0
!s85 0
vLDE
I:UYXM1fK?:S[AfE55HGe33
Vz^zb?S6JSAZ0oeL8^T2N23
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e
!i10b 1
!s100 2OccAYhh5H626CXhOXcEU0
!s85 0
vLDE_1
I9a7<=7^mj8f992@mXFg;I3
VN:97z^zMN5LI^SB5fjoZX1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e_1
!i10b 1
!s100 Bo0^:HFYofm5AfhO6jg5<1
!s85 0
vLDP
I:PAmNY;RbU4PDW4_zaafI2
VWB_jFdkV]JaI@7Q?XhnO23
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@p
!i10b 1
!s100 S;0YW_=<Gc2cgfWEJYC683
!s85 0
vLDP_1
Ig?AZ^;FLXJ__WhKfd[=A53
V@Vhe=0WBO_hLo>KN>AfKW2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p_1
!i10b 1
!s100 oOM]=<cQHGIe8N7M6IhBQ0
!s85 0
vLDPE
IGJLl?<4QKG?LbVG=84_AF1
V`^hkg_PIbM196@k;`zjB]2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDPE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e
!i10b 1
!s100 ZU]aCgQ16iCM[=V@:IWQS3
!s85 0
vLDPE_1
ITfl??U@^D^LZde72i_>on0
VdAoF4cHMC[X`cFFEGF^[W2
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e_1
!i10b 1
!s100 <7H[D@c3LnE6AYEodZYO33
!s85 0
vLUT1
IcNHV^72EcZ>Y;U?5@05fH3
VBWXCcOM[Z[zV9HFgckNHP3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1
!i10b 1
!s100 MfLkD9FQb5^L;P47Y;^dj1
!s85 0
vLUT1_D
IUjaa0DCFH6aP4_kH[e3eV1
VHhdRL0YZbV8EUz37@L8ck1
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@d
!i10b 1
!s100 4LUc9[Rh?PZgKf`1G4<G[2
!s85 0
vLUT1_L
IAFH73nZHQnM5DeJe5S7Wg1
V3o4E8i52O6[k0;bYTf6?33
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@l
!i10b 1
!s100 VKRc<MOX>0FT2CHWNY;701
!s85 0
vLUT2
I?R??M=z3CHWlh0[?5CZI12
VWW902<Knd@M1NJX6D5HA72
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2
!i10b 1
!s100 lNzB:B;Gm`E<4<bh[11Yl0
!s85 0
vLUT2_D
IDBa7Z571[`nDn[EMFl^2O3
Vhe5:PTk0]R_;i]1=oOlLR3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@d
!i10b 1
!s100 h?@801MgGWTAizTd7hg0e1
!s85 0
vLUT2_L
I^8oR6hX?VngLZbCgc3<Cf3
V7HZ2hm1;5M;h_@JTz5>QB0
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@l
!i10b 1
!s100 L6[^@nNmhS5HKdIgO2KZ22
!s85 0
vLUT3
I^7^M80iLa4SA>:@3488IG3
Vj^>31=FfaUG:90mDl3>7d3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3
!i10b 1
!s100 <Vj<mb8i6JH9O3c6QH;?61
!s85 0
vLUT3_D
IY3Mf4aCe;b6VN7d=MozQz0
VeU4H[f@J_Je[Pg:m:=Ikh3
R1
R37
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@d
!i10b 1
!s100 6[J;Uch>d_eQPI[h_8dzT1
!s85 0
vLUT3_L
I9zfmR<K_O@3O8nfQ:WV4<2
VB;8LmlKz@g;L1zUhBinlD1
R1
Z38 w1364341837
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@l
!i10b 1
!s100 lUW6?MkjhbBQH8l@M8bbJ0
!s85 0
vLUT4
I7ZF1]0SE<Vf]Ji<mYO?Kf3
V2BMf>7:4mfiiUkBc[Eg_B0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4
!i10b 1
!s100 i3F`SfAk5j:0dVl=Znf^J2
!s85 0
vLUT4_D
IkaeNa:7ONdf5I9G]nZ6772
VbjIBeg<0AK6=gFI<3C1P^1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@d
!i10b 1
!s100 23eE<zDN]HdPL?^=;<dN:0
!s85 0
vLUT4_L
IO;SO`ao5<_1=Ne[o9H^;^3
VJO1IbI``ZI<igC>I04Xlk1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@l
!i10b 1
!s100 B`@dAG_Sm6Vez>ZNcm3P33
!s85 0
vLUT5
I=@2V0hWgYcze<`Ff^I5T@2
VCT4G6GH900B;Moz:mM=;J1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5
!i10b 1
!s100 12;S0TBZYGFMJY=:4_;7Z2
!s85 0
vLUT5_D
IjVCoi3K]^[PJWAXzjX3mJ0
VC=34U@^jEYLcg84M:;;HP3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@d
!i10b 1
!s100 ]ZDH7a>?M<dha0l2aMcFZ3
!s85 0
vLUT5_L
IZHIQ6[[OGPQP_j^Wo=o2j2
VZFLH`bR=elkiCe5dU^2YD3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@l
!i10b 1
!s100 g07K395HH3<K^C7mYPeT63
!s85 0
vLUT6
Ii[gP7>MXX`SIl_`TNOEK22
ViH54fSDYli8^iVMR71_mB0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6
!i10b 1
!s100 J=8[^o^a9JVI>in`^0H?60
!s85 0
vLUT6_2
II:5<WmoB0@l>6oJUI7;710
VZFYhC83XzfiQo0W_hS=`a0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_2
!i10b 1
!s100 [?XE:>KiD59naF=_7D]^B0
!s85 0
vLUT6_D
I38VAKadmYPUadMHm>TPd]1
VRm6a=ACaAIjUL6T>L8dH?0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@d
!i10b 1
!s100 @5@PUc8F;a`]AlMd@aIOF3
!s85 0
vLUT6_L
IKAN0j95]km<g^YoT?7M301
V;@n`1JNOF8JPDViO<oTEl0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@l
!i10b 1
!s100 >>^MPc5A=C[ADSCMeL]z40
!s85 0
vMCB
I3Vdm68Aamffz2>N:;oz:B1
VXn9jQ0_ZKUZc2TH2NZTVO0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MCB.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MCB.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@m@c@b
!i10b 1
!s100 AeC3N^SjVEWP@7AdUW:_=0
!s85 0
vMMCM_ADV
I4IB:hz@cbzM:HLh_@m?8I1
V7g@G^TgM4T1Bc?cRgOPSP1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
L0 99
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@a@d@v
!i10b 1
!s100 9V__mGnQWfj<iX<;aAKHN0
!s85 0
vMMCM_BASE
I_0iL:X42PE35h4mm^1c8G3
Vbk8^1H3M9NnEHFljNfGa@1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@b@a@s@e
!i10b 1
!s100 O5a8Na_G;=PAW>BMTbnNz2
!s85 0
vMMCME2_ADV
I7SQTlT7e^f1Y_Fe4[:WYd2
VeQZh2M^VWSZdH4k>`HKIl1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
L0 113
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 QU0d@>zSoUbHkR04?IYel2
!s85 0
vMMCME2_BASE
IUBkIE=I^l9B01;Tc=bBVL2
VU^AY]G>W`DI]C=^X0@3IF1
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@b@a@s@e
!i10b 1
!s100 _kign;PHHhf;2GdQ5ioK:3
!s85 0
vMULT18X18
IGTL7PMbTi176Rhbj5ZQh70
VQXJMaBF3TJ:A5V4cHzFKV0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18
!i10b 1
!s100 ;L24[S=KLB1>V3d@Uldgd2
!s85 0
vMULT18X18S
IL[[M:C_HLMFmk[kVMjYaF1
V`[N=3HAni9h^oKMFN<ZIJ2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s
!i10b 1
!s100 1SN06B9clla:Pf6kR1ZBY2
!s85 0
vMULT18X18SIO
I=dgEJ9=b8c;FCD5L2CYC90
VJCKn`_N<P_XA^C1?XR01?3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 NQaZ@NXAR`@7F:PQezVkV0
!s85 0
vMULT_AND
I;m6loKb1fI5k=bY:T[3[h3
VaHlJhF9@LnddnfJTEzB_W2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t_@a@n@d
!i10b 1
!s100 EUPaPJ9Mo63cVa;z]H6`R1
!s85 0
vMUXCY
I?9g8Mj_WL`G5dT[FUaZQR1
V:>CRA@0^ie;bFWVZDFRj@0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y
!i10b 1
!s100 F0S<ddbm4WnX4I_>cC0E20
!s85 0
vMUXCY_D
IBI5QgKknloH[e3b]cfkGh2
V=bi>2;Z@jAdg9R6T`C9_C2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@d
!i10b 1
!s100 aG0Y3?D6SG7:lOkWQiTOA0
!s85 0
vMUXCY_L
IdQVZ7dTd]EGh26383^H413
VoTB29Y;Z]XG4=TQTT6FbC2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@l
!i10b 1
!s100 KSNFUM3HKQA?`f7TS9`Bz2
!s85 0
vMUXF5
IJ<@Y>?HjM2^5Mmazi=:Fa2
VbLQ=G:jdh]:mLFe;IazlK2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5
!i10b 1
!s100 kcf=5z[8:8=0E<I58KdF^2
!s85 0
vMUXF5_D
Iz``c5^NWhU;fe`7<;hF1g0
Vcn<`Z6L_kQ`k76>PcY2g70
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@d
!i10b 1
!s100 S6;ll5b3`V:ST2b1MVFbn3
!s85 0
vMUXF5_L
IXNODffjK03Q89U9XHC>1e3
VYzf4@oFk4mMfA5<jNzl7j0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@l
!i10b 1
!s100 ;3B;L^OZb?`EM^VI4n4542
!s85 0
vMUXF6
I:S>Xj8ZOZ?R>E2i1[1nCB3
VETB3Xf1e:2aCL97f_XLkK3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6
!i10b 1
!s100 7Dn3S@VfdbF_2V;`PZRFM3
!s85 0
vMUXF6_D
IIROV3RQneW<Ecf[n4hEzU0
VOTMo:Bjj4HM^@KmA@IOgh3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@d
!i10b 1
!s100 eH219[XHUK=a_5JJUnXi`0
!s85 0
vMUXF6_L
IH7XcYRfnN0;oO:_Hl9Lk43
VSO:lXdg^5hoc:3P5zK]8C3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@l
!i10b 1
!s100 __C6emQ_J^JKg_;Q^K:eU1
!s85 0
vMUXF7
IU_TTBh?6K;44ZB2RJdCK[2
VY`d@9nLeE?W<HgfEAb`aj1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7
!i10b 1
!s100 ]oi5`AH^l^U84^;W]eM6M0
!s85 0
vMUXF7_D
IElh9PV1MXmPGBXS31[?Pl1
VVeZ=9Fko^kDV;Q:Nb>W1H2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@d
!i10b 1
!s100 kOUZ_e<61V:;9WDZ=5<Ok0
!s85 0
vMUXF7_L
I1T4_=5Q<EGDMSLMm8VAN<1
V8G9c<Zel65W_G]RmAO4h:0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@l
!i10b 1
!s100 CA0m;POFhzl0HIUa6l>4>3
!s85 0
vMUXF8
IWTn<Vlm?oBhE0VGlFjo101
VMzmSZ_DBNP;L7HKFUao^E3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8
!i10b 1
!s100 JWI_gYEmn5g[<@KF@`5z10
!s85 0
vMUXF8_D
INlFS`JD`9`OzR^EQ?0V]n3
VTAX86]_T2;GLCP[=_c1`?3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@d
!i10b 1
!s100 KeTkoEXzh=5;cU16DcFYa2
!s85 0
vMUXF8_L
IA^S4UzLlPHN4OCA:jFhM11
VI^S;Qge5f2hNV1EifTSnj1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@l
!i10b 1
!s100 fY;86=3omZ]3Q2IC^YDik0
!s85 0
vNAND2
IlOWOHYDnlZP[]dCE1BDGA0
VQ74Pc7AMbLkz^SXW4H0Bo0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2
!i10b 1
!s100 ]K:M:_<K6h8[1[Vj2Y;TS3
!s85 0
vNAND2B1
I6Q4[zKbT72nDYb<DoLGPg1
VP@fP0JO2MH_XdAYXoo`Z?3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b1
!i10b 1
!s100 Pcc6c:DRDa_c]MPj2H>AQ0
!s85 0
vNAND2B2
IFMM[YlSeB271U`dKXQPG00
VX`<H6jW;>>7G1JdcInn4U3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b2
!i10b 1
!s100 >i7egjU:DmCdk3d7mnf<d0
!s85 0
vNAND3
IzHBe:CbUcaW@<7lGL_AiR0
VXnLc^LHDM:6aeVI`ZPP]d1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3
!i10b 1
!s100 Po>4X47hLX8KE4SB]lXTF0
!s85 0
vNAND3B1
I9>M1Xo0Oe61@KM^CgQ0n^3
VmPNB4S2=P4SlK]I`YcKZ=2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b1
!i10b 1
!s100 FVBTQjH1I>0]W9LHmjSMD3
!s85 0
vNAND3B2
IDz3_B4F5k_H]0;MbEMSH81
V_Zz`TJImzH_P02]D[9fUM0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b2
!i10b 1
!s100 T]W<@aW0F@`?34fNACd8b0
!s85 0
vNAND3B3
IankO;_X`Sbl>h?PLYQC;I0
V:0<S[K62X<7Z>95MH5I0@1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b3
!i10b 1
!s100 =9cY<YdR8^hV<@P46k9Le1
!s85 0
vNAND4
I`k1Tf=mNN1>noZW3`eC7L0
V[f3X=AAl3G_9<ho7k^n_K0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4
!i10b 1
!s100 MINRCQ=7QmfMI1ehcd7eA3
!s85 0
vNAND4B1
I7WNlUWa[laKgYP>C3Goh73
VYmX3Z3DK3jOXJf[_DRQP60
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b1
!i10b 1
!s100 Q><<1nj>OiIaPZfo^;=OH0
!s85 0
vNAND4B2
IgB=UCN_lgD7g]gRiOn[4[0
V;126hz_Q4Wb^8enLOf6b?1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b2
!i10b 1
!s100 0a4zEaKTbSL52O`kn65h90
!s85 0
vNAND4B3
I]ilcNDC;:Xi1m;GkfhYk81
VzQZfDkYAi^Ja29EDa=nQf1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b3
!i10b 1
!s100 ^nO=J071QdY6_93Hg5DZM1
!s85 0
vNAND4B4
IZ@=NSWYzcX_fH8EhdLbk`0
V7XiWB_I;EDYMKlFL8lIG=3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b4
!i10b 1
!s100 o^0Wzi2lUNno6UofkmFzh0
!s85 0
vNAND5
I^OH4F:bOHE[f8`0[`<zY<3
V8NXZb8D[OkGi[mmL400>Q0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5
!i10b 1
!s100 Ob2`C>=@YM550dGF0gX_Z1
!s85 0
vNAND5B1
IgKYGiD<=mo_4MN[]MR1i61
VQ>EFQ3JR=lEXCP[@[[5S13
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b1
!i10b 1
!s100 H3;gJ=6jf9C:cc;IMaVem1
!s85 0
vNAND5B2
IdCb3N1?o0U4Di?j2AEFmo1
VUSafmL0>7NFQGEY`X:RkC0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b2
!i10b 1
!s100 9bXN8fFlGhcGoXGOfKGFQ1
!s85 0
vNAND5B3
IO=D:bl;NN2m?K@2lR70YE0
V1f7PTT74P8RN]k6Q9CPze1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b3
!i10b 1
!s100 ALEZP0TlED3a]^zZgI5SR3
!s85 0
vNAND5B4
I>JaFGPAP30eLEhl?aTzoS1
V3n0@l5]eU7kQ2Z:mOH<Nb1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b4
!i10b 1
!s100 i2hkzQ[elW:kcKKI2=heh1
!s85 0
vNAND5B5
I<a9;;JmY_N0mfB=Nn9V]M3
VbZblUScZJ0Wzf478QM9@82
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b5
!i10b 1
!s100 LA7j6376:8Kc>>4BGb1l23
!s85 0
vNOR2
ICeGUSWEFl`WDMT3HK53FC0
V7DSfZ>;>b:J?Fk_FjzM=m1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r2
!i10b 1
!s100 b5kbg5j7aEW;KTB@6ojZ:0
!s85 0
vNOR2B1
I6<CX]OVE8_O3JEHf4JhRW3
Vgia3>Fj]7<fk562Vl?C=j0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b1
!i10b 1
!s100 eGik[m@?eibLJQ??8PXn92
!s85 0
vNOR2B2
IC1<Ei=8E=>B:9Yf]4FKC80
VCd8i1j3KZIjf^EG1T=YH51
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b2
!i10b 1
!s100 ZDKFTF5cQC4]iA@TY_`FZ0
!s85 0
vNOR3
In<KJBMef[bkmeLnNzQ?<70
VS5JD1PC7C95=;ncSWV?@62
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r3
!i10b 1
!s100 UBNV;R?[4RdzE?9]5@MH60
!s85 0
vNOR3B1
IS[Qm=ZL^hX7]OR@749z8;1
VzhBWif3[fg2ZAJ1QXlBZ21
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b1
!i10b 1
!s100 9<nSOCf^97g7lUQ?kfeb>1
!s85 0
vNOR3B2
I=INEXD4[7@?9CaC;DWfk52
Vc[PG_C7Fc@l8<5`9MSK_40
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b2
!i10b 1
!s100 L88B@P1MC;`UO]0li=NH=3
!s85 0
vNOR3B3
IUz<kEJG52l`ATK^4S_Tfi0
V5P9V0l?SinAA[6DEg<>T[3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b3
!i10b 1
!s100 PzlciSoz_o9nMFBn@f]CP1
!s85 0
vNOR4
IlQXcYQDA4V0Q0jzc<dX]33
VT3g;RV_[kYEndoeRi9D>d2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r4
!i10b 1
!s100 0i@d=o`E0@095ZljCQ1]P1
!s85 0
vNOR4B1
IZK7]Zz27Jn[RUL9Uog]az3
VSnZD[g^>[Mc=8[ClMFW[m2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b1
!i10b 1
!s100 T9KW2P?E4AY5BheWfbo@50
!s85 0
vNOR4B2
IWo2c?GEGgJNkkL@DJb<Db3
VCU>W;KTQS2i6WbYV:hO4d0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b2
!i10b 1
!s100 [>P9zgdQLF`_56anHIJ@?3
!s85 0
vNOR4B3
I=;Xzk3k`_H>Jck<]AzJW@0
VNeFK?ooFOgP?f?P71lU@U1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b3
!i10b 1
!s100 _9?e<M4D_dc0:HNRz3Pm82
!s85 0
vNOR4B4
IK1Pn_1GU1SM5DILEGH7W^2
V3`28RUL0zVJ0MUcZ^:Bc[2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b4
!i10b 1
!s100 XQPHBXKUYoD3CC[Y=^JTH3
!s85 0
vNOR5
IAYj<0SXgW9gIkje`G_6o<0
V>>RKbRAYbGDAhF^dTToFM1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r5
!i10b 1
!s100 LHcP=WO1FfZ?OF]^NZ?T30
!s85 0
vNOR5B1
Id_TckHQn3[_D^?;i<=k;E2
V=1oZ9G423KeT6Qm^jMLO53
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b1
!i10b 1
!s100 9>nINGaL`;kad@zdgb<543
!s85 0
vNOR5B2
IDK=1W=>d1`g@[L3APn]KP3
VFJh809XcN1:f@o2Yj5Q4?2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b2
!i10b 1
!s100 iQ7fW27;_QNFkTI;R6AoF1
!s85 0
vNOR5B3
IV`<H`[fPmB[Mz1O0792g@3
VCzzY>E3C<iY43O<HN`Y6`3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b3
!i10b 1
!s100 92GDgjmjRg:M9NSQ7e:TY2
!s85 0
vNOR5B4
I0OeeIK728z7`gl_3UkX6c0
Vo=C1?E<P]@9ZgAK0en`@Y3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b4
!i10b 1
!s100 gdfg0[?F>d=cFGo2o0^mM0
!s85 0
vNOR5B5
IT3IoUTG[VhOFBhQ`8o?m;1
VDPLA8ocViPHoLhANORzeB3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b5
!i10b 1
!s100 Z_oA1MQ2hW<cLHQMO=`8=1
!s85 0
vOBUF
Id=V2?5Ac5UIR^dA>EDEaN1
VjI`E<U2Om;iRg>n9LRa>X0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f
!i10b 1
!s100 1j7j7oeOLX9`M8<MMEC?I2
!s85 0
vOBUF_AGP
ILGLcQMVF<PK_;LPhIam:I3
VPkNGOTP]ML`Q^83TCNjjk1
R1
Z39 w1364341839
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@a@g@p
!i10b 1
!s100 oW[XYbkD]kjKzXhL6CL173
!s85 0
vOBUF_CTT
I7FW=kYSBz6[16J3lo0clc1
VPAGKIHzdBEE[PSQc^;=^a2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@c@t@t
!i10b 1
!s100 RSMaj:m6onZbFjOIfdO8C3
!s85 0
vOBUF_F_12
I:U:;9ShU=B:flA^KXRhdL3
VzLPA=U?]Oh4R2c<0oPGJS1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_12
!i10b 1
!s100 e@4Bk4`8F=LLTZPkTe^ZZ0
!s85 0
vOBUF_F_16
IE[@H?ggA:[Kbz6Khm]YmJ3
VgLlYRGYh1CT>n3]_0benD2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_16
!i10b 1
!s100 MAbh``M>Fn0Ln;b?NPgU?0
!s85 0
vOBUF_F_2
I@2Y[WRC>`zk>zOo?CZZLE1
V0jZRGHQng4Z=;lV2XoLD=3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_2
!i10b 1
!s100 5CjJzV9Bff=0_jT;Gin=W2
!s85 0
vOBUF_F_24
Ib9hlQcoO@lD_4c4nUUoYB1
VTMUX2LM;?DQl5ezag9Z`c1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_24
!i10b 1
!s100 Lioz`1jSGfzJ=nlZ1jWC91
!s85 0
vOBUF_F_4
IgkHFhmS413N[X2bAl5RNk1
Vld^Rb`O3igcQUm9?]`7nA1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_4
!i10b 1
!s100 JnL6iGo[F_?Y]Vl_[jn^D0
!s85 0
vOBUF_F_6
IajF7U>TJf6_8CS97oGgk]0
V5Z1fM6lG6;J4<>b0za5DQ3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_6
!i10b 1
!s100 Bo`J4a9V]@EP^EjKI?g112
!s85 0
vOBUF_F_8
IX:JJW;RKmKie2FIRTol;I1
VKG@T1D@jfi8<@9>Y0ooLF1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_8
!i10b 1
!s100 a<84c8RRDPYS0F:iSd4PH3
!s85 0
vOBUF_GTL
I;;TL0HFK32LVjHnOF9IZF1
VIm9Q?BSNJ=HPGc7;OKmnb3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l
!i10b 1
!s100 ZIa?0:P2JoXP?JZBVbY@X1
!s85 0
vOBUF_GTL_DCI
IV?@Pk62zg6N?fa?zJ?`gI1
VXg8Vm`RXJflEQn>V_ELII0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 @2Mh:G0`:9=Wg2_g5LcS_2
!s85 0
vOBUF_GTLP
I]QYbkeo8Z=j]76mG>NEa13
VlZPDTmEJCgSf?3F<JR5<j1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p
!i10b 1
!s100 6l9G96KDeZJf]TKClGT@70
!s85 0
vOBUF_GTLP_DCI
I3DHc^35ad<A7Km0>GQ1`i1
V1fhdm?GH05Ao4ECV=l^;<0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 La4<iYTSYF[ha<9T9VLA42
!s85 0
vOBUF_HSTL_I
I`@fWL9bdHIU]NQ>RI`Jm81
V]ldg>D@C0e07P;WLaA@9P0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 ASaG?;AAW<:]2@c?9=G1H0
!s85 0
vOBUF_HSTL_I_18
Ij`9Xe:<jLN9ej`KCdhc9[2
VL8H5k1ohV4UCgS0PcRD<L1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 cAml0d=X_G91KM_FW>`<U3
!s85 0
vOBUF_HSTL_I_DCI
ITlibfP`eJzC66l3AXeQaW3
V;T`Vif9I[B_h`1RN^OB1W3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 [@:9UFAi;Rm`4a^1ef;i]0
!s85 0
vOBUF_HSTL_I_DCI_18
I4YIWU^jeN]dVKV=fQ3E@61
VFhnL;:Nf8`]cHnc6^2>1L2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 1zRA;1INBBS_V1lnH3Q`c2
!s85 0
vOBUF_HSTL_II
Id7fm?i>VG20Kn^Ml42H^90
Vc8f?d5GmAjmemo]kc3[ee2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 eB[VMHL7jA]GZCCS<`IMK0
!s85 0
vOBUF_HSTL_II_18
I5Y@CIM4DA845g:O:7<zSB0
Vk;4250PYh;[HoI2G<5lE[0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 kYC=9e978V3cQdcPhf]<f1
!s85 0
vOBUF_HSTL_II_DCI
IiY`W454=83lG8H4@UhOa:1
VRPz3fQoP<>FdSXN[FeQ9I2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 kaL7T14Cc]A2m7YZomJdY3
!s85 0
vOBUF_HSTL_II_DCI_18
IOCo69X3Ig>PlA[Y;99PeS3
VB[hQ9JWCZ4f1CCzbB>>FE3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 7=WBfAlk`IJ=gH;M4lHMg0
!s85 0
vOBUF_HSTL_III
I6Gj7H?0?7WfUkKzNn2JAN0
V:D3>1Cf<_kK09;zIX_n9n0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 RA=IRLG9T1lQLYe5^R;Z13
!s85 0
vOBUF_HSTL_III_18
IYK]k0znJbc25e_k7bV;Df1
VTXAiW`Y^21P63EZSMP1MS2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 Sgm?9TLLXJc974Udif`6[2
!s85 0
vOBUF_HSTL_III_DCI
Izz5O9XVU200aHI`K<XCVC2
VAC5T<NE8>W@GRNYERY@hS2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 DN9b:`^N^>F<j@eD<Ej^P3
!s85 0
vOBUF_HSTL_III_DCI_18
IF2LczXH<a4dN:Ie?>>WAQ0
V4TMn9Lz1h^>UoH:WWC=9n1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 U2>glP?;MaCP]89?0?L:^0
!s85 0
vOBUF_HSTL_IV
I`_4LQaMV[5z=D9@`LJP<92
Vd7D2;=cOmmT8>3X]VnNNg0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 ^En<Cb2CCRc5n>]Zi0Bk?1
!s85 0
vOBUF_HSTL_IV_18
IAI_jCaRf[i5:D3j]Gm_nL1
V]<FKBVeB:d>9Q=2[l4f8<2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 >hiQiX;U?NZn1DkY61:FP3
!s85 0
vOBUF_HSTL_IV_DCI
IRg;k[_:@_[9j>Y`7TEQ2I2
Ve6OJClfcoOeEgFQOOST3m0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 XJB3zDAfRF=4c9^VjnM0m3
!s85 0
vOBUF_HSTL_IV_DCI_18
I`HPM][8ZoS382<NX9R2@V3
V`IUjE>]ac998=?CfB2GB41
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 GUS@knQdGICS5A7BROc>[1
!s85 0
vOBUF_LVCMOS12
IQZlanzBZ[OJzJHZ@Q<Pgo1
V?Ef2ER3X6PWAESM`6KlVc0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 <<17P^9^ghleI[o>W:RWB3
!s85 0
vOBUF_LVCMOS12_F_2
Ii?ST13XYWSEDR5`IFm3E62
ViPc_[d9N<[aY>nMmCdPMh0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 jalU;YdcCG]Ik<iahb6291
!s85 0
vOBUF_LVCMOS12_F_4
Iz]8K>`YJD^406B<EfbY6C1
V[En@0:D4DZiEZJSim=2K:2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 CXfiQi6QQme;9iWC:GU>81
!s85 0
vOBUF_LVCMOS12_F_6
IgL`C@N8A?:PkmDF3aW1jl1
V[jcLjM<Y[6dj[2eQSgG7_3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 ]Yzi<04d4HIbLEe1K[Z3H0
!s85 0
vOBUF_LVCMOS12_F_8
Il93WZI052Sofbj]BiADD<3
V=39Um^6CWBCm<Y2X6>2L?3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 IOGnJAC8mCC`eif=2XY@a2
!s85 0
vOBUF_LVCMOS12_S_2
I53Mc>1XokPF_9E>Xg46GC2
V3ENNN]alBd1RLl<c>KKQ_3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 f>RUh1RabnekbhLFFnniV2
!s85 0
vOBUF_LVCMOS12_S_4
I6Z`L?mz[aQcHKCaVDTRLo3
V:kzW=E3G?iKYPf303@`:32
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 YUL`G1B4J9F3WVS2LET]]2
!s85 0
vOBUF_LVCMOS12_S_6
I;i;2kIlKSF1L;1UIOii2Y0
VZH2LQ23=0KDZIaNz<d5bY1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 PLEUoGB=T?zTCfJ<^kY3_2
!s85 0
vOBUF_LVCMOS12_S_8
I1M]XkN_igVN=OEBg`]6mG0
V6f2M@8GeCiBm=EiWeQ;[`0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 @e5NYNR_;Rfkm:CDgmWk01
!s85 0
vOBUF_LVCMOS15
Icz3>f;7>GQI5MbeC6?BmQ1
VOLB^Ei@`nfT16YR1@5j=:2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 2ccY@KKeY6ALObeZkn@]Y3
!s85 0
vOBUF_LVCMOS15_F_12
IjP>Tb=0dDS^S8mR:`V?J83
VZ;fB=<fYYEJHYWDTFlF]A1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 f=QF9c>G_;PQ3@=?Y;3H@3
!s85 0
vOBUF_LVCMOS15_F_16
I<mEFR1ZK>7_QWZYe2iWQE3
VlTd24?eLHX`MAk8L3l62S2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 mbX6jfnJPU1FI2gV0BY1h0
!s85 0
vOBUF_LVCMOS15_F_2
I`?EmZH58[jI^[QWZ=9E`C0
ViWL9jI6j?5To9>P[2=AeA3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 XU8ZYQ]ILdA4eSBTX8TDN2
!s85 0
vOBUF_LVCMOS15_F_4
I8PceD<MI=YLDLPQCPXF3I3
VF`mGzY`iOcb2EG?I[W:LX2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 >0h19iX7_k:jV[VHC@5OK0
!s85 0
vOBUF_LVCMOS15_F_6
I7Cic88J>[IL=0@nVA1LV00
V19?do9Pzk?877hmPfAzdE1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 ;c86YzQC?L?<c:AWcddkS0
!s85 0
vOBUF_LVCMOS15_F_8
IkzAl8Cbzl_Vai]0[DLaj^1
VEZROODhMQEaANoV<ca_CG2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 X1T1kbJ<AAHS?@g3:[>701
!s85 0
vOBUF_LVCMOS15_S_12
IGTo1Q_4ECfUZ=gKlf_eMa1
VCe6Db^lBaGAV6Tddo99SX0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 IkOb?CV2]CiJTK6Acdjdd0
!s85 0
vOBUF_LVCMOS15_S_16
Il]`?8UQbajQl6BTBjXGV:3
V0RoXHPK?Q]OJD[k7IW0dg1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 ^E0_DL:GK`_44S3Rl]kb?3
!s85 0
vOBUF_LVCMOS15_S_2
IFDJjh]l1BM6Od1boeWm[k0
V?]HV117TkH28;3LaVKd]S3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 e>4a6CR^UVP1=[L?FoQC02
!s85 0
vOBUF_LVCMOS15_S_4
IXIF4TMzn_@XlEo3b0zE]31
VKbB]8b;6678a[:dl9TJI?1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 >?<h;UZ6fQ?4ecnEE37b^2
!s85 0
vOBUF_LVCMOS15_S_6
Id@:a6WRn=h?Z1Gd^b[?jg3
V>7I6Fa4z8K4GZVfY]7nd<1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 @>j@;8cHdYAk:gzAfk_CU3
!s85 0
vOBUF_LVCMOS15_S_8
II48ln<_^eQD=IT:cm8ghm3
V??g==0KmeZ=AJTSPZngDF3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 ^X:`l5E@1ASglab8=H1[[3
!s85 0
vOBUF_LVCMOS18
ImWIULf]<SQlR>I8O:eZVV0
VGf1[^12c9e<K[5hDQQBRQ2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 lEDK?en<VnfN[LBVFa4Yg1
!s85 0
vOBUF_LVCMOS18_F_12
IfnRk3dJ221NMX>O>BFZX93
V9N<aI@c0GaVcdo=iEEh2K3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 mC<dM=Wl26[d`dM[8DkHS2
!s85 0
vOBUF_LVCMOS18_F_16
IJR@NdPhfH@1]8TiXzfb=52
V2JJhjkiTi7[Kf[2NPH?6a3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 ^<DJiZDN3>NU1OVZ_G_o73
!s85 0
vOBUF_LVCMOS18_F_2
Io5dB:RSO>[2E:YH7B3hok1
VMgjC:F6i;c6_C<lConXzc3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 YH=HdkEKa0^[RhD6n^JAP3
!s85 0
vOBUF_LVCMOS18_F_4
IEDl5=G5A^d0h`XfEMAYbl2
VXL?;P:1YRXN2nhYzXhZEh2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 Md0aC893XM2h9d^TRik4C1
!s85 0
vOBUF_LVCMOS18_F_6
I?CVm?L6Qb03SBEFUdRP0g2
V4KU;A]WmdAC15R@4efR6K0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 5U>@]T@:l3j2?;jS83E]L3
!s85 0
vOBUF_LVCMOS18_F_8
IM>YCDg94SKY3_Gz6_^NA;0
V9Sh=?c3b[L2KUU:J8EN1Q3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 XB4H1Va2SS_Z>0:[JXd903
!s85 0
vOBUF_LVCMOS18_S_12
I6VJ5V=HVZD9lN0<>V^^RA2
Vd;eiJOmIRj<h^oV4HU0SW2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 aWjClF;kS]k11WDe=M8SR1
!s85 0
vOBUF_LVCMOS18_S_16
IOVZIdj4>:BbI4V1Hcc=lc3
VkkA]jWD`^=l]i8V>U2Ug@0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 lmE><Y53I?MA]9>:AhMSE1
!s85 0
vOBUF_LVCMOS18_S_2
IHckeaN^JlFN67AQ@`oh[A0
VUaz=ibL1TGBH8zA_o[EgY1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 RJn19ET>g4hR?He4n]4DU2
!s85 0
vOBUF_LVCMOS18_S_4
I0ZoKjHjIQ]A_O`CKLh>OK2
VW4IXJlN=:a?[@a84H;Y_F3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 YiE^H5<iIAM=hKbeL<lM90
!s85 0
vOBUF_LVCMOS18_S_6
I0kTzR`dkS_5He6S=Hh_BW1
V6fgPfdCKzQz[Bg=^7Y:TR0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 ?<H1n3<V`52cV37`1NbNU2
!s85 0
vOBUF_LVCMOS18_S_8
IJFb=;;VXRmSljOR=DbBif1
VdmGT2:7443=eLOREhaFka0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 1eaY@DkDN9PTjgD>L]IfK2
!s85 0
vOBUF_LVCMOS2
I@6XiY=?iaOkUFB=3dhg2k0
VSIikHniX:2?CCOCm7[:7>3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 V;Ya8@1S:F5Z_]T_;:=jA1
!s85 0
vOBUF_LVCMOS25
IT?C6YNY=j^=L=3eG;5^oR2
V<9df;d>Wz:?5KPP@S64Y;3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 Sz3BG5efI4RHEoDmf`>@50
!s85 0
vOBUF_LVCMOS25_F_12
IBUR;6iZ;V;V4;_bWmBF3j3
V6P;UVR`3^mT]2nz<jCSTP0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 E3=YO4c3Le6B`n?Zz?Jg]3
!s85 0
vOBUF_LVCMOS25_F_16
Il@=1TYYjlIe:h]UBH6=K40
VzGX<30i?>KKgSLacLQ4Yd2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 LPB3;Hz^z;V1YiP0J@OmA3
!s85 0
vOBUF_LVCMOS25_F_2
I0D<]nP[@l75P@jdZBnf483
Vg=7B_S73U01n6[fSo4PUX1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 TVOVH@GH3ogNfZ1gkJmFe1
!s85 0
vOBUF_LVCMOS25_F_24
IhjDN^AcCN]oi]NJTIVEiT0
VEm;8oi]FT7KKLk]0]<;4[3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 2@HCE?WJdSz5EcD5<I28J0
!s85 0
vOBUF_LVCMOS25_F_4
IGVROjGb:<P@6fT?O`_kkm3
V4Ke9^MKbzLA7^LJle`geD3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 QkmK5HJn07<iNSh]cfYk;2
!s85 0
vOBUF_LVCMOS25_F_6
IVk66NV62b0zAcS^D4Hg<Y3
VNf9lCO4g`XLa734bSmjPW3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 T34oSIXCdY2b[S>WMjBin1
!s85 0
vOBUF_LVCMOS25_F_8
I49[KFl2Y2S9AVoVJ]BEAT3
VO?@<e8DhF`1F0G_AA[=CY0
R1
Z40 w1364341840
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 k4l61zjibU_La<:cdHiR12
!s85 0
vOBUF_LVCMOS25_S_12
Ill>:FoaoOGnlMEgn<7`Ig2
VEgCFHmDNdc7a[gnniDzN`1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 dX:moW`n2^_Tn>9oaL5^73
!s85 0
vOBUF_LVCMOS25_S_16
IKcdCznlhe3MO_4<C_O:6Q2
VJ4JhL^]M[2RaCme9j82_[1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 Jo0ReeoO<djLOjBA96^S32
!s85 0
vOBUF_LVCMOS25_S_2
IY5LX<ldBS@i38nZ]ZoEPo1
Vk?W7`NMb]dIlU@3G09?R91
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 B;4c<?6cLd<HfPmN<Qml63
!s85 0
vOBUF_LVCMOS25_S_24
I^a`?2XSaW99dRlg_4e0oM3
V9JZ>MohWG^oBaJiGP]Dao2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 4]l>N@:nIGiPFSC614W@b1
!s85 0
vOBUF_LVCMOS25_S_4
IHUi56QCFO1Yi[PJeK82^E2
VZ[cD7h^_DJG5om2Qzg09g2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 :8=kjG45[QAYnjKT;54]g0
!s85 0
vOBUF_LVCMOS25_S_6
I^2Q3NnQDIo^ZE0B;`kL?k3
Vf9YK3ZjciLO4KKi;>ISh]3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 ghC`H5`kUg9[e]>4bWgMY1
!s85 0
vOBUF_LVCMOS25_S_8
I7]XKR?G62m0U>9?;3hkO>3
VN:H8ihceC7Y;X_?fB>UhV2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 kM_OSec_>;71oa>ZI9RlL2
!s85 0
vOBUF_LVCMOS33
IZIZ9]i@XkToQkLc^>cOlE3
VhVlOW4]:c7=<=nna50_cZ0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 DI<n>^KDii?PQK6D>T7EW3
!s85 0
vOBUF_LVCMOS33_F_12
IST=UXBH2f0U]Q2`m_FW?53
VXQLP3URIHDbbTY=PiLVDO0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 kze_ceOF5e58YfM_?Z^JE3
!s85 0
vOBUF_LVCMOS33_F_16
I3l2^I=WWYO5A=IKz5;a;70
VkjZUjM@YOZ1C]Lj[3B_>W1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 m[R=mm]dYzCeQ]Sh7Gjl@2
!s85 0
vOBUF_LVCMOS33_F_2
I:G[V9^97^U]nRi8j`9G:l2
VZee0WoV;agmnT`D4jf:hc2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 fc4`Io1<_PedcQ9o?O@T`1
!s85 0
vOBUF_LVCMOS33_F_24
IjEEKH:f4n:T4ogWh59I3b0
VghXn?M71ZaRD0mHhQcO@J0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 `HC=F3BjkF:Ln>c95zHCn0
!s85 0
vOBUF_LVCMOS33_F_4
IBJEnkVXzIX7>[h57OREZa2
V@Om<Uih2L_Va6c>7ViQ[X0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 ;OmZHkFo@eE8ObQ^Go2_]3
!s85 0
vOBUF_LVCMOS33_F_6
Im[>78[7GM584M@RMIm<Eg0
VlXQA[TBi5FGOMjMY>4j5W2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 C5`H:8ZYAW>o7AQ3h5nPO1
!s85 0
vOBUF_LVCMOS33_F_8
I8oXSQ>]^`Cb01JDm@>b<f0
V55LjNGN7^SZT:En5VAiN43
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 ib>d1ed00Qo`CTKLe2NCO0
!s85 0
vOBUF_LVCMOS33_S_12
I5nS5]Ehf?SK=T]aEVfE_`2
VnDO;_Mc>oQ]4Pi]d7OYeJ2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 :c2?<fNLSbcL`0aPj_RmO2
!s85 0
vOBUF_LVCMOS33_S_16
I:G08oNiR:lXb8Q5DRlfhV2
VB97P_f;Y]jciB=W>eNY^j1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 M63;dI?Wi[mI3AWBoVPJJ0
!s85 0
vOBUF_LVCMOS33_S_2
I7=:=JLi>5cSLY<NR36_]A2
VQ0MYB151RM`MjS_H[J6A01
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 WLHh4>LX]3]kn=nAO_7dD1
!s85 0
vOBUF_LVCMOS33_S_24
IW=K]G1KdAiVVM9LRAhdN20
V^hmhAKmE>Ff6e8NU_bFGN0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 nLLcMd;lIf?j?<_fc3Z?k2
!s85 0
vOBUF_LVCMOS33_S_4
I5>^MTIUNgbk_2b1lfOXcP1
VW`0Lo4bXAVEoK5BVl27ZN0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 bMkGl8P5^ljMkB<jT_m?g0
!s85 0
vOBUF_LVCMOS33_S_6
In5Van4B9X@e:]JN0GWe<a0
VJJW?DcP^XI0dRI5_8T7^72
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 VE53hQo[U0@hAJDRXMR5R0
!s85 0
vOBUF_LVCMOS33_S_8
I1;53mMRHAjdR[oS7zJl8U2
Ve;Z9:j5KUzhGaPI>DQB?10
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 E5oE7;F3MO29B>PD80dml1
!s85 0
vOBUF_LVDCI_15
I<feFhK<g^fD8gB]9[^_eS2
V]4n_d;>8AcQ=b]2_ZUD9P1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 P0ZY@S89Yg8zQ4G@?gafD2
!s85 0
vOBUF_LVDCI_18
IhOL3eeQIMTIK4]HdV>KM<0
VDBC33<D2:^FAaA4PG1@O11
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 75GYFM0I;fi4Y=ZY6^ob[1
!s85 0
vOBUF_LVDCI_25
IP6=ZklQoME1`mf0k]0;V11
Vb]UIPk6ToPmkZ`M@=F2FF0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 Sob>H@@Fh2_2KJ_AeGPC<3
!s85 0
vOBUF_LVDCI_33
I3IPQad69fQLjUYlmo:EHF3
V]BV1g=9T^OmcZ`_Z]bLF=0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 9oCG3;7^f[5>Bz458QzK[2
!s85 0
vOBUF_LVDCI_DV2_15
I`m=azlOc]6;`=VEBAD4L>3
VMfmJZ1L^;oTnTAbo<leC>1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 0f[7=<b:9fhNIz3AeNc`^1
!s85 0
vOBUF_LVDCI_DV2_18
IeF4z5Z5kYa=U]n@`P^g4O2
VbFd5OC97Y^9VYYl3U>[Dd2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 aOOD]<HF38I?H@MCLGXVY0
!s85 0
vOBUF_LVDCI_DV2_25
I2m<BFHUAoCRY^eVazg_lV0
V;LL_XjkUET>ESi>GiYbC33
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 [;aMWiR9A?XHN5Z5g>Cli3
!s85 0
vOBUF_LVDCI_DV2_33
I:54LjbUTj>8T=IY<mR@Q^2
V@[KITm^D>iJho?>U_DU<42
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 3m>]dRTcSMGH<Om_EN>E[1
!s85 0
vOBUF_LVDS
IHaFkVB2M:OO^C0nDG4Z[G3
VDWB9iT5RJZmgg[;M4kGZb3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@s
!i10b 1
!s100 XC33PhJOK<F=7M?keA2=i2
!s85 0
vOBUF_LVPECL
I[;n0nIRPFcgDQDh4?L8BJ3
VVYBDIIMi2A@K3F0`fP[[Z1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 8m;Z::IREmAo8c7hacI2M3
!s85 0
vOBUF_LVTTL
IH<[K81_TFTdEClE_]T?zi3
VBS9WaKzXVQ@kg`H<H0I[U1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 4kh:9_WI95cW28A_Ee;fR1
!s85 0
vOBUF_LVTTL_F_12
Ik@4aIJLgRN:4PUgTVhT8I0
VdfQHL;WlVgCiij4EEE`V31
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 QP2JW4GfA>5J[21<7aX<Q1
!s85 0
vOBUF_LVTTL_F_16
If>Z88G@JDoLVN^LUdaXkl3
V_Ecga]dPHWGm35<8MNBQl2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 9H;N5gNz_Ii94;GDc5;Eo0
!s85 0
vOBUF_LVTTL_F_2
I?]]6MT0?<;<i8AjGY>Y[;1
VH_Q6aGW4cE>25DMkH2Q7a2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 Ni2I[HNUN12=Zgm0;Tg^a1
!s85 0
vOBUF_LVTTL_F_24
I4PI]eRaZ`T5GQX_V<N58[2
V;_bNO5UUMhEDRf>gSA4F?1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 <Q2Z>DY0zPM_>Lk24[K>z1
!s85 0
vOBUF_LVTTL_F_4
IfhdYk_oEb9LdnO2Gm9^Zi3
Vea1F<>JFFR<nAMiRBb@mE2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 `XW;Tn^7L[7lO2WPJljBf0
!s85 0
vOBUF_LVTTL_F_6
IElhah;0E_Z=Yb:fdYHgTl1
VE4l@9m1GhJk>Y=_9iaPhb3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 PN2R2KTEZEch7bjTOizC80
!s85 0
vOBUF_LVTTL_F_8
I^]C1KV]__zLG9J3mG;>Wa0
V^=LCCjPeVl=j8Z<jlN5i^2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 BG]TIAaW4hC5VGEQHXLZ?0
!s85 0
vOBUF_LVTTL_S_12
ICHYTzCP:S@GfeoTCLTIgJ1
Vj9ETdc:AJ3hnZAbcg2A6T3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 Rh7DIa8S>NEa1V5_1SEGI2
!s85 0
vOBUF_LVTTL_S_16
I_h1]@c55mZ3oQ6mJ^]_Kg1
VBBV3zUbM;LobALWfWR^TJ3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 00TjbBC<^BXP;h;CeD3zW3
!s85 0
vOBUF_LVTTL_S_2
I[UQ=@:nQ3UEnfQB`WCk<N1
VB4aWeWYmBo;U05>lA@K7e2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 Ad?V@g2U[3;n[meG64SeB3
!s85 0
vOBUF_LVTTL_S_24
IPOBGOOYUSTX[T8Zb[a2g@0
VBzjQLfBXm>=;EZOdWQLKF1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 L15mU0ldi9`hNE^mPf;Yh3
!s85 0
vOBUF_LVTTL_S_4
IMGZEd?K6B?ff^mmW097B71
VWnGz`U_d8Ki7`Fd?DPeco2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 BCGjJ2daO8d<UU;0m?^fi2
!s85 0
vOBUF_LVTTL_S_6
Iz9cIMzi`1AKoGQ^aBN<Hc0
V;L_e_4Nj9TC3F=S2WE:J93
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 Yl?RdaHUiC7dJOJ3H_PLN1
!s85 0
vOBUF_LVTTL_S_8
I?h>7RaL70<gkL6L6]6JY92
V8fYaRe<N3iLCJU_9]W=5@1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 `M9khn8iDdGR]bG_bE0ab3
!s85 0
vOBUF_PCI33_3
IA4jhJ@B@IL5=W^SLkZ6k20
V`JGVF>?NZbES]ci0RCFYS0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 0CACf`a^9odEaQglgX;3j3
!s85 0
vOBUF_PCI33_5
I4^YjjzNc17fX:fo0X7afm3
VS80z2AD1Y`NZ2X]m49``41
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 U5`]=da_bIKmlL`HDIE6O1
!s85 0
vOBUF_PCI66_3
I2Nb6I9lIXGNR5Ca;A0lPO3
VLbdjWDkjo6iI1_OiJ>Uk>2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 j;mY>lFP_1:53SfnF@k7C3
!s85 0
vOBUF_PCIX
IT4Y2RKhGY^CdQh>eETnU00
V^HD;Ib48I9iGC8LKVCgAA3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x
!i10b 1
!s100 h`cfY>:L3mDk[N6eYgmAd3
!s85 0
vOBUF_PCIX66_3
IhfU_z2jVNJ?1MSS3l3Q9]2
V@L=UP[N5FSH^S[N6Lm:^b1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 RCkU:bn4m^EOmTaD;2GJ^2
!s85 0
vOBUF_S_12
Ih5?A17Z:>_foaS^^X]VE11
VN8CJZj2zk=ZRSN817`hTf3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_12
!i10b 1
!s100 ^cTYo6L3<T]9XLN3EkVBK0
!s85 0
vOBUF_S_16
IL:1CJDKkaC0G:7Zl<IVnC1
VIVkdhMin8gPTJCedUV:8>3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_16
!i10b 1
!s100 QRCb[gm>IgDDI9LFaUJn@0
!s85 0
vOBUF_S_2
InS0z;[@?55zQ@3Y2he?jM3
VSe8eZ1d[FFXlS4BYQVMjD3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_2
!i10b 1
!s100 @b<@1lln[`0@6SPSdgEe@0
!s85 0
vOBUF_S_24
IUG3Oe^;eT6GDzEZnK9:Y62
V_?;4[PbiDj8d9mA9hXB;61
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_24
!i10b 1
!s100 7B:6C;ioB`WMG:KLReizP3
!s85 0
vOBUF_S_4
I<?ccI?ZcJ1Ck1gM0iZnL<2
Vc3`c7^LXdN7a^Z]lcd>li3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_4
!i10b 1
!s100 @cnKQOR1]<C><nk`J@Om41
!s85 0
vOBUF_S_6
IE3C@B4>Q;N=E?O3B2CV381
V1bNLOj9dBod?<NlQli;VV3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_6
!i10b 1
!s100 <;Hl_0ok19P<iLWM=_OQ12
!s85 0
vOBUF_S_8
I^I0V8O@^T9MdEEakGoS;D1
VQzR@RLO_LNRzm;JaC6dJG2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_8
!i10b 1
!s100 Y=hUH8`kfmZ`BeQJd0L?Z3
!s85 0
vOBUF_SSTL18_I
I:ULoDXd?CFe7=e_9]W8F70
VDm93=J3WMPBn6^CUfDMKW3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 b7?ozG1]URJ_lKF2n]_D[3
!s85 0
vOBUF_SSTL18_I_DCI
I[@mUdE]RfJRP28F[Gf2K62
VLjQhWiYDJQjczd:7PcY?B1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 <QFV:_LS8@c2[FDVcM^bI3
!s85 0
vOBUF_SSTL18_II
IkO9HU0Q2XZTT?bUDbF<TK2
V^j<lR0:_5_m2IL9TjXFC31
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 R@a4jFWCe:nCkk?c^MH=_1
!s85 0
vOBUF_SSTL18_II_DCI
I;P>fIH;R_MgdVcn_AnlTT2
V5UKM:<UUl0Pn6_:7]<B2M3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 eJcUOR_?_@naN9YGYRAeb1
!s85 0
vOBUF_SSTL2_I
I@GTFca7G4O[zolaBES?1a1
VkgPA9`GM`kO__5bKHRS942
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 U=G6e5@Wc_i62@b91jAH@1
!s85 0
vOBUF_SSTL2_I_DCI
IXXaS3@hVA@f:`:N]hfRdH2
VMGBo?@^fzVHS?oPC4:lTN1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 MA3LcEbe0A1m4FzL1bd7U0
!s85 0
vOBUF_SSTL2_II
I:zA9cCPT`gYBSZK:f<OGe3
V1DJc04:8GA?GmJ525]abI3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 <NE>Kolb;7IegHFndUbBJ2
!s85 0
vOBUF_SSTL2_II_DCI
IX<]32CYBP6QJgTURgERG>3
V`1k@SLG;fVO3L6kHRPOH>0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 6S8aiR0_jS<ZmR^7f33nh1
!s85 0
vOBUF_SSTL3_I
Ich9:n;ofk;6=R`6h@T8C:0
Vbo:PEZaimbOYS9_2UHTSW3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 J:@VaCC?C?hWfm`4SHT170
!s85 0
vOBUF_SSTL3_I_DCI
I3JSgPN;;ajc5EJhKSibl42
V5Ro55iO_NbH38>N:6BP<:0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 XKXGeh?YCSDm<n=<Ta7`S3
!s85 0
vOBUF_SSTL3_II
IzKVE56K=c84ZR?8QAjcc>3
VnQFd13FT9KzHh9g<[FJDm1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 ?AN3KmIZE4ZLbNL3K`C@e3
!s85 0
vOBUF_SSTL3_II_DCI
IGPTV^3liA<9>=?U94``@50
VMU=OoAWGRWeWLHPRkfHHN3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 L1I26RB=QWoVnM<73EC8O0
!s85 0
vOBUFDS
I[RhjI6e=?X:Odz^44EedX2
Ve=kK@F;zi^E3V[V?3]Pk=2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s
!i10b 1
!s100 R5AB^8fVj;ZYa]A[Q^^<=0
!s85 0
vOBUFDS_BLVDS_25
I`I[0kC_5YkShLYF_>];oT1
VmXD`8@Jf>S;LEDF>@E12@0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 LP5AISi`L4b465m8S^HKe0
!s85 0
vOBUFDS_LDT_25
IhoWCIa]VdT2zU>I1;4OcH1
VVke5ROk]?m4cH@O3RlCWF0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 =gXnOZzz:C4h9EVF7NEFK1
!s85 0
vOBUFDS_LVDS_25
IY]^jgZ1VR]@oW`l67[Xzf0
V2S>nXBM[;ISL2]fbmUf_D2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 aWKII?3R]1Z9NY3<@RXl72
!s85 0
vOBUFDS_LVDS_33
Id3OM0@9HEF3Z_[5Y`NePE2
VJn?DbG;00Gl7^:o^YRfM31
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 mYf5B^iB7[o>i^N_ndBA^1
!s85 0
vOBUFDS_LVDSEXT_25
IGoTL1<BLDEMc277Q^?^g50
V46PPeLdedY><QT7^i`E_>0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 eko8X5KlZGQFiRCaPEk[A0
!s85 0
vOBUFDS_LVDSEXT_33
IYkY;=z4lRLXL@G0]2O0md0
V302?nLFMdkP<jKHWb5lhk1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 DSJacYBfd^g16IT8;FIZO0
!s85 0
vOBUFDS_LVPECL_25
I;lnmd3fY]@4oE@YJ8[3m^0
Vk8L1<XNYMLW=aDZ<lm:Jl2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 Ka<kij^WzHiHZ?kI?iHE42
!s85 0
vOBUFDS_LVPECL_33
IKUhOUKEN;Q9iTAebR^[852
VFjGi@[Mm[=_cmJRT=j5VJ0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 FM:b]6lL1F[6XG;zMzeO82
!s85 0
vOBUFDS_ULVDS_25
I?2i=2cc]g>S[j2Yk^>i^81
VGmP?U0e2IL=LMEfJHZ^6;2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 NZPN;CC28jXgPDT_EGRH41
!s85 0
vOBUFT
InkD]MIcBE3`fzhn]XbnIL1
VCZ<`_:iB17nzZ5id3>97Q3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t
!i10b 1
!s100 C^k^BBZJZRT?[@1gb5PH@3
!s85 0
vOBUFT_AGP
IRIH<K;0o`eQCI^nGoWMYj1
VnoJcYUA^C0W9[2Q;EAH8d1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@a@g@p
!i10b 1
!s100 2^;i0gZkVDmcZ=zN^Zfz32
!s85 0
vOBUFT_CTT
Ikg0GOH`2HlLB<`TMAcVAK3
VJ>FD??hRaEPWCmmlD?IC:2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@c@t@t
!i10b 1
!s100 >ZDcRF[zzId1ZCO_@f73F1
!s85 0
vOBUFT_F_12
I45oCbVfcj4f:0>i4IVjJ;1
VIPFz=Wh1UYR9kD@_AYFf<2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_12
!i10b 1
!s100 <FfhNDo_2[kfRdFn8=jUF1
!s85 0
vOBUFT_F_16
IzU>IJ<`@]TNgZQPcDHe6H0
Vo>mJQZ=oa:MK@7a9J[KlO0
R1
Z41 w1364341838
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_16
!i10b 1
!s100 WGa`LHRgG?L2[BlcP[<YT0
!s85 0
vOBUFT_F_2
IYRNFjjO>b[lL=hI3eN7dM1
VcH30nC?VlM8D9lVOOUXYC3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_2
!i10b 1
!s100 CHNUEhbg7FTf;lFk<kCSH2
!s85 0
vOBUFT_F_24
I1eN_6QLFmM?[V^6ML@E]k1
V5h_YXP6m0P31DVSC<dn<I2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_24
!i10b 1
!s100 P`mVN[?jKD4<C2I7NaHoe0
!s85 0
vOBUFT_F_4
I5zi@7h6VDUUGz:k[K7X^?2
V73g?h05C4khbGcl2?U6<:0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_4
!i10b 1
!s100 RO22UE[dHZj^@2So3cXBT3
!s85 0
vOBUFT_F_6
I3IP3^WaK^9IhmJ5C6bz[Y3
VgY9kkU5nJ0A=j8EXLcDgi3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_6
!i10b 1
!s100 lmmKP[jZQL;<DNjQQ]b693
!s85 0
vOBUFT_F_8
IEghKgH@O;5j6o:D@3mf652
V>6:846?iGiiBl;o>B7W8T1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_8
!i10b 1
!s100 cHEgeB7[hjd3V6kFViM6E1
!s85 0
vOBUFT_GTL
IWo2DLJlj7^G?m;HFeEZh?0
VUZBeL[<InA^8OZDUaf>kb0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l
!i10b 1
!s100 hYC=;dIR?C]7V`[2zHJMS0
!s85 0
vOBUFT_GTL_DCI
I7aKJl@h5`>J<emIbeMk033
VaaX2P:L5mZNchj55b^zzG1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l_@d@c@i
!i10b 1
!s100 >2Z2<<1fF^a1[nB@b:^=61
!s85 0
vOBUFT_GTLP
IFkCInFV77RP`QYeVHV[gK3
VF[CS11]`EUkLN8=N_OLn21
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p
!i10b 1
!s100 :g>=dAofb?eN6n3g:NJYU1
!s85 0
vOBUFT_GTLP_DCI
I?T[AOBo:]0MGX1SBX]F2z0
VVlXCN5UI`lecBM30gnL0h1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p_@d@c@i
!i10b 1
!s100 _8S7e>MUPzcWYm7aNh>633
!s85 0
vOBUFT_HSTL_I
IZ[bPEBTA0zVcKAE9U9BMe2
VRASWo7oXDXBf9?E`iLmHg0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i
!i10b 1
!s100 P>:Wg8hhkLi>_m1_ODCYB0
!s85 0
vOBUFT_HSTL_I_18
IQHhAhieYojk;WmkaTM>5;1
VKI8:FDM<kPd0TKmE[Q0D`0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_18
!i10b 1
!s100 Sn^9Cfmm_o?Aa<YFJ[7iE3
!s85 0
vOBUFT_HSTL_I_DCI
IU<IHP=;Cofz@ZUKgIm^I90
V9c0Y8>][Y?mMnTOaQVL2A0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 ]0k3:HzlcYSKgnFT:L<NS3
!s85 0
vOBUFT_HSTL_I_DCI_18
I;hHM<mS7BNf_>MIaeW;8z3
VfI65BdFG1:Y6a9LJ1k7hZ3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 X@1^a@CIU[WngcC21cYn[0
!s85 0
vOBUFT_HSTL_II
Iz3Hd4fGlaJin0h7e;B[?[0
V?E>SK4JUkMOla^mW=7g`h1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i
!i10b 1
!s100 g5D2@QDV>abUOhZ<MACHg1
!s85 0
vOBUFT_HSTL_II_18
IOEPf^K7gIi6gg_jOXf:X?3
VBV4>^DO7]6Zg[k`1ORMHX2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_18
!i10b 1
!s100 UgGaQR7[QKi]WM5=mLbBL0
!s85 0
vOBUFT_HSTL_II_DCI
IS85GLo2kf4z_GdBN5kS@=3
V3j^CnUZ?nZPFoEcD4aof?1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 ]g7H;eN^CgPUX[=6d0H2e2
!s85 0
vOBUFT_HSTL_II_DCI_18
IRTe@IQT>Y^_=;Ta0bFHjn0
VIfcn?Rj_XgSloUjCd20f30
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 >Y@I2aJcg[2G]BRUEkCi03
!s85 0
vOBUFT_HSTL_III
IiBe?Lo=>HJB^Jbk`bm`Jf2
VkoU4_IciCg=>O8SPLK;VJ0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i
!i10b 1
!s100 FK`dDP<a5eNf@NZ<:JDg02
!s85 0
vOBUFT_HSTL_III_18
IiY:7hB<kKd5<N;Z_CI2mE1
VWi6nagHX`QjGa_BcTb8j41
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 4]`h3Z>hn`[z6mXQ;b>;a0
!s85 0
vOBUFT_HSTL_III_DCI
IfnB:[jAmY^AN9>kGf_N@V2
V^8IL6NMKj9dgOR8EMiZTH2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 3:0Xgk;O4enC8d]?6nFJe1
!s85 0
vOBUFT_HSTL_III_DCI_18
IgCiJf]ECn2^;2G[9`J[zZ1
V2W4Oa4NhM]7LiBi?0?MKa0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 mm]zU:IZBb;YmL[mI8cd:1
!s85 0
vOBUFT_HSTL_IV
IKbcJdbkzzQZ9d5^8M8A`52
V;fo<C:hL2azOSbkNl:W?i3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v
!i10b 1
!s100 dRYWAMALXe1lP13=Ez22h0
!s85 0
vOBUFT_HSTL_IV_18
If@RRj2[YPg:YNQ:Mf?1Yl0
VXfnQWM;BMPYhAzNUXXVRf3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_18
!i10b 1
!s100 <1^`BYRNnB>PY@8?9`_1j2
!s85 0
vOBUFT_HSTL_IV_DCI
IAf54DPXV@QU7=KY2RgR<61
VfgETl?;ERh?UR0GAEPKQU0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 zMW4dGJQhL2:Ug2KU>5UC2
!s85 0
vOBUFT_HSTL_IV_DCI_18
InQOciXn8`ioK1D:P<mVW`1
V]Uh@8aR>@dC@U0AJF]XD^3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 5UD]UWc60jTznoPUV[0;a0
!s85 0
vOBUFT_LVCMOS12
IS@NUjV?1FZ3TGi9ET8kz_1
V65kGFneG1@<kg`]JZi2?k3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12
!i10b 1
!s100 _c?nHj]LXg2oenLI4oDQ@2
!s85 0
vOBUFT_LVCMOS12_F_2
ITY=W^<m;nNmcXYQlYM;>U1
V4_QF2N2CAHDmgzb[KdaX31
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 j;efi89f_BQV>SPD[k8E`3
!s85 0
vOBUFT_LVCMOS12_F_4
IJ9eaW=Z?4M02R3:VGaDUd1
VgHI3X;PlI13Sh9=LabT:51
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 ?j6`Bi;PaO0LB@9_P75:43
!s85 0
vOBUFT_LVCMOS12_F_6
IzYWN:o<1U@1m8l=Q9S<BY0
VVidXIfPe:bHC`=nZPB`ff2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 Kc]:;eWn`fP`9O?FPbI`z0
!s85 0
vOBUFT_LVCMOS12_F_8
IjY<mALO0Ch@ROYT0WbY8o0
VX78Z<=dWmU_3g]2enFh7G3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 8]^39[amF5Qz]j9hjh=6J2
!s85 0
vOBUFT_LVCMOS12_S_2
I`EU6LTT<EDBZ8NP7IXVW21
V]WY6l[`YKLngQWRb64G4c3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 R1`DQM3JJS0j_T=i@0VH10
!s85 0
vOBUFT_LVCMOS12_S_4
In]FM552O0Q?[GBn1eQegS0
V64AME7h761`6DkmOWf02W0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 DLe4VhFRPaX3;ZJ7l=6UI2
!s85 0
vOBUFT_LVCMOS12_S_6
I>6;=MdB@KMBb57XgO@7lA0
VhW9Vi?jFFMBa<VW1dk4Zo0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 =EJ5Z[jN42P`3EhKJX@KO2
!s85 0
vOBUFT_LVCMOS12_S_8
IUaf]AZhOIR]`kmmH0^>271
V4mN4MN@`gY]g7zkTVCQmY3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 d4NJ=dcgDVDIF?Q?EQFBM2
!s85 0
vOBUFT_LVCMOS15
IQaVCOb1Rjoe1VzCljEe6m2
V3SfU4BolVLHYkQiB<eNPL2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15
!i10b 1
!s100 9KiB7PA;NQc]MR=U3SAnC2
!s85 0
vOBUFT_LVCMOS15_F_12
I=KDM4_AV;M9QdJO<CCa8i0
V8SoI@UZl9RTj49^`6e]ao2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 S2;EP0d@eTVAF>_gNIn;`0
!s85 0
vOBUFT_LVCMOS15_F_16
Ih0zfSBB96Ln^Ul1oaSZO?1
VdfmLFham883z;_k57LiEE2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 U:OR`B8JnABlgc3mNz8Rn0
!s85 0
vOBUFT_LVCMOS15_F_2
Iz8XzLKi5?=O]jAY?hRG3;0
VPi63f4mZz^Pz=6hJgS2GT0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 9`87ldMzO`?YhA8A0bd?31
!s85 0
vOBUFT_LVCMOS15_F_4
IK<Ym:?h0UV;Da2_;X3_kP2
VGgjg`LU>Q[5ZVZoT?E[?Q3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 J?dk:BEAEGZ5bnP5O@c]K3
!s85 0
vOBUFT_LVCMOS15_F_6
I7:bT`Ig6XF[NJ1IFzO0Cn2
VCS4mQNNgHMQEh^Tzem_E^3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 YB@9z;4J2@BE_iXfZ3KfD1
!s85 0
vOBUFT_LVCMOS15_F_8
Ik9JeEX5XgzXOkhQjQQgQ01
V9Df42DTXHdRdMFQ3aD9;11
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 m<lIf6Sg1zgfX6=79DYFm0
!s85 0
vOBUFT_LVCMOS15_S_12
IomMRH4]3i<[Ym941X2nO53
Vo6cUcJ4Mzkjge;zgj7^n63
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 0lPdQAg33cL]Jk6^zBM`I0
!s85 0
vOBUFT_LVCMOS15_S_16
IOS2GchDhj7I>M4iF^ckUk0
VTb[4M_Y2k;6WbJ4<JGFf=2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 CFI8;F:PfO3eOdGkVlkI80
!s85 0
vOBUFT_LVCMOS15_S_2
I38f7=<EmOO8<FmG5cXbd^2
VK;V:j;JVT:[@B`H5?cmbS3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 oZDLeT2a?kizciJ=ebCDR1
!s85 0
vOBUFT_LVCMOS15_S_4
IbN^5PizLaD=0jz]]4R;G]2
V3H^AMnjP1KT5R<bkmOQY`1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 f^:0PjHio<WGE4=A3kK[g1
!s85 0
vOBUFT_LVCMOS15_S_6
I`DaQa?S`Dj>Q?hfhFJcT83
VPQFffTFlGZ0R<;AL8nSC91
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 JKH]VLHe1M>FU@Se?hAd?3
!s85 0
vOBUFT_LVCMOS15_S_8
IQoKn7T>`a2GP_n1Ya@NAB2
VPf7@ZfcnD4Kb^8o3U?S`G2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 h7>TS0IiJA4PkF9lR@Idz3
!s85 0
vOBUFT_LVCMOS18
II@@;WC]dQ87kS2MF<@mdE3
VIU2Md>7QO0eo]cJC6W>Rb1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18
!i10b 1
!s100 7f8SFY0iE?jLEQek_G1XN2
!s85 0
vOBUFT_LVCMOS18_F_12
IZbXe82i545d=b?2;g5;TV2
V;V971F]OMXB1?k?P:P[X_0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 B2dWBVAOja31AdYP<JYIV2
!s85 0
vOBUFT_LVCMOS18_F_16
I>CbW=7C<Y:befP;N0j9IW2
VU[N`8_JEEaljCJ91:M>hl3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 PT5DQdcChJ2I>?cCZ2o1<2
!s85 0
vOBUFT_LVCMOS18_F_2
IT3FM;EOlS=4bW[G0anKZ10
V8FjMKJjj_H8gGiV6kABmB3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 Q6QTk7Wbnd6Ja1AS;^AR83
!s85 0
vOBUFT_LVCMOS18_F_4
I@4f^=gJ1YoKRQmM40Y>9H1
VTD10jbT@3b>c`>hZfz85Z0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 9HR_iO:aS99figC=I[h`81
!s85 0
vOBUFT_LVCMOS18_F_6
IWg_TT?Z?b6kW:Dd985Afg0
V^^LeTG219dZ`:EUg_>iNP2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 ChM`[0b2A3<7jEkc;<?<S2
!s85 0
vOBUFT_LVCMOS18_F_8
I5JlD@cL[ABk9ed]^>HEiX3
VlNolM7CX=RZff8VN6V05>1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 =Cae6FRnhh;[DIOXAdOV<3
!s85 0
vOBUFT_LVCMOS18_S_12
IAg?T=I>l]`;K_Pk?LnYOQ3
Ve1_<a@ZISOdK6lBDTo>5`3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 hRc8822z5fT6o`TRUOi0W3
!s85 0
vOBUFT_LVCMOS18_S_16
IhjT5a7SmI]1]7J08[@DhI0
VOIG7NQej4KQ^dDd[:<Zh62
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 ^Qo8YWQ[19TPmA>m?Z;Ki0
!s85 0
vOBUFT_LVCMOS18_S_2
IO1=hzTmMf@>5GOMhn=G4g2
VWa4mj:KXoPWBK:Y1@zIF@1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 1F^cWcQ?13`UG`QbGdgK<2
!s85 0
vOBUFT_LVCMOS18_S_4
IJ:FkgOiKZncO28]L_5WRd0
V1_V@2@ZH`T[aoGo0a<E<Q0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 2S>H9FDTX=@=SG<<M5n@@3
!s85 0
vOBUFT_LVCMOS18_S_6
IjgIKd@k<2@m6GlVHPf4;H3
V]BUm=Om:n`kTD1GX9cJ1V1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 DZfYH0ec=Q8mX>c9TjkZS1
!s85 0
vOBUFT_LVCMOS18_S_8
I9NibH3bGjRe560M8flO<f2
V6cUiiFj^ORz@AXEOVmDbW0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 C4i:2zWPbGc1>1EPFGVc>1
!s85 0
vOBUFT_LVCMOS2
I[>V^_oBEUM@U:BWR>zAL[1
VCBOJ9l3OQ4Z7Kjie`gCjJ0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s2
!i10b 1
!s100 BC=i]<>md:39gB9hc;?LH2
!s85 0
vOBUFT_LVCMOS25
IZ=@kU=;806H>d:NKhIhzh2
VAGW9[X2U3VFEJOD_g[EGc2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25
!i10b 1
!s100 Z3d:5gkTfU6[R>1FjEEW?2
!s85 0
vOBUFT_LVCMOS25_F_12
I]CJM6oZT]b_K9jAPeKffk3
VeNDbVFLjKBSFKkIMVelP_1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 R^o]zZF2@M1hT8TEk4K0c1
!s85 0
vOBUFT_LVCMOS25_F_16
IiAKYXF4zSGiJmHg57@=Li1
V3bOBmRX7AgO`?n2MhfIE53
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 >04b>Eec0A`g74_L_FOhQ1
!s85 0
vOBUFT_LVCMOS25_F_2
I3mzchJOgZ<MOWQmAKU@9h0
VgFD7YBnZ<W<Nc_C;I8GLU2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 CA0;h:?bODYXHCNGm<neB3
!s85 0
vOBUFT_LVCMOS25_F_24
IZ[1ifXCh9>W8fO9R3IZ=O3
VIZXbMTNjV3H0P@<iSWMj33
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 ZLYiL6kP?jIM_8InGk[Tn1
!s85 0
vOBUFT_LVCMOS25_F_4
IQZ^aZL^3`e9X:kO@30?A31
V80hVQeTJ3=F7KdeA_XU4F1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 2bn?=Pc8Z4DfDZkTPiCPB3
!s85 0
vOBUFT_LVCMOS25_F_6
I90LdBCVZioN21O<QhGkKK1
VaggVgnY=PRYOQHJ:YHY`a2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 R89z]L9z9[Viga08NQH<T0
!s85 0
vOBUFT_LVCMOS25_F_8
IehBmUdLUgJ0]Q`:m0z4P]3
VQA;m8[0H45QR6iEFa_SA20
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 1^86d=C]CEnWA?D2_3C2h0
!s85 0
vOBUFT_LVCMOS25_S_12
IRY:oAE6bH8<gPoMT6RP[a3
VAOo1R@Gb0inZH[DQnY^0e0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 kg=kVdK?2LI4Eb<f[c6KB1
!s85 0
vOBUFT_LVCMOS25_S_16
IMj:7iVaJ<B^Y?36]H80H70
V2A:`KQcdf4V<U3igE[WGZ1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 TRP7YeQ?8be60>Fk4_=@g3
!s85 0
vOBUFT_LVCMOS25_S_2
Iia5:V[Q4@Ck@YVML344482
VR?:o5Aj8]6^C_Q`6;gRKA3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 Z`HSH9H:63NHnTWEg^6YK2
!s85 0
vOBUFT_LVCMOS25_S_24
IgmjEV6=hmV9?A]Ol_eQK12
VO_00ED<aIA=5kf3c0OgIP1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 ;dU0DYSKI_Ra>OMa:oeCA3
!s85 0
vOBUFT_LVCMOS25_S_4
IUb1`42]zlgAN67Q^Oe;C_0
V0F6_9i5m?::;[YgVNZZ<P0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 lbe>O:o8?9<nhZ4?5>1H62
!s85 0
vOBUFT_LVCMOS25_S_6
IdhHBN5E9LbF[WjmX7oZa72
VR]CRNhdnBe^`_[kc@]L;D2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 gf>c`0Ea`o??34<?Zz;`_2
!s85 0
vOBUFT_LVCMOS25_S_8
I[3f]@ZUPfJYdUcWGldWFd1
VJ9k]iOzlZV8IbdlI[@NO90
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 9^zIoeEY>dXXTZ;cm<QWM2
!s85 0
vOBUFT_LVCMOS33
IMfVaFK^AUSB>O]6;;:9k[0
Vcfk<:lQ4YJl>3HagAUbbU0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33
!i10b 1
!s100 L3D=JVAb_n^1^B`f6d7PZ3
!s85 0
vOBUFT_LVCMOS33_F_12
IFRh6Z8SUY5:ZSA<=QUSBd0
VB1VAWd8f>[kFBPk633@PX3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 6C:[3h]06_SXgndfNfKzb0
!s85 0
vOBUFT_LVCMOS33_F_16
II@PINkTElU7n]`T@M4]5>0
V2j=<b99Jmlc1ENjV9Y3j@1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 kEQ<Tm<h8Y;SbNW_J9?JI1
!s85 0
vOBUFT_LVCMOS33_F_2
IPbm1E<Dj[oGOY^H;84R6K0
VCoYeAz0ZDcVNJl=4zFLQ[0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 haT]9E<TXWW34^B0llBal0
!s85 0
vOBUFT_LVCMOS33_F_24
I`<LPOSZ2RnR[kahV22kM91
VJfH0f[QhC6e>jFHG<zQz?0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 3l<a`=>`B;Zjf]R__L8kB1
!s85 0
vOBUFT_LVCMOS33_F_4
Ic[5;od7OFE5fZOJk5ejWR2
VlHH:ond?l:l]m036?C1hU2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 JM23dDakMD4]V^6fMM[i`2
!s85 0
vOBUFT_LVCMOS33_F_6
I[nI?WB]z3^6TSL14:J9<Q3
V=e5KFjKX20@I6M:zEQP533
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 UUIG39EVajDkJ^UdmoRla1
!s85 0
vOBUFT_LVCMOS33_F_8
IDD7ekYolidgfG:Ni30Wo=3
V;9m0iKYmD[>>K5eUSieOm3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 O4Pg7B?2j8H?60QF=mi^k2
!s85 0
vOBUFT_LVCMOS33_S_12
IPbc?bK>79CPZ]AXko8HVE3
VlL;m5U3d_06;aj5gDc;H]3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 EBJINEAgF[LYAjSmcWGnP2
!s85 0
vOBUFT_LVCMOS33_S_16
IkN8L3zYm[llDZ4c;ajE_D2
V;XDQ5AK50Rhi<CFME^C^B2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 [EG0lH6N5Q>i9B5e[3IQR3
!s85 0
vOBUFT_LVCMOS33_S_2
I^:Z4b:jR0NiSM?PS8l3kz1
VgOId4hX^C_T[hje;^[1UD0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 `Nz@3CaPOmHeP9CfKZ9`^2
!s85 0
vOBUFT_LVCMOS33_S_24
I7]9l8OWF8<^:_jBRXF=G_0
V?fMl8LJ^8gg:o8?T>AAUn2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 =BDWAAZ`d>zHk:`h^9mNo0
!s85 0
vOBUFT_LVCMOS33_S_4
ILjP4HOPJP75UG`zFWcm>90
Vi?[Y4TJ1Bj_b7a8WQ[U:e0
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 czDX4]Lz2jE30DUAHlSXo0
!s85 0
vOBUFT_LVCMOS33_S_6
I`J>PeCb[[<=kVcfJ@19XQ1
Ve;>0E8RdKF4JLW]7S0K:C1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 g56XPmB9fedEUIazzWJUL2
!s85 0
vOBUFT_LVCMOS33_S_8
IlnE]79k3W^1dh16LcJhL00
Vm^:l7hbd7oRKi5Hn<OMI22
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 zEdQleclCAF@HR<]gNObV2
!s85 0
vOBUFT_LVDCI_15
In2E`T9SeElWn:[?a]QFMb0
VW>ISB^6o11Tbd]Phh>An93
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_15
!i10b 1
!s100 OH=:a2I]P^mn9YiQ_:]R`0
!s85 0
vOBUFT_LVDCI_18
I;B>c;mcCRhfod3V;`Sb:>0
V4B`l]0Y6VfnYA9eAma:_i1
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_18
!i10b 1
!s100 :Z^^JV^nOVbLzEd>?d@hC0
!s85 0
vOBUFT_LVDCI_25
IBdDcaf7kcMln4C4Y4:nLz0
V@4RaASC]l]RW`7GY;Bi1;2
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_25
!i10b 1
!s100 K71PaS1QA:8KThnPM>ESa3
!s85 0
vOBUFT_LVDCI_33
IiImYBXJ6BS>z;k2=7aPon0
VFe6cKc30Ah1KSY4Rz`^@n3
R1
R41
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_33
!i10b 1
!s100 a0CSzF;LJFKanhWhC;@Yb0
!s85 0
vOBUFT_LVDCI_DV2_15
IZgMB;f@`@TekSd8b?]?8n2
VcYU5WV:keo6]fOK9NM=nR3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 ioU>[ICjDMc6CU=fA:K^>1
!s85 0
vOBUFT_LVDCI_DV2_18
I<bnzRMnkb>2RYYV^ne]5Z2
VUmXM8cE[>[oUL<5bFRT:W0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 BRNjLH82GA9L4:d>^19lM3
!s85 0
vOBUFT_LVDCI_DV2_25
IG<8eeTbcWCRQEJWiF_O:X1
V4VhBDMFHg=HWcjI1[Ub8O1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 hko8eYf;hkOadUGWRMmL>1
!s85 0
vOBUFT_LVDCI_DV2_33
IdJZEQ1lA2AkO@^8XUHmT>3
VB]Qm@7Z^2>mlB^_i?]7W60
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 6GbSmAUglK1f]8VnGBgl32
!s85 0
vOBUFT_LVDS
IATQQ=<d8?K8hk>eRb_P>d1
VK<=CL5X7nLQb>eledlh;Y2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@s
!i10b 1
!s100 IDoE>[7]b=R^9Kn6ndV2A3
!s85 0
vOBUFT_LVPECL
ISPa]Xhl_]P_R9FkN1h2Ca3
VNO=g=8ICheUzLNcgo9BnS0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@p@e@c@l
!i10b 1
!s100 CQXnQLVI?j[cL3VCgLndX0
!s85 0
vOBUFT_LVTTL
IO9A[NQ[NLPgTKB`ogFbMK2
V@QB<E4:TYeQC2A8SlFGH10
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l
!i10b 1
!s100 jZ]iGA595o5O6aO0LfRdR2
!s85 0
vOBUFT_LVTTL_F_12
I4zEl[zj<TcjhfjJfG_I^90
V`^_c6nzQFXA7^Pf@`HB@93
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_12
!i10b 1
!s100 [aB8S=33PdnUL4Aigjh8Y3
!s85 0
vOBUFT_LVTTL_F_16
I`B08>T^jeec4jmUHiCYl]2
VO[^J:fRVJI3:OLXNOh7OF3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_16
!i10b 1
!s100 GhQGX6L^HFH?76N^^;aH90
!s85 0
vOBUFT_LVTTL_F_2
ImK9YYEMeFoDI<52@@Sk>b2
V>;ZkaN8kjfZ<`JH6V4EZJ1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_2
!i10b 1
!s100 f58Z0hRmW5:<FA1@7BXlX2
!s85 0
vOBUFT_LVTTL_F_24
IGG8AVG4@za6@3DgGbe]lM1
V3nJD325AFk<f`MaiFh0BO2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_24
!i10b 1
!s100 K:c_YHR@TTIHX5`0bc[K`0
!s85 0
vOBUFT_LVTTL_F_4
I]:?PAF1QMHm71[D7:lDJe0
VlT4QLzjb3bG9RecY@1W@Y2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_4
!i10b 1
!s100 X0mkXM31klk?HT_BDz?4b1
!s85 0
vOBUFT_LVTTL_F_6
I3C;e8kR_^S@W5z7ZbiKMP0
VPMc9^z6Y6URKY8m]OAB2D0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_6
!i10b 1
!s100 Ccf65nCLmm4RJjMa4<Ozn1
!s85 0
vOBUFT_LVTTL_F_8
I@950zPSa1UnMC:=e]c=kJ3
VGb2<i2W?jhb:MKzF_>kea2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_8
!i10b 1
!s100 ;DH4WATfnh0I[fGc_V1o[0
!s85 0
vOBUFT_LVTTL_S_12
I?_?4@O<dKZMH1CGRG5m@_1
V427fQaN>MAJzoUK@ABVJg3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_12
!i10b 1
!s100 AXlJ@KWYCUPAkodh416c^3
!s85 0
vOBUFT_LVTTL_S_16
I865inQmU6geciFAhzY43_3
V:O=mZ>Uz8ZkK_:058iLHo3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_16
!i10b 1
!s100 N140hfGC3:V_<ZjT<A5440
!s85 0
vOBUFT_LVTTL_S_2
IWYiIleIN8QYFE:IjLd8G72
Vnj1NJC3@ON=DK:nncoD?`3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_2
!i10b 1
!s100 lPXkA_amXV4KhbKoPblcc2
!s85 0
vOBUFT_LVTTL_S_24
I@=Bz7lOf=UdU_2?OW8_K_0
V>z__n8F<^<P]=RDZb7:oo3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_24
!i10b 1
!s100 ZBPoDhFf3dU[@<NS7<Y1:3
!s85 0
vOBUFT_LVTTL_S_4
IOP3dWlIaYFRAg][oX6=][0
V^kTX@>YEWLK0Dz[Sc^ac:1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_4
!i10b 1
!s100 RX>^Vo0cQcC`X_QOjXlfC1
!s85 0
vOBUFT_LVTTL_S_6
IjJ;S<T7fGe?Hc]I:YHRfC1
VDjzLKPnYHiD]OOGV70hO13
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_6
!i10b 1
!s100 eCiN0gIzLR>jc9`;O:QEV0
!s85 0
vOBUFT_LVTTL_S_8
I^?GhAO_<g0?HGNBBRkINb3
VWz?Q<FZE^ShF<FD_YVTNQ3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_8
!i10b 1
!s100 6Gl[zk_?Tj0V<H3BT=8W91
!s85 0
vOBUFT_PCI33_3
I6@bZP>^kmVZ@VW^om9NG]0
VW:^C@_H@bC_zc<nTW94j[3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_3
!i10b 1
!s100 nCI[`6X[BJg5QOij<I7lN2
!s85 0
vOBUFT_PCI33_5
IFBTICb9EAcEPjV7gKF4jT3
VMB;fESXEOnDc^mbc]O9oM1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_5
!i10b 1
!s100 SXVnGj5Vgk]_5FnYM^BdZ3
!s85 0
vOBUFT_PCI66_3
IOR4bfIE<dOFak44QHCzg20
VfLmblG4`I]X4;lM0@Am0N0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i66_3
!i10b 1
!s100 VF4fnSUM4h>l3BoaMQcZo3
!s85 0
vOBUFT_PCIX
I=2c8_kWBd;[LHTZi6o0EI0
VX1GzHMga5[UIQz6G@Vc`N1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x
!i10b 1
!s100 l`kANOegfZBFA5I5Z?m<:0
!s85 0
vOBUFT_PCIX66_3
IA4[X6oRB9k<>=Mm7cSA3b3
VP>i=gZDN5Fk1P@Bg>kFFE2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x66_3
!i10b 1
!s100 1S032aiSeWb1E3D:;H1nE2
!s85 0
vOBUFT_S_12
IlASB:f:=K7=ILG:KNoeDK2
VCi0j7hmHkCeNc9i]nm;DF0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_12
!i10b 1
!s100 52n9WG;XG8U@AMdYDiC5i0
!s85 0
vOBUFT_S_16
Ib>99HT<<78j3gc`2SG@:N2
V0gTRXVo9VXH13J_E>MQLB0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_16
!i10b 1
!s100 ERTT7LnoTN8C7n0EFmD4e2
!s85 0
vOBUFT_S_2
IMjP?nS[GCiZdcbn]@^XID0
VO>Mkdj_gKH1J`JmSGKI9f1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_2
!i10b 1
!s100 Ti9QE=>2FBj<8LDlWW_7g0
!s85 0
vOBUFT_S_24
I>C=fKjO5B<7YC413L=OND2
VgJ]IG7kClLPOSP2`R<c:]0
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_24
!i10b 1
!s100 nAPb7HSjOJL1dX:PENFEX0
!s85 0
vOBUFT_S_4
I=[0^Jolm=Ch_6KK1fUgC61
V4J2AbRM9bf:nKlEDnfSW^2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_4
!i10b 1
!s100 ]DNfk4EFazzmF5A[4hLQ91
!s85 0
vOBUFT_S_6
IA0nlhg5la=3?`i`kN9VIU0
VB_IUH8aKMDm_N0ag^j@2<3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_6
!i10b 1
!s100 IhD^:Sa86P[b@2SniUV490
!s85 0
vOBUFT_S_8
I87IWM4H7m;KB7`n5^OAag0
VzFbNU:^S1M[@Daf77;j>L1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_8
!i10b 1
!s100 MD^PN<WzdjJ311QodI3Rd3
!s85 0
vOBUFT_SSTL18_I
I]:cWcV3_kaMkn@jLo1DgX1
Vz`nKg=EKb6ZgVSSi8P<KQ2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i
!i10b 1
!s100 CmoeGJ?W[;cDVi9CQO]Of3
!s85 0
vOBUFT_SSTL18_I_DCI
IQ9cN@B:;C`OIZFeZ2?CgC2
V6z^]6VcZFfkES:?Kmg6313
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 2FO6LJ4;b:b:MUfh;d3FW3
!s85 0
vOBUFT_SSTL18_II
IHEAB@_X]7@G:L^ZFCf3aT1
VGd8`h8IhS>7JEzkWfJj<>3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i
!i10b 1
!s100 ];RnjfGTWEb:<;SP05=h71
!s85 0
vOBUFT_SSTL18_II_DCI
IP9BLTBcOza^KSOoz^zAz^0
V<5b78zX`CZ?H9fzcK9dDz1
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 PnAY?6E`:zzQU=C@KbW<`2
!s85 0
vOBUFT_SSTL2_I
Ic^a;^2_j:NjB08XZFGL:i3
V?0MbM[O1mVlYY@>n^oX9:3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i
!i10b 1
!s100 a?f=QK[TjQG5f9zm7Vm[M1
!s85 0
vOBUFT_SSTL2_I_DCI
I?z?AG]a;BHT32dY^Q;2H;2
Vec@KEK8g8i]bT1zlVSkV50
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 jbaYn3J:>@RnJzaW3SJ4H3
!s85 0
vOBUFT_SSTL2_II
IB?>0Ze8<NDVa4jO:HbGbL3
Vc5iNmDWdb=;oSO>i<mH]F2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i
!i10b 1
!s100 HQa0QHS_0oVlO11`Cehe02
!s85 0
vOBUFT_SSTL2_II_DCI
Ikz3Pi1QAZb[@m@ead_nn]1
VbdkL_6QzE=]J:FR9EdN]j2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 W6;VlhMAXOkmEz_A6=i9f1
!s85 0
vOBUFT_SSTL3_I
I3R5EA0TdLY^3ERE:4z0a32
V^fABmO=]NZINHJ5G=lHK=2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i
!i10b 1
!s100 10dcOzHJQIHRZbjkDPjT42
!s85 0
vOBUFT_SSTL3_I_DCI
I=b9mWHhh2k@lYO>lcn03M2
V^e]D6bJ@VHZ?k?cNXGkRJ2
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 ]V`oD0>D7WCmdA9O6Hddc0
!s85 0
vOBUFT_SSTL3_II
IZz9@2]iBeeb30o]^VNJ5=3
VgV6SV2i1oRF14nVzN;T0C3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i
!i10b 1
!s100 BIXQ]KM@ETm[JJcfM7<Q12
!s85 0
vOBUFT_SSTL3_II_DCI
IM<IoB0Bk[>KFRof`0<:@03
VPEj_^:_fEz7j]Skmf6>;R3
R1
R39
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 3KYn4dcDh3<^AzCT;Q>AD3
!s85 0
vOBUFTDS
IY@QC[g]IF0M>AI4C6YGok0
V5b[AK:anVPlOC]O5cah2J0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s
!i10b 1
!s100 8gj3ekT61:n6j`^cJAI>:2
!s85 0
vOBUFTDS_BLVDS_25
I4mFYZAkaRU`1eboPFdW>A1
V106H<dcMnDiNO0LQCBRWS0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
!i10b 1
!s100 MCA9z??c52zVE[JLAPk2T0
!s85 0
vOBUFTDS_LDT_25
IJ?nYAN>CM2^mXVgz>T<mR1
VCLP>ISSF[[oCcWEdNH3^I2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@d@t_25
!i10b 1
!s100 LUAlLJ;?BTHTzScTmn1]=0
!s85 0
vOBUFTDS_LVDS_25
IdQRQllLK^GnQUJM^X2`Hc1
V7D>2ERa7Oz5HkV:QFl87n2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_25
!i10b 1
!s100 `6FARSd4^cVc@0^UQ:maZ0
!s85 0
vOBUFTDS_LVDS_33
I_V>UY1m:VSU[R@LRPVYW;2
V7i@OZBAK=0Q67PYg`_b=Y1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_33
!i10b 1
!s100 TdPKf@:zz2@Nib74bI?5C2
!s85 0
vOBUFTDS_LVDSEXT_25
IZGiSGoKkZkkZBg;RWGMj:0
VlED>efKegXD@InIQO8VJ;2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 RcT9D=Re7Mn38?KCRfTF]3
!s85 0
vOBUFTDS_LVDSEXT_33
In]2dKn888iP9belQI3boZ0
V`6FH5SFI[bn9Bm@OdEJ>C1
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 `F`@M_8A1`HBf;h8ChlI^2
!s85 0
vOBUFTDS_LVPECL_25
IW7JjPIb0VHaiE`jiGiEZ60
V?TCRQe?A16B5lN7`c2J1c0
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 dMCZL>PW2?G@hT>JYOj[02
!s85 0
vOBUFTDS_LVPECL_33
I0Q=aGAKGFRViDK`HVlEIW1
V<C]MS6332Z`jKH`U=diL?3
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 6z3_3iN[FgcU0ZBhZf75W2
!s85 0
vOBUFTDS_ULVDS_25
Ih]lCZ;ESQj]1W?g@Bmk?Q2
Vd8ahP=zfS?o4oSCHDD=b^2
R1
R38
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
!i10b 1
!s100 PK15ziAg^C5@iG[jciW8d2
!s85 0
vODDR
I6GS`?P3S4DL]fm>cH]4m@2
Vi=Xf6DGnCG@[RNFblOHTf3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODDR.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r
!i10b 1
!s100 K1FaL<g>^?l`5A_66Wbz`1
!s85 0
vODDR2
Ih9T?kaIg9DBL?PBCeCeMK2
V5IaO=S`cQ_A90?[Dh;2V70
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r2
!i10b 1
!s100 JSW;2W?<ZP_<8;B4GI:B41
!s85 0
vODELAYE2
IKVnI]dGMiXGcCFc^Szhj20
VA_PWSmd026CM8;2>3bI>X3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2
!i10b 1
!s100 Q5@FNTPCnXcz4W4D[^J?U1
!s85 0
vODELAYE2_FINEDELAY
IEKMV<dIVCEM3ACjH_?BCE3
V9ma4F=;WFUHbiIIb:aFJj2
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 =?PWJOLR;;]c9c?>lTFNk3
!s85 0
vOFDDRCPE
I>ZGLW6CAf38^:JT`NiKM@0
V8;chh@cSoh53B6NVlLTS50
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@c@p@e
!i10b 1
!s100 :2>nJnMjm<<jQdfg2^Y8M0
!s85 0
vOFDDRRSE
I@WC^i;JNE?@0hcgGRVzgI1
V3:BZJoE[1Zd4f6J]]NPj>0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@r@s@e
!i10b 1
!s100 oMj^@dKVVdTF9ECEJHbjH3
!s85 0
vOFDDRTCPE
IGUNegzCz9kkVlo@eUJneV2
V;R^cM1VbTWbJc`ikc3Jzn3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@c@p@e
!i10b 1
!s100 De:`DHc^RMX:DhIU_Hk2[2
!s85 0
vOFDDRTRSE
I4ZoCMLjITe>b;6cS=U<j90
V<I47^@WIAW7GeAGbo[I_J0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@r@s@e
!i10b 1
!s100 hM1SkTo2agna^@gAc0QVZ0
!s85 0
vOR2
IMP8ILO2LHji>0]95lP?;[2
VYY9ic6@oZa91FzLOA[EJe1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2
!i10b 1
!s100 mg3bFf^DVh1?3MEL@hXzL3
!s85 0
vOR2B1
I<EQ]j3Ml:mA3Pc@5MWX5j1
VZolfbdiMdf=6Y[T08SPY12
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b1
!i10b 1
!s100 fUKZe:eZ9PmkNz6=]E^2`1
!s85 0
vOR2B2
IDfkzA6Bf^??@6zARR7e2Y2
ViLIaeW9e<O]cMW[I1k3=82
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b2
!i10b 1
!s100 3@kg@11^ZISJKfGf5ng231
!s85 0
vOR2L
Ij`4C5f58l?S@o3bBQzjNF1
Vl8hI@d:fZ<YRD5UABiC622
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR2L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2@l
!i10b 1
!s100 [IO;hSBfF4K]@KX>lhU5C1
!s85 0
vOR3
I<j@>`B0akjW^06m5YdFz[2
V0R9on?9lEkhgD?;O;9GZE0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r3
!i10b 1
!s100 7;AeU[6nE9:h[6__>C<7L2
!s85 0
vOR3B1
IG=VHfBNQWI6QgZ_>:WJYR3
V=@bB20dBBd^<`f@TAD2lI2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b1
!i10b 1
!s100 EUPzfLWk?6IF]EER@]cV01
!s85 0
vOR3B2
IH>n]2a:M[I@34]XSST`jl2
V7VX;zRiI1ndW>C9MLA]Wo2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b2
!i10b 1
!s100 KOPYHZF>Mo^GU_M8mc<@Y0
!s85 0
vOR3B3
IB6Td6l1IbQg^<F1gbYg;b0
VQaIdK:A;7HYClK@Qgc`QI2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b3
!i10b 1
!s100 j68=PVzW?hA`eN]gC2d`<2
!s85 0
vOR4
I;=z=?T:F7T<j3kCZazMX42
VQLnd:[if8L4h121gNMU]11
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r4
!i10b 1
!s100 Ka7]gz4KbD8U>[8;MX[BC2
!s85 0
vOR4B1
IlFTUBkMjT1JU>8l[1NOLD0
VQ:fcnAG113?fk:I]kPZcH1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b1
!i10b 1
!s100 i51a:ghQbf43V2Vf5H2Xf2
!s85 0
vOR4B2
Imoo0cTZ^:BNaMWj>8XE202
VECjWThg`d]D?WO1E_jCm]0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b2
!i10b 1
!s100 bP?nhgdRhA=[3`L?FeTH?1
!s85 0
vOR4B3
IgPda1@Y8oEiNAcN>?0Fi62
Vd1mH]jMQiTlQVGHj00;WE3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b3
!i10b 1
!s100 _aJ3jZRl9V<[YHdL05o`Z0
!s85 0
vOR4B4
IF]Th`O38oP@<cSP0izYUT3
V[]hB1f:;L9f6hnN9ZS]Ol3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b4
!i10b 1
!s100 0GA?z=Qca?^aEL249bL9V2
!s85 0
vOR5
I2UXLFP7]lj0jN3_QA>?b32
VIfGXX2ZzT_bfDdKF;nAYd0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r5
!i10b 1
!s100 6An=Uz0LCigO0_RA73Rz03
!s85 0
vOR5B1
IgkzFNT5bMinaG3bJJj:iV3
Vl61Mgocf>ffAYz`IWOOcZ3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b1
!i10b 1
!s100 ;E0[_cY6PS;B6k7f`Dj[c0
!s85 0
vOR5B2
If?cZkh<RBU;Hj:A;DCDFT2
VnPeicI04EaoKQ@2GI5hHA3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b2
!i10b 1
!s100 SUeb[n3XPT]cdHjz<Z2`H3
!s85 0
vOR5B3
IM111jcVRBZbB9l7R<1<:J2
V^<M7WM5X3_j<afUDX2S9Y2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b3
!i10b 1
!s100 BPiR7:574O9;?mV4n>9[@0
!s85 0
vOR5B4
I[aC<MKn0F@Df3g?DS0XgB1
VUX:b_c>__@]KZ8mc1nfmM3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b4
!i10b 1
!s100 VQ<6L8B]<KZ>MlPzG6>mW3
!s85 0
vOR5B5
IVRnS:cB_lSV`JI2:gGbPn2
VJUb]9Y_[jJVI[mlj`74VP2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b5
!i10b 1
!s100 =Eg:m]J56]3h;:MCNlB^T3
!s85 0
vORCY
IQlLaz[CP6;fe];@]8mTQJ3
V78oVR`DZz:La:X:KVOCeG0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ORCY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r@c@y
!i10b 1
!s100 96M5dlHB>i@PdHmRD=M>=2
!s85 0
vOSERDES
IHmlKijjYeVTP68gXCnd]K2
V0NLJ^_gcV0?A1a7Saj=ZW1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s
!i10b 1
!s100 oJ<B6D?JcmUao5babVVCB3
!s85 0
vOSERDES2
ICoi^T2mc1mKJGL>z[[44C1
Vbj?:?RXW;Z<OID;SXO>R83
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
L0 35
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s2
!i10b 1
!s100 z>l2>M?65:2FWG?RbWM5A1
!s85 0
vOSERDESE1
I@FoMidZ:62bQT6Jg7KikO2
VbdTb<6]_i1A_]MR[1OTdd0
R1
R2
R26
R27
L0 31
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e1
!i10b 1
!s100 NoHGUKEi`9X^GY7@`a_<80
!s85 0
vOSERDESE2
I;6R;UFGeiRj8@ojjaM?>22
VG_nIV0SLdC:NKd@9B;30i3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e2
!i10b 1
!s100 KIzBgJ?F98hd9ek_Amcn62
!s85 0
vOUT_FIFO
Ide0zX:Z6g;K?_;1hh`TXn3
VM>4@C4_EnYhH1_;eYHUoK3
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@o@u@t_@f@i@f@o
!i10b 1
!s100 i`[A4<9E=QlCa3_IcDT:C0
!s85 0
vPCIE_2_0
Im<QT[3:H<=aGE`WHM`eI?3
Vg1nkAnmKH4QCnW1OV`[aS1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_0
!i10b 1
!s100 H_N5VJX8>hTfI^E0TA0Va0
!s85 0
vPCIE_2_1
IkWN7i:lj6UnI0zC_]@F;V0
VgiXzEF_8QSKR_n6eHm?Q92
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_1
!i10b 1
!s100 ia1J:;fZgWnYJ_XiBQJb03
!s85 0
vPCIE_3_0
I7??0oTK_iNe4[@IKHe4DP0
VA:=igRL67SA:?8I]07dZJ3
R1
w1364341842
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_3_0
!i10b 1
!s100 Sm4fg1MMMH1A?geMDzVKJ2
!s85 0
vPCIE_A1
I4kb^C1VTk;F3Dhn@alWbI0
V83Gd;FN[5R^2X;zb_cR>L2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@a1
!i10b 1
!s100 OnmBVnm4TZzIOIIl7QY;D1
!s85 0
vPCIE_EP
IYRL3E>^zg2C?IY_CMm>cV0
VLg]6HI;KgfeU[c?PF0o5V2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@e@p
!i10b 1
!s100 Q6CmD;4SDEH^Bab?8Wi:21
!s85 0
vPCIE_INTERNAL_1_1
IJBLO7NcWBg3ZK?@a@8?Ve0
V2;Xfkzceb?oEhGaCIi`Ig2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 ]HAgcmSM4KgF04086aM;Y1
!s85 0
vPHASER_IN
IN5<2]hjh8hJ30F1`z:aBD2
VYBgn=<^abCW?KJH6NT34h3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n
!i10b 1
!s100 ;kAzEh:^]CH[CGPUMgcAZ1
!s85 0
vPHASER_IN_PHY
I><^V9ijO]j6lXM9:TQ<ZM0
VJo9FH6T;[[:[7dYKJlN:K1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 YkmPA1i>AG18azBN?BZIf1
!s85 0
vPHASER_OUT
IdNbKZPVd?TZiNSm4:70J03
V]0l1@8mIMeS4I4HZeZd4;0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 4kn@^_mC9Vz>jg<CSA20_3
!s85 0
vPHASER_OUT_PHY
IJQoK<=nIU59LC8KQ9jmoz1
VDE<@fbVj4IEZ7HlSeCXT@2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 GoI3NZPGM[kCGD7bHK79d2
!s85 0
vPHASER_REF
IHLZ0`ZMD^5b^da>k4cO=V0
VZ@<731M@?Qd1fR@U4SLTg2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 QPmbX6>OjW440Z<0?RcRb3
!s85 0
vPHY_CONTROL
IaSL_To5VBO8k@m@S[X5zJ0
VZU;:;iF];NdD1XW<;GVc]0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 f:IM8Mz_OU4S9D9fg@SA_1
!s85 0
vplg_oserdese1_vlog
I>M04iYh`[V7SVdJOSbb_g0
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R26
R27
L0 606
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ZYPQ0ocXM;08:6SQ2V3Xg1
!s85 0
vPLL_ADV
IO059J3F1^JnhPNn[MULcG0
VN7N:KX@jhfmAZBmV3DBJ;1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@a@d@v
!i10b 1
!s100 CDc9lIdzAj5OZnW?M8_>@1
!s85 0
vPLL_BASE
Imamd=L`?gW9Qhl9GGP8mF2
Vd@aL@mPGh5^6on4NmM5CJ3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@b@a@s@e
!i10b 1
!s100 bLWkm[ATnbAND[>C<BzU_2
!s85 0
vPLLE2_ADV
IFQGJo@ICfHh;Xa0]^_o`V2
Vng`[Ab6?KMfeh1FM1d=QU3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
L0 43
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@a@d@v
!i10b 1
!s100 Pg6U@QLj?UEe91Eji<?WS1
!s85 0
vPLLE2_BASE
IjzSo6lE9<Z_3MbEaHUj^F2
V1H^=haMo7Kib1RmHO6fzA2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@b@a@s@e
!i10b 1
!s100 [ATaDB]7G;Tj58MjiK8Ld2
!s85 0
vPMCD
IogW=[_:NYKIlaK>i=i]IT1
VQcj_BD_[iDE8aZAz[ee[b0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PMCD.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PMCD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@m@c@d
!i10b 1
!s100 99^_1GnSRhPJ9ZDX@QnCG1
!s85 0
vPOST_CRC_INTERNAL
I4ah1Ml4Ihm@?4KdkD6k9>2
VdPSH:IFi9g_GB6DH7Di>]2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 k`M;zERKzk`M2`QL<G[M?1
!s85 0
vPPC405_ADV
ILQN0i?JcjWoG@>G=^Dm8K2
V`dCZJ8jcZebGkUhlbT3k`2
R1
R10
R32
R33
L0 20
R3
r1
31
R4
R5
R6
R7
n@p@p@c405_@a@d@v
!i10b 1
!s100 0haU@7mSlQhLCR>g`1RTY0
!s85 0
vPPC440
IE0[zS?[fak9RFndm2[OI03
VK:acRG2=7dXk?`6OeUWcR2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PPC440.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PPC440.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@p@c440
!i10b 1
!s100 h;f=<fE?M9KHXF`?`VHLc3
!s85 0
vPS7
I[]En3bboQ?:E9bFKDgY3c2
VLm4hb^YLV_UbCT;JJ3;K[0
R1
R11
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PS7.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PS7.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@s7
!i10b 1
!s100 R]Y?9`z1bNeckAo>@gk@i0
!s85 0
vPULLDOWN
IVZS6Q5Ud57KIVJ9>LMh;G3
VZUdGNiml2e<9T6mG3?H0P1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@d@o@w@n
!i10b 1
!s100 SbYnn?=jI1gWidX_75]oc0
!s85 0
vPULLUP
II<:Q0=lGcKFCo3Amo?XEK2
Vj[M6G4e]KNM:>LlcQ8QF82
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@u@p
!i10b 1
!s100 Vci^OXVglX=6MUSzRQR7b1
!s85 0
vRAM128X1D
IBkR3C3g6QK6Zg3;6hA4YF2
V?D=ij@1oEWhYiFDzLSiFY1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@d
!i10b 1
!s100 f8Z`[mTnzb_KV?5jm;G>h2
!s85 0
vRAM128X1S
I5iSQTH;?ISbIZTKCI00zK1
V19H_CBIPKGj@V;GU0ENYN0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s
!i10b 1
!s100 <@TB13KmL7maLce0lZGzD2
!s85 0
vRAM128X1S_1
IcE5=Y<IzG?gPZTWE2HOX01
V2ci`FSE=W=ZGhlKNYcz_G3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s_1
!i10b 1
!s100 OhXc7XM03[GiIVcZ8Z;X>3
!s85 0
vRAM16X1D
I_g:BS]?THR^SaZj]L]2P23
Vi4mZVSNV2maM;1PcV@m7Z0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d
!i10b 1
!s100 d2A]fMCJ`49W`enhON:a]1
!s85 0
vRAM16X1D_1
IBYQ635;gF3Jd0Ah>0K[KW1
VHLY9zNldRf`oYcPmkMZJY1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d_1
!i10b 1
!s100 DdBBE9UVVM2UL828hWkVK3
!s85 0
vRAM16X1S
I?OPB<IF78h=zgi_gaN[]J3
V<4Z4]>;jX:F^RiaRUfnb93
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s
!i10b 1
!s100 X6UQkS0D:4O3da0eE3EY@2
!s85 0
vRAM16X1S_1
IB:>WZlF<bT5f6c<_4=Z8O2
V_EISY?o>a<Pcmk;Q9K8if2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s_1
!i10b 1
!s100 @eC47I;U@R9F5AXCDF2Vd0
!s85 0
vRAM16X2S
IkKE^ZhZU47KcU4E9^PiMh1
VVg5KSJ2RmZ?`U@f=A;9kA0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x2@s
!i10b 1
!s100 i>7<[BmW>f5V02ImE>H_40
!s85 0
vRAM16X4S
In9>DcaMJQ7^9Ub>M3m7jj2
V599Djj6FzJhXe;D<az9Wc1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x4@s
!i10b 1
!s100 BA9nK64g4M63KhILecla?3
!s85 0
vRAM16X8S
II>PBdX;M0Mga]03:AcbS>0
V?MeOk>`BhK3[WVd5kG3N<3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x8@s
!i10b 1
!s100 nH@kXZT4>eU]9iClVzceT0
!s85 0
vRAM256X1S
IbU`6Bb^XebmVFe_H0z?>22
VT83Z[02n^4Q;16V59<T];0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m256@x1@s
!i10b 1
!s100 7UhPFkT5h^DAG1<ecQLXU1
!s85 0
vRAM32M
IW]MBS17>^FXW5`U^7e63^1
VgdI0ddNdZ^G4eKZRcj1al3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@m
!i10b 1
!s100 KV:R3Y`HFNgnGhV26zoIc1
!s85 0
vRAM32X1D
In6NI`YAMlflOBAiUCE>8f0
VkLXI0STO1kQQN=]gDB0Ke1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d
!i10b 1
!s100 Te15Zm>kI=UO>=h:8lc]m2
!s85 0
vRAM32X1D_1
I=B[9cbbT5?Fnd7e3`ZXWT0
Vc6oGjgdG??4dZhebUKNET2
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d_1
!i10b 1
!s100 L@BZ6nFRKGeO]EZMYlonl3
!s85 0
vRAM32X1S
IQ329^Dl_FhI>]]^dHMadP0
VaJ?U[Ql[XzagLOlka_dW;3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s
!i10b 1
!s100 V]f7D:il]XQDQV[1ncSjT1
!s85 0
vRAM32X1S_1
IjC`EbZD3YKhZSi@QDkMT@2
VgYE_`3_R_@B][Jdgc?XKE0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s_1
!i10b 1
!s100 n>6kiGgZjkFC]diOif2=_0
!s85 0
vRAM32X2S
IVKX7zRnEnE]kHTN7=iWFn0
Vc@O]4R[h5dQiFN68C2G5V0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x2@s
!i10b 1
!s100 HSkIoR]Z4IF`PC?AgXeJA2
!s85 0
vRAM32X4S
I?z<DBk<54fki=4>J1C?Jc0
Vkz:_e==;1j@EcB=gEYcgE3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x4@s
!i10b 1
!s100 [mVjBWkXeU3AH9oP0[keG0
!s85 0
vRAM32X8S
IYY^el;XWWHeSNB=7C1?YO3
Vd^YTf:jZj1;d4WeQ:<`?e1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x8@s
!i10b 1
!s100 19:f0]FXXLH<kTVO@lLBS2
!s85 0
vRAM64M
IPEJ17DSfYfWR5GnM;TkCm1
VdSo8PbjfR>J=d^BZkL[JU3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@m
!i10b 1
!s100 AXH]>ehVUYhBH=1b9>2kK0
!s85 0
vRAM64X1D
INe6M>ljQ1^4D3JgKj=Rd>1
V^7jl03So@K@CVR7Q^V>OM0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d
!i10b 1
!s100 I>5_h=TdXWMC1YVI3goP_2
!s85 0
vRAM64X1D_1
I_E6BC]Gl>mDAUMDW@D7@E0
V`oO2mzSkSKF>m19Kez<`z3
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d_1
!i10b 1
!s100 E;K@@:c?A:5PMLPGc>kDI3
!s85 0
vRAM64X1S
IeLV>WhTo8k>0DZ?N8=`Nb3
VdK4bjFAU_aa<AejVNF;_Z0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s
!i10b 1
!s100 Cdg6MNA3GBW[RL`ZVhEWE0
!s85 0
vRAM64X1S_1
IMBRGiAizCnW0D4NKmMYP80
VI;3;k:^;A4czaC:j2G7z40
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s_1
!i10b 1
!s100 5PU55cXS`Jz0mdBlb<Je@0
!s85 0
vRAM64X2S
IXZP9D8g;Wg[gz63hFzUP80
Vo`P]ZPKP:D1@[`g6h]`QU0
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x2@s
!i10b 1
!s100 _BbJmC@W[>3dG`EW@lBR21
!s85 0
vRAMB16
IB3lUglB@4TfKL;_8L@zL[2
VLLICoI?e3cA>G[nUV[FmR1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16
!i10b 1
!s100 >:_;c081`XX?gEXVQeW9F3
!s85 0
vRAMB16_S1
ICbnFUO2_ol_i=jlkFffX>3
V7D:G;F4MD6oUUeOgKAFaX1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
L0 282
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1
!i10b 1
!s100 T9aS::;GJf[;9;Wg[oib30
!s85 0
vRAMB16_S18
IThC>QmCm]4Rf@9jYdU02`3
VONR=:n][KDE5f77z@RSbn1
R1
R40
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
L0 469
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18
!i10b 1
!s100 bj@Ve]Im[W828=A_``F6W2
!s85 0
vRAMB16_S18_S18
IA;C;`LJ6cP`Z9Ci6;YUHH1
VDd9QW8mclcUbfbBN7^06M0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
L0 1122
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s18
!i10b 1
!s100 Qz]>RQ_dkSmNJKh;=AWzT1
!s85 0
vRAMB16_S18_S36
IT2i>HS1IF>F;eL_MPWEg`1
VGaHOV0J>JmPFgTdzUCQ0S2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
L0 1259
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s36
!i10b 1
!s100 MO?0d?NObQ4=KTW:UB[O]1
!s85 0
vRAMB16_S1_S1
IVV=_@obF:KP:n[`<IohKm3
VOGGOaGBc=o<DSC0e9VkdR0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
L0 798
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s1
!i10b 1
!s100 ;gcSSWTTJ^EF^^?6:f_^R2
!s85 0
vRAMB16_S1_S18
IAcA2XkPB0JS<jcR<@]TA^3
V15BW;>1@>a6?Z_L<TZQ@c3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
L0 946
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s18
!i10b 1
!s100 N@eNgE3>@b`zXz<_Un2250
!s85 0
vRAMB16_S1_S2
ITo<0`3ETP6>OzNfUOEI=P0
ViL9_DOSSTLKDdC4im7EO52
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
Z42 L0 810
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s2
!i10b 1
!s100 PoPDM`VdKZ_mHJPO:<Z?U2
!s85 0
vRAMB16_S1_S36
II=ViTVPmFR_TRnhNQd<Hg1
VZU3D<?aUWliOCWYON7VKd1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
L0 1071
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s36
!i10b 1
!s100 K@gUY;n]d<;9H?1bS6I9`0
!s85 0
vRAMB16_S1_S4
I;G2MZ50ngiYkn>JT4A]zc3
V77EGVWnA6Ma?CKl410:G[3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
L0 823
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s4
!i10b 1
!s100 QG;Vl;g>go4UnYW_V?>nZ2
!s85 0
vRAMB16_S1_S9
IkNBJB=?DN4dWo^JRm^d_i2
V2XeQnYB`5G2RBLZGSDHV>2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
L0 884
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s9
!i10b 1
!s100 7?Ii90oGV@P:@D2^C5<TE2
!s85 0
vRAMB16_S2
IDASJo_hj_SHV8K0D1[?NL2
VBb6le<81I^i]eH:R>dC[[3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
L0 291
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2
!i10b 1
!s100 8nC@8^gRRH9d4^oZa05CJ1
!s85 0
vRAMB16_S2_S18
I7[32_8M9H`c6[<k8=kahU3
V6JPbj@n6<=YD2WVZkNec;2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
L0 952
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s18
!i10b 1
!s100 gT6=2RlNmzZ[b88YIV_Vg1
!s85 0
vRAMB16_S2_S2
IRT_ODSa6<dP=8@2FmRcdo1
V:A_4TNknS;C_eVd]<BdXR0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
R42
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s2
!i10b 1
!s100 Y_DQ_iCXOz3Kjn<Xi=]@o0
!s85 0
vRAMB16_S2_S36
IHf3I;3EeXLVjf`nhoXzkG0
V@gn]?l>NoT7EfDd3AGM2d2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
L0 1077
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s36
!i10b 1
!s100 27eB[40hb=R1[AoNU:MHW3
!s85 0
vRAMB16_S2_S4
IXQRc@LzI5RzR:gMbBPYAX0
Vg;7>:1Q>SfnLP1YZ_[jGi1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
L0 829
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s4
!i10b 1
!s100 c?ZBoB1829V6D`d=[Wm;e1
!s85 0
vRAMB16_S2_S9
Ic6ETSMJ8bmmI7zTRW^k4k3
Vnn0e6dF@=^Z:6Gbe5UC6G2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
L0 890
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s9
!i10b 1
!s100 P34FLh=ZG3c<F9efPVDmK0
!s85 0
vRAMB16_S36
Ih@4h[Jc;F;0bfj?ECdLRL1
Vjba``MHz1HKN^mBAdgD1N3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
L0 648
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36
!i10b 1
!s100 _HdjRbTcK^NL0D8WhbL@h3
!s85 0
vRAMB16_S36_S36
IZ[IRf<JE:DFPGj>[1X;oF2
VA`T:MReYR;VSM;^AEfAK:2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
L0 1372
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36_@s36
!i10b 1
!s100 _=GW7C4VZZ=EYA[o0g`G50
!s85 0
vRAMB16_S4
I;fDY:TC<kiInf=1giFIjL3
VR=b]_Z:;mE>i;PDNhb7oT2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
L0 310
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4
!i10b 1
!s100 jFdj6b>ohO@ia3:WM?7ZU3
!s85 0
vRAMB16_S4_S18
I53MoNamYW[[iRco40h0lF0
V@GZ97a6UEAMP>13N_`cJI0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
L0 965
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s18
!i10b 1
!s100 B;HCSCodJi<>9GO?]>8W[3
!s85 0
vRAMB16_S4_S36
IkCL:?[GSo<YG@:SRoaYjz2
VzfM[FgZYVzK@0BKjAYd6]1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
L0 1090
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s36
!i10b 1
!s100 :A8YW:T_]<4RjOeNJYa`E1
!s85 0
vRAMB16_S4_S4
Ia?ighTLS@mB>G05Q^^RG=3
VhS_=42VGiKX5Ga_D4FC@`0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
L0 836
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s4
!i10b 1
!s100 b=^98l=XDBe<5F@C2ZD8?1
!s85 0
vRAMB16_S4_S9
I?C<Q5NcUP`G4RIJkoZW]_1
VO1RUE;?9gXTkHXz4A>C6V2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
L0 903
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s9
!i10b 1
!s100 8egKf^47A:i8D1dzJFdYm2
!s85 0
vRAMB16_S9
I^;bR9Tf4zae^1zT1DaB3]1
VaKA>`2PG22KG9j3ehh2520
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
L0 380
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9
!i10b 1
!s100 hZNXLB<:dSi?c2=RdPUam2
!s85 0
vRAMB16_S9_S18
I]PEBj0f?:ENDHT;_GkCFO1
V^leFz`>e8iIic6Gd937E11
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
Z43 L0 1072
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s18
!i10b 1
!s100 HOGU[n=EPM^lcQ5f:;EL<1
!s85 0
vRAMB16_S9_S36
IDI1;8R<Z@k5eAkMF[JB1k1
VHI7;0cMW`9e_hZIYmbPhn2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
L0 1197
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s36
!i10b 1
!s100 ?N9hF>d0QWICI:9Qbg>aZ2
!s85 0
vRAMB16_S9_S9
I2fczG0`jImXd[ecGLIka[2
VjRE]GJTVQM5K=>WRoQHe]0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
L0 997
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s9
!i10b 1
!s100 X@eHHiek=EdPF46hCIDY<0
!s85 0
vRAMB16BWE
IPa2]aGn5fzQckeNT>nCzT1
V?=_NkcAJ92fLgb8H]mNln1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e
!i10b 1
!s100 PUO]RScaTG4`_NCW[ORm`1
!s85 0
vRAMB16BWE_S18
I;NG<CbJ8k_N@l[S0E>?0^3
V46H8ZE2OSiWlAC`fgWijG0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18
!i10b 1
!s100 FQ_lE9FO`43ICYkkXJ]><1
!s85 0
vRAMB16BWE_S18_S18
InE0GzL@NjH^A`oN@1e7Wz3
VNXaaZ9I:513[7<;6UNRe41
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s18
!i10b 1
!s100 60J5[S69zL2H^i53_iBzl3
!s85 0
vRAMB16BWE_S18_S9
ITZ;NeJRA0^O9eHoAQd9F[2
V;PI`3UOUAj8BR[=WPUFmF2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s9
!i10b 1
!s100 RChUkD3SLBd]?NRKJ]=;Q1
!s85 0
vRAMB16BWE_S36
INPbQ^F;Fn<1GcSWH`OJ6l0
VBKY2K`KlnA]Lb4LoEb9o^0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36
!i10b 1
!s100 _1F6j>7UmRiKVj0IML[7D2
!s85 0
vRAMB16BWE_S36_S18
I8lWDPoABdk2`@If7nPBcL3
VD:EWc<_BIdDm4;137bkb>1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s18
!i10b 1
!s100 ?OD4ZYPfJk`lO1`UDUC1f3
!s85 0
vRAMB16BWE_S36_S36
Izi6Gf3G<kja:JgBn3@UaL3
VTVRcEhY<N6X3Y56@CVK062
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s36
!i10b 1
!s100 0Xc7QTz56_a52mA`h=EWb2
!s85 0
vRAMB16BWE_S36_S9
IMBYPdLQ1T4BU86GS0>VjB3
VePU]R2LjM^KIH1Bl9WWh@1
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s9
!i10b 1
!s100 BTb3ZoLke]Z0AlhM0P3IV1
!s85 0
vRAMB16BWER
Ihi[nAhTQ[R?jM[d1joiKD0
V5_IU]lX@?o>BQ1^bG?gG41
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e@r
!i10b 1
!s100 BzYda7fMgR1>]Dn3YnK1:2
!s85 0
vRAMB18
IQFNcRkLnag`h9D197>Enh0
VFk=DjKjA7;`8bIMAE3IOh2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18
!i10b 1
!s100 R>Ab2ccnU4:E=AODeoGHo2
!s85 0
vRAMB18E1
IN0^k4KL?;^bebgR@755030
VI@bDDE0`bE[Mo0W6hm9m33
R1
R2
Z44 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
Z45 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
L0 61
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@e1
!i10b 1
!s100 Sl[oKj`?`VbCk0?9lV1Uk3
!s85 0
vRAMB18SDP
I@`EJX@b1mmOX6K2mjCI?33
VKBzhG=O0fbedK]0z=VclM2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@s@d@p
!i10b 1
!s100 KTOk6DjQ2BUJUj6z]XA352
!s85 0
vRAMB32_S64_ECC
ImnGCEX?`TM`?4aH65b>K=3
VMLC[R=2gn1?IU]j>Iaj4>0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b32_@s64_@e@c@c
!i10b 1
!s100 _oWIo9IP67QVM]Tlh4Lff2
!s85 0
vRAMB36
IN^jZ^IIR1m2GY`BNeZzRg1
VXE_M6>mgIl2aInaP6NPKP2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36
!i10b 1
!s100 VF`U`6bg6lXhKoQ=[dbc`1
!s85 0
vRAMB36_EXP
Il1JB=NSdS2O2FQZL_L<Il0
VXaJ;nib7SU^<6XB3YznIh3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36_@e@x@p
!i10b 1
!s100 <edTfT^jFfQc93U4bJ^?j1
!s85 0
vRAMB36E1
I<O]5OfUbgEJfXKTJhbOXM3
VG6LX>4cPzb;[7K=jj7EgK2
R1
R2
Z46 8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
Z47 FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
L0 68
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@e1
!i10b 1
!s100 4X4fjSDNgTieKihOe9i401
!s85 0
vRAMB36SDP
IJ2IVlfn5f>Fc_lV8^LGj32
VaRSzk:5AM>EgjE^FaG3Y[3
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p
!i10b 1
!s100 BTD`hA5ehJf:Nf[gfn[T;3
!s85 0
vRAMB36SDP_EXP
I^^UfCgN<hRij_>KKTiiD13
V_jRZ>HWJ8f_A`5Y]X6aOm1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 F@M;?7JodaeIzFklCAjIa0
!s85 0
vRAMB4_S1
I8?58mYXbTz=LkF4jQa3Dz3
V@0?E6m4PCnKI[dN?kg0DO3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
L0 169
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1
!i10b 1
!s100 AOh[`>ZWC8PJ8PUDS5afd0
!s85 0
vRAMB4_S16
ICGR?8lKG4V8fQneA2@FkE2
VLnDF0NSXl]A0PFC:WNROO1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
L0 285
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16
!i10b 1
!s100 G6aBEIlS>4S6CnLC@Rk`@1
!s85 0
vRAMB4_S16_S16
I@QomJmDOVS3^aPn8[@Ad42
VD60RWXH]Qo3IUn_7c_4d52
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
L0 697
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16_@s16
!i10b 1
!s100 GUQz@U:S@L?f2DELYOXOS2
!s85 0
vRAMB4_S1_S1
IC>mDmKOF=UW;T5LT2A>fH2
VLiKPeGDWlcVbbV1^ii37F2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
L0 555
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s1
!i10b 1
!s100 WYl7GD29i=>i_n=HL13US1
!s85 0
vRAMB4_S1_S16
IFEbncR]OKB60SJ2NU7g9h3
VlU`dYP7V3603nR`a7?5M_3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
L0 626
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s16
!i10b 1
!s100 ];KeZ]DMhL`@C=fzUK27`3
!s85 0
vRAMB4_S1_S2
I<f]m]fOWc;B54m5Mc><lP3
V9Ifd]E[3>WfE;zdId=a@<2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
L0 559
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s2
!i10b 1
!s100 =76IoILi=2Tda:b5N<UoJ0
!s85 0
vRAMB4_S1_S4
IfLDUAAF00J]O>Jo8LiL`33
VAM`J?RMN=A?GfRAWDSJ4D3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
L0 568
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s4
!i10b 1
!s100 RK8ADnO_bQT[zO7mIWY100
!s85 0
vRAMB4_S1_S8
IoHg0Gg9VKaLmiU:WEOQ1_3
VKGd70Cd:8>KCjj?=U9@aZ2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
L0 587
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s8
!i10b 1
!s100 IZ=8AUO<9i<JlYo7WD>[:0
!s85 0
vRAMB4_S2
Ik0n@aKgaPB8M?WWGe8HKK3
V^K]638UC__P[AblFKo8[E3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
L0 176
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2
!i10b 1
!s100 RU1=V@8P5Enk6MAbei^Q_0
!s85 0
vRAMB4_S2_S16
I14c`Df<^P[AOe<>;CLd8B2
Vl=k>8oZ5TBN`UH4zKSg@A1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
L0 630
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s16
!i10b 1
!s100 l`NQo>[J?=@A`:WHXHjM;3
!s85 0
vRAMB4_S2_S2
IJ>@P[jOJ9h<7ENAQ07QOS2
VFH3o=_:]P[]jKN<@m^]U13
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
L0 563
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s2
!i10b 1
!s100 L[iXWH7GhOCmBV3ImYN5S2
!s85 0
vRAMB4_S2_S4
IPVEOX4W<XN;3@RElUo:hH3
Vc0P:eclnC=AR;ODS_d6bz1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
L0 572
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s4
!i10b 1
!s100 nlTe]hd7Zi:N?Vd:V9KX12
!s85 0
vRAMB4_S2_S8
Iji^[AFDUKk1Q3ICbfM5A71
Vmg]UQg_77AKWz4<<hP>VI1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
L0 591
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s8
!i10b 1
!s100 IcLWYSiO3>cA_ThYDTCGJ2
!s85 0
vRAMB4_S4
I:Ic@aOoMGnD9jzkGXjD>D1
V58UXfd[KFNZgBRV`SBQSi2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
L0 191
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4
!i10b 1
!s100 ZU5m;c=5l>JM@e7H_cQcU0
!s85 0
vRAMB4_S4_S16
I6:115_^jUzoX=^L9QdW;P1
V5QX3I5P1iADei9`b46Ad?1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
L0 639
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s16
!i10b 1
!s100 >b`m9A?I<[=SOO^?9MMXA0
!s85 0
vRAMB4_S4_S4
I?m9h_1;kj2dKcgE5TdCSg0
V?D;RM0I2XD_z5o2HVeN@f3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
L0 581
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s4
!i10b 1
!s100 2UNmznDTz0W=cK0H=Z=;c2
!s85 0
vRAMB4_S4_S8
IUKAoi<bMMh6W1bYne8V[j1
VhzfUZEeVRFHiH@<n6Sjbb1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
L0 600
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s8
!i10b 1
!s100 6?9I>]L?eMc=oba6HH:8A0
!s85 0
vRAMB4_S8
ImHbfA<`E^aJV>M>XUTkdB1
VmH4^CNiUPkQCf5jb;na;e3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
L0 222
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8
!i10b 1
!s100 c1WE@3>1H0KQHL:?;7]TN1
!s85 0
vRAMB4_S8_S16
I6l=HbEODoW^I_T]T2m4XB3
VZX598d5lNOB6ImmEhQL2i3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
L0 659
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s16
!i10b 1
!s100 KCk1UKK5<ll[:9A`Q4K6f3
!s85 0
vRAMB4_S8_S8
IfdFCZBRlNW^bQPdhIAFj>3
VF1GjETfA89UZ@NP<WR@Q60
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
L0 619
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s8
!i10b 1
!s100 b?lJfTa_7A[Z0m?HnESNk0
!s85 0
vRAMB8BWER
I=LL]6=T9_Alfa<jKcMlnR3
VdU19Z;zUh5:<mQVDn[dAj3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b8@b@w@e@r
!i10b 1
!s100 8=jI3b]`kjaeV3d9Qb:=E1
!s85 0
vrank12d_oserdese1_vlog
I[gg;H7_EFb2Aj292UXRg?2
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R26
R27
L0 866
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 oj6:Z0aGzNTYQnkbDeF;P0
!s85 0
vRB18_INTERNAL_VLOG
IE0kj11Y6V2f`VR2Ac<^N;3
V2h2mcclQi2eO4^TTR`Uh92
R1
R2
R44
R45
L0 633
R3
r1
31
R4
R5
R6
R7
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 ;D5VLBzWQFFb<h]M`Ti?H2
!s85 0
vRB36_INTERNAL_VLOG
IL@Y^BUSOY`EN6gT`k<f4_2
V@kmg7M=C[8<0PLQEY]`RV1
R1
R2
R46
R47
L0 942
R3
r1
31
R4
R5
R6
R7
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 AEE?kDdUBQ8m@]8Q6Jek^0
!s85 0
vROM128X1
I1QQ=V6VZ;^EGg[hgb]Ehj2
V4A`T:[?6Q0U[MHMjT7zIN3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m128@x1
!i10b 1
!s100 keG<R@lLeADQ`Y<14Mz[@3
!s85 0
vROM16X1
Ih8gUI`jD0o?CgfM@251SR3
VM99JVY>[6WonOPKL<;c@P0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m16@x1
!i10b 1
!s100 h67:O7;b]Sjga?Sa__I4]3
!s85 0
vROM256X1
IDeh2?14zg8zUi6JlRod[Y2
V`Cz2?3E33oKX>Eg[`1Y^C2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m256@x1
!i10b 1
!s100 WZkPo56lT3GVc9?<892ee1
!s85 0
vROM32X1
Ila_]LCAcWod][A0iSLEjD1
VcB;KOMVZ0:iYLbbZS3gXi2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m32@x1
!i10b 1
!s100 AZM`;Q>dl:NQDB[=aTF[80
!s85 0
vROM64X1
I=7bFn<NOBEjB9=i][d:Hj3
Vl<8WYZ@K[Ta_a=igC<JKK1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m64@x1
!i10b 1
!s100 hZM[=Zn^a3M87B1O;hb]f2
!s85 0
vselfheal_oserdese1_vlog
I`KR35I@S_E0ZK@;KC2B=o0
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R26
R27
L0 475
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 iI^^:=jWRAh3NRocFS8X02
!s85 0
vSIM_CONFIG_S3A
ISBPgmN=B4IYf4`ne=5>B:0
VbR4oZKUz4Nk??SKkZj`X60
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a
!i10b 1
!s100 OTUgEX>jFhdU9^>Naf;MP3
!s85 0
vSIM_CONFIG_S3A_SERIAL
ImLkW=n@e]NhXYdJ;4AQi`1
VSJHSel7>9ZgNG?3?oI6Z20
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a_@s@e@r@i@a@l
!i10b 1
!s100 bF?1WdoNhWHlzh;dHZ1Uo1
!s85 0
vSIM_CONFIG_S6
I]zEl4kl=YCX??AO=f=Zod2
Vg>l=b1E?@o?l:JNR]gB^=1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
L0 40
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 JOA>]GRNPfFSB3o8;bF^>1
!s85 0
vSIM_CONFIG_S6_SERIAL
IYneO3<Gg?R3V@PMM[jXBo1
VW4WzNmOkdhYIL`j3>M`[93
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 b<aDz0l5f2@Q4m2PZ@PBn3
!s85 0
vSIM_CONFIG_V5
Ihg:02zcK1:kP:=enzfh[]3
Vk0ZB=:<@FFanafZFXUUFD2
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 0`M^Jme]zdokd@D9BGOeO3
!s85 0
vSIM_CONFIG_V5_SERIAL
IB7@Bi>V7N<bJ:AJQVN;7o2
V>=?Mm<BPW>`5A6LbDTMMl1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5_@s@e@r@i@a@l
!i10b 1
!s100 kNohL<;UUT@Fe@ggVeZ393
!s85 0
vSIM_CONFIG_V6
I[2jljS1I?]2K5l8zE[kcA0
VNI`lJ<D9K_0T:T6;>P[X=0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 IdoK]NRm7;bh1OEZSil=D0
!s85 0
vSIM_CONFIG_V6_SERIAL
I?O=kJ=h4AgfScJiz4RDQL2
VNSOIa3U:DzMm93i99MLAd3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 DUlz5aWZ1>6?X;CmLCR`11
!s85 0
vSIM_CONFIGE2
IQ]bD9P@Ji>4_O8T]2nXNH3
Vdn>e]lcmZ9U;iz6[X^GCU1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 Yc3<Gzka02zAmVDW9Z2Fl0
!s85 0
vSPI_ACCESS
I9b;Nb[;iLiXX<GB=DfMH[0
VHJREN?ZhXC6:cL1hez5W11
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 6m?TV1`YH=Zf1KUT]@Yd61
!s85 0
vSRL16
IEe6bmfdTI=3U@g`hLIF[G0
VQ3eoKZ6iKb:_>WO`;@29N1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16
!i10b 1
!s100 @fcdehm7JA1@cP?gfJQ201
!s85 0
vSRL16_1
I98U^HNbE[V9VQEE[^@AeS3
VA`Q@cJZRD6T7N85UZdXJi0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16_1
!i10b 1
!s100 53Kd9RejRaVdXXXDlc54>0
!s85 0
vSRL16E
IZ?KRF@aJH@I58k3?2I_cZ1
VT8U2f=;D`2E5YB[XeNKG>1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e
!i10b 1
!s100 9a^WGK9[bU3OzCTlckh[D2
!s85 0
vSRL16E_1
IbNHSIEeGYdnK0KD8DQc?n1
V80ZRc9hDYW_9`Y_oN=flY3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e_1
!i10b 1
!s100 gba7P:W4UEMQkln1]>A?Q0
!s85 0
vSRLC16
In9Lk=Q?JFNY`8S[bcUH=X3
VU;Fb_c=1Kgb[jkW1Kd]C83
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16
!i10b 1
!s100 ljnk3d@^ifG_cHfZ8aE[Y3
!s85 0
vSRLC16_1
I;Hl]57leAz;Bbd6fhBij[2
VJ7_0G:TcoU=IC4FRhSAaH3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16_1
!i10b 1
!s100 g_mae?NZA6fmHf9U4`KW03
!s85 0
vSRLC16E
I=hR:6CWmX9C>833EO0g2B0
V_Ozl@he0XLF?Uzf2mNOMW2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e
!i10b 1
!s100 cjRg>59bHNlY?m`Eh1OOh0
!s85 0
vSRLC16E_1
I@5Ci1MS=h3PBUK4<_Jd?@0
VMlF;c<iOBF2a139iQG?Zz2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e_1
!i10b 1
!s100 hg=KL0>SBWh<0N8]6oed:0
!s85 0
vSRLC32E
IoK3O];;mInKNfDmR0k]691
VoFL1g:n=PZT=?QB>1kkJF0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c32@e
!i10b 1
!s100 i`E0j>XTNbBBRTdU^iRN]3
!s85 0
vSTARTUP_FPGACORE
I<5GV31dVgT>>?d2ACEGlK1
VFc1@n2[3C3hL8K3?nf?eG0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 z9V2]JgC[>C_YgAK<SLeS2
!s85 0
vSTARTUP_SPARTAN3
IK_>:T]VDX?R:e=b4`I31O0
VO^5mX^`=lf`m3Kc?FAzAo2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 SEjcV308IZKBZSMbcKCl[1
!s85 0
vSTARTUP_SPARTAN3A
ImFXW1:6=6_F[4<M<Xj6^13
V3PN]EdVWF:TiTS5hmziYo3
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 nU>?^dJbW4fofzUD>n@>@3
!s85 0
vSTARTUP_SPARTAN3E
Ij0;M724oHm:AIE2FL89=f1
VT=5aiZedZA?J5j3hdBzO61
R1
R8
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 ;`82J^Da[l9928P:Rj8W`0
!s85 0
vSTARTUP_SPARTAN6
Id2BDed7B5[P^4GzU^=dEI2
VMnVVhQhH>?><dg5D629nk2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 ;M;l2Um_^_4JLiMheAWRn3
!s85 0
vSTARTUP_VIRTEX4
IzXhGJ2RL9A_5bmSJ;Peb@0
VfGSIE?7=mOL?:>IO=4B0I3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 C_7CK9^5H]6i<5gIQQ:CO0
!s85 0
vSTARTUP_VIRTEX5
I9CQIL`Q4JzL083bIlQ3Fo0
VJTFZl=7H8N@XHUZHGo2Rz0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 4o?ZlNRc9oL3OcKkSP2Ti0
!s85 0
vSTARTUP_VIRTEX6
IPg1>2ccoV1S;IXjRb0VBM3
VPa3TUn[S<Qjc[208gVV]72
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 jYXdOOVk917d47FmP1C@E2
!s85 0
vSTARTUPE2
I3TOzfLMP_l]]ef`ASg0>Z1
V4Zm@lh7J`k]:[60o^daUP3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p@e2
!i10b 1
!s100 [8DWWDaGLnV^]M<F88:K31
!s85 0
vSUSPEND_SYNC
I4MT=4JeFXi^:`2b:5S9550
VaV1PPgb__V<_kE32V6II?2
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 n<]]CXT3E4B@45AW1T0Qg2
!s85 0
vSYSMON
I0n?eFgBkeYekS[:BG25;80
VjjVJb:b`25f^mih`W0Q>^1
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@s@y@s@m@o@n
!i10b 1
!s100 o6J>G^YC?FW>FPk9R:hOV2
!s85 0
vTBLOCK
I2;5EKD]eK87Wz;fG89`KQ2
VafBCWYlPoY64[a:knjG3m0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@b@l@o@c@k
!i10b 1
!s100 c4Y@K[AQiOT>h=IP]TYkd0
!s85 0
vTEMAC
IzYB0lnSnA=l;]>oEZaKaL2
V@iKDz4nbnGHB7C2CV[bF51
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c
!i10b 1
!s100 ANEdf0RmiSHBAHFdW09Ko1
!s85 0
vTEMAC_SINGLE
IHFf]SPVVOB:Y2N7UOK09@1
VPLC^jV0MUaR;GGOn;S;SK0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 X2jB^H5UA>n=?9CU6l6@g2
!s85 0
vTIMEGRP
IH=6?2ME`Nl5WdINTK9eVz3
VX@WJZL;45k^9]SczDZGBN2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@g@r@p
!i10b 1
!s100 g3]Gzz]Fd8OkHP2bk`7QC2
!s85 0
vTIMESPEC
IRobNbDfgjXA5UQejck2``2
VCP=PAaRZ4=L=[i6EzR`bX2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@s@p@e@c
!i10b 1
!s100 99F_]]GZ8OSEJm?366J8_2
!s85 0
vtout_oserdese1_vlog
IDW8o3TlGSDI4N_Nc^^9fR3
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R26
R27
L0 2930
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 bkQl;3d?_Q11l[fS?AR;33
!s85 0
vtrif_oserdese1_vlog
I:gDAB;]e2[HIbHg6mb36;2
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R26
R27
L0 1292
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 0[Z_nNY@ZIUjz:2>3G7602
!s85 0
vtxbuffer_oserdese1_vlog
IUOjAA^3dfo1X>G^4>A9kK2
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R26
R27
L0 1484
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 Z:2bVZDP2ldX9Y78K5`W73
!s85 0
vUSR_ACCESS_VIRTEX4
I?4:Af@VDcRc_W5aeX>zB93
V?[3RAeJXKk_kF^]ghfS5F3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x4
!i10b 1
!s100 =X<8=dBWmh4ROzaU5T]g>0
!s85 0
vUSR_ACCESS_VIRTEX5
If9KaV`<l[0m;b6;b:elFU0
V]lHo>lS[F1>YW7BD9;:9n0
R1
R9
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x5
!i10b 1
!s100 Bm_UQe<^_naQiW4aeg[2P2
!s85 0
vUSR_ACCESS_VIRTEX6
Ic7A3<0;9n_F[1mBOalQHl3
VhkdE:Lz8Zg=nd=dehNgYN3
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 L>C=B95RCWoI=YH5GRSbc3
!s85 0
vUSR_ACCESSE2
ILIEic:BnFHncX@O8P[VK60
VNL`U]fe<LCC1ib?e[4Td`1
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 czf1XIlDHN8S:i8LP39=70
!s85 0
vVCC
ISz:7UOnmDTQ93`hRY0HF=2
V3Rm8330Pk1WQ5k9UefQ[^0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\VCC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\VCC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@v@c@c
!i10b 1
!s100 aDi7MSHfJ:mTK0;`LY:BF1
!s85 0
vXADC
I5N_POn<Njo`CHOo[3lJJ^2
VXVZ0n;BUQjN4Hd9W@;0<B0
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XADC.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XADC.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@x@a@d@c
!i10b 1
!s100 U=RALak81Dfd1<lXB]_]k1
!s85 0
vXNOR2
IYD`R[AnLGn0`PC9[JCOAz3
V@INzGC`RakPdPR`JX`D`=3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r2
!i10b 1
!s100 XW5Ai^nfMYh0LIL4cKE[[3
!s85 0
vXNOR3
IB=Qm22gaFiD?GORnhIMYI3
VDW2<4]>E4;QGh2z=^3J`D2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r3
!i10b 1
!s100 U0JYcUBJ;:EB=dK`9<UF[2
!s85 0
vXNOR4
IN^`eQ[YHeDk<6:BDobHOc3
Vg=P>0KdT]V@]mb94@8S@Q1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r4
!i10b 1
!s100 ncLLfQeNfdAPLY?oM9B>d0
!s85 0
vXNOR5
IBhQOCALY1C]5hETf0oG3F0
Vch7O@DEmaYKB;UhOdJ8l?3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r5
!i10b 1
!s100 5g;[WfWM;0`J6@H^=INWm1
!s85 0
vXOR2
IeOM=jogdk:C]T`K`zXhMV2
VK6F08zTWBoo?9V]3SN9:E2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR2.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r2
!i10b 1
!s100 N<BnX2J[?QToIf3kID8me2
!s85 0
vXOR3
Ig8jRGAPdVXX801M4^_9f^1
Vn:L?h3R`THI:`kMX0M?1n0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR3.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r3
!i10b 1
!s100 g0I0U8NiWH;F6[R3i`=:G3
!s85 0
vXOR4
IkEFCF5E1ZD^EmzC^kSne_0
Vk`I3<djI0_7o6Z2V_GJ2^3
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR4.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r4
!i10b 1
!s100 oi9EQ>lYn;IZT@i4QO[D11
!s85 0
vXOR5
Id4GAI=S55RAh:1FT5^bHI1
Vn9I]H[KCLfTA95Ke7Yl6P0
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR5.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r5
!i10b 1
!s100 S>8=MS3BH`N`kU1hP;^D71
!s85 0
vXORCY
I[HlfMMnLl]B[@Wn5h<zLm1
Vz=jV9gJVcY=mlR5j4L71l1
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y
!i10b 1
!s100 P]1UHOB8ME9ZfO_iF7Fme3
!s85 0
vXORCY_D
IJOLn4J6>Tom9H`QYh9Nk`3
VGK^geDHVb6d8Ilck=QU870
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@d
!i10b 1
!s100 `9`W1^3Ig8EjK7TNzjC;L0
!s85 0
vXORCY_L
Iz7>Jod7SiifN@Hia`3^Cf2
VB8a>ZE3nH6<GFVo6c_kOc2
R1
R10
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@l
!i10b 1
!s100 I2DM3AVI85:@;hD]4Xa_O2
!s85 0
vZHOLD_DELAY
I`X6=4`EF0GkZQ=GeaFTA^0
V<D?l7Qa]eEbAYb_0MGjm00
R1
R2
8D:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
FD:\Xilinx\14.5\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 5;MI@38MiJ=CC?79jG<]G1
!s85 0
