{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1423453362510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1423453362510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 08 20:42:42 2015 " "Processing started: Sun Feb 08 20:42:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1423453362510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1423453362510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HelloWorld -c HelloWorld " "Command: quartus_map --read_settings_files=on --write_settings_files=off HelloWorld -c HelloWorld" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1423453362510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1423453362807 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sub.qsys " "Elaborating Qsys system entity \"sub.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1423453362853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:45 Progress: Loading HelloWorld/sub.qsys " "2015.02.08.20:42:45 Progress: Loading HelloWorld/sub.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453365115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:45 Progress: Reading input file " "2015.02.08.20:42:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453365412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:45 Progress: Adding clk_0 \[clock_source 12.1\] " "2015.02.08.20:42:45 Progress: Adding clk_0 \[clock_source 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453365552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:45 Progress: Parameterizing module clk_0 " "2015.02.08.20:42:45 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453365693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:45 Progress: Adding my_sev_seg_0 \[my_sev_seg 1.0\] " "2015.02.08.20:42:45 Progress: Adding my_sev_seg_0 \[my_sev_seg 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453365708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:45 Progress: Parameterizing module my_sev_seg_0 " "2015.02.08.20:42:45 Progress: Parameterizing module my_sev_seg_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453365942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:45 Progress: Building connections " "2015.02.08.20:42:45 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453365942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:46 Progress: Parameterizing connections " "2015.02.08.20:42:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:46 Progress: Validating " "2015.02.08.20:42:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.02.08.20:42:46 Progress: Done reading input file " "2015.02.08.20:42:46 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sub: Generating sub \"sub\" for QUARTUS_SYNTH " "Sub: Generating sub \"sub\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections " "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 3 modules, 4 connections " "Reset_adaptation_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_sev_seg_0: \"sub\" instantiated my_sev_seg \"my_sev_seg_0\" " "My_sev_seg_0: \"sub\" instantiated my_sev_seg \"my_sev_seg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sub\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sub\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sub: Done sub\" with 3 modules, 6 files, 14633 bytes " "Sub: Done sub\" with 3 modules, 6 files, 14633 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1423453366714 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sub.qsys " "Finished elaborating Qsys system entity \"sub.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1423453367338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file helloworld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helloworld-structure " "Found design unit 1: helloworld-structure" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1423453367728 ""} { "Info" "ISGN_ENTITY_NAME" "1 helloworld " "Found entity 1: helloworld" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1423453367728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_sev_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_sev_seg-avalon " "Found design unit 1: my_sev_seg-avalon" {  } { { "my_sev_seg.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/my_sev_seg.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1423453367728 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_sev_seg " "Found entity 1: my_sev_seg" {  } { { "my_sev_seg.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/my_sev_seg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1423453367728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file de2_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CONSTANTS " "Found design unit 1: DE2_CONSTANTS" {  } { { "DE2_CONSTANTS.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/DE2_CONSTANTS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1423453367728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sub/sub.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sub/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "db/ip/sub/sub.v" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/sub.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1423453367744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sub/submodules/de2_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/sub/submodules/de2_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CONSTANTS (altera_reserved_qsys_sub) " "Found design unit 1: DE2_CONSTANTS (altera_reserved_qsys_sub)" {  } { { "db/ip/sub/submodules/DE2_CONSTANTS.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/submodules/DE2_CONSTANTS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1423453367744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sub/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sub/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sub/submodules/altera_reset_controller.v" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1423453367744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sub/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sub/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sub/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1423453367744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sub/submodules/my_sev_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sub/submodules/my_sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_sev_seg-avalon " "Found design unit 1: my_sev_seg-avalon" {  } { { "db/ip/sub/submodules/my_sev_seg.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/submodules/my_sev_seg.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1423453367744 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_sev_seg " "Found entity 1: my_sev_seg" {  } { { "db/ip/sub/submodules/my_sev_seg.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/submodules/my_sev_seg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1423453367744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1423453367744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HelloWorld " "Elaborating entity \"HelloWorld\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1423453367775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:u0 " "Elaborating entity \"sub\" for hierarchy \"sub:u0\"" {  } { { "helloworld.vhd" "u0" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1423453367790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sev_seg sub:u0\|my_sev_seg:my_sev_seg_0 " "Elaborating entity \"my_sev_seg\" for hierarchy \"sub:u0\|my_sev_seg:my_sev_seg_0\"" {  } { { "db/ip/sub/sub.v" "my_sev_seg_0" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/sub.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1423453367806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sub:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sub:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sub/sub.v" "rst_controller" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/sub.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1423453367822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sub:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sub:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sub/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/db/ip/sub/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1423453367822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1423453368290 "|helloworld|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1423453368290 "|helloworld|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1423453368290 "|helloworld|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1423453368290 "|helloworld|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1423453368290 "|helloworld|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1423453368290 "|helloworld|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1423453368290 "|helloworld|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1423453368290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1423453368446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1423453368446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1423453368477 "|helloworld|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "helloworld.vhd" "" { Text "C:/Users/qsjiang/Documents/GitHub/ECE492Research/HelloWorld/helloworld.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1423453368477 "|helloworld|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1423453368477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1423453368477 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1423453368477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1423453368477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1423453368508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 08 20:42:48 2015 " "Processing ended: Sun Feb 08 20:42:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1423453368508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1423453368508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1423453368508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1423453368508 ""}
