# **SystemVerilog**
## *File*
This branch is to save some industry standards or related books about SystemVerilog for better understanding or sharing.
