ModuleName binary2decimal
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 344 ,X2: 128 ,Y2: 344
Edge X1: 128 ,Y1: 344 ,X2: 128 ,Y2: 448
Edge X1: 128 ,Y1: 448 ,X2: 128 ,Y2: 792
Edge X1: 128 ,Y1: 448 ,X2: 576 ,Y2: 448
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 264 ,X2: 192 ,Y2: 264
Edge X1: 192 ,Y1: 264 ,X2: 192 ,Y2: 520
Edge X1: 192 ,Y1: 520 ,X2: 576 ,Y2: 520
Edge X1: 192 ,Y1: 520 ,X2: 192 ,Y2: 592
Edge X1: 192 ,Y1: 592 ,X2: 192 ,Y2: 792
Edge X1: 192 ,Y1: 592 ,X2: 576 ,Y2: 592
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 184 ,X2: 256 ,Y2: 184
Edge X1: 256 ,Y1: 184 ,X2: 256 ,Y2: 488
Edge X1: 256 ,Y1: 488 ,X2: 256 ,Y2: 792
Edge X1: 256 ,Y1: 488 ,X2: 576 ,Y2: 488
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 104 ,X2: 320 ,Y2: 104
Edge X1: 320 ,Y1: 104 ,X2: 320 ,Y2: 560
Edge X1: 320 ,Y1: 560 ,X2: 576 ,Y2: 560
Edge X1: 320 ,Y1: 560 ,X2: 320 ,Y2: 792
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 24 ,X2: 384 ,Y2: 24
Edge X1: 384 ,Y1: 24 ,X2: 384 ,Y2: 792
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 456 ,X2: 704 ,Y2: 456
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 512 ,X2: 704 ,Y2: 512
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 584 ,X2: 704 ,Y2: 584
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 64 ,X2: 352 ,Y2: 64
Edge X1: 352 ,Y1: 64 ,X2: 352 ,Y2: 648
Edge X1: 352 ,Y1: 648 ,X2: 352 ,Y2: 792
Edge X1: 352 ,Y1: 648 ,X2: 576 ,Y2: 648
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 144 ,X2: 288 ,Y2: 144
Edge X1: 288 ,Y1: 144 ,X2: 288 ,Y2: 576
Edge X1: 288 ,Y1: 576 ,X2: 576 ,Y2: 576
Edge X1: 288 ,Y1: 576 ,X2: 288 ,Y2: 664
Edge X1: 288 ,Y1: 664 ,X2: 288 ,Y2: 792
Edge X1: 288 ,Y1: 664 ,X2: 576 ,Y2: 664
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 224 ,X2: 224 ,Y2: 224
Edge X1: 224 ,Y1: 224 ,X2: 224 ,Y2: 504
Edge X1: 224 ,Y1: 504 ,X2: 576 ,Y2: 504
Edge X1: 224 ,Y1: 504 ,X2: 224 ,Y2: 696
Edge X1: 224 ,Y1: 696 ,X2: 224 ,Y2: 792
Edge X1: 224 ,Y1: 696 ,X2: 576 ,Y2: 696
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 304 ,X2: 160 ,Y2: 304
Edge X1: 160 ,Y1: 304 ,X2: 160 ,Y2: 536
Edge X1: 160 ,Y1: 536 ,X2: 576 ,Y2: 536
Edge X1: 160 ,Y1: 536 ,X2: 160 ,Y2: 608
Edge X1: 160 ,Y1: 608 ,X2: 576 ,Y2: 608
Edge X1: 160 ,Y1: 608 ,X2: 160 ,Y2: 712
Edge X1: 160 ,Y1: 712 ,X2: 160 ,Y2: 792
Edge X1: 160 ,Y1: 712 ,X2: 576 ,Y2: 712
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 392 ,X2: 96 ,Y2: 392
Edge X1: 96 ,Y1: 392 ,X2: 96 ,Y2: 464
Edge X1: 96 ,Y1: 464 ,X2: 576 ,Y2: 464
Edge X1: 96 ,Y1: 464 ,X2: 96 ,Y2: 728
Edge X1: 96 ,Y1: 728 ,X2: 96 ,Y2: 792
Edge X1: 96 ,Y1: 728 ,X2: 576 ,Y2: 728
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 744 ,Y1: 680 ,X2: 768 ,Y2: 680
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 656 ,X2: 664 ,Y2: 656
Edge X1: 664 ,Y1: 656 ,X2: 664 ,Y2: 672
Edge X1: 664 ,Y1: 672 ,X2: 680 ,Y2: 672
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 712 ,X2: 664 ,Y2: 712
Edge X1: 664 ,Y1: 688 ,X2: 664 ,Y2: 712
Edge X1: 664 ,Y1: 688 ,X2: 680 ,Y2: 688
End
Branches
End
End
Ports
Port Left: 64 Top: 24 ,Orientation: 0
Portname: d0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 64 ,Orientation: 0
Portname: d1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 104 ,Orientation: 0
Portname: d2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 144 ,Orientation: 0
Portname: d3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 184 ,Orientation: 0
Portname: d4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 224 ,Orientation: 0
Portname: d5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 264 ,Orientation: 0
Portname: d6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 304 ,Orientation: 0
Portname: d7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 344 ,Orientation: 0
Portname: d8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 392 ,Orientation: 0
Portname: d9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 704 Top: 456 ,Orientation: 0
Portname: b3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 704 Top: 512 ,Orientation: 0
Portname: b2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 704 Top: 584 ,Orientation: 0
Portname: b1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 768 Top: 680 ,Orientation: 0
Portname: b0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 576 Top: 440
Name: s0
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 576 Top: 488
Name: s1
LibraryName: PNULib
IpName: PNU_OR4
SymbolParameters
End
Symbol Left: 576 Top: 560
Name: s2
LibraryName: PNULib
IpName: PNU_OR4
SymbolParameters
End
Symbol Left: 576 Top: 640
Name: s3
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 576 Top: 696
Name: s4
LibraryName: PNULib
IpName: PNU_OR3
SymbolParameters
End
Symbol Left: 680 Top: 664
Name: s5
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
