
           Lattice Mapping Report File for Design Module 'TOPMUL00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     multiplicador8bits_multiplicador8bits.ngd -o
     multiplicador8bits_multiplicador8bits_map.ncd -pr
     multiplicador8bits_multiplicador8bits.prf -mp
     multiplicador8bits_multiplicador8bits.mrp -lpf C:/Users/Diego EG/Desktop/Ar
     qPracticas/multiplicador8bits/multiplicador8bits/multiplicador8bits/multipl
     icador8bits_multiplicador8bits_synplify.lpf -lpf C:/Users/Diego EG/Desktop/
     ArqPracticas/multiplicador8bits/multiplicador8bits/multiplicador8bits.lpf
     -c 0 -gui -msgset C:/Users/Diego
     EG/Desktop/ArqPracticas/multiplicador8bits/multiplicador8bits/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond Version 3.9.0.99.2
Mapped on:  09/20/17  23:30:40

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        61 out of  3432 (2%)
      SLICEs as Logic/ROM:     61 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:        122 out of  6864 (2%)
      Number used as logic LUTs:        122
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 115 (31%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and

                                    Page 1




Design:  TOPMUL00                                      Date:  09/20/17  23:30:40

Design Summary (cont)
---------------------
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A_c[4]: 16 loads
     Net A_c[6]: 16 loads
     Net A_c[7]: 16 loads
     Net B_c[7]: 16 loads
     Net A_c[5]: 15 loads
     Net B_c[0]: 15 loads
     Net B_c[2]: 15 loads
     Net B_c[3]: 15 loads
     Net B_c[5]: 15 loads
     Net B_c[6]: 15 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| R[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[15]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[14]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[13]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[12]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[11]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[10]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[9]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[8]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  TOPMUL00                                      Date:  09/20/17  23:30:40

IO (PIO) Attributes (cont)
--------------------------
| R[7]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[6]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[5]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[4]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block A00/GND undriven or does not drive anything - clipped.
Block A02/GND undriven or does not drive anything - clipped.
Block A12/GND undriven or does not drive anything - clipped.
Block A13/GND undriven or does not drive anything - clipped.
Block A14/GND undriven or does not drive anything - clipped.

                                    Page 3




Design:  TOPMUL00                                      Date:  09/20/17  23:30:40

Removed logic (cont)
--------------------
Block A15/GND undriven or does not drive anything - clipped.
Block A16/GND undriven or does not drive anything - clipped.
Block A21/GND undriven or does not drive anything - clipped.
Block A34/GND undriven or does not drive anything - clipped.
Block A51/GND undriven or does not drive anything - clipped.
Block S07S17/US011/US000/GND undriven or does not drive anything - clipped.
Block P00S20/US001/US000/GND undriven or does not drive anything - clipped.
Block P00S20/US001/US100/GND undriven or does not drive anything - clipped.
Block P05S25/US001/US100/GND undriven or does not drive anything - clipped.
Block P06S26/US011/US100/GND undriven or does not drive anything - clipped.
Block P10S30/US001/US000/GND undriven or does not drive anything - clipped.
Block P10S30/US001/US100/GND undriven or does not drive anything - clipped.
Block P11S31/US001/US100/GND undriven or does not drive anything - clipped.
Block P22S42/US001/US100/GND undriven or does not drive anything - clipped.
Block P30S50/US001/US000/GND undriven or does not drive anything - clipped.
Block P30S50/US001/US100/GND undriven or does not drive anything - clipped.
Block P40S60/US001/US000/GND undriven or does not drive anything - clipped.
Block P40S60/US001/US100/GND undriven or does not drive anything - clipped.
Block P50S70/US001/US000/GND undriven or does not drive anything - clipped.
Block P50S70/US001/US100/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        






















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
