git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249565098
git clone --depth 1 --no-tags https://github.com/sauravgupta139/VLSI_ASSIGNMENTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248968983
git clone --depth 1 --no-tags https://github.com/worldinmyfist/VLSI-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250290651
git clone --depth 1 --no-tags https://github.com/Huangyuren/SingleCycleCPU_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247930847
git clone --depth 1 --no-tags https://github.com/bdiaz29/FFT-project-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247571654
git clone --depth 1 --no-tags https://github.com/84KaliPleXon3/ipc_sniffer_tpm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253655621
git clone --depth 1 --no-tags https://github.com/hoser21/ee435-project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253976338
git clone --depth 1 --no-tags https://github.com/YirenZzz/FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253095379
git clone --depth 1 --no-tags https://github.com/henrymaxxoo/EE-M16-Winter2019-Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253653879
git clone --depth 1 --no-tags https://github.com/metanoiia/PLD_Lab_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251128499
git clone --depth 1 --no-tags https://github.com/caltorres/Wildfire-Cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250725779
git clone --depth 1 --no-tags https://github.com/threevc/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252960824
git clone --depth 1 --no-tags https://github.com/haffeez/Router1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254921191
git clone --depth 1 --no-tags https://github.com/frank841220/Redpitaya.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254967591
git clone --depth 1 --no-tags https://github.com/andy89923/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256439393
git clone --depth 1 --no-tags https://github.com/kevin51034/DDlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247974885
git clone --depth 1 --no-tags https://github.com/tl-wave/testgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247911023
git clone --depth 1 --no-tags https://github.com/bdiaz29/vga-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247574078
git clone --depth 1 --no-tags https://github.com/whensungoesdown/cpu5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252478267
git clone --depth 1 --no-tags https://github.com/Z0b/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252632133
git clone --depth 1 --no-tags https://github.com/ecoaktivist/Plis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251622668
git clone --depth 1 --no-tags https://github.com/krsnvir/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251151444
git clone --depth 1 --no-tags https://github.com/misomochi/108-1-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250468914
git clone --depth 1 --no-tags https://github.com/aydinsimsek/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250527250
git clone --depth 1 --no-tags https://github.com/PannenetsF/CS-APP-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250716300
git clone --depth 1 --no-tags https://github.com/601-not-bad/contest-collection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249304939
git clone --depth 1 --no-tags https://github.com/wjdwls0630/2019_2_Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250510131
git clone --depth 1 --no-tags https://github.com/loctran107/32-bit-ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250048104
git clone --depth 1 --no-tags https://github.com/redrabbit329/usrp_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249852397
git clone --depth 1 --no-tags https://github.com/seshujacob/Parallel-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255051645
git clone --depth 1 --no-tags https://github.com/FPGA-robot/FPGA-robot-vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256382568
git clone --depth 1 --no-tags https://github.com/Je-Wei-Chuang/dcdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247209500
git clone --depth 1 --no-tags https://github.com/armleo/async_mem_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252643897
git clone --depth 1 --no-tags https://github.com/tyler-burkett/CPE584-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253282209
git clone --depth 1 --no-tags https://github.com/PravallikaNalla/Verilog_MSI_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253331150
git clone --depth 1 --no-tags https://github.com/justingafford/CS161L_lab02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255208249
git clone --depth 1 --no-tags https://github.com/Hameon4/User-Defined-Primitives-UDP-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255005938
git clone --depth 1 --no-tags https://github.com/vasantharam/xilinx_spartan3e_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254620399
git clone --depth 1 --no-tags https://github.com/AhmedSadek60/Verilog-describing-ALU-and-Register-file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254775710
git clone --depth 1 --no-tags https://github.com/devashishTaneja/AES-Encrytion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254704398
git clone --depth 1 --no-tags https://github.com/Jacobam9/ee260_2020_spring_materials_week_10_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250071154
git clone --depth 1 --no-tags https://github.com/wjdwls0630/2020_1_Digital_Circuit_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250467229
git clone --depth 1 --no-tags https://github.com/Prom1x2x/PLIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250918915
git clone --depth 1 --no-tags https://github.com/anmolharsh/SCLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250600702
git clone --depth 1 --no-tags https://github.com/Gerges-Wageh/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250393999
git clone --depth 1 --no-tags https://github.com/yxd97/ap_DUFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251277166
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250319214
git clone --depth 1 --no-tags https://github.com/cngai/cs152b-lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252264919
git clone --depth 1 --no-tags https://github.com/Mambasss/LAB_1-PLIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251562279
git clone --depth 1 --no-tags https://github.com/lisazaher/Arcade-Basketball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251545581
git clone --depth 1 --no-tags https://github.com/saiton03/cpu_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254028013
git clone --depth 1 --no-tags https://github.com/Hameon4/HDL_Based-Hardware-Testing-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254211634
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249728064
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248004097
git clone --depth 1 --no-tags https://github.com/vinevg1996/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249405917
git clone --depth 1 --no-tags https://github.com/jakhuyen/spi_adxl362.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249098267
git clone --depth 1 --no-tags https://github.com/justinyeh1995/Computer_Organization_NCTU_1082.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253369258
git clone --depth 1 --no-tags https://github.com/Yash6588/32-bit-Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253150845
git clone --depth 1 --no-tags https://github.com/manishgour70/ACAAssignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248665201
git clone --depth 1 --no-tags https://github.com/qian-gu/qian-gu.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253036551
git clone --depth 1 --no-tags https://github.com/luism013/ARM_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248400935
git clone --depth 1 --no-tags https://github.com/3amrA7med/ODE-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248376119
git clone --depth 1 --no-tags https://github.com/TareKhalifa/RISC-V-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247768317
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/Verilog-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247981965
git clone --depth 1 --no-tags https://github.com/wgzesg/EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248758373
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_digital_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248957708
git clone --depth 1 --no-tags https://github.com/pablogtzgileta/single-cycle-mips-arqui-p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256071296
git clone --depth 1 --no-tags https://github.com/reinwaldebora/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253766277
git clone --depth 1 --no-tags https://github.com/Hao-Jiun-Tu/EECS-2070.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253996457
git clone --depth 1 --no-tags https://github.com/josenava4428/ECE-5440-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250050763
git clone --depth 1 --no-tags https://github.com/XMY719/first_loaf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249728843
git clone --depth 1 --no-tags https://github.com/alvn530/engr378-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249566252
git clone --depth 1 --no-tags https://github.com/gwangjinjeong/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249423910
git clone --depth 1 --no-tags https://github.com/antmicro/litex-ip-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250746610
git clone --depth 1 --no-tags https://github.com/NightKirie/DIGITAL-IC-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251513969
git clone --depth 1 --no-tags https://github.com/gayu-thri/Verilog-Codes-Computer-Organization-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252106809
git clone --depth 1 --no-tags https://github.com/LigasN/PongFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253053348
git clone --depth 1 --no-tags https://github.com/sisaphilip/FIR-coefs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255334942
git clone --depth 1 --no-tags https://github.com/swaelali/uhd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254640152
git clone --depth 1 --no-tags https://github.com/maxperko/ee180_spr19-20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255770428
git clone --depth 1 --no-tags https://github.com/popshia/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256236439
git clone --depth 1 --no-tags https://github.com/MikeDafi/Lab4CSE140L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247190750
git clone --depth 1 --no-tags https://github.com/rkumarsingh35/Pair-Wise-Multiplier-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256415872
git clone --depth 1 --no-tags https://github.com/ssimbul/Verilog-Egg-Timer-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256612257
git clone --depth 1 --no-tags https://github.com/alimpk/ce-aut-logic-ta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256546961
git clone --depth 1 --no-tags https://github.com/MBWlodarczyk/Projekt_SYCY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247990328
git clone --depth 1 --no-tags https://github.com/pablinza/pld20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247820243
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/Proyecto_Arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249866840
git clone --depth 1 --no-tags https://github.com/MBakhshi96/reliable-transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249236852
git clone --depth 1 --no-tags https://github.com/sheershaka/5-Stage-Pipeline-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250145177
git clone --depth 1 --no-tags https://github.com/QXX0607/Development-of-32-bit-instruction-system-and-linked-list-sorting-project-based-on-basys3-and-vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249942133
git clone --depth 1 --no-tags https://github.com/valentine9510/CPEN_311_LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251518671
git clone --depth 1 --no-tags https://github.com/kf7lsu/black-parrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253582064
git clone --depth 1 --no-tags https://github.com/lirc572/NECPU-Assembler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250248470
