{
    "block_comment": "This block of code is a clocked process for managing a write-read counter during memory calibration in a hardware design. It accounts for resets, initiation states, and data conditions. On a rising clock edge, if a reset condition is detected, or a certain initiation state is reached, or the write-read counter reaches zero, the counter is loaded with a predefined constant, effectively initializing or reinitializing it. On the flip side, the counter is decremented by one, subject to certain defined conditions, namely when the initiation state is specific and a new memory burst is detected with physical data not yet full."
}