head	1.2;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.2
	gdb_7_6-2013-04-26-release:1.2
	gdb_7_6-branch:1.2.0.82
	gdb_7_6-2013-03-12-branchpoint:1.2
	gdb_7_5_1-2012-11-29-release:1.2
	gdb_7_5-2012-08-17-release:1.2
	gdb_7_5-branch:1.2.0.80
	gdb_7_5-2012-07-18-branchpoint:1.2
	gdb_7_4_1-2012-04-26-release:1.2
	gdb_7_4-2012-01-24-release:1.2
	gdb_7_4-branch:1.2.0.78
	gdb_7_4-2011-12-13-branchpoint:1.2
	gdb_7_3_1-2011-09-04-release:1.2
	gdb_7_3-2011-07-26-release:1.2
	gdb_7_3-branch:1.2.0.76
	gdb_7_3-2011-04-01-branchpoint:1.2
	gdb_7_2-2010-09-02-release:1.2
	gdb_7_2-branch:1.2.0.74
	gdb_7_2-2010-07-07-branchpoint:1.2
	gdb_7_1-2010-03-18-release:1.2
	gdb_7_1-branch:1.2.0.72
	gdb_7_1-2010-02-18-branchpoint:1.2
	gdb_7_0_1-2009-12-22-release:1.2
	gdb_7_0-2009-10-06-release:1.2
	gdb_7_0-branch:1.2.0.70
	gdb_7_0-2009-09-16-branchpoint:1.2
	arc-sim-20090309:1.2
	msnyder-checkpoint-072509-branch:1.2.0.68
	msnyder-checkpoint-072509-branchpoint:1.2
	arc-insight_6_8-branch:1.2.0.66
	arc-insight_6_8-branchpoint:1.2
	insight_6_8-branch:1.2.0.64
	insight_6_8-branchpoint:1.2
	reverse-20081226-branch:1.2.0.62
	reverse-20081226-branchpoint:1.2
	multiprocess-20081120-branch:1.2.0.60
	multiprocess-20081120-branchpoint:1.2
	reverse-20080930-branch:1.2.0.58
	reverse-20080930-branchpoint:1.2
	reverse-20080717-branch:1.2.0.56
	reverse-20080717-branchpoint:1.2
	msnyder-reverse-20080609-branch:1.2.0.54
	msnyder-reverse-20080609-branchpoint:1.2
	drow-reverse-20070409-branch:1.2.0.52
	drow-reverse-20070409-branchpoint:1.2
	gdb_6_8-2008-03-27-release:1.2
	gdb_6_8-branch:1.2.0.50
	gdb_6_8-2008-02-26-branchpoint:1.2
	gdb_6_7_1-2007-10-29-release:1.2
	gdb_6_7-2007-10-10-release:1.2
	gdb_6_7-branch:1.2.0.48
	gdb_6_7-2007-09-07-branchpoint:1.2
	insight_6_6-20070208-release:1.2
	gdb_6_6-2006-12-18-release:1.2
	gdb_6_6-branch:1.2.0.46
	gdb_6_6-2006-11-15-branchpoint:1.2
	insight_6_5-20061003-release:1.2
	gdb-csl-symbian-6_4_50_20060226-12:1.2
	gdb-csl-sourcerygxx-3_4_4-25:1.2
	nickrob-async-20060828-mergepoint:1.2
	gdb-csl-symbian-6_4_50_20060226-11:1.2
	gdb-csl-sourcerygxx-4_1-17:1.2
	gdb-csl-20060226-branch-local-2:1.2
	gdb-csl-sourcerygxx-4_1-14:1.2
	gdb-csl-sourcerygxx-4_1-13:1.2
	gdb-csl-sourcerygxx-4_1-12:1.2
	gdb-csl-sourcerygxx-3_4_4-21:1.2
	gdb_6_5-20060621-release:1.2
	gdb-csl-sourcerygxx-4_1-9:1.2
	gdb-csl-sourcerygxx-4_1-8:1.2
	gdb-csl-sourcerygxx-4_1-7:1.2
	gdb-csl-arm-2006q1-6:1.2
	gdb-csl-sourcerygxx-4_1-6:1.2
	gdb-csl-symbian-6_4_50_20060226-10:1.2
	gdb-csl-symbian-6_4_50_20060226-9:1.2
	gdb-csl-symbian-6_4_50_20060226-8:1.2
	gdb-csl-coldfire-4_1-11:1.2
	gdb-csl-sourcerygxx-3_4_4-19:1.2
	gdb-csl-coldfire-4_1-10:1.2
	gdb_6_5-branch:1.2.0.44
	gdb_6_5-2006-05-14-branchpoint:1.2
	gdb-csl-sourcerygxx-4_1-5:1.2
	nickrob-async-20060513-branch:1.2.0.42
	nickrob-async-20060513-branchpoint:1.2
	gdb-csl-sourcerygxx-4_1-4:1.2
	msnyder-reverse-20060502-branch:1.2.0.40
	msnyder-reverse-20060502-branchpoint:1.2
	gdb-csl-morpho-4_1-4:1.2
	gdb-csl-sourcerygxx-3_4_4-17:1.2
	readline_5_1-import-branch:1.2.0.38
	readline_5_1-import-branchpoint:1.2
	gdb-csl-20060226-branch-merge-to-csl-symbian-1:1.2
	gdb-csl-symbian-20060226-branch:1.2.0.36
	gdb-csl-symbian-20060226-branchpoint:1.2
	gdb-csl-20060226-branch-merge-to-csl-local-1:1.2
	msnyder-reverse-20060331-branch:1.2.0.34
	msnyder-reverse-20060331-branchpoint:1.2
	gdb-csl-available-20060303-branch:1.2.0.32
	gdb-csl-available-20060303-branchpoint:1.2
	gdb-csl-20060226-branch:1.2.0.30
	gdb-csl-20060226-branchpoint:1.2
	gdb_6_4-20051202-release:1.2
	msnyder-fork-checkpoint-branch:1.2.0.28
	msnyder-fork-checkpoint-branchpoint:1.2
	gdb-csl-gxxpro-6_3-branch:1.2.0.26
	gdb-csl-gxxpro-6_3-branchpoint:1.2
	gdb_6_4-branch:1.2.0.24
	gdb_6_4-2005-11-01-branchpoint:1.2
	gdb-csl-arm-20051020-branch:1.2.0.22
	gdb-csl-arm-20051020-branchpoint:1.2
	gdb-csl-arm-20050325-2005-q1b:1.2
	gdb-csl-arm-20050325-2005-q1a:1.2
	csl-arm-20050325-branch:1.2.0.20
	csl-arm-20050325-branchpoint:1.2
	gdb_6_3-20041109-release:1.2
	gdb_6_3-branch:1.2.0.16
	gdb_6_3-20041019-branchpoint:1.2
	drow_intercu-merge-20040921:1.2
	drow_intercu-merge-20040915:1.2
	jimb-gdb_6_2-e500-branch:1.2.0.18
	jimb-gdb_6_2-e500-branchpoint:1.2
	gdb_6_2-20040730-release:1.2
	gdb_6_2-branch:1.2.0.14
	gdb_6_2-2004-07-10-gmt-branchpoint:1.2
	gdb_6_1_1-20040616-release:1.2
	gdb_6_1-2004-04-05-release:1.2
	drow_intercu-merge-20040402:1.2
	drow_intercu-merge-20040327:1.2
	ezannoni_pie-20040323-branch:1.2.0.12
	ezannoni_pie-20040323-branchpoint:1.2
	cagney_tramp-20040321-mergepoint:1.2
	gdb_6_1-branch:1.2.0.10
	gdb_6_1-2004-03-01-gmt-branchpoint:1.2
	drow_intercu-20040221-branch:1.2.0.8
	drow_intercu-20040221-branchpoint:1.2
	cagney_bfdfile-20040213-branch:1.2.0.6
	cagney_bfdfile-20040213-branchpoint:1.2
	drow-cplus-merge-20040208:1.2
	carlton_dictionary-20040126-merge:1.2
	cagney_bigcore-20040122-branch:1.2.0.4
	cagney_bigcore-20040122-branchpoint:1.2
	drow-cplus-merge-20040113:1.2
	drow-cplus-merge-20031224:1.2
	drow-cplus-merge-20031220:1.2
	carlton_dictionary-20031215-merge:1.2
	drow-cplus-branch:1.2.0.2
	drow-cplus-merge-20031214:1.2
	carlton-dictionary-20031111-merge:1.2
	kettenis_sparc-20030918-branch:1.1.0.4
	kettenis_sparc-20030918-branchpoint:1.1
	carlton_dictionary-20030917-merge:1.1
	ezannoni_pie-20030916-branchpoint:1.1
	ezannoni_pie-20030916-branch:1.1.0.2;
locks; strict;
comment	@# @;


1.2
date	2003.10.08.18.21.01;	author brolley;	state Exp;
branches
	1.2.2.1;
next	1.1;

1.1
date	2003.08.29.16.41.30;	author brolley;	state Exp;
branches;
next	;

1.2.2.1
date	2003.12.14.20.28.33;	author drow;	state Exp;
branches;
next	;


desc
@@


1.2
log
@2003-10-06  Dave Brolley  <brolley@@redhat.com>

        * sim/frv/fr550: New subdirectory.
        * sim/frv/fr400/*.cgs: Add fr550 as appropriate.
        * sim/frv/fr500/*.cgs: Add fr550 as appropriate.
        * sim/frv/interrupts/*.cgs: Add fr550 as appropriate.
        * sim/frv/interrupts/*-fr550.cgs: New test cases for fr550.
@
text
@# frv testcase for fdcmps $FRi,$FRj,$FCCi_2
# mach: fr500 fr550 frv

	.include "testutils.inc"

	float_constants
	start
	load_float_constants
	load_float_constants1

	.global fdcmps
fdcmps:
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr0,fr0,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr4,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr8,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr12,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr16,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr20,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr24,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr28,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr0,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr0,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr0,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr4,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr4,fr4,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr8,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr12,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr16,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr20,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr24,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr28,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr4,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr4,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr4,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr8,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr8,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr8,fr8,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr12,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr16,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr20,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr24,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr28,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr8,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr8,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr8,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr12,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr12,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr12,fr8,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr12,fr12,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr16,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr20,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr24,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr28,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr12,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr12,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr12,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr16,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr16,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr16,fr8,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr16,fr12,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr16,fr16,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr16,fr20,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr24,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr28,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr16,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr16,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr16,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr20,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr20,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr20,fr8,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr20,fr12,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr20,fr16,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr20,fr20,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr24,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr28,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr20,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr20,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr20,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr24,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr24,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr24,fr8,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr24,fr12,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr24,fr16,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr24,fr20,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr24,fr24,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr24,fr28,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr24,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr24,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr24,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr24,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr24,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr24,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr24,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr24,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr28,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr28,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr28,fr8,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr28,fr12,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr28,fr16,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr28,fr20,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr28,fr24,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr28,fr28,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr28,fr32,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr28,fr36,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr28,fr40,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr28,fr44,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr28,fr48,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr28,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr28,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr28,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr8,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr12,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr16,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr20,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr24,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr28,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr32,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr36,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr40,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr48,fr44,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr48,fr48,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xb,0		; Set mask opposite of expected
	set_fcc         0xb,1		; Set mask opposite of expected
	fdcmps      	fr48,fr52,fcc0
	test_fcc	0x4,0
	test_fcc	0x4,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr48,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr48,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr0,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr4,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr8,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr12,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr16,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr20,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr24,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr28,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr32,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr36,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr40,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr44,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0xd,0		; Set mask opposite of expected
	set_fcc         0xd,1		; Set mask opposite of expected
	fdcmps      	fr52,fr48,fcc0
	test_fcc	0x2,0
	test_fcc	0x2,1
	set_fcc         0x7,0		; Set mask opposite of expected
	set_fcc         0x7,1		; Set mask opposite of expected
	fdcmps      	fr52,fr52,fcc0
	test_fcc	0x8,0
	test_fcc	0x8,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr52,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr52,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr0,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr4,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr8,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr12,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr16,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr20,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr24,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr28,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr32,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr36,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr40,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr44,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr48,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr52,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr56,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr0,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr4,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr8,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr12,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr16,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr20,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr24,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr28,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr32,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr36,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr40,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr44,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr48,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr52,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr56,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1
	set_fcc         0xe,0		; Set mask opposite of expected
	set_fcc         0xe,1		; Set mask opposite of expected
	fdcmps      	fr60,fr60,fcc0
	test_fcc	0x1,0
	test_fcc	0x1,1

	pass
@


1.2.2.1
log
@Merge drow-cplus-branch to:
  cvs rtag -D 2003-12-14 00:00:00 UTC drow-cplus-merge-20031214 gdb+dejagnu
@
text
@@


1.1
log
@New sim testsuite for Fujitsu FRV. Contributed by Red Hat.
@
text
@d2 1
a2 1
# mach: fr500 frv
@

