
---------- Begin Simulation Statistics ----------
final_tick                               2144048179959                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442197                       # Simulator instruction rate (inst/s)
host_mem_usage                               10754096                       # Number of bytes of host memory used
host_op_rate                                   825285                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3750.06                       # Real time elapsed on the host
host_tick_rate                              571737163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1658264515                       # Number of instructions simulated
sim_ops                                    3094867753                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.144048                       # Number of seconds simulated
sim_ticks                                2144048179959                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      6438583123                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                6438583123                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        151862668                       # Number of branches fetched
system.cpu1.committedInsts                  658264514                       # Number of instructions committed
system.cpu1.committedOps                   1194864701                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  184232126                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                     10523502                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   80515337                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       291479                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  861485137                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6438583122                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6438583122                       # Number of busy cycles
system.cpu1.num_cc_register_reads           794750612                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          373166191                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    124406047                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              16776092                       # Number of float alu accesses
system.cpu1.num_fp_insts                     16776092                       # number of float instructions
system.cpu1.num_fp_register_reads            17592503                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10343715                       # number of times the floating registers were written
system.cpu1.num_func_calls                   17450091                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1176861706                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1176861706                       # number of integer instructions
system.cpu1.num_int_register_reads         2355328708                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         950413307                       # number of times the integer registers were written
system.cpu1.num_load_insts                  184192569                       # Number of load instructions
system.cpu1.num_mem_refs                    264707899                       # number of memory refs
system.cpu1.num_store_insts                  80515330                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             11387698      0.95%      0.95% # Class of executed instruction
system.cpu1.op_class::IntAlu                905522035     75.78%     76.74% # Class of executed instruction
system.cpu1.op_class::IntMult                 2591254      0.22%     76.95% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3126977      0.26%     77.22% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2086264      0.17%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  356154      0.03%     77.42% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      32      0.00%     77.42% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  780858      0.07%     77.49% # Class of executed instruction
system.cpu1.op_class::SimdMisc                4305530      0.36%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.85% # Class of executed instruction
system.cpu1.op_class::MemRead               181818544     15.22%     93.06% # Class of executed instruction
system.cpu1.op_class::MemWrite               74863745      6.27%     99.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2374025      0.20%     99.53% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           5651585      0.47%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1194864701                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  307                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16954444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34171958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     87319943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    174640827                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2108                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16847939                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       614107                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16340337                       # Transaction distribution
system.membus.trans_dist::ReadExReq            369575                       # Transaction distribution
system.membus.trans_dist::ReadExResp           369575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16847939                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51389472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     51389472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51389472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1141223744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1141223744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1141223744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17217514                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17217514    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17217514                       # Request fanout histogram
system.membus.reqLayer4.occupancy         51343021468                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        91952827382                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38299662                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38299662                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38299662                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38299662                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84546.715232                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84546.715232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84546.715232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84546.715232                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37997964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37997964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37997964                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37997964                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83880.715232                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83880.715232                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83880.715232                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83880.715232                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38299662                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38299662                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84546.715232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84546.715232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37997964                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37997964                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83880.715232                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83880.715232                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.745120                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.745120                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.802237                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.802237                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 886942664172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 886942664172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 886942664172                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 886942664172                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70938.268773                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70938.268773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70938.268773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70938.268773                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2121                       # number of writebacks
system.cpu0.dcache.writebacks::total             2121                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 878615652186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 878615652186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 878615652186                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 878615652186                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70272.268773                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70272.268773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70272.268773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70272.268773                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 886891208346                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 886891208346                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70940.275386                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70940.275386                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 878564914974                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 878564914974                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70274.275386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70274.275386                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     51455826                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     51455826                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47688.439296                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47688.439296                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     50737212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     50737212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47022.439296                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47022.439296                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    861484321                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       861484321                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    861484321                       # number of overall hits
system.cpu1.icache.overall_hits::total      861484321                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          816                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           816                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          816                       # number of overall misses
system.cpu1.icache.overall_misses::total          816                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     68786145                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     68786145                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     68786145                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     68786145                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    861485137                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    861485137                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    861485137                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    861485137                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84296.746324                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84296.746324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84296.746324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84296.746324                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu1.icache.writebacks::total              304                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          816                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     68242689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     68242689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     68242689                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     68242689                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83630.746324                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83630.746324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83630.746324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83630.746324                       # average overall mshr miss latency
system.cpu1.icache.replacements                   304                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    861484321                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      861484321                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     68786145                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     68786145                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    861485137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    861485137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84296.746324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84296.746324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     68242689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     68242689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83630.746324                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83630.746324                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          505.955291                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          861485137                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1055741.589461                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   505.955291                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.988194                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.988194                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6891881912                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6891881912                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    189930869                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       189930869                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    189930869                       # number of overall hits
system.cpu1.dcache.overall_hits::total      189930869                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     74816594                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      74816594                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     74816594                       # number of overall misses
system.cpu1.dcache.overall_misses::total     74816594                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1443750065073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1443750065073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1443750065073                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1443750065073                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    264747463                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    264747463                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    264747463                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    264747463                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.282596                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.282596                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.282596                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.282596                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19297.190475                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19297.190475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19297.190475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19297.190475                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     39607691                       # number of writebacks
system.cpu1.dcache.writebacks::total         39607691                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     74816594                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     74816594                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     74816594                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     74816594                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1393922213469                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1393922213469                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1393922213469                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1393922213469                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.282596                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.282596                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.282596                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.282596                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18631.190475                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18631.190475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18631.190475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18631.190475                       # average overall mshr miss latency
system.cpu1.dcache.replacements              74816586                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    119832992                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      119832992                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     64399134                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     64399134                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1295466178725                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1295466178725                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    184232126                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    184232126                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.349554                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.349554                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20116.204959                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20116.204959                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     64399134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     64399134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1252576355481                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1252576355481                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.349554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.349554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19450.204959                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19450.204959                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     70097877                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      70097877                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     10417460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     10417460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 148283886348                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 148283886348                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     80515337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     80515337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.129385                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.129385                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 14234.169015                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14234.169015                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     10417460                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10417460                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 141345857988                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 141345857988                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.129385                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129385                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 13568.169015                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13568.169015                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          264747463                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         74816594                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.538620                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2192796298                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2192796298                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2725401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            67377961                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70103370                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2725401                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  7                       # number of overall hits
system.l2.overall_hits::.cpu1.data           67377961                       # number of overall hits
system.l2.overall_hits::total                70103370                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9777620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7438633                       # number of demand (read+write) misses
system.l2.demand_misses::total               17217514                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9777620                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              809                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7438633                       # number of overall misses
system.l2.overall_misses::total              17217514                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37529766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 839677957524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     67345254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 624210932232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1463993764776                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37529766                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 839677957524                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     67345254                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 624210932232                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1463993764776                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        74816594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             87320884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       74816594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            87320884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.782021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.991422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.099425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.197175                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.782021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.991422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.099425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.197175                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83030.455752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85877.540498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83245.060569                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83914.737053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85029.334942                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83030.455752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85877.540498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83245.060569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83914.737053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85029.334942                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              614107                       # number of writebacks
system.l2.writebacks::total                    614107                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9777620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7438633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17217514                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9777620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7438633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17217514                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34442483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 772935764662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     61826866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 573434647988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1346466681999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34442483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 772935764662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     61826866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 573434647988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1346466681999                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.782021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.991422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.099425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.782021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.991422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.099425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197175                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76200.183628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79051.524263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76423.814586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77088.713476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78203.315647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76200.183628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79051.524263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76423.814586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77088.713476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78203.315647                       # average overall mshr miss latency
system.l2.replacements                       16955753                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     39609812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         39609812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     39609812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     39609812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          344                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          799                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           799                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         10048406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10048964                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         369054                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              369575                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     43684938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  31515809976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31559494914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     10417460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10418539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.482854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.035426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83848.249520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85396.202117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85394.019926                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       369054                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         369575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     40128084                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  28996663334                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29036791418                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.482854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.035426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77021.274472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78570.245368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78568.061741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst             7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37529766                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     67345254                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104875020                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.991422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83030.455752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83245.060569                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83168.136400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34442483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     61826866                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96269349                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.991422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76200.183628                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76423.814586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76343.655036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2724843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     57329555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          60054398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9777099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7069579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16846678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 839634272586                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 592695122256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1432329394842                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     64399134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      76901076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.782046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.109778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.219069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85877.648634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83837.399972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85021.473957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9777099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7069579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     16846678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 772895636578                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 544437984654                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1317333621232                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.782046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.109778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.219069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79051.632450                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77011.372906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78195.453206                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259867.393159                       # Cycle average of tags in use
system.l2.tags.total_refs                   174640028                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17217897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.142936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.439504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       18.747435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    166184.476891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       28.372593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    93630.356735                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.362253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.204098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.566466                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        71262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       181587                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4907161053                       # Number of tag accesses
system.l2.tags.data_accesses               4907161053                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data               16955753                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     625767680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         51776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     476072512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1101920896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        51776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     39302848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39302848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9777620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7438633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17217514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       614107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             614107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        291862695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            24149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        222043757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             513944092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        24149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            37641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18331140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18331140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18331140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       291862695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           24149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       222043757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            532275233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    612702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9777612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7421516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019134737792                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35542883                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             577767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17217514                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     614107                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17217514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   614107                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1405                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            537315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            537220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            537453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            537121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            537635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            537192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            536474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            537515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            537304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           537581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           537855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           537711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           537558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           537300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           537611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           536967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           537568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           537381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           537202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           538546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           538283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           538300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           537355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           538381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           537581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           537093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           537254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           537647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           538037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           537655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           537414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            19244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            19119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            19123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            19161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            19131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            19196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            19131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            19084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            19154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            19164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            19149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            19078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            19018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            19158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            19186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            19122                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 350286080204                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                57311696148                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            651155284592                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20365.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37857.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17217514                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               614107                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14711206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2489183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  34551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  35512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  35490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  35500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  35480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  35476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  35549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  35487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  35728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  35369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  35367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  35366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  35366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  35366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     17813044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     17813044    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     17813044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     486.353673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    108.454641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2349.143164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        34454     97.42%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383          893      2.53%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575           18      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35366                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.323277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.295562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12029     34.01%     34.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              585      1.65%     35.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22047     62.34%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              700      1.98%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35366                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1100824896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1096000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39209920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1101920896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39302848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       513.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    513.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2144048048424                       # Total gap between requests
system.mem_ctrls.avgGap                     120238.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    625767168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        51776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    474977024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39209920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13492.234116004420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 291862456.193482756615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 24148.711061609680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 221532812.760337710381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18287797.991904176772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9777620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7438633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       614107                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16115089                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 378374726017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     29035589                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 272735407897                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 117410659766268                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35652.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38698.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35890.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36664.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 191189254.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         13892296777.632425                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         24525247003.578262                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        23596267732.006237                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       722385410.207854                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     186115073682.104614                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     170823167198.435425                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     581888642011.724976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1001563079815.856812                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.136461                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1666968728624                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  96381950000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 380697501335                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         13884936522.912298                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         24512253323.130730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        23582720537.052822                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       722902043.471852                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     186115073682.104614                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     170758417538.664948                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     581933342284.448975                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1001509645931.975342                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.111539                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1667160686967                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  96381950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 380505542992                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2144048179959                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          76902345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     40223919                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          344                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        64051433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10418539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10418539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     76901076                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    224449774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             261961711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800329088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   7323154240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8123586560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16955753                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39302848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104276637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000020                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004496                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              104274529    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2108      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104276637                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84535759287                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       74744145894                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            815516                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12523778735                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
