INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/reports/lzw_hls
	Log files: /mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/logs/lzw_hls
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/castor/seas_home/j/joaquinr/ese5320_final_project/lzw_hls.xo.compile_summary, at Fri Nov 15 10:32:25 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Nov 15 10:32:26 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/reports/lzw_hls/v++_compile_lzw_hls_guidance.html', at Fri Nov 15 10:32:27 2024
INFO: [v++ 60-895]   Target platform: /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home1/e/ese5320/u96v2_sbc_base/hw/u96v2_sbc_base.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: u96v2_sbc_base
INFO: [v++ 60-242] Creating kernel: 'krnl_lzw'
