============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 15 2024  11:01:54 pm
  Module:                 PCAlign
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (936 ps) Path Delay Check
     Startpoint: (F) PC[0]
       Endpoint: (F) halt

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-      64            
           Slack:=     936            

Exceptions/Constraints:
  max_delay             1000            alu_conv.sdc_2_line_16 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  PC[0]          -       -      F     (arrival)      1  1.0     0     0       0    (-,-) 
  drc_buf_sp81/Z -       A->Z   F     CLKBUF_X1      1  1.9     8    26      26    (-,-) 
  g75__8780/ZN   -       B2->ZN R     OAI21_X1       1  2.0    20    33      58    (-,-) 
  g74/ZN         -       A->ZN  F     INV_X1         1  0.4     5     6      64    (-,-) 
  halt           -       -      F     (port)         -    -     -     0      64    (-,-) 
#----------------------------------------------------------------------------------------

