$date
	Sun Jan 26 22:12:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_8_bit_tb $end
$var wire 8 ! ALU_out [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 4 $ select [3:0] $end
$scope module uut $end
$var wire 8 % A [7:0] $end
$var wire 8 & B [7:0] $end
$var wire 4 ' select [3:0] $end
$var reg 8 ( ALU_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000010 (
b0 '
b101 &
b1111101 %
b0 $
b101 #
b1111101 "
b10000010 !
$end
#10000
b1111000 !
b1111000 (
b1 $
b1 '
#20000
b1110001 !
b1110001 (
b10 $
b10 '
#30000
b11001 !
b11001 (
b11 $
b11 '
#40000
b11111010 !
b11111010 (
b100 $
b100 '
#50000
b111110 !
b111110 (
b101 $
b101 '
#60000
b11111010 !
b11111010 (
b110 $
b110 '
#70000
b10111110 !
b10111110 (
b111 $
b111 '
#80000
b101 !
b101 (
b1000 $
b1000 '
#90000
b1111101 !
b1111101 (
b1001 $
b1001 '
#100000
b1111000 !
b1111000 (
b1010 $
b1010 '
#110000
b10000010 !
b10000010 (
b1011 $
b1011 '
#120000
b11111010 !
b11111010 (
b1100 $
b1100 '
#130000
b10000111 !
b10000111 (
b1101 $
b1101 '
#140000
b1 !
b1 (
b1110 $
b1110 '
#150000
b0 !
b0 (
b1111 $
b1111 '
#160000
b11 $
b11 '
b0 #
b0 &
b1010 "
b1010 %
#170000
