<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/lsdma_v6_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - lsdma_v6_0.c<span style="font-size: 80%;"> (source / <a href="lsdma_v6_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">45</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2022 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;lsdma_v6_0.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu_lsdma.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;lsdma/lsdma_6_0_0_offset.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;lsdma/lsdma_6_0_0_sh_mask.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : static int lsdma_v6_0_wait_pio_status(struct amdgpu_device *adev)</a>
<a name="33"><span class="lineNum">      33 </span>            : {</a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :         return amdgpu_lsdma_wait_for(adev, SOC15_REG_OFFSET(LSDMA, 0, regLSDMA_PIO_STATUS),</span></a>
<a name="35"><span class="lineNum">      35 </span>            :                         LSDMA_PIO_STATUS__PIO_IDLE_MASK | LSDMA_PIO_STATUS__PIO_FIFO_EMPTY_MASK,</a>
<a name="36"><span class="lineNum">      36 </span>            :                         LSDMA_PIO_STATUS__PIO_IDLE_MASK | LSDMA_PIO_STATUS__PIO_FIFO_EMPTY_MASK);</a>
<a name="37"><span class="lineNum">      37 </span>            : }</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 : static int lsdma_v6_0_copy_mem(struct amdgpu_device *adev,</span></a>
<a name="40"><span class="lineNum">      40 </span>            :                                uint64_t src_addr,</a>
<a name="41"><span class="lineNum">      41 </span>            :                                uint64_t dst_addr,</a>
<a name="42"><span class="lineNum">      42 </span>            :                                uint64_t size)</a>
<a name="43"><span class="lineNum">      43 </span>            : {</a>
<a name="44"><span class="lineNum">      44 </span>            :         int ret;</a>
<a name="45"><span class="lineNum">      45 </span>            :         uint32_t tmp;</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_SRC_ADDR_LO, lower_32_bits(src_addr));</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_SRC_ADDR_HI, upper_32_bits(src_addr));</span></a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_LO, lower_32_bits(dst_addr));</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_HI, upper_32_bits(dst_addr));</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_CONTROL, 0x0);</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND);</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, BYTE_COUNT, size);</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_LOCATION, 0);</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_LOCATION, 0);</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_ADDR_INC, 0);</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_ADDR_INC, 0);</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, OVERLAP_DISABLE, 0);</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, CONSTANT_FILL, 0);</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND, tmp);</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         ret = lsdma_v6_0_wait_pio_status(adev);</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;LSDMA PIO failed to copy memory!\n&quot;);</span></a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="70"><span class="lineNum">      70 </span>            : }</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 : static int lsdma_v6_0_fill_mem(struct amdgpu_device *adev,</span></a>
<a name="73"><span class="lineNum">      73 </span>            :                                uint64_t dst_addr,</a>
<a name="74"><span class="lineNum">      74 </span>            :                                uint32_t data,</a>
<a name="75"><span class="lineNum">      75 </span>            :                                uint64_t size)</a>
<a name="76"><span class="lineNum">      76 </span>            : {</a>
<a name="77"><span class="lineNum">      77 </span>            :         int ret;</a>
<a name="78"><span class="lineNum">      78 </span>            :         uint32_t tmp;</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_CONSTFILL_DATA, data);</span></a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_LO, lower_32_bits(dst_addr));</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_HI, upper_32_bits(dst_addr));</span></a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_CONTROL, 0x0);</span></a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, BYTE_COUNT, size);</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_LOCATION, 0);</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_LOCATION, 0);</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_ADDR_INC, 0);</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_ADDR_INC, 0);</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, OVERLAP_DISABLE, 0);</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, CONSTANT_FILL, 1);</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND, tmp);</span></a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         ret = lsdma_v6_0_wait_pio_status(adev);</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;LSDMA PIO failed to fill memory!\n&quot;);</span></a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="102"><span class="lineNum">     102 </span>            : }</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 : static void lsdma_v6_0_update_memory_power_gating(struct amdgpu_device *adev,</span></a>
<a name="105"><span class="lineNum">     105 </span>            :                                                  bool enable)</a>
<a name="106"><span class="lineNum">     106 </span>            : {</a>
<a name="107"><span class="lineNum">     107 </span>            :         uint32_t tmp;</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(LSDMA, 0, regLSDMA_MEM_POWER_CTRL);</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_MEM_POWER_CTRL, MEM_POWER_CTRL_EN, 0);</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_MEM_POWER_CTRL, tmp);</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LSDMA_MEM_POWER_CTRL, MEM_POWER_CTRL_EN, enable);</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         WREG32_SOC15(LSDMA, 0, regLSDMA_MEM_POWER_CTRL, tmp);</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 : }</span></a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            : const struct amdgpu_lsdma_funcs lsdma_v6_0_funcs = {</a>
<a name="118"><span class="lineNum">     118 </span>            :         .copy_mem = lsdma_v6_0_copy_mem,</a>
<a name="119"><span class="lineNum">     119 </span>            :         .fill_mem = lsdma_v6_0_fill_mem,</a>
<a name="120"><span class="lineNum">     120 </span>            :         .update_memory_power_gating = lsdma_v6_0_update_memory_power_gating</a>
<a name="121"><span class="lineNum">     121 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
