# chisel3-interface
Contains a Scala library for generating Verilog code from Chisel3 modules in a language-agnostic way.
