module data_mem(clk,rst,A,WD,WE,RD);
input clk,rst,WE;
input [4:0] A;
input [31:0] WD;

output [31:0] RD;

reg [31:0] mem [1023:0];

assign RD = (rst)?32'd0:((WE==0)?mem[A]:32'h000000);

always@(posedge clk) begin
    if(WE)
        mem[A]<=WD;
end

initial begin
    //$monitor("Data memory output RD=%h",RD);
    $monitor(" data memory mem[9] = %h, mem[10] = %h",mem[9],mem[10]);
    mem[9]<=32'd2;
    end 
endmodule
