From a765bb2678b6d1666caafef0fcf88fba88b5b26f Mon Sep 17 00:00:00 2001
From: hmz007 <hmz007@gmail.com>
Date: Fri, 18 Dec 2020 17:10:35 +0800
Subject: [PATCH] rockchip: rk3399: split nanopi-r4-rk3399 out of evb_rk3399

nanopi-r4-rk3399 board has multiple DDR types. Currently we don't have any code
are compatible with these devices. Since multiple DDR types is specific to
nanopi-r4-rk3399 board, split it into its own board file and add code
support here.

Signed-off-by: hmz007 <hmz007@gmail.com>
[Improved commit message and Kconfig description]
Signed-off-by: Tianling Shen <cnsztl@gmail.com>
---
 arch/arm/mach-rockchip/rk3399/Kconfig |  15 +++
 board/friendlyarm/nanopi4/Kconfig     |  15 +++
 board/friendlyarm/nanopi4/MAINTAINERS |   5 +
 board/friendlyarm/nanopi4/Makefile    |   8 ++
 board/friendlyarm/nanopi4/hwrev.c     | 185 ++++++++++++++++++++++++++
 board/friendlyarm/nanopi4/hwrev.h     |  27 ++++
 board/friendlyarm/nanopi4/nanopi4.c   | 148 +++++++++++++++++++++
 drivers/clk/rockchip/clk_rk3399.c     |   2 +
 include/configs/nanopi4.h             |  24 ++++
 9 files changed, 429 insertions(+)
 create mode 100644 board/friendlyarm/nanopi4/Kconfig
 create mode 100644 board/friendlyarm/nanopi4/MAINTAINERS
 create mode 100644 board/friendlyarm/nanopi4/Makefile
 create mode 100644 board/friendlyarm/nanopi4/hwrev.c
 create mode 100644 board/friendlyarm/nanopi4/hwrev.h
 create mode 100644 board/friendlyarm/nanopi4/nanopi4.c
 create mode 100644 include/configs/nanopi4.h

--- a/arch/arm/mach-rockchip/rk3399/Kconfig
+++ b/arch/arm/mach-rockchip/rk3399/Kconfig
@@ -109,6 +109,20 @@ config TARGET_ROC_PC_RK3399
 	   * wide voltage input(5V-15V), dual cell battery
 	   * Wifi/BT accessible via expansion board M.2
 
+config TARGET_NANOPI4_RK3399
+	bool "FriendlyElec NanoPi4 board"
+	help
+	  NanoPi4 is SBC produced by FriendlyElec. Key features:
+
+	   * Rockchip RK3399
+	   * 1/2/4GB Dual-Channel DDR3/LPDDR4
+	   * SD card slot
+	   * Gigabit ethernet
+	   * PCIe
+	   * USB 3.0, 2.0
+	   * USB Type C power
+	   * GPIO expansion ports
+
 endchoice
 
 config ROCKCHIP_BOOT_MODE_REG
@@ -152,6 +166,7 @@ config SYS_BOOTCOUNT_ADDR
 endif # BOOTCOUNT_LIMIT
 
 source "board/firefly/roc-pc-rk3399/Kconfig"
+source "board/friendlyarm/nanopi4/Kconfig"
 source "board/google/gru/Kconfig"
 source "board/pine64/pinebook-pro-rk3399/Kconfig"
 source "board/pine64/rockpro64_rk3399/Kconfig"
--- a/drivers/clk/rockchip/clk_rk3399.c
+++ b/drivers/clk/rockchip/clk_rk3399.c
@@ -1372,6 +1372,8 @@ static void rkclk_init(struct rockchip_c
 		     pclk_div << PCLK_PERILP1_DIV_CON_SHIFT |
 		     hclk_div << HCLK_PERILP1_DIV_CON_SHIFT |
 		     HCLK_PERILP1_PLL_SEL_GPLL << HCLK_PERILP1_PLL_SEL_SHIFT);
+
+	rk3399_saradc_set_clk(cru, 1000000);
 }
 
 static int rk3399_clk_probe(struct udevice *dev)
