\hypertarget{group___s_d___u_a_r_t___defines}{}\section{U\+A\+RT Definitions}
\label{group___s_d___u_a_r_t___defines}\index{U\+A\+R\+T Definitions@{U\+A\+R\+T Definitions}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_d___u_a_r_t___defines_ga1ec3c03e65c9a87449864e1167206fca}\label{group___s_d___u_a_r_t___defines_ga1ec3c03e65c9a87449864e1167206fca}} 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00)
\item 
\mbox{\Hypertarget{group___s_d___u_a_r_t___defines_ga02ee072655d096ffb824b47ddc4e54b5}\label{group___s_d___u_a_r_t___defines_ga02ee072655d096ffb824b47ddc4e54b5}} 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+P\+A\+R\+I\+TY}~((uint32\+\_\+t)0x01)
\item 
\mbox{\Hypertarget{group___s_d___u_a_r_t___defines_ga154883be8d0b62779f64796fb06e0142}\label{group___s_d___u_a_r_t___defines_ga154883be8d0b62779f64796fb06e0142}} 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+R\+A\+M\+I\+NG}~((uint32\+\_\+t)0x02)
\item 
\mbox{\Hypertarget{group___s_d___u_a_r_t___defines_ga5ef749710f0f853e9ca9979e3a0a8d22}\label{group___s_d___u_a_r_t___defines_ga5ef749710f0f853e9ca9979e3a0a8d22}} 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+I\+SE}~((uint32\+\_\+t)0x04)
\item 
\mbox{\Hypertarget{group___s_d___u_a_r_t___defines_ga05c90f74bbab0b07bd42038f6c024c48}\label{group___s_d___u_a_r_t___defines_ga05c90f74bbab0b07bd42038f6c024c48}} 
\#define {\bfseries S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+UN}~((uint32\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___s_d___u_a_r_t___defines_gaecb6d035303fa5bf3942fdfa3f78867f}{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& ((uint32\+\_\+t)0x0\+F))
\begin{DoxyCompactList}\small\item\em Check whether an error interrupt has occured. Checks the 4 L\+S\+Bs of the interrupt and status register (I\+SR) to determine if the overrun, noise, framing or parity error flags have been set. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___u_a_r_t___defines_ga2f7c7d01afb8822a032abc57a3bf78cf}{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = ((uint32\+\_\+t)0x0\+F))
\begin{DoxyCompactList}\small\item\em Clear error interrupts Clears the 4 L\+S\+Bs of the interrupt flag clear register (I\+CR). \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_d___u_a_r_t___defines_ga2f7c7d01afb8822a032abc57a3bf78cf}\label{group___s_d___u_a_r_t___defines_ga2f7c7d01afb8822a032abc57a3bf78cf}} 
\index{U\+A\+R\+T Definitions@{U\+A\+R\+T Definitions}!\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT@{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}}
\index{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT@{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}!U\+A\+R\+T Definitions@{U\+A\+R\+T Definitions}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}{\_\_SD\_UART\_CLEAR\_ERROR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = ((uint32\+\_\+t)0x0\+F))}



{\ttfamily \#include $<$\mbox{\hyperlink{sd__uart_8h}{Inc/sd\+\_\+uart.\+h}}$>$}



Clear error interrupts Clears the 4 L\+S\+Bs of the interrupt flag clear register (I\+CR). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+} & specifies the U\+A\+RT handle. This parameter can be U\+A\+R\+Tx where x\+: 1, 2, 3 or 4 to select the U\+S\+A\+RT or U\+A\+RT peripheral. (datasheet\+: up to four U\+S\+A\+R\+T/\+U\+A\+R\+Ts) \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___s_d___u_a_r_t___defines_gaecb6d035303fa5bf3942fdfa3f78867f}\label{group___s_d___u_a_r_t___defines_gaecb6d035303fa5bf3942fdfa3f78867f}} 
\index{U\+A\+R\+T Definitions@{U\+A\+R\+T Definitions}!\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT@{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}}
\index{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT@{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}!U\+A\+R\+T Definitions@{U\+A\+R\+T Definitions}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT}{\_\_SD\_UART\_ERROR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+D\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& ((uint32\+\_\+t)0x0\+F))}



{\ttfamily \#include $<$\mbox{\hyperlink{sd__uart_8h}{Inc/sd\+\_\+uart.\+h}}$>$}



Check whether an error interrupt has occured. Checks the 4 L\+S\+Bs of the interrupt and status register (I\+SR) to determine if the overrun, noise, framing or parity error flags have been set. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+} & specifies the U\+A\+RT handle. This parameter can be U\+A\+R\+Tx where x\+: 1, 2, 3 or 4 to select the U\+S\+A\+RT or U\+A\+RT peripheral. (datasheet\+: up to four U\+S\+A\+R\+T/\+U\+A\+R\+Ts) \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & state of the error flags {\bfseries IT} (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
