<profile>

<section name = "Vitis HLS Report for 'tiled_conv'" level="0">
<item name = "Date">Tue Apr 18 17:01:47 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6128, 6128, 61.280 us, 61.280 us, 6129, 6129, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467">tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, 39, 39, 0.390 us, 0.390 us, 39, 39, no</column>
<column name="grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474">tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, 111, 111, 1.110 us, 1.110 us, 111, 111, no</column>
<column name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486">tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, 28, 28, 0.280 us, 0.280 us, 28, 28, no</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494">tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3, 102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527">tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3, 14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533">tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539">tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547">tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2, 1455, 1455, 14.550 us, 14.550 us, 1455, 1455, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TILE_ROW">4664, 4664, 1166, -, -, 4, no</column>
<column name=" + TILE_COL">1124, 1124, 281, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 96, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 26, 5671, 7282, -</column>
<column name="Memory">14, -, 107, 19, 0</column>
<column name="Multiplexer">-, -, -, 935, -</column>
<column name="Register">-, -, 938, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 11, 6, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="fm_m_axi_U">fm_m_axi, 0, 0, 743, 1415, 0</column>
<column name="grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474">tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, 0, 0, 502, 535, 0</column>
<column name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539">tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, 0, 0, 25, 184, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547">tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2, 0, 1, 435, 498, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494">tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3, 0, 25, 2659, 1716, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527">tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3, 0, 0, 149, 345, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533">tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3, 0, 0, 18, 232, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467">tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, 0, 0, 43, 251, 0</column>
<column name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486">tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, 0, 0, 38, 139, 0</column>
<column name="wt_m_axi_U">wt_m_axi, 0, 0, 743, 1415, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv_in_buf_V_0_U">conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W, 12, 0, 0, 0, 100, 16, 1, 1600</column>
<column name="conv_out_buf_V_0_U">conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W, 0, 60, 9, 0, 36, 15, 1, 540</column>
<column name="conv_wt_buf_V_0_0_U">conv_wt_buf_V_0_0_RAM_AUTO_1R1W, 0, 32, 7, 0, 25, 16, 1, 400</column>
<column name="layer1_output_V_U">layer1_output_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 144, 15, 1, 2160</column>
<column name="linear_input_V_U">layer1_output_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 144, 15, 1, 2160</column>
<column name="max_pool_out_buf_V_0_U">max_pool_out_buf_V_0_RAM_AUTO_1R1W, 0, 15, 3, 0, 9, 15, 1, 135</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln65_fu_601_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln68_fu_684_p2">+, 0, 0, 11, 3, 1</column>
<column name="empty_38_fu_637_p2">-, 0, 0, 14, 6, 6</column>
<column name="empty_39_fu_655_p2">-, 0, 0, 13, 5, 5</column>
<column name="sub_ln181_fu_747_p2">-, 0, 0, 13, 5, 5</column>
<column name="sub_ln42_fu_720_p2">-, 0, 0, 14, 6, 6</column>
<column name="icmp_ln65_fu_595_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln68_fu_678_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state12_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">189, 43, 1, 43</column>
<column name="conv_in_buf_V_0_address0">14, 3, 7, 21</column>
<column name="conv_in_buf_V_0_ce0">14, 3, 1, 3</column>
<column name="conv_in_buf_V_0_ce1">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce10">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce11">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce12">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce2">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce3">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce4">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce5">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce6">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce7">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce8">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_ce9">9, 2, 1, 2</column>
<column name="conv_in_buf_V_0_we0">9, 2, 1, 2</column>
<column name="conv_out_buf_V_0_address0">20, 4, 6, 24</column>
<column name="conv_out_buf_V_0_ce0">20, 4, 1, 4</column>
<column name="conv_out_buf_V_0_ce1">9, 2, 1, 2</column>
<column name="conv_out_buf_V_0_ce2">9, 2, 1, 2</column>
<column name="conv_out_buf_V_0_ce3">9, 2, 1, 2</column>
<column name="conv_out_buf_V_0_d0">14, 3, 15, 45</column>
<column name="conv_out_buf_V_0_we0">14, 3, 1, 3</column>
<column name="conv_wt_buf_V_0_0_address0">65, 15, 5, 75</column>
<column name="conv_wt_buf_V_0_0_address1">65, 13, 5, 65</column>
<column name="conv_wt_buf_V_0_0_ce0">14, 3, 1, 3</column>
<column name="conv_wt_buf_V_0_0_we0">9, 2, 1, 2</column>
<column name="fm_ARVALID">9, 2, 1, 2</column>
<column name="fm_AWADDR">14, 3, 64, 192</column>
<column name="fm_AWLEN">14, 3, 32, 96</column>
<column name="fm_AWVALID">14, 3, 1, 3</column>
<column name="fm_BREADY">14, 3, 1, 3</column>
<column name="fm_RREADY">9, 2, 1, 2</column>
<column name="fm_WVALID">9, 2, 1, 2</column>
<column name="fm_blk_n_AW">9, 2, 1, 2</column>
<column name="fm_blk_n_B">9, 2, 1, 2</column>
<column name="layer1_output_V_address0">14, 3, 8, 24</column>
<column name="layer1_output_V_ce0">14, 3, 1, 3</column>
<column name="layer1_output_V_we0">9, 2, 1, 2</column>
<column name="linear_input_V_address0">14, 3, 8, 24</column>
<column name="linear_input_V_ce0">14, 3, 1, 3</column>
<column name="linear_input_V_we0">9, 2, 1, 2</column>
<column name="max_pool_out_buf_V_0_address0">20, 4, 4, 16</column>
<column name="max_pool_out_buf_V_0_ce0">20, 4, 1, 4</column>
<column name="max_pool_out_buf_V_0_d0">14, 3, 15, 45</column>
<column name="max_pool_out_buf_V_0_we0">14, 3, 1, 3</column>
<column name="p_lcssa_lcssa_lcssa147_fu_164">9, 2, 32, 64</column>
<column name="ti_fu_160">9, 2, 3, 6</column>
<column name="tj_reg_455">9, 2, 3, 6</column>
<column name="wt_ARADDR">20, 4, 64, 256</column>
<column name="wt_ARLEN">20, 4, 32, 128</column>
<column name="wt_ARVALID">20, 4, 1, 4</column>
<column name="wt_RREADY">14, 3, 1, 3</column>
<column name="wt_blk_n_AR">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln65_reg_940">3, 0, 3, 0</column>
<column name="add_ln68_reg_974">3, 0, 3, 0</column>
<column name="ap_CS_fsm">42, 0, 42, 0</column>
<column name="conv_wt_buf_V_0_0_load_10_reg_1044">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_11_reg_1049">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_12_reg_1054">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_13_reg_1059">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_14_reg_1064">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_15_reg_1069">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_16_reg_1074">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_17_reg_1079">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_18_reg_1084">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_19_reg_1089">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_1_reg_999">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_20_reg_1094">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_21_reg_1099">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_22_reg_1104">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_23_reg_1109">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_24_reg_1114">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_2_reg_1004">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_3_reg_1009">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_4_reg_1014">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_5_reg_1019">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_6_reg_1024">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_7_reg_1029">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_8_reg_1034">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_9_reg_1039">16, 0, 16, 0</column>
<column name="conv_wt_buf_V_0_0_load_reg_994">16, 0, 16, 0</column>
<column name="empty_38_reg_945">5, 0, 6, 1</column>
<column name="empty_39_reg_950">5, 0, 5, 0</column>
<column name="grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_474_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_539_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2_fu_547_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_494_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3_fu_527_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3_fu_533_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3_fu_467_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_486_ap_start_reg">1, 0, 1, 0</column>
<column name="input_feature_map_read_reg_797">64, 0, 64, 0</column>
<column name="lfsr_V">32, 0, 32, 0</column>
<column name="linear_weights_read_reg_792">64, 0, 64, 0</column>
<column name="output_feature_map_read_reg_787">64, 0, 64, 0</column>
<column name="p_lcssa_lcssa_lcssa147_fu_164">32, 0, 32, 0</column>
<column name="sub_ln181_reg_1119">5, 0, 5, 0</column>
<column name="sub_ln42_reg_984">5, 0, 6, 1</column>
<column name="ti_fu_160">3, 0, 3, 0</column>
<column name="tj_reg_455">3, 0, 3, 0</column>
<column name="trunc_ln1_reg_965">63, 0, 63, 0</column>
<column name="trunc_ln28_reg_979">2, 0, 2, 0</column>
<column name="trunc_ln38_1_reg_960">2, 0, 3, 1</column>
<column name="trunc_ln38_reg_955">4, 0, 4, 0</column>
<column name="trunc_ln42_reg_989">2, 0, 3, 1</column>
<column name="trunc_ln_reg_927">63, 0, 63, 0</column>
<column name="wt_addr_reg_932">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="m_axi_fm_AWVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WDATA">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_WSTRB">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_WLAST">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RDATA">in, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_RLAST">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_wt_AWVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WDATA">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_WSTRB">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_WLAST">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RDATA">in, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_RLAST">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RUSER">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BUSER">in, 1, m_axi, wt, pointer</column>
</table>
</item>
</section>
</profile>
