// Seed: 2220107987
module module_0;
  assign id_1 = 1 - -1;
  parameter id_3 = 1;
  parameter id_4 = 1;
  parameter id_5 = 1 - 1;
  assign module_1.type_8 = 0;
  id_6 :
  assert property (@(posedge id_1) -1)
    if (id_2) id_2 <= -1 * id_6 != 1;
    else return id_2;
  parameter id_7 = -1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_4 <= 1'b0;
  end
  assign id_2 = id_4;
  bit id_5;
  id_6 :
  assert property (@(1'h0 & id_4) 1) if (id_1) if (id_1 || id_4) id_5 <= -1 & id_3;
  wire id_7;
  always begin : LABEL_0
    id_3 = (-1'b0);
  end
  always_latch id_3 <= 1;
endmodule
