Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov 29 19:37:26 2019
| Host         : Necryotiks running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file CHAR_ROM_DISPLAY_wrapper_timing_summary_routed.rpt -pb CHAR_ROM_DISPLAY_wrapper_timing_summary_routed.pb -rpx CHAR_ROM_DISPLAY_wrapper_timing_summary_routed.rpx
| Design       : CHAR_ROM_DISPLAY_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                 9758        0.020        0.000                      0                 9614        0.538        0.000                       0                  4323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                            ------------         ----------      --------------
CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1                        {0.000 5.000}        10.000          100.000         
  CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {1.010 7.744}        13.468          74.250          
  CLK_CORE_DRP_I/clk_inst/clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0  {0.168 1.515}        2.694           371.250         
  CLK_CORE_DRP_I/clk_inst/clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          
clk_fpga_0                                                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                          3.000        0.000                       0                     1  
  CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0        5.678        0.000                      0                  333        0.096        0.000                      0                  333        5.754        0.000                       0                   388  
  CLK_CORE_DRP_I/clk_inst/clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0                                                                                                                                                    0.538        0.000                       0                    10  
  CLK_CORE_DRP_I/clk_inst/clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  
clk_fpga_0                                                             2.471        0.000                      0                 9281        0.020        0.000                      0                 9281        2.500        0.000                       0                  3921  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                     To Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                     --------                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                                                     CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0        0.028        0.000                      0                  144                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
  To Clock:  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  To Clock:  CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HA_END_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        7.637ns  (logic 3.850ns (50.414%)  route 3.787ns (49.586%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 15.975 - 14.478 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 2.679 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.666     2.679    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_CLK
    SLICE_X17Y33         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HA_END_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.419     3.098 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HA_END_reg[1]/Q
                         net (fo=4, routed)           1.038     4.137    CHAR_ROM_DISPLAY_i/VGA_controller_0/r_HA_END[1]
    SLICE_X15Y32         LUT2 (Prop_lut2_I0_O)        0.296     4.433 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.433    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC2_carry_i_3_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.983 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC2_carry_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.317 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC2_carry__0/O[1]
                         net (fo=4, routed)           1.027     6.344    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC23_out[5]
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.303     6.647 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC2__30_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.647    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC2__30_carry__0_i_3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.180 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC2__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC2__30_carry__0_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.503 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC2__30_carry__1/O[1]
                         net (fo=2, routed)           0.638     8.141    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC2[9]
    SLICE_X11Y33         LUT4 (Prop_lut4_I2_O)        0.306     8.447 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.447    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC1_carry__0_i_4_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.904 f  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC1_carry__0/CO[1]
                         net (fo=1, routed)           1.083     9.987    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC1
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.329    10.316 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC_i_1/O
                         net (fo=1, routed)           0.000    10.316    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_HSYNC_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.493    15.975    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_CLK
    SLICE_X17Y33         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC_reg/C
                         clock pessimism              0.163    16.137    
                         clock uncertainty           -0.172    15.965    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)        0.029    15.994    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        6.276ns  (logic 3.150ns (50.188%)  route 3.126ns (49.812%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 2.685 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.672     2.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X16Y40         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.478     3.163 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/Q
                         net (fo=2, routed)           0.748     3.911    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_SCREEN[6]
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.298     4.209 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.209    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.759 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.759    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.873    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.207 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__2/O[1]
                         net (fo=1, routed)           0.643     5.850    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2[14]
    SLICE_X23Y41         LUT3 (Prop_lut3_I1_O)        0.303     6.153 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.153    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.913 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__1/CO[2]
                         net (fo=1, routed)           0.780     7.693    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.313     8.006 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1/O
                         net (fo=4, routed)           0.955     8.961    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    15.275    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        6.276ns  (logic 3.150ns (50.188%)  route 3.126ns (49.812%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 2.685 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.672     2.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X16Y40         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.478     3.163 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/Q
                         net (fo=2, routed)           0.748     3.911    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_SCREEN[6]
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.298     4.209 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.209    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.759 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.759    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.873    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.207 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__2/O[1]
                         net (fo=1, routed)           0.643     5.850    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2[14]
    SLICE_X23Y41         LUT3 (Prop_lut3_I1_O)        0.303     6.153 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.153    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.913 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__1/CO[2]
                         net (fo=1, routed)           0.780     7.693    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.313     8.006 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1/O
                         net (fo=4, routed)           0.955     8.961    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    15.275    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        6.276ns  (logic 3.150ns (50.188%)  route 3.126ns (49.812%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 2.685 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.672     2.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X16Y40         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.478     3.163 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/Q
                         net (fo=2, routed)           0.748     3.911    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_SCREEN[6]
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.298     4.209 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.209    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.759 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.759    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.873    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.207 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__2/O[1]
                         net (fo=1, routed)           0.643     5.850    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2[14]
    SLICE_X23Y41         LUT3 (Prop_lut3_I1_O)        0.303     6.153 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.153    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.913 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__1/CO[2]
                         net (fo=1, routed)           0.780     7.693    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.313     8.006 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1/O
                         net (fo=4, routed)           0.955     8.961    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    15.275    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        6.276ns  (logic 3.150ns (50.188%)  route 3.126ns (49.812%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 2.685 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.672     2.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X16Y40         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.478     3.163 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[6]/Q
                         net (fo=2, routed)           0.748     3.911    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_SCREEN[6]
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.298     4.209 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.209    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2_carry__0_i_3_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.759 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.759    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__0_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.873 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.873    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.207 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT2_carry__2/O[1]
                         net (fo=1, routed)           0.643     5.850    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT2[14]
    SLICE_X23Y41         LUT3 (Prop_lut3_I1_O)        0.303     6.153 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.153    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1_carry__0_i_2_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.685    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__0_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.913 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_carry__1/CO[2]
                         net (fo=1, routed)           0.780     7.693    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT1
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.313     8.006 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1/O
                         net (fo=4, routed)           0.955     8.961    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT[3]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_R)       -0.524    15.275    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VA_END_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        6.923ns  (logic 3.333ns (48.146%)  route 3.590ns (51.854%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 15.981 - 14.478 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 2.682 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.669     2.682    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_CLK
    SLICE_X18Y35         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VA_END_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.456     3.138 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VA_END_reg[1]/Q
                         net (fo=4, routed)           0.977     4.115    CHAR_ROM_DISPLAY_i/VGA_controller_0/r_VA_END[1]
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.124     4.239 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.239    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC2_carry_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.879 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC2_carry/O[3]
                         net (fo=4, routed)           1.114     5.993    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC21_out[3]
    SLICE_X13Y37         LUT2 (Prop_lut2_I0_O)        0.306     6.299 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC2__30_carry_i_1/O
                         net (fo=1, routed)           0.000     6.299    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC2__30_carry_i_1_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.700 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.700    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC2__30_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.939 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC2__30_carry__0/O[2]
                         net (fo=2, routed)           0.814     7.752    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC2[6]
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.302     8.054 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.054    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC1_carry_i_5_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.430 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.430    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC1_carry_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.587 f  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC1_carry__0/CO[1]
                         net (fo=1, routed)           0.685     9.273    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC1
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.332     9.605 r  CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC_i_1/O
                         net (fo=1, routed)           0.000     9.605    CHAR_ROM_DISPLAY_i/VGA_controller_0/o_VSYNC_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.499    15.981    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_CLK
    SLICE_X15Y39         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC_reg/C
                         clock pessimism              0.105    16.085    
                         clock uncertainty           -0.172    15.913    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.029    15.942    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        5.915ns  (logic 2.628ns (44.427%)  route 3.287ns (55.573%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 2.677 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.664     2.677    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X15Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.419     3.096 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/Q
                         net (fo=2, routed)           1.117     4.213    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_LINE[4]
    SLICE_X18Y32         LUT1 (Prop_lut1_I0_O)        0.299     4.512 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.512    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.913 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.913    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.027    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.363 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.974     6.337    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2_n_7
    SLICE_X19Y34         LUT3 (Prop_lut3_I2_O)        0.299     6.636 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.636    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.168    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.396 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__1/CO[2]
                         net (fo=4, routed)           1.196     8.592    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/sel
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.358    15.441    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        5.915ns  (logic 2.628ns (44.427%)  route 3.287ns (55.573%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 2.677 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.664     2.677    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X15Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.419     3.096 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/Q
                         net (fo=2, routed)           1.117     4.213    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_LINE[4]
    SLICE_X18Y32         LUT1 (Prop_lut1_I0_O)        0.299     4.512 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.512    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.913 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.913    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.027    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.363 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.974     6.337    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2_n_7
    SLICE_X19Y34         LUT3 (Prop_lut3_I2_O)        0.299     6.636 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.636    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.168    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.396 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__1/CO[2]
                         net (fo=4, routed)           1.196     8.592    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/sel
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.358    15.441    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        5.915ns  (logic 2.628ns (44.427%)  route 3.287ns (55.573%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 2.677 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.664     2.677    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X15Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.419     3.096 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/Q
                         net (fo=2, routed)           1.117     4.213    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_LINE[4]
    SLICE_X18Y32         LUT1 (Prop_lut1_I0_O)        0.299     4.512 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.512    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.913 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.913    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.027    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.363 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.974     6.337    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2_n_7
    SLICE_X19Y34         LUT3 (Prop_lut3_I2_O)        0.299     6.636 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.636    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.168    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.396 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__1/CO[2]
                         net (fo=4, routed)           1.196     8.592    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/sel
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.358    15.441    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@14.478ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        5.915ns  (logic 2.628ns (44.427%)  route 3.287ns (55.573%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 15.968 - 14.478 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 2.677 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.680     2.690    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.848 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     0.912    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.013 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.664     2.677    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X15Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.419     3.096 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[4]/Q
                         net (fo=2, routed)           1.117     4.213    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/r_END_OF_LINE[4]
    SLICE_X18Y32         LUT1 (Prop_lut1_I0_O)        0.299     4.512 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.512    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i__carry_i_1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.913 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.913    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.027    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__0_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.141 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.363 f  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.974     6.337    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT1_inferred__0/i__carry__2_n_7
    SLICE_X19Y34         LUT3 (Prop_lut3_I2_O)        0.299     6.636 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.636    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/o_CHAR_LINE_CNT0_carry__0_i_2_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.168    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__0_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.396 r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT0_carry__1/CO[2]
                         net (fo=4, routed)           1.196     8.592    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/sel
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                     14.478    14.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.478 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.490    15.969    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    12.791 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.390    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.481 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         1.486    15.968    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_CLK
    SLICE_X32Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]/C
                         clock pessimism              0.004    15.972    
                         clock uncertainty           -0.172    15.799    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.358    15.441    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.856 - 1.010 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 1.589 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.577     1.589    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/i_CLK
    SLICE_X36Y25         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[7]/Q
                         net (fo=1, routed)           0.155     1.885    CHAR_ROM_DISPLAY_i/hdmi_tx_0/red[7]
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.844     1.856    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism             -0.250     1.606    
    SLICE_X38Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.789    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.051%)  route 0.217ns (56.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 1.875 - 1.010 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 1.563 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.551     1.563    CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/i_CLK
    SLICE_X32Y26         FDRE                                         r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[3]/Q
                         net (fo=1, routed)           0.217     1.944    CHAR_ROM_DISPLAY_i/char_rom_0/ADDR[3]
    RAMB36_X2Y5          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.862     1.875    CHAR_ROM_DISPLAY_i/char_rom_0/CLK
    RAMB36_X2Y5          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                         clock pessimism             -0.230     1.644    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.827    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.856 - 1.010 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 1.590 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.578     1.590    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/i_CLK
    SLICE_X39Y26         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_BLUE_reg[7]/Q
                         net (fo=1, routed)           0.202     1.933    CHAR_ROM_DISPLAY_i/hdmi_tx_0/blue[7]
    SLICE_X38Y23         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.844     1.856    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X38Y23         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism             -0.230     1.626    
    SLICE_X38Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.809    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.030%)  route 0.236ns (58.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 1.875 - 1.010 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 1.563 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.551     1.563    CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/i_CLK
    SLICE_X32Y26         FDRE                                         r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/o_BRAM_ADDR_reg[0]/Q
                         net (fo=1, routed)           0.236     1.962    CHAR_ROM_DISPLAY_i/char_rom_0/ADDR[0]
    RAMB36_X2Y5          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.862     1.875    CHAR_ROM_DISPLAY_i/char_rom_0/CLK
    RAMB36_X2Y5          RAMB36E1                                     r  CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
                         clock pessimism             -0.230     1.644    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.827    CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.856 - 1.010 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 1.592 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.580     1.592    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/i_CLK
    SLICE_X39Y27         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[2]/Q
                         net (fo=1, routed)           0.110     1.843    CHAR_ROM_DISPLAY_i/hdmi_tx_0/red[2]
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.844     1.856    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism             -0.250     1.606    
    SLICE_X38Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.700    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 1.857 - 1.010 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.591 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.579     1.591    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X41Y24         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.100     1.832    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[4]
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.877    CHAR_ROM_DISPLAY_i/hdmi_tx_0/dout[4]_i_1__1_n_0
    SLICE_X42Y24         FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.845     1.857    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X42Y24         FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism             -0.250     1.607    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.121     1.728    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.859 - 1.010 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 1.592 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.580     1.592    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X39Y21         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.733 f  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/n1d_reg[0]/Q
                         net (fo=3, routed)           0.109     1.842    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/n1d[0]
    SLICE_X38Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.887 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/q_m_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.887    CHAR_ROM_DISPLAY_i/hdmi_tx_0/q_m_reg[8]_i_1_n_0
    SLICE_X38Y21         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.847     1.859    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X38Y21         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[8]/C
                         clock pessimism             -0.251     1.608    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.120     1.728    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.856 - 1.010 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 1.590 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.578     1.590    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/i_CLK
    SLICE_X37Y26         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[4]/Q
                         net (fo=1, routed)           0.156     1.887    CHAR_ROM_DISPLAY_i/hdmi_tx_0/red[4]
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.844     1.856    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism             -0.250     1.606    
    SLICE_X38Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.723    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1.858 - 1.010 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 1.592 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.580     1.592    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X40Y23         FDRE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     1.818    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.863 r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.863    CHAR_ROM_DISPLAY_i/hdmi_tx_0/dout[0]_i_1__1_n_0
    SLICE_X41Y23         FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.846     1.858    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X41Y23         FDCE                                         r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism             -0.250     1.608    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.091     1.699    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Destination:            CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns - CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise@1.010ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.856 - 1.010 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 1.589 - 1.010 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.548     1.558    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     0.504 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.986    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.577     1.589    CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/i_CLK
    SLICE_X36Y25         FDRE                                         r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg[6]/Q
                         net (fo=1, routed)           0.157     1.886    CHAR_ROM_DISPLAY_i/hdmi_tx_0/red[6]
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0 rise edge)
                                                      1.010     1.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.010 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.814     1.824    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     0.455 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.983    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.012 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=386, routed)         0.844     1.856    CHAR_ROM_DISPLAY_i/hdmi_tx_0/pix_clk
    SLICE_X38Y26         SRL16E                                       r  CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism             -0.250     1.606    
    SLICE_X38Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.715    CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
Waveform(ns):       { 1.010 7.744 }
Period(ns):         13.468
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X2Y5      CHAR_ROM_DISPLAY_i/char_rom_0/inst/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X34Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_CORE_DRP_I/clk_inst/clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0
  To Clock:  CLK_CORE_DRP_I/clk_inst/clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_CORE_DRP_I/clk_inst/clk_out2_CHAR_ROM_DISPLAY_clk_wiz_0_0
Waveform(ns):       { 0.168 1.515 }
Period(ns):         2.694
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_CORE_DRP_I/clk_inst/clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0
  To Clock:  CLK_CORE_DRP_I/clk_inst/clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_CORE_DRP_I/clk_inst/clkfbout_CHAR_ROM_DISPLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 0.773ns (10.705%)  route 6.448ns (89.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 13.427 - 10.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.677     3.809    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X28Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     4.287 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=471, routed)         5.767    10.054    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.295    10.349 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1/O
                         net (fo=6, routed)           0.681    11.030    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.577    13.427    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X38Y7          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[5]/C
                         clock pessimism              0.397    13.824    
                         clock uncertainty           -0.154    13.670    
    SLICE_X38Y7          FDRE (Setup_fdre_C_CE)      -0.169    13.501    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.501    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.773ns (10.765%)  route 6.408ns (89.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.677     3.809    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X28Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     4.287 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=471, routed)         5.767    10.054    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.295    10.349 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1/O
                         net (fo=6, routed)           0.641    10.990    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.578    13.428    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                         clock pessimism              0.397    13.825    
                         clock uncertainty           -0.154    13.671    
    SLICE_X40Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.466    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.773ns (10.765%)  route 6.408ns (89.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.677     3.809    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X28Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     4.287 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=471, routed)         5.767    10.054    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.295    10.349 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1/O
                         net (fo=6, routed)           0.641    10.990    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.578    13.428    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                         clock pessimism              0.397    13.825    
                         clock uncertainty           -0.154    13.671    
    SLICE_X40Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.466    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.773ns (10.765%)  route 6.408ns (89.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.677     3.809    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X28Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     4.287 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=471, routed)         5.767    10.054    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.295    10.349 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1/O
                         net (fo=6, routed)           0.641    10.990    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.578    13.428    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                         clock pessimism              0.397    13.825    
                         clock uncertainty           -0.154    13.671    
    SLICE_X40Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.466    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.773ns (10.765%)  route 6.408ns (89.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.677     3.809    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X28Y43         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     4.287 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN_reg/Q
                         net (fo=471, routed)         5.767    10.054    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.295    10.349 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1/O
                         net (fo=6, routed)           0.641    10.990    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/ram_addr[5]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.578    13.428    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X40Y8          FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[4]/C
                         clock pessimism              0.397    13.825    
                         clock uncertainty           -0.154    13.671    
    SLICE_X40Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.466    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 0.580ns (8.805%)  route 6.007ns (91.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.732     3.864    CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y66         FDRE                                         r  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     4.320 f  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.036     5.356    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aresetn
    SLICE_X33Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.480 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.971    10.451    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.493    13.343    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                         clock pessimism              0.282    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    12.947    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[0]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 0.580ns (8.805%)  route 6.007ns (91.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.732     3.864    CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y66         FDRE                                         r  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     4.320 f  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.036     5.356    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aresetn
    SLICE_X33Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.480 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.971    10.451    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.493    13.343    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                         clock pessimism              0.282    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    12.947    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 0.580ns (8.805%)  route 6.007ns (91.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.732     3.864    CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y66         FDRE                                         r  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     4.320 f  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.036     5.356    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aresetn
    SLICE_X33Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.480 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.971    10.451    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.493    13.343    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.282    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    12.947    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 0.580ns (8.805%)  route 6.007ns (91.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.732     3.864    CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y66         FDRE                                         r  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     4.320 f  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.036     5.356    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aresetn
    SLICE_X33Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.480 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.971    10.451    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.493    13.343    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                         clock pessimism              0.282    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    12.947    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[3]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 0.580ns (8.805%)  route 6.007ns (91.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.732     3.864    CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X40Y66         FDRE                                         r  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     4.320 f  CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.036     5.356    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aresetn
    SLICE_X33Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.480 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.971    10.451    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        1.493    13.343    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
                         clock pessimism              0.282    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    12.947    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5_reg[4]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  2.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.677%)  route 0.147ns (39.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.569     1.488    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X11Y49         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.147     1.764    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.099     1.863 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.863    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[27]_i_1__1_n_0
    SLICE_X11Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.832     1.870    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X11Y50         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.843    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.452%)  route 0.182ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.551     1.470    CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/s00_axi_aclk
    SLICE_X24Y66         FDRE                                         r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.182     1.816    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/m_axi_rdata[26]
    SLICE_X20Y63         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.822     1.860    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aclk
    SLICE_X20Y63         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.123     1.737    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.059     1.796    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/RESOLUTION_CONTROLLER_v1_0_S00_AXI_inst/o_END_OF_SCREEN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.247%)  route 0.198ns (54.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.561     1.480    CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/s00_axi_aclk
    SLICE_X20Y41         FDRE                                         r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/RESOLUTION_CONTROLLER_v1_0_S00_AXI_inst/o_END_OF_SCREEN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/RESOLUTION_CONTROLLER_v1_0_S00_AXI_inst/o_END_OF_SCREEN_reg[9]/Q
                         net (fo=1, routed)           0.198     1.843    CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/RESOLUTION_CONTROLLER_v1_0_S00_AXI_inst/o_END_OF_SCREEN_reg_n_0_[9]
    SLICE_X25Y40         FDRE                                         r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.829     1.867    CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/s00_axi_aclk
    SLICE_X25Y40         FDRE                                         r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[9]/C
                         clock pessimism             -0.123     1.744    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.070     1.814    CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.437%)  route 0.182ns (46.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.555     1.474    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X20Y58         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[0]/Q
                         net (fo=1, routed)           0.182     1.821    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/config_reg__0__0[0]
    SLICE_X22Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_rdata_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.866    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/IP2Bus_Data[0]
    SLICE_X22Y58         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.824     1.862    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X22Y58         FDRE                                         r  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.123     1.739    
    SLICE_X22Y58         FDRE (Hold_fdre_C_D)         0.092     1.831    CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.940%)  route 0.238ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.559     1.478    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/aclk
    SLICE_X15Y54         FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.238     1.845    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rdata[22]
    SLICE_X16Y48         SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.834     1.872    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X16Y48         SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.118     1.754    
    SLICE_X16Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.809    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.195%)  route 0.191ns (53.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.580     1.499    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aclk
    SLICE_X0Y50          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.191     1.855    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.895     1.933    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.815    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.932%)  route 0.251ns (64.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.579     1.498    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X1Y54          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.251     1.891    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/m_axi_bid[0]
    SLICE_X1Y49          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.854     1.892    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aclk
    SLICE_X1Y49          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.118     1.774    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.070     1.844    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.583     1.502    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X2Y35          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.105     1.748    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/trans_in[5]
    SLICE_X4Y35          SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.850     1.888    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X4Y35          SRLC32E                                      r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.370     1.517    
    SLICE_X4Y35          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.700    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.580     1.499    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aclk
    SLICE_X1Y52          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.864    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.895     1.933    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.815    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.580     1.499    CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aclk
    SLICE_X1Y52          FDRE                                         r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.230     1.871    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3922, routed)        0.895     1.933    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.815    CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CHAR_ROM_DISPLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CHAR_ROM_DISPLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X14Y58     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X19Y56     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X19Y56     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X19Y56     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X19Y56     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X14Y57     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X16Y57     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X16Y57     CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y46     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y46     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y46     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y46     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X42Y66     CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y42     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y42     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y46     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X42Y66     CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X16Y43     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X16Y43     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X16Y43     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X16Y43     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y49     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y49     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X12Y49     CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.910%)  route 0.476ns (51.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[10]/C
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[10]/Q
                         net (fo=2, routed)           0.476     0.932    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_END_OF_SCREEN[10]
    SLICE_X25Y41         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X25Y41         FDRE (Setup_fdre_C_D)       -0.040     0.960    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[10]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.862ns  (logic 0.518ns (60.079%)  route 0.344ns (39.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[2]/C
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[2]/Q
                         net (fo=2, routed)           0.344     0.862    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_END_OF_SCREEN[2]
    SLICE_X21Y38         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X21Y38         FDRE (Setup_fdre_C_D)       -0.047     0.953    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_SCREEN_reg[2]
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_HORIZONTAL_FRONT_PORCH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HORIZONTAL_FRONT_PORCH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_HORIZONTAL_FRONT_PORCH_reg[1]/C
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_HORIZONTAL_FRONT_PORCH_reg[1]/Q
                         net (fo=1, routed)           0.295     0.813    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_HORIZONTAL_FRONT_PORCH[1]
    SLICE_X11Y30         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HORIZONTAL_FRONT_PORCH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.092     0.908    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HORIZONTAL_FRONT_PORCH_reg[1]
  -------------------------------------------------------------------
                         required time                          0.908    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_VA_END_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VA_END_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.811ns  (logic 0.518ns (63.839%)  route 0.293ns (36.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_VA_END_reg[7]/C
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_VA_END_reg[7]/Q
                         net (fo=1, routed)           0.293     0.811    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_VA_END[7]
    SLICE_X13Y34         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VA_END_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)       -0.093     0.907    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VA_END_reg[7]
  -------------------------------------------------------------------
                         required time                          0.907    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_SCREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.862ns  (logic 0.518ns (60.066%)  route 0.344ns (39.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[2]/C
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[2]/Q
                         net (fo=2, routed)           0.344     0.862    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_END_OF_SCREEN[2]
    SLICE_X21Y38         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_SCREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X21Y38         FDRE (Setup_fdre_C_D)       -0.040     0.960    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_SCREEN_reg[2]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_HORIZONTAL_SYNC_WIDTH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HORIZONTAL_SYNC_WIDTH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (60.995%)  route 0.331ns (39.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_HORIZONTAL_SYNC_WIDTH_reg[6]/C
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_HORIZONTAL_SYNC_WIDTH_reg[6]/Q
                         net (fo=1, routed)           0.331     0.849    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_HORIZONTAL_SYNC_WIDTH[6]
    SLICE_X11Y31         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HORIZONTAL_SYNC_WIDTH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)       -0.040     0.960    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_HORIZONTAL_SYNC_WIDTH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_VERTICAL_FRONT_PORCH_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VERTICAL_FRONT_PORCH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.841ns  (logic 0.518ns (61.593%)  route 0.323ns (38.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_VERTICAL_FRONT_PORCH_reg[3]/C
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_VERTICAL_FRONT_PORCH_reg[3]/Q
                         net (fo=1, routed)           0.323     0.841    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_VERTICAL_FRONT_PORCH[3]
    SLICE_X11Y35         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VERTICAL_FRONT_PORCH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)       -0.043     0.957    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_VERTICAL_FRONT_PORCH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_LINE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.802ns  (logic 0.456ns (56.843%)  route 0.346ns (43.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/Q
                         net (fo=2, routed)           0.346     0.802    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_END_OF_LINE[4]
    SLICE_X14Y32         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_LINE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)       -0.062     0.938    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_LINE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_SCREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.800ns  (logic 0.456ns (56.990%)  route 0.344ns (43.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[0]/C
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_SCREEN_reg[0]/Q
                         net (fo=2, routed)           0.344     0.800    CHAR_ROM_DISPLAY_i/VGA_controller_0/i_END_OF_SCREEN[0]
    SLICE_X17Y34         FDRE                                         r  CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_SCREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X17Y34         FDRE (Setup_fdre_C_D)       -0.062     0.938    CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/r_END_OF_SCREEN_reg[0]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0  {rise@1.010ns fall@7.744ns period=13.468ns})
  Path Group:             CLK_CORE_DRP_I/clk_inst/clk_out1_CHAR_ROM_DISPLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.799ns  (logic 0.456ns (57.061%)  route 0.343ns (42.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30                                      0.000     0.000 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[1]/C
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[1]/Q
                         net (fo=2, routed)           0.343     0.799    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/i_END_OF_LINE[1]
    SLICE_X21Y29         FDRE                                         r  CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X21Y29         FDRE (Setup_fdre_C_D)       -0.062     0.938    CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/r_END_OF_LINE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  0.139    





