///////////////////////////////////////////////////////////////////////////////
//  Copyright (c) 1995/2015 Xilinx, Inc.
//  All Right Reserved.
///////////////////////////////////////////////////////////////////////////////
//
//   ____   ___
//  /   /\/   /
// /___/  \  /    Vendor      : Xilinx
// \   \   \/     Version     : 2015.4
//  \   \         Description : Xilinx Formal Library Component
//  /   /         
// /___/   /\     
// \   \  /  \    Filename    : DSP_ALU.v 
//  \___\/\___\
//
///////////////////////////////////////////////////////////////////////////////
//  Revision:
//     12/18/13 - Initial Version.
//     10/20/14 - Removed b'x support (CR 817718).
//  End Revision:
///////////////////////////////////////////////////////////////////////////////

`timescale 1 ps / 1 ps 

`celldefine

module DSP_ALU
#(
  `ifdef XIL_TIMING
  parameter LOC = "UNPLACED",  
  `endif
  parameter integer ALUMODEREG = 1,
  parameter integer CARRYINREG = 1,
  parameter integer CARRYINSELREG = 1,
  parameter [3:0] IS_ALUMODE_INVERTED = 4'b0000,
  parameter [0:0] IS_CARRYIN_INVERTED = 1'b0,
  parameter [0:0] IS_CLK_INVERTED = 1'b0,
  parameter [8:0] IS_OPMODE_INVERTED = 9'b000000000,
  parameter [0:0] IS_RSTALLCARRYIN_INVERTED = 1'b0,
  parameter [0:0] IS_RSTALUMODE_INVERTED = 1'b0,
  parameter [0:0] IS_RSTCTRL_INVERTED = 1'b0,
  parameter integer MREG = 1,
  parameter integer OPMODEREG = 1,
  parameter [47:0] RND = 48'h000000000000,
  parameter USE_SIMD = "ONE48",
  parameter USE_WIDEXOR = "FALSE",
  parameter XORSIMD = "XOR24_48_96"
) (
  output ALUMODE10,
  output [47:0] ALU_OUT,
  output [3:0] COUT,
  output MULTSIGN_ALU,
  output [7:0] XOR_MX,

  input [3:0] ALUMODE,
  input AMULT26,
  input [29:0] A_ALU,
  input BMULT17,
  input [17:0] B_ALU,
  input CARRYCASCIN,
  input CARRYIN,
  input [2:0] CARRYINSEL,
  input CCOUT,
  input CEALUMODE,
  input CECARRYIN,
  input CECTRL,
  input CEM,
  input CLK,
  input [47:0] C_DATA,
  input MULTSIGNIN,
  input [8:0] OPMODE,
  input [47:0] PCIN,
  input [47:0] P_FDBK,
  input P_FDBK_47,
  input RSTALLCARRYIN,
  input RSTALUMODE,
  input RSTCTRL,
  input [44:0] U_DATA,
  input [44:0] V_DATA
);
  
// define constants
  localparam MODULE_NAME = "DSP_ALU";
  localparam in_delay    = 0;
  localparam out_delay   = 0;
  localparam inclk_delay    = 0;
  localparam outclk_delay   = 0;

// Parameter encodings and registers
  localparam ALUMODEREG_0 = 1;
  localparam ALUMODEREG_1 = 0;
  localparam CARRYINREG_0 = 1;
  localparam CARRYINREG_1 = 0;
  localparam CARRYINSELREG_0 = 1;
  localparam CARRYINSELREG_1 = 0;
  localparam MREG_0 = 1;
  localparam MREG_1 = 0;
  localparam OPMODEREG_0 = 1;
  localparam OPMODEREG_1 = 0;
  localparam USE_SIMD_FOUR12 = 7;
  localparam USE_SIMD_ONE48  = 0;
  localparam USE_SIMD_TWO24  = 2;
// USE_SIMD uses bits from actual encodings
  localparam USE_WIDEXOR_FALSE = 0;
  localparam USE_WIDEXOR_TRUE  = 1;
  localparam XORSIMD_XOR12       = 1;
  localparam XORSIMD_XOR24_48_96 = 0;

  `ifndef XIL_DR
  localparam [0:0] ALUMODEREG_REG = ALUMODEREG;
  localparam [0:0] CARRYINREG_REG = CARRYINREG;
  localparam [0:0] CARRYINSELREG_REG = CARRYINSELREG;
  localparam [3:0] IS_ALUMODE_INVERTED_REG = IS_ALUMODE_INVERTED;
  localparam [0:0] IS_CARRYIN_INVERTED_REG = IS_CARRYIN_INVERTED;
  localparam [0:0] IS_CLK_INVERTED_REG = IS_CLK_INVERTED;
  localparam [8:0] IS_OPMODE_INVERTED_REG = IS_OPMODE_INVERTED;
  localparam [0:0] IS_RSTALLCARRYIN_INVERTED_REG = IS_RSTALLCARRYIN_INVERTED;
  localparam [0:0] IS_RSTALUMODE_INVERTED_REG = IS_RSTALUMODE_INVERTED;
  localparam [0:0] IS_RSTCTRL_INVERTED_REG = IS_RSTCTRL_INVERTED;
  localparam [0:0] MREG_REG = MREG;
  localparam [0:0] OPMODEREG_REG = OPMODEREG;
  localparam [47:0] RND_REG = RND;
  localparam [48:1] USE_SIMD_REG = USE_SIMD;
  localparam [40:1] USE_WIDEXOR_REG = USE_WIDEXOR;
  localparam [88:1] XORSIMD_REG = XORSIMD;
  `endif
  wire ALUMODEREG_BIN;
  wire CARRYINREG_BIN;
  wire CARRYINSELREG_BIN;
  wire [3:0] IS_ALUMODE_INVERTED_BIN;
  wire IS_CARRYIN_INVERTED_BIN;
  wire IS_CLK_INVERTED_BIN;
  wire [8:0] IS_OPMODE_INVERTED_BIN;
  wire IS_RSTALLCARRYIN_INVERTED_BIN;
  wire IS_RSTALUMODE_INVERTED_BIN;
  wire IS_RSTCTRL_INVERTED_BIN;
  wire MREG_BIN;
  wire OPMODEREG_BIN;
  wire [47:0] RND_BIN;
  wire [2:0] USE_SIMD_BIN;
  wire USE_WIDEXOR_BIN;
  wire XORSIMD_BIN;

  tri0 glblGSR = 1'b0;

  `ifdef XIL_TIMING
  reg notifier;
  `endif

  reg trig_attr = 1'b0;
  reg attr_err = 1'b0;
  
// include dynamic registers - XILINX test only
  `ifdef XIL_DR
  `include "DSP_ALU_dr.v"
  `endif

  wire ALUMODE10_out;
  wire MULTSIGN_ALU_out;
  wire [3:0] COUT_out;
  wire [47:0] ALU_OUT_out;
  wire [7:0] XOR_MX_out;

  wire ALUMODE10_delay;
  wire MULTSIGN_ALU_delay;
  wire [3:0] COUT_delay;
  wire [47:0] ALU_OUT_delay;
  wire [7:0] XOR_MX_delay;

  wire AMULT26_in;
  wire BMULT17_in;
  wire CARRYCASCIN_in;
  wire CARRYIN_in;
  wire CCOUT_in;
  wire CEALUMODE_in;
  wire CECARRYIN_in;
  wire CECTRL_in;
  wire CEM_in;
  wire CLK_in;
  wire MULTSIGNIN_in;
  wire P_FDBK_47_in;
  wire RSTALLCARRYIN_in;
  wire RSTALUMODE_in;
  wire RSTCTRL_in;
  wire [17:0] B_ALU_in;
  wire [29:0] A_ALU_in;
  wire [2:0] CARRYINSEL_in;
  wire [3:0] ALUMODE_in;
  wire [44:0] U_DATA_in;
  wire [44:0] V_DATA_in;
  wire [47:0] C_DATA_in;
  wire [47:0] PCIN_in;
  wire [47:0] P_FDBK_in;
  wire [8:0] OPMODE_in;

  wire AMULT26_delay;
  wire BMULT17_delay;
  wire CARRYCASCIN_delay;
  wire CARRYIN_delay;
  wire CCOUT_delay;
  wire CEALUMODE_delay;
  wire CECARRYIN_delay;
  wire CECTRL_delay;
  wire CEM_delay;
  wire CLK_delay;
  wire MULTSIGNIN_delay;
  wire P_FDBK_47_delay;
  wire RSTALLCARRYIN_delay;
  wire RSTALUMODE_delay;
  wire RSTCTRL_delay;
  wire [17:0] B_ALU_delay;
  wire [29:0] A_ALU_delay;
  wire [2:0] CARRYINSEL_delay;
  wire [3:0] ALUMODE_delay;
  wire [44:0] U_DATA_delay;
  wire [44:0] V_DATA_delay;
  wire [47:0] C_DATA_delay;
  wire [47:0] PCIN_delay;
  wire [47:0] P_FDBK_delay;
  wire [8:0] OPMODE_delay;
  
  localparam MAX_ALU_FULL   = 48;
  localparam MAX_CARRYOUT   = 4;

  wire CARRYIN_mux;
  reg CARRYIN_reg = 1'b0;
  wire [3:0] ALUMODE_mux;
  reg  [3:0] ALUMODE_reg = 4'b0;
  wire [2:0] CARRYINSEL_mux;
  reg  [2:0] CARRYINSEL_reg = 3'b0;
  wire [8:0] OPMODE_mux;
  reg  [8:0] OPMODE_reg = 9'b0;
//  wire [47:0] ALU_OUT_tmp;
  wire [47:0] alu_o;

//  wire u_43_data;
  wire [47:0] x_mac_cascd;
  
  reg  [47:0] wmux = 48'b0;
  reg  [47:0] xmux = 48'b0;
  reg  [47:0] ymux = 48'b0;
  reg  [47:0] zmux = 48'b0;
  wire [47:0] z_optinv;
  
  wire cin;
  reg cin_b = 1'b0;
  wire rst_carryin_g;
  reg qmultcarryin = 1'b0;

  wire c_mult;
  wire ce_m_g;
  wire d_carryin_int;
  wire dr_carryin_int;
  wire multcarryin_data;

  reg invalid_opmode = 1'b1;
  reg opmode_valid_flag_dal = 1'b1; // used in OPMODE DRC
  reg ping_opmode_drc_check = 1'b0;

  wire [MAX_ALU_FULL-1:0] co;
  wire [MAX_ALU_FULL-1:0] s;
  wire [MAX_ALU_FULL-1:0] comux;
  wire [MAX_ALU_FULL-1:0] comux_w;
  wire [MAX_ALU_FULL-1:0] comux4simd;
  wire [MAX_ALU_FULL-1:0] smux;
  wire [MAX_ALU_FULL-1:0] smux_w;
//  wire [MAX_CARRYOUT-1:0] carryout_o_hw;
//  wire [MAX_CARRYOUT-1:0] carryout_o;
  wire [48:0] a_int;
  wire [47:0] b_int;
  wire [12:0] s0;
  wire cout0;
  wire intc1;
  wire co12_lsb;
  wire [12:0] s1;
  wire cout1;
  wire intc2;
  wire co24_lsb;
  wire [12:0] s2;
  wire cout2;
  wire intc3;
  wire co36_lsb;
  wire [13:0] s3;
  wire cout3;
  wire cout4;
  wire xor_12a;
  wire xor_12b;
  wire xor_12c;
  wire xor_12d;
  wire xor_12e;
  wire xor_12f;
  wire xor_12g;
  wire xor_12h;
  wire xor_24a;
  wire xor_24b;
  wire xor_24c;
  wire xor_24d;
  wire xor_48a;
  wire xor_48b;
  wire xor_96;
  wire cout_0;
  wire cout_1;
  wire cout_2;
  wire cout_3;
  wire mult_or_logic;

// input output assignments
  assign #(out_delay) ALUMODE10 = ALUMODE10_delay;
  assign #(out_delay) ALU_OUT = ALU_OUT_delay;
  assign #(out_delay) COUT = COUT_delay;
  assign #(out_delay) MULTSIGN_ALU = MULTSIGN_ALU_delay;
  assign #(out_delay) XOR_MX = XOR_MX_delay;


  assign #(inclk_delay) CLK_delay = CLK;

  assign #(in_delay) ALUMODE_delay = ALUMODE;
  assign #(in_delay) AMULT26_delay = AMULT26;
  assign #(in_delay) BMULT17_delay = BMULT17;
  assign #(in_delay) CARRYINSEL_delay = CARRYINSEL;
  assign #(in_delay) CARRYIN_delay = CARRYIN;
  assign #(in_delay) CEALUMODE_delay = CEALUMODE;
  assign #(in_delay) CECARRYIN_delay = CECARRYIN;
  assign #(in_delay) CECTRL_delay = CECTRL;
  assign #(in_delay) CEM_delay = CEM;
  assign #(in_delay) OPMODE_delay = OPMODE;
  assign #(in_delay) RSTALLCARRYIN_delay = RSTALLCARRYIN;
  assign #(in_delay) RSTALUMODE_delay = RSTALUMODE;
  assign #(in_delay) RSTCTRL_delay = RSTCTRL;


// inputs with no timing checks

  assign #(in_delay) A_ALU_delay = A_ALU;
  assign #(in_delay) B_ALU_delay = B_ALU;
  assign #(in_delay) CARRYCASCIN_delay = CARRYCASCIN;
  assign #(in_delay) CCOUT_delay = CCOUT;
  assign #(in_delay) C_DATA_delay = C_DATA;
  assign #(in_delay) MULTSIGNIN_delay = MULTSIGNIN;
  assign #(in_delay) PCIN_delay = PCIN;
  assign #(in_delay) P_FDBK_47_delay = P_FDBK_47;
  assign #(in_delay) P_FDBK_delay = P_FDBK;
  assign #(in_delay) U_DATA_delay = U_DATA;
  assign #(in_delay) V_DATA_delay = V_DATA;

  assign ALUMODE10_delay = ALUMODE10_out;
  assign ALU_OUT_delay = ALU_OUT_out;
  assign COUT_delay = COUT_out;
  assign MULTSIGN_ALU_delay = MULTSIGN_ALU_out;
  assign XOR_MX_delay = XOR_MX_out;

  assign AMULT26_in = AMULT26_delay;
  assign A_ALU_in = A_ALU_delay;
  assign BMULT17_in = BMULT17_delay;
  assign B_ALU_in = B_ALU_delay;
  assign CCOUT_in = CCOUT_delay;
  assign P_FDBK_47_in = P_FDBK_47_delay;
  assign P_FDBK_in = P_FDBK_delay;
  assign U_DATA_in = (USE_SIMD_BIN == USE_SIMD_ONE48) ? U_DATA_delay : 45'h100000000000;
  assign V_DATA_in = (USE_SIMD_BIN == USE_SIMD_ONE48) ? V_DATA_delay : 45'h100000000000;
  assign ALUMODE_in = ALUMODE_delay ^ IS_ALUMODE_INVERTED_BIN;
  assign CARRYCASCIN_in = CARRYCASCIN_delay;
  assign CARRYINSEL_in = CARRYINSEL_delay;
  assign CARRYIN_in = CARRYIN_delay ^ IS_CARRYIN_INVERTED_BIN;
  assign CEALUMODE_in = CEALUMODE_delay;
  assign CECARRYIN_in = CECARRYIN_delay;
  assign CECTRL_in = CECTRL_delay;
  assign CEM_in = CEM_delay;
  assign CLK_in = CLK_delay ^ IS_CLK_INVERTED_BIN;
  assign C_DATA_in = C_DATA_delay;
  assign MULTSIGNIN_in = MULTSIGNIN_delay;
  assign OPMODE_in = OPMODE_delay ^ IS_OPMODE_INVERTED_BIN;
  assign PCIN_in = PCIN_delay;
  assign RSTALLCARRYIN_in = RSTALLCARRYIN_delay ^ IS_RSTALLCARRYIN_INVERTED_BIN;
  assign RSTALUMODE_in = RSTALUMODE_delay ^ IS_RSTALUMODE_INVERTED_BIN;
  assign RSTCTRL_in = RSTCTRL_delay ^ IS_RSTCTRL_INVERTED_BIN;

  initial begin
  `ifndef XIL_TIMING
  $display("ERROR: SIMPRIM primitive %s instance %m is not intended for direct instantiation in RTL or functional netlists. This primitive is only available in the SIMPRIM library for implemented netlists, please ensure you are pointing to the SIMPRIM library.", MODULE_NAME);
  `endif
//  $finish;
  #1;
  trig_attr = ~trig_attr;
  end

  assign ALUMODEREG_BIN =
    (ALUMODEREG_REG == 1) ? ALUMODEREG_1 :
    (ALUMODEREG_REG == 0) ? ALUMODEREG_0 :
     ALUMODEREG_1;

  assign CARRYINREG_BIN =
    (CARRYINREG_REG == 1) ? CARRYINREG_1 :
    (CARRYINREG_REG == 0) ? CARRYINREG_0 :
     CARRYINREG_1;

  assign CARRYINSELREG_BIN =
    (CARRYINSELREG_REG == 1) ? CARRYINSELREG_1 :
    (CARRYINSELREG_REG == 0) ? CARRYINSELREG_0 :
     CARRYINSELREG_1;

  assign IS_ALUMODE_INVERTED_BIN = IS_ALUMODE_INVERTED_REG;

  assign IS_CARRYIN_INVERTED_BIN = IS_CARRYIN_INVERTED_REG;

  assign IS_CLK_INVERTED_BIN = IS_CLK_INVERTED_REG;

  assign IS_OPMODE_INVERTED_BIN = IS_OPMODE_INVERTED_REG;

  assign IS_RSTALLCARRYIN_INVERTED_BIN = IS_RSTALLCARRYIN_INVERTED_REG;

  assign IS_RSTALUMODE_INVERTED_BIN = IS_RSTALUMODE_INVERTED_REG;

  assign IS_RSTCTRL_INVERTED_BIN = IS_RSTCTRL_INVERTED_REG;

  assign MREG_BIN =
    (MREG_REG == 1) ? MREG_1 :
    (MREG_REG == 0) ? MREG_0 :
     MREG_1;

  assign OPMODEREG_BIN =
    (OPMODEREG_REG == 1) ? OPMODEREG_1 :
    (OPMODEREG_REG == 0) ? OPMODEREG_0 :
     OPMODEREG_1;

  assign RND_BIN = RND_REG;

  assign USE_SIMD_BIN = 
    (USE_SIMD_REG == "ONE48") ? USE_SIMD_ONE48 :
    (USE_SIMD_REG == "FOUR12") ? USE_SIMD_FOUR12 :
    (USE_SIMD_REG == "TWO24") ? USE_SIMD_TWO24 :
    USE_SIMD_ONE48;

  assign USE_WIDEXOR_BIN = 
    (USE_WIDEXOR_REG == "FALSE") ? USE_WIDEXOR_FALSE :
    (USE_WIDEXOR_REG == "TRUE") ? USE_WIDEXOR_TRUE :
    USE_WIDEXOR_FALSE;

  assign XORSIMD_BIN = 
    (XORSIMD_REG == "XOR24_48_96") ? XORSIMD_XOR24_48_96 :
    (XORSIMD_REG == "XOR12") ? XORSIMD_XOR12 :
    XORSIMD_XOR24_48_96;


  always @ (trig_attr) begin
    #1;
//-------- USE_SIMD check
    if ((USE_SIMD_REG != "ONE48") &&
        (USE_SIMD_REG != "FOUR12") &&
        (USE_SIMD_REG != "TWO24")) begin
        $display("Attribute Syntax Error : The attribute USE_SIMD on %s instance %m is set to %s.  Legal values for this attribute are ONE48, FOUR12 or TWO24.", MODULE_NAME, USE_SIMD_REG);
        attr_err = 1'b1;
    end

//-------- USE_WIDEXOR check
    if ((USE_WIDEXOR_REG != "FALSE") &&
        (USE_WIDEXOR_REG != "TRUE")) begin
        $display("Attribute Syntax Error : The attribute USE_WIDEXOR on %s instance %m is set to %s.  Legal values for this attribute are FALSE or TRUE.", MODULE_NAME, USE_WIDEXOR_REG);
        attr_err = 1'b1;
    end

//-------- XORSIMD check
    if ((XORSIMD_REG != "XOR24_48_96") &&
        (XORSIMD_REG != "XOR12")) begin
        $display("Attribute Syntax Error : The attribute XORSIMD on %s instance %m is set to %s.  Legal values for this attribute are XOR24_48_96 or XOR12.", MODULE_NAME, XORSIMD_REG);
        attr_err = 1'b1;
    end

//-------- ALUMODEREG check
    if ((ALUMODEREG_REG != 0) && (ALUMODEREG_REG != 1))
    begin
      $display("Attribute Syntax Error : The attribute ALUMODEREG on %s instance %m is set to %d.  Legal values for this attribute are  0 to 1.", MODULE_NAME, ALUMODEREG_REG);
      attr_err = 1'b1;
    end

//-------- CARRYINREG check
    if ((CARRYINREG_REG != 0) && (CARRYINREG_REG != 1))
    begin
      $display("Attribute Syntax Error : The attribute CARRYINREG on %s instance %m is set to %d.  Legal values for this attribute are  0 to 1.", MODULE_NAME, CARRYINREG_REG);
      attr_err = 1'b1;
    end

//-------- CARRYINSELREG check
    if ((CARRYINSELREG_REG != 0) && (CARRYINSELREG_REG != 1))
    begin
      $display("Attribute Syntax Error : The attribute CARRYINSELREG on %s instance %m is set to %d.  Legal values for this attribute are  0 to 1.", MODULE_NAME, CARRYINSELREG_REG);
      attr_err = 1'b1;
    end

//-------- MREG check
    if ((MREG_REG != 0) && (MREG_REG != 1))
    begin
      $display("Attribute Syntax Error : The attribute MREG on %s instance %m is set to %d.  Legal values for this attribute are  0 to 1.", MODULE_NAME, MREG_REG);
      attr_err = 1'b1;
    end

//-------- OPMODEREG check
    if ((OPMODEREG_REG != 0) && (OPMODEREG_REG != 1))
    begin
      $display("Attribute Syntax Error : The attribute OPMODEREG on %s instance %m is set to %d.  Legal values for this attribute are  0 to 1.", MODULE_NAME, OPMODEREG_REG);
      attr_err = 1'b1;
    end

  if (attr_err == 1'b1) $finish;
  end

//*** GLOBAL hidden GSR pin
//  always @(glblGSR) begin
//    if (glblGSR) begin
//        assign CARRYIN_reg = 1'b0;
//        assign CARRYINSEL_reg = 3'b0;
//        assign OPMODE_reg = 7'b0;
//        assign ALUMODE_reg = 4'b0;
//    end
//    else begin
//        deassign CARRYIN_reg;
//        deassign CARRYINSEL_reg;
//        deassign OPMODE_reg;
//        deassign ALUMODE_reg;
//     end
//  end

//*** W mux
  always @ (OPMODE_mux[8:7] or P_FDBK_in or RND_BIN or C_DATA_in)
     case (OPMODE_mux[8:7])
          2'b00 : wmux <= 48'b0;
          2'b01 : wmux <= P_FDBK_in;
          2'b10 : wmux <= RND_BIN;
          2'b11 : wmux <= C_DATA_in;
        default : wmux <= {48{1'b0}};
    endcase

//*** X mux
// To support MAC-cascade add multsignin to bit 1 of X
  assign x_mac_cascd = (OPMODE_mux[6:4] == 3'b100) ? {{46{1'b0}},MULTSIGNIN_in,1'b0} : {48{1'b0}};

  always @(U_DATA_in or P_FDBK_in or A_ALU_in or B_ALU_in or OPMODE_mux[1:0] or x_mac_cascd)
    case (OPMODE_mux[1:0])
          2'b00 : xmux <= x_mac_cascd;
          2'b01 : xmux <= {{3{U_DATA_in[44]}}, U_DATA_in};
          2'b10 : xmux <= P_FDBK_in;
          2'b11 : xmux <= {A_ALU_in, B_ALU_in};
        default : xmux <= {48{1'b0}};
    endcase


//*** Y mux
  always @(OPMODE_mux[3:2] or V_DATA_in or C_DATA_in)
    case (OPMODE_mux[3:2])
          2'b00 : ymux <= 48'b0;
          2'b01 : ymux <= {{3{1'b0}}, V_DATA_in};
          2'b10 : ymux <= {48{1'b1}};
          2'b11 : ymux <= C_DATA_in;
        default : ymux <= {48{1'b0}};
     endcase


//*** Z mux
  always @(OPMODE_mux[6:4] or PCIN_in or P_FDBK_in or C_DATA_in or P_FDBK_47_in)
    casex (OPMODE_mux[6:4])
         3'b000 : zmux <= 48'b0;
         3'b001 : zmux <= PCIN_in;
         3'b010 : zmux <= P_FDBK_in;
         3'b011 : zmux <= C_DATA_in;
         3'b100 : zmux <= P_FDBK_in;
         3'b101 : zmux <= {{9{PCIN_in[47]}},  {8{PCIN_in[47]}},   PCIN_in[47:17]};
         3'b11x : zmux <= {{9{P_FDBK_47_in}}, {8{P_FDBK_in[47]}}, P_FDBK_in[47:17]};
        default : zmux <= {48{1'b0}};
     endcase

//*** CARRYINSEL and OPMODE with 1 level of register
    always @(posedge CLK_in) begin
     if (RSTCTRL_in || glblGSR) begin
         OPMODE_reg <= 9'b0;
     end  
     else if (CECTRL_in) begin
         OPMODE_reg <= OPMODE_in;
     end
    end

    always @(posedge CLK_in) begin
     if (RSTCTRL_in || glblGSR) begin
         CARRYINSEL_reg <= 3'b0;
     end  
     else if (CECTRL_in) begin
         CARRYINSEL_reg <= CARRYINSEL_in;
     end
    end

    assign CARRYINSEL_mux = (CARRYINSELREG_BIN == CARRYINSELREG_1) ?
               CARRYINSEL_reg : CARRYINSEL_in;
    assign OPMODE_mux = (OPMODEREG_BIN == OPMODEREG_1) ?
               OPMODE_reg : OPMODE_in;

    always @(CARRYINSEL_mux or CARRYCASCIN_in or MULTSIGNIN_in or OPMODE_mux) begin
        if(CARRYINSEL_mux == 3'b010) begin 
           if(!((OPMODE_mux == 9'b001001000) ||
                ((MULTSIGNIN_in == 1'b0) && (CARRYCASCIN_in == 1'b0)))) begin
        $display("DRC warning : CARRYCASCIN can only be used in the current %s instance %m if the previous %s is performing a two input ADD operation, or the current %s is configured in the MAC extend opmode 7'b1001000 at %.3f ns.", MODULE_NAME, MODULE_NAME, MODULE_NAME, $time);

// CR 619940 -- Enhanced DRC warning
              $display("DRC warning note : The simulation model does not know the placement of the %s slices used, so it cannot fully confirm the above warning. It is necessary to view the placement of the %s slices and ensure that these warnings are not being breached\n", MODULE_NAME, MODULE_NAME);
            end  
        end  
    end 

//*** ALUMODE with 1 level of register
    always @(posedge CLK_in) begin
      if (RSTALUMODE_in || glblGSR)
          ALUMODE_reg <= 4'b0;
      else if (CEALUMODE_in)
          ALUMODE_reg <= ALUMODE_in;
       end

    assign ALUMODE_mux = (ALUMODEREG_BIN == ALUMODEREG_1) ? ALUMODE_reg :
                                                            ALUMODE_in;

//------------------------------------------------------------------
//*** DRC for OPMODE
//------------------------------------------------------------------

// needs PREG from output block
// ~2000 lines code - skip for now - copy/rework from DSP48E1.

//--####################################################################
//--#####                         ALU                              #####
//--####################################################################

// ADDSUB block - first stage of ALU develops sums and carries for Final Adder
// Invert Z for subtract operation using alumode<0>
  assign z_optinv = {48{ALUMODE_mux[0]}} ^ zmux;

// Add W, X, Y, Z carry-save style; basically full adder logic below
  assign co = ((xmux & ymux)|(z_optinv & ymux)|(xmux & z_optinv));
// s has a fan-out of 2 (1) FA with W (2) second leg of XOR tree
  assign s  = (z_optinv^xmux^ymux);

// Mux S and CO to do 2 operands logic operations
// S = produce XOR/XNOR, NOT functions
// CO = produce AND/NAND, OR/NOR functions
  assign comux = ALUMODE_mux[2] ? 0  : co;
  assign smux =  ALUMODE_mux[3] ? co : s;

// Carry mux to handle SIMD mode 
// SIMD must be used here since addition of W requires carry propogation
  assign comux4simd = {
              comux[47:36],
              comux[35]&&~USE_SIMD_BIN[2],
              comux[34:24],
              comux[23]&&~USE_SIMD_BIN[1],
              comux[22:12],
              comux[11]&&~USE_SIMD_BIN[0],
              comux[10:0]
            };

// FA to combine W-mux with s and co
// comux must be shifted to properly reflect carry operation
  assign smux_w  =   smux ^ {comux4simd[46:0],1'b0} ^ wmux;
  assign comux_w = ((smux & {comux4simd[46:0],1'b0}) |
                    (wmux & {comux4simd[46:0],1'b0}) |
                    (smux & wmux));

// alumode10 indicates a subtraction, used to correct carryout polarity
  assign ALUMODE10_out = (ALUMODE_mux[0] & ALUMODE_mux[1]);

// prepare data for Final Adder
// a[0] is in fact the cin bit, adder inputs: a[48:1], b[47:0], cin= a[0]
  assign a_int = {comux_w, cin};
  assign b_int = smux_w;

// FINAL ADDER - second stage develops final sums and carries 
  assign s0        = a_int[11:0] + b_int[11:0];
  // invert if alumode10
  assign cout0     = ALUMODE10_out ^ (a_int[12] ^ s0[12] ^ comux[11]);
  // internal carry is zero'd out on mc_simd == 1
  assign intc1     = ~USE_SIMD_BIN[0] && s0[12];
  // next lsb is zero'd out on mc_simd == 1
  assign co12_lsb  = ~USE_SIMD_BIN[0] && a_int[12];
  //
  assign s1        = {a_int[23:13],co12_lsb} + b_int[23:12] + intc1;
  assign cout1     = ALUMODE10_out ^ (a_int[24] ^ s1[12] ^ comux[23]);
  assign intc2     = ~USE_SIMD_BIN[1] && s1[12];
  assign co24_lsb  = ~USE_SIMD_BIN[1] && a_int[24];
  //
  assign s2        = {a_int[35:25],co24_lsb} + b_int[35:24] + intc2;
  assign cout2     = ALUMODE10_out ^ (a_int[36] ^ s2[12] ^ comux[35]);
  assign intc3     = ~USE_SIMD_BIN[2] && s2[12];
  assign co36_lsb  = ~USE_SIMD_BIN[2] && a_int[36];
  //
  assign s3        = {a_int[48:37],co36_lsb} + {comux4simd[47],b_int[47:36]} + intc3;
  assign cout3     = ALUMODE10_out ^ s3[12];

// Not gated with alumode10 since used to propogate carry in wide multiply
// (above is true in 7SERIES - need to revisit for UltraScale)
  assign cout4     = s3[13];

// Wide XOR
  assign xor_12a = USE_WIDEXOR_BIN ? ^s[5:0] : 0;
  assign xor_12b = USE_WIDEXOR_BIN ? ^s[11:6] : 0;
  assign xor_12c = USE_WIDEXOR_BIN ? ^s[17:12] : 0;
  assign xor_12d = USE_WIDEXOR_BIN ? ^s[23:18] : 0;
  assign xor_12e = USE_WIDEXOR_BIN ? ^s[29:24] : 0;
  assign xor_12f = USE_WIDEXOR_BIN ? ^s[35:30] : 0;
  assign xor_12g = USE_WIDEXOR_BIN ? ^s[41:36] : 0;
  assign xor_12h = USE_WIDEXOR_BIN ? ^s[47:42] : 0;

  assign xor_24a = xor_12a ^ xor_12b;
  assign xor_24b = xor_12c ^ xor_12d;
  assign xor_24c = xor_12e ^ xor_12f;
  assign xor_24d = xor_12g ^ xor_12h;

  assign xor_48a = xor_24a ^ xor_24b;
  assign xor_48b = xor_24c ^ xor_24d;

  assign xor_96 = xor_48a ^ xor_48b;

//  "X" carryout for multiply and logic operations
  assign mult_or_logic = ((OPMODE_mux[3:0] == 4'b0101) ||
                          (ALUMODE_mux[3:2] != 2'b00));
// allow carrycascout to not X in output atom
  assign cout_3 =                        cout3;
  assign cout_2 = mult_or_logic ? 1'b0 : cout2;
  assign cout_1 = mult_or_logic ? 1'b0 : cout1;
  assign cout_0 = mult_or_logic ? 1'b0 : cout0;
// drive signals to Output Atom
// turn SIMD back on
//  assign COUT_out[3] = cout_3;
//  assign COUT_out[2] = cout_2;
//  assign COUT_out[1] = cout_1;
//  assign COUT_out[0] = cout_0;
// from E1
// restored functionality
  assign COUT_out[3] =                                     cout_3;
  assign COUT_out[2] = (USE_SIMD_BIN == USE_SIMD_FOUR12) ? cout_2 : 1'b0;
  assign COUT_out[1] = (USE_SIMD_BIN != USE_SIMD_ONE48 ) ? cout_1 : 1'b0;
  assign COUT_out[0] = (USE_SIMD_BIN == USE_SIMD_FOUR12) ? cout_0 : 1'b0;
  assign MULTSIGN_ALU_out = s3[13]; // from alu rtl but doesn't seem right
// from E1
//  assign MULTSIGN_ALU_out = (OPMODE_mux[6:4] == 3'b100) ? MULTSIGNIN_in :
//                                                          V_43_DATA_in;
  assign alu_o = {s3[11:0],s2[11:0],s1[11:0],s0[11:0]};
  assign ALU_OUT_out = ~ALUMODE_mux[1] ? alu_o : ~alu_o;
  assign XOR_MX_out[0] = XORSIMD_BIN ? xor_12a : xor_24a;
  assign XOR_MX_out[1] = XORSIMD_BIN ? xor_12b : xor_48a;
  assign XOR_MX_out[2] = XORSIMD_BIN ? xor_12c : xor_24b;
  assign XOR_MX_out[3] = XORSIMD_BIN ? xor_12d : xor_96;
  assign XOR_MX_out[4] = XORSIMD_BIN ? xor_12e : xor_24c;
  assign XOR_MX_out[5] = XORSIMD_BIN ? xor_12f : xor_48b;
  assign XOR_MX_out[6] = XORSIMD_BIN ? xor_12g : xor_24d;
  assign XOR_MX_out[7] = xor_12h;


//--########################### END ALU ################################
 
    
//*** CarryIn Mux and Register

//-------  input 0
    always @(posedge CLK_in) begin
      if (RSTALLCARRYIN_in || glblGSR)
          CARRYIN_reg <= 1'b0;
      else if (CECARRYIN_in)
          CARRYIN_reg <= CARRYIN_in;
       end

       assign CARRYIN_mux = (CARRYINREG_BIN == CARRYINREG_1) ? CARRYIN_reg : CARRYIN_in;

// INTERNAL CARRYIN REGISTER
  assign c_mult = !(AMULT26_in^BMULT17_in);
  assign ce_m_g   = CEM_in & ~glblGSR; // & gwe
  assign rst_carryin_g = RSTALLCARRYIN_in & ~glblGSR; // & gwe
  assign d_carryin_int  = ce_m_g ? c_mult : qmultcarryin;

// rstallcarryin is injected through data path
  assign dr_carryin_int = rst_carryin_g ? 0 : d_carryin_int;

  always @(posedge CLK_in) begin
    if (glblGSR)
       qmultcarryin <= 1'b0;
    else
       qmultcarryin <= dr_carryin_int;
  end

  // bypass register mux
  assign multcarryin_data = (MREG_BIN == MREG_1) ? qmultcarryin : c_mult;

  always @(CARRYINSEL_mux or CARRYIN_mux or PCIN_in[47] or CARRYCASCIN_in or CCOUT_in or P_FDBK_in[47] or multcarryin_data) begin
  case (CARRYINSEL_mux)
     3'b000  : cin_b <= ~CARRYIN_mux;
     3'b001  : cin_b <= PCIN_in[47];
     3'b010  : cin_b <= ~CARRYCASCIN_in;
     3'b011  : cin_b <= ~PCIN_in[47];
     3'b100  : cin_b <= ~CCOUT_in;
     3'b101  : cin_b <= P_FDBK_in[47];
     3'b110  : cin_b <= ~multcarryin_data;
     3'b111  : cin_b <= ~P_FDBK_in[47];
     default : cin_b <= 1'b0;
  endcase
   end
// disable carryin when performing logic operation
   assign cin = (ALUMODE_mux[3] || ALUMODE_mux[2]) ? 1'b0 : ~cin_b;

endmodule

`endcelldefine
