Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: vendingmachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vendingmachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vendingmachine"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : vendingmachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/p16_vmProcessCancelDelay_OK/prescaller.vhd" in Library work.
Architecture behavioral of Entity prescaller is up to date.
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/p16_vmProcessCancelDelay_OK/debouncingCircuit.vhd" in Library work.
Architecture behavioral of Entity debouncingcircuit is up to date.
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/p16_vmProcessCancelDelay_OK/vendingMachine.vhd" in Library work.
Entity <vendingmachine> compiled.
Entity <vendingmachine> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vendingmachine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <prescaller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debouncingCircuit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vendingmachine> in library <work> (Architecture <behavioral>).
Entity <vendingmachine> analyzed. Unit <vendingmachine> generated.

Analyzing Entity <prescaller> in library <work> (Architecture <behavioral>).
Entity <prescaller> analyzed. Unit <prescaller> generated.

Analyzing Entity <debouncingCircuit> in library <work> (Architecture <behavioral>).
Entity <debouncingCircuit> analyzed. Unit <debouncingCircuit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <prescaller>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/p16_vmProcessCancelDelay_OK/prescaller.vhd".
    Found 26-bit up counter for signal <psc>.
    Found 26-bit comparator less for signal <psc$cmp_lt0000> created at line 47.
    Found 1-bit register for signal <sInv>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <prescaller> synthesized.


Synthesizing Unit <debouncingCircuit>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/p16_vmProcessCancelDelay_OK/debouncingCircuit.vhd".
    Found 1-bit register for signal <sw1.Q1>.
    Found 1-bit register for signal <sw1.Q2>.
    Found 1-bit register for signal <sw1.Q3>.
    Found 1-bit register for signal <sw2.Q1>.
    Found 1-bit register for signal <sw2.Q2>.
    Found 1-bit register for signal <sw2.Q3>.
    Found 1-bit register for signal <sw3.Q1>.
    Found 1-bit register for signal <sw3.Q2>.
    Found 1-bit register for signal <sw3.Q3>.
    Found 1-bit register for signal <sw4.Q1>.
    Found 1-bit register for signal <sw4.Q2>.
    Found 1-bit register for signal <sw4.Q3>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <debouncingCircuit> synthesized.


Synthesizing Unit <vendingmachine>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/p16_vmProcessCancelDelay_OK/vendingMachine.vhd".
    Found finite state machine <FSM_0> for signal <myState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | s_clk                     (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <debugstate>.
    Found 1-bit register for signal <drop_out>.
    Found 1-bit register for signal <kembali500_out>.
    Found 1-bit register for signal <kembali1000_out>.
    Found 9-bit comparator less for signal <myState$cmp_lt0000> created at line 107.
    Found 9-bit register for signal <s_delay>.
    Found 9-bit adder for signal <s_delay$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <vendingmachine> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 18
 1-bit register                                        : 16
 3-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 2
 26-bit comparator less                                : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <myState/FSM> on signal <myState[1:8]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 s0     | 00000001
 s500   | 00000010
 s1000  | 00000100
 sk500  | 00010000
 sk1000 | 10000000
 sl500  | 00001000
 sl1000 | 00100000
 sdrop  | 01000000
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 2
 26-bit comparator less                                : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vendingmachine> ...

Optimizing unit <debouncingCircuit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vendingmachine, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vendingmachine.ngr
Top Level Output File Name         : vendingmachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 169
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 36
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 7
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 27
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXCY                       : 42
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 62
#      FDC                         : 7
#      FDCE                        : 3
#      FDE                         : 13
#      FDP                         : 1
#      FDR                         : 38
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 5
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       53  out of   2448     2%  
 Number of Slice Flip Flops:             62  out of   4896     1%  
 Number of 4 input LUTs:                 89  out of   4896     1%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     92    14%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_prescaller/sInv1              | BUFG                   | 35    |
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 11    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.381ns (Maximum Frequency: 156.715MHz)
   Minimum input arrival time before clock: 4.690ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_prescaller/sInv1'
  Clock period: 6.381ns (frequency: 156.715MHz)
  Total number of paths / destination ports: 397 / 34
-------------------------------------------------------------------------
Delay:               6.381ns (Levels of Logic = 4)
  Source:            s_delay_7 (FF)
  Destination:       s_delay_1 (FF)
  Source Clock:      Inst_prescaller/sInv1 rising
  Destination Clock: Inst_prescaller/sInv1 rising

  Data Path: s_delay_7 to s_delay_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  s_delay_7 (s_delay_7)
     LUT3:I0->O            1   0.704   0.424  myState_cmp_lt0000128 (myState_cmp_lt0000128)
     LUT4:I3->O            9   0.704   0.824  myState_cmp_lt0000130 (myState_cmp_lt0000)
     LUT4_D:I3->O          7   0.704   0.712  s_delay_mux0000<0>31 (N4)
     LUT4:I3->O            1   0.704   0.000  s_delay_mux0000<7>1 (s_delay_mux0000<7>)
     FDE:D                     0.308          s_delay_7
    ----------------------------------------
    Total                      6.381ns (3.715ns logic, 2.666ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.297ns (frequency: 188.799MHz)
  Total number of paths / destination ports: 919 / 54
-------------------------------------------------------------------------
Delay:               5.297ns (Levels of Logic = 10)
  Source:            Inst_prescaller/psc_5 (FF)
  Destination:       Inst_prescaller/psc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_prescaller/psc_5 to Inst_prescaller/psc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_prescaller/psc_5 (Inst_prescaller/psc_5)
     LUT1:I0->O            1   0.704   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<0>_rt (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<0> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<1> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<2> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<3> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<4> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<5> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<6> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<7> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<7>)
     MUXCY:CI->O          27   0.331   1.261  Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<8> (Inst_prescaller/Mcompar_psc_cmp_lt0000_cy<8>)
     FDR:R                     0.911          Inst_prescaller/psc_0
    ----------------------------------------
    Total                      5.297ns (3.414ns logic, 1.883ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_prescaller/sInv1'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.690ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       s_delay_0 (FF)
  Destination Clock: Inst_prescaller/sInv1 rising

  Data Path: rst to s_delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.218   1.252  rst_IBUF (rst_IBUF)
     INV:I->O             12   0.704   0.961  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.555          s_delay_0
    ----------------------------------------
    Total                      4.690ns (2.477ns logic, 2.213ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_prescaller/sInv1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            drop_out (FF)
  Destination:       drop_out (PAD)
  Source Clock:      Inst_prescaller/sInv1 rising

  Data Path: drop_out to drop_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  drop_out (drop_out_OBUF)
     OBUF:I->O                 3.272          drop_out_OBUF (drop_out)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            Inst_prescaller/sInv (FF)
  Destination:       tick_A (PAD)
  Source Clock:      clk rising

  Data Path: Inst_prescaller/sInv to tick_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  Inst_prescaller/sInv (Inst_prescaller/sInv1)
     OBUF:I->O                 3.272          tick_A_OBUF (tick_A)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.33 secs
 
--> 


Total memory usage is 174488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

