#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 14 11:09:07 2024
# Process ID: 13372
# Current directory: S:/digital system design/Lab_c/Lab_c
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9620 S:\digital system design\Lab_c\Lab_c\lab_c.xpr
# Log file: S:/digital system design/Lab_c/Lab_c/vivado.log
# Journal file: S:/digital system design/Lab_c/Lab_c\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {S:/digital system design/Lab_c/Lab_c/lab_c.xpr}
update_compile_order -fileset sources_1
launch_simulation
source FullAdder.tcl
export_ip_user_files -of_objects  [get_files {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sources_1/new/test_bench.v}}] -no_script -reset -force -quiet
remove_files  {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sources_1/new/test_bench.v}}
export_ip_user_files -of_objects  [get_files {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test_bench.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test_bench.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/testing_bench.v} w ]
add_files -fileset sim_1 {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/testing_bench.v}}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source FullAdder.tcl
close_sim
launch_simulation
source FullAdder.tcl
add_force {/FullAdder/a} -radix bin {1000 0ns}
add_force {/FullAdder/a} -radix bin {10000 0ns}
add_force {/FullAdder/a} -radix bin {1 0ns}
add_force {/FullAdder/b} -radix bin {011100 0ns}
add_force {/FullAdder/b} -radix bin {01_1100 0ns}
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test.v} w ]
add_files -fileset sim_1 {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test.v}}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source FullAdder.tcl
update_compile_order -fileset sim_1
launch_simulation
run all
run all
close_sim
