{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604437286762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 15:01:26 2020 " "Processing started: Tue Nov 03 15:01:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604437286767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437286767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437286772 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/CPRE381/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE381/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1604437287057 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437287137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604437287402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604437287402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/alu1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alu1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1bit-ALU_arch " "Found design unit 1: ALU1bit-ALU_arch" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299727 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437299727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/alu32bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alu32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arrayPackage " "Found design unit 1: arrayPackage" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299797 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU32Bit-ALU32Bit_arch " "Found design unit 2: ALU32Bit-ALU32Bit_arch" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299797 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bit " "Found entity 1: ALU32Bit" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437299797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/alucontroler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alucontroler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControler-ALUControl_arch " "Found design unit 1: ALUControler-ALUControl_arch" {  } { { "../ModelSimWork/src/ALUControler.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALUControler.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299857 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControler " "Found entity 1: ALUControler" {  } { { "../ModelSimWork/src/ALUControler.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALUControler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437299857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/controlstotest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/controlstotest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlsToTest-ControlsToTest_arch " "Found design unit 1: ControlsToTest-ControlsToTest_arch" {  } { { "../ModelSimWork/src/ControlsToTest.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ControlsToTest.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299922 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlsToTest " "Found entity 1: ControlsToTest" {  } { { "../ModelSimWork/src/ControlsToTest.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ControlsToTest.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437299922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/fullalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/fullalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullALU-FullALU_arch " "Found design unit 1: FullALU-FullALU_arch" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299987 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullALU " "Found entity 1: FullALU" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437299987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437299987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/integrateddatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/integrateddatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntegratedDatapath-IntegratedDatapath_arch " "Found design unit 1: IntegratedDatapath-IntegratedDatapath_arch" {  } { { "../ModelSimWork/src/IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IntegratedDatapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300127 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntegratedDatapath " "Found entity 1: IntegratedDatapath" {  } { { "../ModelSimWork/src/IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IntegratedDatapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300257 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/add_sub_struct_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/add_sub_struct_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_struct_1bit-add_sub_struct_1bit_arch " "Found design unit 1: add_sub_struct_1bit-add_sub_struct_1bit_arch" {  } { { "../ModelSimWork/src/add_sub_struct_1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/add_sub_struct_1bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300322 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_struct_1bit " "Found entity 1: add_sub_struct_1bit" {  } { { "../ModelSimWork/src/add_sub_struct_1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/add_sub_struct_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_arch " "Found design unit 1: adder-adder_arch" {  } { { "../ModelSimWork/src/adder.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300382 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../ModelSimWork/src/adder.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/adder_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/adder_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_nbit_struct-adder_nbit_struct_arch " "Found design unit 1: adder_nbit_struct-adder_nbit_struct_arch" {  } { { "../ModelSimWork/src/adder_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder_nbit_struct.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300447 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_nbit_struct " "Found entity 1: adder_nbit_struct" {  } { { "../ModelSimWork/src/adder_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder_nbit_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300512 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/bslr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/bslr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bsLR-structure " "Found design unit 1: bsLR-structure" {  } { { "../ModelSimWork/src/bsLR.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300587 ""} { "Info" "ISGN_ENTITY_NAME" "1 bsLR " "Found entity 1: bsLR" {  } { { "../ModelSimWork/src/bsLR.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-controlArch " "Found design unit 1: control-controlArch" {  } { { "../ModelSimWork/src/control.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/control.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300657 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../ModelSimWork/src/control.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/decoder5to32_flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/decoder5to32_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32_flow-decoder5to32_flow_arch " "Found design unit 1: decoder5to32_flow-decoder5to32_flow_arch" {  } { { "../ModelSimWork/src/decoder5to32_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/decoder5to32_flow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300732 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32_flow " "Found entity 1: decoder5to32_flow" {  } { { "../ModelSimWork/src/decoder5to32_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/decoder5to32_flow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300792 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/extender16bit_flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/extender16bit_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16bit_flow-extender16bit_flow_arch " "Found design unit 1: extender16bit_flow-extender16bit_flow_arch" {  } { { "../ModelSimWork/src/extender16bit_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/extender16bit_flow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300862 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16bit_flow " "Found entity 1: extender16bit_flow" {  } { { "../ModelSimWork/src/extender16bit_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/extender16bit_flow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300927 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300987 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437300987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437300987 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../ModelSimWork/src/mux.vhd " "Entity \"mux\" obtained from \"../ModelSimWork/src/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../ModelSimWork/src/mux.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1604437301052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "../ModelSimWork/src/mux.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301057 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../ModelSimWork/src/mux.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "../ModelSimWork/src/mux2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301122 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../ModelSimWork/src/mux2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_nbitto1_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_nbitto1_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nbit_nbitto1_struct-mux_nbit_nbitto1_struct_arch " "Found design unit 1: mux_nbit_nbitto1_struct-mux_nbit_nbitto1_struct_arch" {  } { { "../ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301187 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nbit_nbitto1_struct " "Found entity 1: mux_nbit_nbitto1_struct" {  } { { "../ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nbit_struct-mux_nbit_struct_arch " "Found design unit 1: mux_nbit_struct-mux_nbit_struct_arch" {  } { { "../ModelSimWork/src/mux_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301257 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nbit_struct " "Found entity 1: mux_nbit_struct" {  } { { "../ModelSimWork/src/mux_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/nandg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/nandg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nandg-dataflow " "Found design unit 1: nandg-dataflow" {  } { { "../ModelSimWork/src/nandg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/nandg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301322 ""} { "Info" "ISGN_ENTITY_NAME" "1 nandg " "Found entity 1: nandg" {  } { { "../ModelSimWork/src/nandg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/nandg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301382 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-pc_arch " "Found design unit 1: pc-pc_arch" {  } { { "../ModelSimWork/src/pc.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301442 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../ModelSimWork/src/pc.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/registerfile_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/registerfile_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile_nbit_struct-registerFile_nbit_struct_arch " "Found design unit 1: registerFile_nbit_struct-registerFile_nbit_struct_arch" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301507 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile_nbit_struct " "Found entity 1: registerFile_nbit_struct" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/register_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/register_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_nbit_struct-register_nbit_struct_arch " "Found design unit 1: register_nbit_struct-register_nbit_struct_arch" {  } { { "../ModelSimWork/src/register_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301577 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_nbit_struct " "Found entity 1: register_nbit_struct" {  } { { "../ModelSimWork/src/register_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/reverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/reverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse-Behavioral " "Found design unit 1: reverse-Behavioral" {  } { { "../ModelSimWork/src/reverse.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/reverse.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301637 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse " "Found entity 1: reverse" {  } { { "../ModelSimWork/src/reverse.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/reverse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/tb_controls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/tb_controls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Controls-behavior " "Found design unit 1: tb_Controls-behavior" {  } { { "../ModelSimWork/src/tb_Controls.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_Controls.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301702 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Controls " "Found entity 1: tb_Controls" {  } { { "../ModelSimWork/src/tb_Controls.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_Controls.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/tb_integrateddatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/tb_integrateddatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_IntegratedDatapath-behavior " "Found design unit 1: tb_IntegratedDatapath-behavior" {  } { { "../ModelSimWork/src/tb_IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_IntegratedDatapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301842 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_IntegratedDatapath " "Found entity 1: tb_IntegratedDatapath" {  } { { "../ModelSimWork/src/tb_IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_IntegratedDatapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301907 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604437301907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437301907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604437301967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWr MIPS_Processor.vhd(42) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(42): object \"s_RegWr\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301972 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrAddr MIPS_Processor.vhd(43) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(43): object \"s_RegWrAddr\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301972 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrData MIPS_Processor.vhd(44) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(44): object \"s_RegWrData\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301977 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(53) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301977 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func_select MIPS_Processor.vhd(69) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(69): object \"func_select\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301982 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nothingTwo MIPS_Processor.vhd(76) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(76): object \"nothingTwo\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301987 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nothing MIPS_Processor.vhd(77) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(77): object \"nothing\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301987 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_sum_bottom_10 MIPS_Processor.vhd(80) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(80): object \"ALU_sum_bottom_10\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301987 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IsUnsigned MIPS_Processor.vhd(118) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(118): object \"IsUnsigned\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437301992 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437302097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16bit_flow extender16bit_flow:extender " "Elaborating entity \"extender16bit_flow\" for hierarchy \"extender16bit_flow:extender\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "extender" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437302172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile_nbit_struct registerFile_nbit_struct:reg " "Elaborating entity \"registerFile_nbit_struct\" for hierarchy \"registerFile_nbit_struct:reg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "reg" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437302237 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ground registerFile_nbit_struct.vhd(45) " "VHDL Signal Declaration warning at registerFile_nbit_struct.vhd(45): used explicit default value for signal \"ground\" because signal was never assigned a value" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604437302242 "|MIPS_Processor|registerFile_nbit_struct:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32_flow registerFile_nbit_struct:reg\|decoder5to32_flow:inverter " "Elaborating entity \"decoder5to32_flow\" for hierarchy \"registerFile_nbit_struct:reg\|decoder5to32_flow:inverter\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "inverter" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437302402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 registerFile_nbit_struct:reg\|andg2:\\G1:0:and_j " "Elaborating entity \"andg2\" for hierarchy \"registerFile_nbit_struct:reg\|andg2:\\G1:0:and_j\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "\\G1:0:and_j" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437302467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nbit_struct registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:1:register_j " "Elaborating entity \"register_nbit_struct\" for hierarchy \"registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:1:register_j\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "\\G0:1:register_j" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437302577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:1:register_j\|dffg:\\G1:0:dff_i " "Elaborating entity \"dffg\" for hierarchy \"registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:1:register_j\|dffg:\\G1:0:dff_i\"" {  } { { "../ModelSimWork/src/register_nbit_struct.vhd" "\\G1:0:dff_i" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437302647 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Default dff.vhd(53) " "VHDL Process Statement warning at dff.vhd(53): signal \"i_Default\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604437302652 "|MIPS_Processor|registerFile_nbit_struct:reg|register_nbit_struct:\G0:1:register_j|dffg:\G1:0:dff_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nbit_nbitto1_struct registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt " "Elaborating entity \"mux_nbit_nbitto1_struct\" for hierarchy \"registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "mux_rt" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437304277 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "internal " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"internal\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1604437304382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nbit_struct registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i " "Elaborating entity \"mux_nbit_struct\" for hierarchy \"registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i\"" {  } { { "../ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" "\\G2_1:0:G2_2:0:mux_j_i" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437304467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i\|mux:\\G1:0:mux_i " "Elaborating entity \"mux\" for hierarchy \"registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i\|mux:\\G1:0:mux_i\"" {  } { { "../ModelSimWork/src/mux_nbit_struct.vhd" "\\G1:0:mux_i" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437304537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullALU FullALU:ALU " "Elaborating entity \"FullALU\" for hierarchy \"FullALU:ALU\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ALU" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437307822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_alu_ctl FullALU.vhd(30) " "Verilog HDL or VHDL warning at FullALU.vhd(30): object \"internal_alu_ctl\" assigned a value but never read" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307822 "|MIPS_Processor|FullALU:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_srl FullALU.vhd(42) " "Verilog HDL or VHDL warning at FullALU.vhd(42): object \"ctl_srl\" assigned a value but never read" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307827 "|MIPS_Processor|FullALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32Bit FullALU:ALU\|ALU32Bit:alu " "Elaborating entity \"ALU32Bit\" for hierarchy \"FullALU:ALU\|ALU32Bit:alu\"" {  } { { "../ModelSimWork/src/FullALU.vhd" "alu" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437307892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_and ALU32Bit.vhd(51) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(51): object \"ctl_and\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307897 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_or ALU32Bit.vhd(52) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(52): object \"ctl_or\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307897 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_xor ALU32Bit.vhd(53) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(53): object \"ctl_xor\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307897 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_nand ALU32Bit.vhd(54) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(54): object \"ctl_nand\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307902 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_nor ALU32Bit.vhd(55) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(55): object \"ctl_nor\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307902 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_add ALU32Bit.vhd(56) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(56): object \"ctl_add\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604437307902 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "internal_carry\[0\] ALU32Bit.vhd(148) " "Can't resolve multiple constant drivers for net \"internal_carry\[0\]\" at ALU32Bit.vhd(148)" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 148 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437307912 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ALU32Bit.vhd(129) " "Constant driver at ALU32Bit.vhd(129)" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 129 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437307917 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FullALU:ALU\|ALU32Bit:alu " "Can't elaborate user hierarchy \"FullALU:ALU\|ALU32Bit:alu\"" {  } { { "../ModelSimWork/src/FullALU.vhd" "alu" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 124 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604437307917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604437308627 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 03 15:01:48 2020 " "Processing ended: Tue Nov 03 15:01:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604437308627 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604437308627 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604437308627 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604437308627 ""}
