{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.453488",
   "Default View_TopLeft":"-924,2",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port axi_mig -pg 1 -lvl 5 -x 1570 -y 550 -defaultsOSRD
preplace port port-id_ram_a_req -pg 1 -lvl 0 -x -10 -y 1130 -defaultsOSRD
preplace port port-id_ram_a_rd_n -pg 1 -lvl 0 -x -10 -y 1160 -defaultsOSRD
preplace port port-id_ram_b_req_t -pg 1 -lvl 0 -x -10 -y 1190 -defaultsOSRD
preplace port port-id_reset_ui -pg 1 -lvl 0 -x -10 -y 650 -defaultsOSRD
preplace port port-id_cpu_wait_n -pg 1 -lvl 5 -x 1570 -y 1080 -defaultsOSRD
preplace port port-id_clk_peripheral_n -pg 1 -lvl 0 -x -10 -y 1220 -defaultsOSRD
preplace port port-id_clk_memory -pg 1 -lvl 0 -x -10 -y 680 -defaultsOSRD
preplace port port-id_clk_ui -pg 1 -lvl 0 -x -10 -y 710 -defaultsOSRD
preplace port port-id_memory_aresetn -pg 1 -lvl 0 -x -10 -y 620 -defaultsOSRD
preplace portBus ram_a_addr -pg 1 -lvl 0 -x -10 -y 1040 -defaultsOSRD
preplace portBus ram_b_addr -pg 1 -lvl 0 -x -10 -y 1070 -defaultsOSRD
preplace portBus ram_a_data -pg 1 -lvl 0 -x -10 -y 1100 -defaultsOSRD
preplace portBus data_a_o -pg 1 -lvl 5 -x 1570 -y 1020 -defaultsOSRD
preplace portBus data_b_o -pg 1 -lvl 5 -x 1570 -y 1050 -defaultsOSRD
preplace inst ram_input_0 -pg 1 -lvl 1 -x 220 -y 1140 -defaultsOSRD
preplace inst ram_a_write_0 -pg 1 -lvl 3 -x 1010 -y 1190 -defaultsOSRD
preplace inst ram_output_0 -pg 1 -lvl 4 -x 1410 -y 1050 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 3 -x 1010 -y 630 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 3 -x 1010 -y 750 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1410 -y 550 -defaultsOSRD
preplace inst ram_b_read_0 -pg 1 -lvl 3 -x 1010 -y 140 -defaultsOSRD
preplace inst ram_b_read_1 -pg 1 -lvl 3 -x 1010 -y 400 -defaultsOSRD
preplace inst ram_a_read_0 -pg 1 -lvl 3 -x 1010 -y 950 -defaultsOSRD
preplace inst bram_read_0 -pg 1 -lvl 2 -x 580 -y 780 -defaultsOSRD
preplace inst bram_write_0 -pg 1 -lvl 2 -x 580 -y 310 -defaultsOSRD
preplace inst bram_write_1 -pg 1 -lvl 2 -x 580 -y 530 -defaultsOSRD
preplace inst ram_reset_0 -pg 1 -lvl 1 -x 220 -y 650 -defaultsOSRD
preplace netloc Net1 1 1 3 430 410 810 540 1240
preplace netloc Net2 1 0 4 50 1010 390J 1080 730J 1090 NJ
preplace netloc S00_ACLK_1 1 0 4 30 740 410 190 790 280 1230
preplace netloc bram_read_0_addr0 1 2 1 710 80n
preplace netloc bram_read_0_addr1 1 2 1 750 340n
preplace netloc bram_read_0_data 1 2 2 720J 1070 1170
preplace netloc clk_ui_1 1 0 4 40 180 NJ 180 750J 270 1260
preplace netloc ram_a_addr_1 1 0 1 20J 1040n
preplace netloc ram_a_data_1 1 0 1 10J 1100n
preplace netloc ram_a_rd_n_1 1 0 1 10J 1150n
preplace netloc ram_a_read_0_data 1 3 1 1210 920n
preplace netloc ram_a_read_0_ready 1 3 1 1200 1000n
preplace netloc ram_a_req_1 1 0 1 NJ 1130
preplace netloc ram_a_write_0_ready 1 3 1 1260 1050n
preplace netloc ram_a_write_0_write_addr 1 2 2 830 820 1190
preplace netloc ram_a_write_0_write_data 1 2 2 840 830 1180
preplace netloc ram_a_write_0_write_signal 1 2 2 850 1080 1170
preplace netloc ram_b_addr_1 1 0 1 10J 1070n
preplace netloc ram_b_read_0_cache 1 1 3 430 10 NJ 10 1260
preplace netloc ram_b_read_0_caddr 1 1 3 450 20 NJ 20 1230
preplace netloc ram_b_read_0_cready 1 1 3 440 210 820J 260 1230
preplace netloc ram_b_read_1_cache 1 1 3 440 420 770J 530 1190
preplace netloc ram_b_read_1_caddr 1 1 3 450 430 760J 520 1170
preplace netloc ram_b_read_1_cready 1 1 3 450 630 730J 550 1180
preplace netloc ram_b_req_t_1 1 0 1 20J 1170n
preplace netloc ram_input_0_ram_a_addr_reg 1 1 2 NJ 1150 820
preplace netloc ram_input_0_ram_a_data_reg 1 1 2 NJ 1190 N
preplace netloc ram_input_0_ram_b_addr_reg 1 1 1 420 750n
preplace netloc ram_input_0_re_a 1 1 2 410J 1070 710
preplace netloc ram_input_0_re_b 1 1 2 400 200 800
preplace netloc ram_input_0_we_a 1 1 2 NJ 1090 710
preplace netloc ram_output_0_data_a_o 1 4 1 1550J 1020n
preplace netloc ram_output_0_data_b_o 1 4 1 NJ 1050
preplace netloc ram_output_0_wait_a_n 1 4 1 1550J 1070n
preplace netloc ram_reset_0_aresetn_ui 1 1 3 NJ 640 720J 560 1250
preplace netloc reset_ui_1 1 0 1 50J 640n
preplace netloc memory_aresetn_1 1 0 1 NJ 620
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 NJ 550
preplace netloc bram_read_0_bram0 1 2 1 730 640n
preplace netloc bram_read_0_bram1 1 2 1 N 760
preplace netloc bram_write_0_bram 1 2 1 780 310n
preplace netloc bram_write_1_bram 1 2 1 740 530n
preplace netloc ram_a_read_0_interface_aximm 1 3 1 1200 420n
preplace netloc ram_a_write_0_interface_aximm 1 3 1 1220 400n
preplace netloc ram_b_read_0_interface_aximm 1 3 1 1270 90n
preplace netloc ram_b_read_1_interface_aximm 1 3 1 1250 350n
levelinfo -pg 1 -10 220 580 1010 1410 1570
pagesize -pg 1 -db -bbox -sgen -170 0 1710 1290
"
}
0
