{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481762150407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481762150422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 19:35:50 2016 " "Processing started: Wed Dec 14 19:35:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481762150422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762150422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioOutputTest -c AudioOutputTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioOutputTest -c AudioOutputTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762150422 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1481762151188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclocker/synthesis/audioclocker.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclocker/synthesis/audioclocker.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClocker " "Found entity 1: AudioClocker" {  } { { "AudioClocker/synthesis/AudioClocker.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclocker/synthesis/audioclocker.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclocker/synthesis/audioclocker.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClocker " "Found entity 1: AudioClocker" {  } { { "AudioClocker/synthesis/AudioClocker.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclocker/synthesis/submodules/audioclocker_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclocker/synthesis/submodules/audioclocker_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClocker_audio_pll_0 " "Found entity 1: AudioClocker_audio_pll_0" {  } { { "AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "AudioClocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclocker/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclocker/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "AudioClocker/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiooutputtest.v 1 1 " "Found 1 design units, including 1 entities, in source file audiooutputtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioOutputTest " "Found entity 1: AudioOutputTest" {  } { { "AudioOutputTest.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/i2c.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file output7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output7Seg " "Found entity 1: output7Seg" {  } { { "output7Seg.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output7Seg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AudioInit.v(52) " "Verilog HDL information at AudioInit.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "AudioInit.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioInit.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481762163218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioinit.v 1 1 " "Found 1 design units, including 1 entities, in source file audioinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioInit " "Found entity 1: AudioInit" {  } { { "AudioInit.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioInit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE AudioDac.v(11) " "Verilog HDL Declaration information at AudioDac.v(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "AudioDac.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioDac.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481762163234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiodac.v 1 1 " "Found 1 design units, including 1 entities, in source file audiodac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioDAC " "Found entity 1: AudioDAC" {  } { { "AudioDac.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioDac.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE AudioADC.v(11) " "Verilog HDL Declaration information at AudioADC.v(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "AudioADC.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioADC.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481762163234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioadc.v 1 1 " "Found 1 design units, including 1 entities, in source file audioadc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioADC " "Found entity 1: AudioADC" {  } { { "AudioADC.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioADC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/visualizer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/visualizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Visualizer " "Found entity 1: Visualizer" {  } { { "output_files/Visualizer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Visualizer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/echo.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Echo " "Found entity 1: Echo" {  } { { "output_files/Echo.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambo.v 1 1 " "Found 1 design units, including 1 entities, in source file rambo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rambo " "Found entity 1: Rambo" {  } { { "Rambo.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpassfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpassfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowPassFilter " "Found entity 1: LowPassFilter" {  } { { "LowPassFilter.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpassfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file highpassfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HighPassFilter " "Found entity 1: HighPassFilter" {  } { { "HighPassFilter.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioOutputTest " "Elaborating entity \"AudioOutputTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481762163359 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudioOutputTest.v(272) " "Verilog HDL Case Statement information at AudioOutputTest.v(272): all case item expressions in this case statement are onehot" {  } { { "AudioOutputTest.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 272 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1481762163375 "|AudioOutputTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClocker AudioClocker:myAudioClocker " "Elaborating entity \"AudioClocker\" for hierarchy \"AudioClocker:myAudioClocker\"" {  } { { "AudioOutputTest.v" "myAudioClocker" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClocker_audio_pll_0 AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0 " "Elaborating entity \"AudioClocker_audio_pll_0\" for hierarchy \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\"" {  } { { "AudioClocker/synthesis/AudioClocker.v" "audio_pll_0" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\"" {  } { { "AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" "audio_pll" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "AudioClocker/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "AudioClocker/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163500 ""}  } { { "AudioClocker/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481762163500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altpll_dkb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" "reset_from_locked" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:sw0D " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:sw0D\"" {  } { { "AudioOutputTest.v" "sw0D" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioInit AudioInit:myAudioInit " "Elaborating entity \"AudioInit\" for hierarchy \"AudioInit:myAudioInit\"" {  } { { "AudioOutputTest.v" "myAudioInit" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AudioInit:myAudioInit\|i2c:myI2c " "Elaborating entity \"i2c\" for hierarchy \"AudioInit:myAudioInit\|i2c:myI2c\"" {  } { { "AudioInit.v" "myI2c" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioInit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioDAC AudioDAC:myDAC " "Elaborating entity \"AudioDAC\" for hierarchy \"AudioDAC:myDAC\"" {  } { { "AudioOutputTest.v" "myDAC" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163641 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudioDac.v(43) " "Verilog HDL Case Statement information at AudioDac.v(43): all case item expressions in this case statement are onehot" {  } { { "AudioDac.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioDac.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1481762163641 "|AudioOutputTest|AudioDAC:myDAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioADC AudioADC:myADC " "Elaborating entity \"AudioADC\" for hierarchy \"AudioADC:myADC\"" {  } { { "AudioOutputTest.v" "myADC" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163656 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudioADC.v(46) " "Verilog HDL Case Statement information at AudioADC.v(46): all case item expressions in this case statement are onehot" {  } { { "AudioADC.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioADC.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1481762163656 "|AudioOutputTest|AudioADC:myADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Visualizer Visualizer:myVisual1 " "Elaborating entity \"Visualizer\" for hierarchy \"Visualizer:myVisual1\"" {  } { { "AudioOutputTest.v" "myVisual1" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Visualizer.v(23) " "Verilog HDL assignment warning at Visualizer.v(23): truncated value with size 32 to match size of target (16)" {  } { { "output_files/Visualizer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Visualizer.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481762163672 "|AudioOutputTest|Visualizer:myVisual1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Echo Echo:myEcho1 " "Elaborating entity \"Echo\" for hierarchy \"Echo:myEcho1\"" {  } { { "AudioOutputTest.v" "myEcho1" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leftAudio Echo.v(176) " "Verilog HDL or VHDL warning at Echo.v(176): object \"leftAudio\" assigned a value but never read" {  } { { "output_files/Echo.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481762163687 "|AudioOutputTest|Echo:myEcho1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rightAudio Echo.v(180) " "Verilog HDL or VHDL warning at Echo.v(180): object \"rightAudio\" assigned a value but never read" {  } { { "output_files/Echo.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481762163687 "|AudioOutputTest|Echo:myEcho1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Echo.v(62) " "Verilog HDL Case Statement information at Echo.v(62): all case item expressions in this case statement are onehot" {  } { { "output_files/Echo.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1481762163687 "|AudioOutputTest|Echo:myEcho1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rambo Echo:myEcho1\|Rambo:myRam " "Elaborating entity \"Rambo\" for hierarchy \"Echo:myEcho1\|Rambo:myRam\"" {  } { { "output_files/Echo.v" "myRam" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\"" {  } { { "Rambo.v" "altsyncram_component" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\"" {  } { { "Rambo.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762163812 ""}  } { { "Rambo.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481762163812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qkf1 " "Found entity 1: altsyncram_qkf1" {  } { { "db/altsyncram_qkf1.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762163890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762163890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qkf1 Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated " "Elaborating entity \"altsyncram_qkf1\" for hierarchy \"Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762163890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762164000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762164000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_qkf1.tdf" "decode3" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762164000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762164062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762164062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_qkf1.tdf" "rden_decode" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762164062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762164125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762164125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"Echo:myEcho1\|Rambo:myRam\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_qkf1.tdf" "mux2" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762164125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowPassFilter LowPassFilter:lowPassFilter " "Elaborating entity \"LowPassFilter\" for hierarchy \"LowPassFilter:lowPassFilter\"" {  } { { "AudioOutputTest.v" "lowPassFilter" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762164140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighPassFilter HighPassFilter:highPassFilter " "Elaborating entity \"HighPassFilter\" for hierarchy \"HighPassFilter:highPassFilter\"" {  } { { "AudioOutputTest.v" "highPassFilter" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762164156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output7Seg output7Seg:my7 " "Elaborating entity \"output7Seg\" for hierarchy \"output7Seg:my7\"" {  } { { "AudioOutputTest.v" "my7" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762164172 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "AudioClocker/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1481762164250 "|AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_ci41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ci41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_ci41 " "Found entity 1: sld_ela_trigger_flow_sel_ci41" {  } { { "db/sld_ela_trigger_flow_sel_ci41.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/sld_ela_trigger_flow_sel_ci41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762165875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762165875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762166000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762166000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mt14 " "Found entity 1: altsyncram_mt14" {  } { { "db/altsyncram_mt14.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_mt14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762166438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762166438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762166656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762166656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762166765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762166765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762166907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762166907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762167015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762167015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762167063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762167063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762167140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762167140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762167203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762167203 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762167797 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481762167984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.12.14.19:36:13 Progress: Loading sld00c3b5c4/alt_sld_fab_wrapper_hw.tcl " "2016.12.14.19:36:13 Progress: Loading sld00c3b5c4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762173265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762175999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762176140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762177743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762177884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762178024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762178181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762178196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762178196 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481762178900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00c3b5c4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld00c3b5c4/alt_sld_fab.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762179181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762179181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762179290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762179290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762179305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762179305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762179399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762179399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762179524 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762179524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762179524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762179618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762179618 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LowPassFilter:lowPassFilter\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LowPassFilter:lowPassFilter\|Div2\"" {  } { { "LowPassFilter.v" "Div2" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:highPassFilter\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:highPassFilter\|Div3\"" {  } { { "HighPassFilter.v" "Div3" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:highPassFilter\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:highPassFilter\|Div2\"" {  } { { "HighPassFilter.v" "Div2" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LowPassFilter:lowPassFilter\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LowPassFilter:lowPassFilter\|Div3\"" {  } { { "LowPassFilter.v" "Div3" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:myHighPass2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:myHighPass2\|Div3\"" {  } { { "HighPassFilter.v" "Div3" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:myHighPass2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:myHighPass2\|Div2\"" {  } { { "HighPassFilter.v" "Div2" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:highPassFilter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:highPassFilter\|Div1\"" {  } { { "HighPassFilter.v" "Div1" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:highPassFilter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:highPassFilter\|Div0\"" {  } { { "HighPassFilter.v" "Div0" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LowPassFilter:lowPassFilter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LowPassFilter:lowPassFilter\|Div0\"" {  } { { "LowPassFilter.v" "Div0" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LowPassFilter:lowPassFilter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LowPassFilter:lowPassFilter\|Div1\"" {  } { { "LowPassFilter.v" "Div1" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:myHighPass2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:myHighPass2\|Div1\"" {  } { { "HighPassFilter.v" "Div1" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighPassFilter:myHighPass2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighPassFilter:myHighPass2\|Div0\"" {  } { { "HighPassFilter.v" "Div0" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481762184118 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1481762184118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LowPassFilter:lowPassFilter\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"LowPassFilter:lowPassFilter\|lpm_divide:Div2\"" {  } { { "LowPassFilter.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762184196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LowPassFilter:lowPassFilter\|lpm_divide:Div2 " "Instantiated megafunction \"LowPassFilter:lowPassFilter\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184196 ""}  } { { "LowPassFilter.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481762184196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HighPassFilter:highPassFilter\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"HighPassFilter:highPassFilter\|lpm_divide:Div3\"" {  } { { "HighPassFilter.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762184586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HighPassFilter:highPassFilter\|lpm_divide:Div3 " "Instantiated megafunction \"HighPassFilter:highPassFilter\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481762184586 ""}  } { { "HighPassFilter.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481762184586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n0p " "Found entity 1: lpm_divide_n0p" {  } { { "db/lpm_divide_n0p.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_divide_n0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/abs_divider_ibg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0v9 " "Found entity 1: lpm_abs_0v9" {  } { { "db/lpm_abs_0v9.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_0v9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481762184790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762184790 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "192 " "Ignored 192 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "192 " "Ignored 192 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1481762186196 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1481762186196 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw1D\|out Debouncer:sw1D\|out~_emulated Debouncer:sw1D\|out~1 " "Register \"Debouncer:sw1D\|out\" is converted into an equivalent circuit using register \"Debouncer:sw1D\|out~_emulated\" and latch \"Debouncer:sw1D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw1D|out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw4D\|out Debouncer:sw4D\|out~_emulated Debouncer:sw4D\|out~1 " "Register \"Debouncer:sw4D\|out\" is converted into an equivalent circuit using register \"Debouncer:sw4D\|out~_emulated\" and latch \"Debouncer:sw4D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw4D|out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw5D\|out Debouncer:sw5D\|out~_emulated Debouncer:sw5D\|out~1 " "Register \"Debouncer:sw5D\|out\" is converted into an equivalent circuit using register \"Debouncer:sw5D\|out~_emulated\" and latch \"Debouncer:sw5D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw5D|out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw3D\|out Debouncer:sw3D\|out~_emulated Debouncer:sw3D\|out~1 " "Register \"Debouncer:sw3D\|out\" is converted into an equivalent circuit using register \"Debouncer:sw3D\|out~_emulated\" and latch \"Debouncer:sw3D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw3D|out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw2D\|out Debouncer:sw2D\|out~_emulated Debouncer:sw2D\|out~1 " "Register \"Debouncer:sw2D\|out\" is converted into an equivalent circuit using register \"Debouncer:sw2D\|out~_emulated\" and latch \"Debouncer:sw2D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw2D|out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw1D\|lastInp Debouncer:sw1D\|lastInp~_emulated Debouncer:sw1D\|out~1 " "Register \"Debouncer:sw1D\|lastInp\" is converted into an equivalent circuit using register \"Debouncer:sw1D\|lastInp~_emulated\" and latch \"Debouncer:sw1D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw1D|lastInp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw0D\|out Debouncer:sw0D\|out~_emulated Debouncer:sw0D\|out~1 " "Register \"Debouncer:sw0D\|out\" is converted into an equivalent circuit using register \"Debouncer:sw0D\|out~_emulated\" and latch \"Debouncer:sw0D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw0D|out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw4D\|lastInp Debouncer:sw4D\|lastInp~_emulated Debouncer:sw4D\|out~1 " "Register \"Debouncer:sw4D\|lastInp\" is converted into an equivalent circuit using register \"Debouncer:sw4D\|lastInp~_emulated\" and latch \"Debouncer:sw4D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw4D|lastInp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw5D\|lastInp Debouncer:sw5D\|lastInp~_emulated Debouncer:sw5D\|out~1 " "Register \"Debouncer:sw5D\|lastInp\" is converted into an equivalent circuit using register \"Debouncer:sw5D\|lastInp~_emulated\" and latch \"Debouncer:sw5D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw5D|lastInp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw3D\|lastInp Debouncer:sw3D\|lastInp~_emulated Debouncer:sw3D\|out~1 " "Register \"Debouncer:sw3D\|lastInp\" is converted into an equivalent circuit using register \"Debouncer:sw3D\|lastInp~_emulated\" and latch \"Debouncer:sw3D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw3D|lastInp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw2D\|lastInp Debouncer:sw2D\|lastInp~_emulated Debouncer:sw2D\|out~1 " "Register \"Debouncer:sw2D\|lastInp\" is converted into an equivalent circuit using register \"Debouncer:sw2D\|lastInp~_emulated\" and latch \"Debouncer:sw2D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw2D|lastInp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Debouncer:sw0D\|lastInp Debouncer:sw0D\|lastInp~_emulated Debouncer:sw0D\|out~1 " "Register \"Debouncer:sw0D\|lastInp\" is converted into an equivalent circuit using register \"Debouncer:sw0D\|lastInp~_emulated\" and latch \"Debouncer:sw0D\|out~1\"" {  } { { "Debouncer.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481762186244 "|AudioOutputTest|Debouncer:sw0D|lastInp"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1481762186244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762187852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481762189899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/AudioOutputTest.map.smsg " "Generated suppressed messages file C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/AudioOutputTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762190414 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 35 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1481762191821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481762191915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481762191915 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"AudioClocker:myAudioClocker\|AudioClocker_audio_pll_0:audio_pll_0\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altpll_dkb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "AudioClocker/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v" 34 0 0 } } { "AudioClocker/synthesis/AudioClocker.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v" 18 0 0 } } { "AudioOutputTest.v" "" { Text "C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v" 42 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1481762192039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4989 " "Implemented 4989 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481762192274 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481762192274 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1481762192274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4806 " "Implemented 4806 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481762192274 ""} { "Info" "ICUT_CUT_TM_RAMS" "129 " "Implemented 129 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481762192274 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1481762192274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481762192274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481762192336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 19:36:32 2016 " "Processing ended: Wed Dec 14 19:36:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481762192336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481762192336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481762192336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481762192336 ""}
