[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DoubleLoop/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<144> s<143> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<17> s<3> l<2:1> el<2:7>
n<constpower> u<3> t<StringConst> p<17> s<16> l<2:8> el<2:18>
n<ys> u<4> t<StringConst> p<7> s<6> l<2:19> el<2:21>
n<> u<5> t<Constant_bit_select> p<6> l<2:21> el<2:21>
n<> u<6> t<Constant_select> p<7> c<5> l<2:21> el<2:21>
n<> u<7> t<Port_reference> p<8> c<4> l<2:19> el<2:21>
n<> u<8> t<Port_expression> p<9> c<7> l<2:19> el<2:21>
n<> u<9> t<Port> p<16> c<8> s<15> l<2:19> el<2:21>
n<yu> u<10> t<StringConst> p<13> s<12> l<2:23> el<2:25>
n<> u<11> t<Constant_bit_select> p<12> l<2:25> el<2:25>
n<> u<12> t<Constant_select> p<13> c<11> l<2:25> el<2:25>
n<> u<13> t<Port_reference> p<14> c<10> l<2:23> el<2:25>
n<> u<14> t<Port_expression> p<15> c<13> l<2:23> el<2:25>
n<> u<15> t<Port> p<16> c<14> l<2:23> el<2:25>
n<> u<16> t<List_of_ports> p<17> c<9> l<2:18> el<2:26>
n<> u<17> t<Module_nonansi_header> p<141> c<2> s<35> l<2:1> el<2:27>
n<2> u<18> t<IntConst> p<19> l<4:9> el<4:10>
n<> u<19> t<Primary_literal> p<20> c<18> l<4:9> el<4:10>
n<> u<20> t<Constant_primary> p<21> c<19> l<4:9> el<4:10>
n<> u<21> t<Constant_expression> p<26> c<20> s<25> l<4:9> el<4:10>
n<0> u<22> t<IntConst> p<23> l<4:11> el<4:12>
n<> u<23> t<Primary_literal> p<24> c<22> l<4:11> el<4:12>
n<> u<24> t<Constant_primary> p<25> c<23> l<4:11> el<4:12>
n<> u<25> t<Constant_expression> p<26> c<24> l<4:11> el<4:12>
n<> u<26> t<Constant_range> p<27> c<21> l<4:9> el<4:12>
n<> u<27> t<Packed_dimension> p<28> c<26> l<4:8> el<4:13>
n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<4:8> el<4:13>
n<> u<29> t<Net_port_type> p<33> c<28> s<32> l<4:8> el<4:13>
n<ys> u<30> t<StringConst> p<32> s<31> l<4:14> el<4:16>
n<yu> u<31> t<StringConst> p<32> l<4:18> el<4:20>
n<> u<32> t<List_of_port_identifiers> p<33> c<30> l<4:14> el<4:20>
n<> u<33> t<Output_declaration> p<34> c<29> l<4:1> el<4:20>
n<> u<34> t<Port_declaration> p<35> c<33> l<4:1> el<4:20>
n<> u<35> t<Module_item> p<141> c<34> s<44> l<4:1> el<4:21>
n<i> u<36> t<StringConst> p<38> s<37> l<6:8> el<6:9>
n<j> u<37> t<StringConst> p<38> l<6:11> el<6:12>
n<> u<38> t<Identifier_list> p<39> c<36> l<6:8> el<6:12>
n<> u<39> t<Genvar_declaration> p<40> c<38> l<6:1> el<6:13>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<6:1> el<6:13>
n<> u<41> t<Module_common_item> p<42> c<40> l<6:1> el<6:13>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<6:1> el<6:13>
n<> u<43> t<Non_port_module_item> p<44> c<42> l<6:1> el<6:13>
n<> u<44> t<Module_item> p<141> c<43> s<139> l<6:1> el<6:13>
n<i> u<45> t<StringConst> p<50> s<49> l<9:7> el<9:8>
n<0> u<46> t<IntConst> p<47> l<9:11> el<9:12>
n<> u<47> t<Primary_literal> p<48> c<46> l<9:11> el<9:12>
n<> u<48> t<Constant_primary> p<49> c<47> l<9:11> el<9:12>
n<> u<49> t<Constant_expression> p<50> c<48> l<9:11> el<9:12>
n<> u<50> t<Genvar_initialization> p<132> c<45> s<60> l<9:7> el<9:12>
n<i> u<51> t<StringConst> p<52> l<9:14> el<9:15>
n<> u<52> t<Primary_literal> p<53> c<51> l<9:14> el<9:15>
n<> u<53> t<Constant_primary> p<54> c<52> l<9:14> el<9:15>
n<> u<54> t<Constant_expression> p<60> c<53> s<59> l<9:14> el<9:15>
n<2> u<55> t<IntConst> p<56> l<9:18> el<9:19>
n<> u<56> t<Primary_literal> p<57> c<55> l<9:18> el<9:19>
n<> u<57> t<Constant_primary> p<58> c<56> l<9:18> el<9:19>
n<> u<58> t<Constant_expression> p<60> c<57> l<9:18> el<9:19>
n<> u<59> t<BinOp_Less> p<60> s<58> l<9:16> el<9:17>
n<> u<60> t<Constant_expression> p<132> c<54> s<73> l<9:14> el<9:19>
n<i> u<61> t<StringConst> p<73> s<62> l<9:21> el<9:22>
n<> u<62> t<AssignOp_Assign> p<73> s<72> l<9:23> el<9:24>
n<i> u<63> t<StringConst> p<64> l<9:25> el<9:26>
n<> u<64> t<Primary_literal> p<65> c<63> l<9:25> el<9:26>
n<> u<65> t<Constant_primary> p<66> c<64> l<9:25> el<9:26>
n<> u<66> t<Constant_expression> p<72> c<65> s<71> l<9:25> el<9:26>
n<1> u<67> t<IntConst> p<68> l<9:27> el<9:28>
n<> u<68> t<Primary_literal> p<69> c<67> l<9:27> el<9:28>
n<> u<69> t<Constant_primary> p<70> c<68> l<9:27> el<9:28>
n<> u<70> t<Constant_expression> p<72> c<69> l<9:27> el<9:28>
n<> u<71> t<BinOp_Plus> p<72> s<70> l<9:26> el<9:27>
n<> u<72> t<Constant_expression> p<73> c<66> l<9:25> el<9:28>
n<> u<73> t<Genvar_iteration> p<132> c<61> s<131> l<9:21> el<9:28>
n<j> u<74> t<StringConst> p<79> s<78> l<10:7> el<10:8>
n<0> u<75> t<IntConst> p<76> l<10:11> el<10:12>
n<> u<76> t<Primary_literal> p<77> c<75> l<10:11> el<10:12>
n<> u<77> t<Constant_primary> p<78> c<76> l<10:11> el<10:12>
n<> u<78> t<Constant_expression> p<79> c<77> l<10:11> el<10:12>
n<> u<79> t<Genvar_initialization> p<128> c<74> s<89> l<10:7> el<10:12>
n<j> u<80> t<StringConst> p<81> l<10:14> el<10:15>
n<> u<81> t<Primary_literal> p<82> c<80> l<10:14> el<10:15>
n<> u<82> t<Constant_primary> p<83> c<81> l<10:14> el<10:15>
n<> u<83> t<Constant_expression> p<89> c<82> s<88> l<10:14> el<10:15>
n<2> u<84> t<IntConst> p<85> l<10:18> el<10:19>
n<> u<85> t<Primary_literal> p<86> c<84> l<10:18> el<10:19>
n<> u<86> t<Constant_primary> p<87> c<85> l<10:18> el<10:19>
n<> u<87> t<Constant_expression> p<89> c<86> l<10:18> el<10:19>
n<> u<88> t<BinOp_Less> p<89> s<87> l<10:16> el<10:17>
n<> u<89> t<Constant_expression> p<128> c<83> s<102> l<10:14> el<10:19>
n<j> u<90> t<StringConst> p<102> s<91> l<10:21> el<10:22>
n<> u<91> t<AssignOp_Assign> p<102> s<101> l<10:23> el<10:24>
n<j> u<92> t<StringConst> p<93> l<10:25> el<10:26>
n<> u<93> t<Primary_literal> p<94> c<92> l<10:25> el<10:26>
n<> u<94> t<Constant_primary> p<95> c<93> l<10:25> el<10:26>
n<> u<95> t<Constant_expression> p<101> c<94> s<100> l<10:25> el<10:26>
n<1> u<96> t<IntConst> p<97> l<10:27> el<10:28>
n<> u<97> t<Primary_literal> p<98> c<96> l<10:27> el<10:28>
n<> u<98> t<Constant_primary> p<99> c<97> l<10:27> el<10:28>
n<> u<99> t<Constant_expression> p<101> c<98> l<10:27> el<10:28>
n<> u<100> t<BinOp_Plus> p<101> s<99> l<10:26> el<10:27>
n<> u<101> t<Constant_expression> p<102> c<95> l<10:25> el<10:28>
n<> u<102> t<Genvar_iteration> p<128> c<90> s<127> l<10:21> el<10:28>
n<W> u<103> t<StringConst> p<126> s<124> l<10:36> el<10:37>
n<ys> u<104> t<StringConst> p<105> l<11:10> el<11:12>
n<> u<105> t<Ps_or_hierarchical_identifier> p<108> c<104> s<107> l<11:10> el<11:12>
n<> u<106> t<Constant_bit_select> p<107> l<11:12> el<11:12>
n<> u<107> t<Constant_select> p<108> c<106> l<11:12> el<11:12>
n<> u<108> t<Net_lvalue> p<119> c<105> s<118> l<11:10> el<11:12>
n<i> u<109> t<StringConst> p<110> l<11:14> el<11:15>
n<> u<110> t<Primary_literal> p<111> c<109> l<11:14> el<11:15>
n<> u<111> t<Primary> p<112> c<110> l<11:14> el<11:15>
n<> u<112> t<Expression> p<118> c<111> s<117> l<11:14> el<11:15>
n<j> u<113> t<StringConst> p<114> l<11:18> el<11:19>
n<> u<114> t<Primary_literal> p<115> c<113> l<11:18> el<11:19>
n<> u<115> t<Primary> p<116> c<114> l<11:18> el<11:19>
n<> u<116> t<Expression> p<118> c<115> l<11:18> el<11:19>
n<> u<117> t<BinOp_Plus> p<118> s<116> l<11:16> el<11:17>
n<> u<118> t<Expression> p<119> c<112> l<11:14> el<11:19>
n<> u<119> t<Net_assignment> p<120> c<108> l<11:10> el<11:19>
n<> u<120> t<List_of_net_assignments> p<121> c<119> l<11:10> el<11:19>
n<> u<121> t<Continuous_assign> p<122> c<120> l<11:3> el<11:20>
n<> u<122> t<Module_common_item> p<123> c<121> l<11:3> el<11:20>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<11:3> el<11:20>
n<> u<124> t<Generate_item> p<126> c<123> s<125> l<11:3> el<11:20>
n<> u<125> t<END> p<126> l<13:2> el<13:5>
n<> u<126> t<Generate_begin_end_block> p<127> c<103> l<10:30> el<13:5>
n<> u<127> t<Generate_item> p<128> c<126> l<10:30> el<13:5>
n<> u<128> t<Loop_generate_construct> p<129> c<79> l<10:2> el<13:5>
n<> u<129> t<Module_common_item> p<130> c<128> l<10:2> el<13:5>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<10:2> el<13:5>
n<> u<131> t<Generate_item> p<132> c<130> l<10:2> el<13:5>
n<> u<132> t<Loop_generate_construct> p<133> c<50> l<9:2> el<13:5>
n<> u<133> t<Module_common_item> p<134> c<132> l<9:2> el<13:5>
n<> u<134> t<Module_or_generate_item> p<135> c<133> l<9:2> el<13:5>
n<> u<135> t<Generate_item> p<137> c<134> s<136> l<9:2> el<13:5>
n<> u<136> t<ENDGENERATE> p<137> l<15:1> el<15:12>
n<> u<137> t<Generate_region> p<138> c<135> l<8:1> el<15:12>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<8:1> el<15:12>
n<> u<139> t<Module_item> p<141> c<138> s<140> l<8:1> el<15:12>
n<> u<140> t<ENDMODULE> p<141> l<17:1> el<17:10>
n<> u<141> t<Module_declaration> p<142> c<17> l<2:1> el<17:10>
n<> u<142> t<Description> p<143> c<141> l<2:1> el<17:10>
n<> u<143> t<Source_text> p<144> c<142> l<2:1> el<17:10>
n<> u<144> t<Top_level_rule> c<1> l<2:1> el<60:3>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:1: No timescale set for "constpower".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:1: Compile module "work@constpower".

[NTE:CP0309] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:19: Implicit port type (wire) for "ys",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:2: Compile generate block "work@constpower.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower.genblk1[0].W[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower.genblk1[0].W[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:2: Compile generate block "work@constpower.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower.genblk1[1].W[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:10:30: Compile generate block "work@constpower.genblk1[1].W[1]".

[NTE:EL0503] ${SURELOG_DIR}/tests/DoubleLoop/dut.sv:2:1: Top level module "work@constpower".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              62
cont_assign                                            8
design                                                 1
gen_region                                             1
gen_scope                                             10
gen_scope_array                                       10
int_typespec                                           8
logic_net                                              4
logic_typespec                                         4
module_inst                                            5
operation                                             17
param_assign                                           4
parameter                                              8
port                                                   4
range                                                  6
ref_obj                                               28
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              62
cont_assign                                           12
design                                                 1
gen_region                                             1
gen_scope                                             14
gen_scope_array                                       14
int_typespec                                           8
logic_net                                              4
logic_typespec                                         4
module_inst                                            5
operation                                             17
param_assign                                           8
parameter                                              8
port                                                   6
range                                                  6
ref_obj                                               34
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DoubleLoop/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@constpower)
|vpiElaborated:1
|vpiName:work@constpower
|uhdmallModules:
\_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiParent:
  \_design: (work@constpower)
  |vpiFullName:work@constpower
  |vpiDefName:work@constpower
  |vpiNet:
  \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:ys
    |vpiFullName:work@constpower.ys
  |vpiNet:
  \_logic_net: (work@constpower.yu), line:2:23, endln:2:25
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:yu
    |vpiFullName:work@constpower.yu
  |vpiPort:
  \_port: (ys), line:2:19, endln:2:21
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower.ys.ys), line:2:19, endln:2:21
      |vpiParent:
      \_port: (ys), line:2:19, endln:2:21
      |vpiName:ys
      |vpiFullName:work@constpower.ys.ys
      |vpiActual:
      \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (yu), line:2:23, endln:2:25
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower.yu.yu), line:2:23, endln:2:25
      |vpiParent:
      \_port: (yu), line:2:23, endln:2:25
      |vpiName:yu
      |vpiFullName:work@constpower.yu.yu
      |vpiActual:
      \_logic_net: (work@constpower.yu), line:2:23, endln:2:25
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiStmt:
    \_begin: (work@constpower)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@constpower
|uhdmtopModules:
\_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiName:work@constpower
  |vpiDefName:work@constpower
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiTypespec:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ys
    |vpiFullName:work@constpower.ys
  |vpiNet:
  \_logic_net: (work@constpower.yu), line:2:23, endln:2:25
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiTypespec:
    \_logic_typespec: , line:4:8, endln:4:13
    |vpiName:yu
    |vpiFullName:work@constpower.yu
  |vpiTopModule:1
  |vpiPort:
  \_port: (ys), line:2:19, endln:2:21
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:ys
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower.ys), line:2:19, endln:2:21
      |vpiParent:
      \_port: (ys), line:2:19, endln:2:21
      |vpiName:ys
      |vpiFullName:work@constpower.ys
      |vpiActual:
      \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiParent:
        \_logic_typespec: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiPort:
  \_port: (yu), line:2:23, endln:2:25
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:yu
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@constpower.yu), line:2:23, endln:2:25
      |vpiParent:
      \_port: (yu), line:2:23, endln:2:25
      |vpiName:yu
      |vpiFullName:work@constpower.yu
      |vpiActual:
      \_logic_net: (work@constpower.yu), line:2:23, endln:2:25
    |vpiTypedef:
    \_logic_typespec: , line:4:8, endln:4:13
    |vpiInstance:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower.W[0]), line:10:30, endln:13:5
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:W[0]
    |vpiFullName:work@constpower.W[0]
    |vpiGenScope:
    \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
      |vpiParent:
      \_gen_scope_array: (work@constpower.W[0]), line:10:30, endln:13:5
      |vpiFullName:work@constpower.W[0]
      |vpiParameter:
      \_parameter: (work@constpower.W[0].i), line:9:0
        |vpiParent:
        \_param_assign: 
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower.W[0].i
      |vpiParameter:
      \_parameter: (work@constpower.W[0].j), line:10:0
        |vpiParent:
        \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@constpower.W[0].j
      |vpiParamAssign:
      \_param_assign: 
        |vpiParent:
        \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |UINT:0
        |vpiLhs:
        \_parameter: (work@constpower.W[0].i), line:9:0
      |vpiContAssign:
      \_cont_assign: , line:11:10, endln:11:19
        |vpiParent:
        \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |vpiDecompile:0
          |vpiSize:3
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@constpower.W[0].ys), line:11:10, endln:11:12
          |vpiParent:
          \_cont_assign: , line:11:10, endln:11:19
          |vpiName:ys
          |vpiFullName:work@constpower.W[0].ys
          |vpiActual:
          \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower.W[1]), line:10:30, endln:13:5
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:W[1]
    |vpiFullName:work@constpower.W[1]
    |vpiGenScope:
    \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
      |vpiParent:
      \_gen_scope_array: (work@constpower.W[1]), line:10:30, endln:13:5
      |vpiFullName:work@constpower.W[1]
      |vpiParameter:
      \_parameter: (work@constpower.W[1].i), line:9:0
        |vpiParent:
        \_param_assign: 
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower.W[1].i
      |vpiParameter:
      \_parameter: (work@constpower.W[1].j), line:10:0
        |vpiParent:
        \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@constpower.W[1].j
      |vpiParamAssign:
      \_param_assign: 
        |vpiParent:
        \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |UINT:0
        |vpiLhs:
        \_parameter: (work@constpower.W[1].i), line:9:0
      |vpiContAssign:
      \_cont_assign: , line:11:10, endln:11:19
        |vpiParent:
        \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |vpiDecompile:1
          |vpiSize:3
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@constpower.W[1].ys), line:11:10, endln:11:12
          |vpiParent:
          \_cont_assign: , line:11:10, endln:11:19
          |vpiName:ys
          |vpiFullName:work@constpower.W[1].ys
          |vpiActual:
          \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower.W[0]), line:10:30, endln:13:5
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:W[0]
    |vpiFullName:work@constpower.W[0]
    |vpiGenScope:
    \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
      |vpiParent:
      \_gen_scope_array: (work@constpower.W[0]), line:10:30, endln:13:5
      |vpiFullName:work@constpower.W[0]
      |vpiParameter:
      \_parameter: (work@constpower.W[0].i), line:9:0
        |vpiParent:
        \_param_assign: 
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower.W[0].i
      |vpiParameter:
      \_parameter: (work@constpower.W[0].j), line:10:0
        |vpiParent:
        \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@constpower.W[0].j
      |vpiParamAssign:
      \_param_assign: 
        |vpiParent:
        \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |UINT:1
        |vpiLhs:
        \_parameter: (work@constpower.W[0].i), line:9:0
      |vpiContAssign:
      \_cont_assign: , line:11:10, endln:11:19
        |vpiParent:
        \_gen_scope: (work@constpower.W[0]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |vpiDecompile:1
          |vpiSize:3
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@constpower.W[0].ys), line:11:10, endln:11:12
          |vpiParent:
          \_cont_assign: , line:11:10, endln:11:19
          |vpiName:ys
          |vpiFullName:work@constpower.W[0].ys
          |vpiActual:
          \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constpower.W[1]), line:10:30, endln:13:5
    |vpiParent:
    \_module_inst: work@constpower (work@constpower), file:${SURELOG_DIR}/tests/DoubleLoop/dut.sv, line:2:1, endln:17:10
    |vpiName:W[1]
    |vpiFullName:work@constpower.W[1]
    |vpiGenScope:
    \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
      |vpiParent:
      \_gen_scope_array: (work@constpower.W[1]), line:10:30, endln:13:5
      |vpiFullName:work@constpower.W[1]
      |vpiParameter:
      \_parameter: (work@constpower.W[1].i), line:9:0
        |vpiParent:
        \_param_assign: 
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@constpower.W[1].i
      |vpiParameter:
      \_parameter: (work@constpower.W[1].j), line:10:0
        |vpiParent:
        \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@constpower.W[1].j
      |vpiParamAssign:
      \_param_assign: 
        |vpiParent:
        \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |UINT:1
        |vpiLhs:
        \_parameter: (work@constpower.W[1].i), line:9:0
      |vpiContAssign:
      \_cont_assign: , line:11:10, endln:11:19
        |vpiParent:
        \_gen_scope: (work@constpower.W[1]), line:10:30, endln:13:5
        |vpiRhs:
        \_constant: 
          |vpiDecompile:2
          |vpiSize:3
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@constpower.W[1].ys), line:11:10, endln:11:12
          |vpiParent:
          \_cont_assign: , line:11:10, endln:11:19
          |vpiName:ys
          |vpiFullName:work@constpower.W[1].ys
          |vpiActual:
          \_logic_net: (work@constpower.ys), line:2:19, endln:2:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/DoubleLoop/dut.sv | ${SURELOG_DIR}/build/regression/DoubleLoop/roundtrip/dut_000.sv | 8 | 17 |