// Seed: 1990000784
module module_0 #(
    parameter id_1 = 32'd30
) ();
  localparam id_1 = 1;
  id_2 :
  assert property (@(posedge 1) id_1)
  else id_2 <= id_1;
  defparam id_1.id_1 = id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd87
) (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11,
    output supply0 id_12,
    input tri id_13,
    input wand id_14,
    input tri0 _id_15
);
  logic [-1 : 1] id_17;
  module_0 modCall_1 ();
  if (1 == 1) wire [id_15 : 1 'b0] id_18;
endmodule
