下面是给定内容的中文翻译：

# SPDX-文件许可人: (GPL-2.0-only 或 BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/mediatek/mediatek,dsi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

标题: MediaTek DSI 控制器

维护者:
  - 春光 胡 <chunkuang.hu@kernel.org>
  - 菲利普·扎贝尔 <p.zabel@pengutronix.de>
  - 施继涛 <jitao.shi@mediatek.com>

描述: |
  MediaTek DSI 功能模块是显示子系统的接收端，可以驱动多达 4 路的 MIPI DSI 输出。两个 DSI 可以同步用于双通道输出。
allOf:
  - $ref: /schemas/display/dsi-controller.yaml#

属性:
  compatible:
    oneOf:
      - 枚举:
          - mediatek,mt2701-dsi
          - mediatek,mt7623-dsi
          - mediatek,mt8167-dsi
          - mediatek,mt8173-dsi
          - mediatek,mt8183-dsi
          - mediatek,mt8186-dsi
          - mediatek,mt8188-dsi
      - 项:
          - 枚举:
              - mediatek,mt6795-dsi
          - 常量: mediatek,mt8173-dsi
      - 项:
          - 枚举:
              - mediatek,mt8195-dsi
              - mediatek,mt8365-dsi
          - 常量: mediatek,mt8183-dsi

  reg:
    最大项数: 1

  interrupts:
    最大项数: 1

  power-domains:
    最大项数: 1

  clocks:
    项:
      - 描述: 引擎时钟
      - 描述: 数字时钟
      - 描述: 高速时钟

  clock-names:
    项:
      - 常量: engine
      - 常量: digital
      - 常量: hs

  resets:
    最大项数: 1

  phys:
    最大项数: 1

  phy-names:
    项:
      - 常量: dphy

  port:
    $ref: /schemas/graph.yaml#/properties/port
    描述:
      输出端口节点。此端口应连接到所接 DSI 面板或 DSI 到 eDP 编码器芯片的输入端口。
所需项:
  - compatible
  - reg
  - interrupts
  - power-domains
  - clocks
  - clock-names
  - phys
  - phy-names
  - port

未评估属性: false

示例:
  - |
    #include <dt-bindings/clock/mt8183-clk.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/power/mt8183-power.h>
    #include <dt-bindings/phy/phy.h>
    #include <dt-bindings/reset/mt8183-resets.h>

    soc {
        #address-cells = <2>;
        #size-cells = <2>;

        dsi0: dsi@14014000 {
            compatible = "mediatek,mt8183-dsi";
            reg = <0 0x14014000 0 0x1000>;
            interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_LOW>;
            power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
            clocks = <&mmsys CLK_MM_DSI0_MM>,
                <&mmsys CLK_MM_DSI0_IF>,
                <&mipi_tx0>;
            clock-names = "engine", "digital", "hs";
            resets = <&mmsys MT8183_MMSYS_SW0_RST_B_DISP_DSI0>;
            phys = <&mipi_tx0>;
            phy-names = "dphy";
            port {
                dsi0_out: endpoint {
                    remote-endpoint = <&panel_in>;
                };
            };
        };
    };
