Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec  9 18:10:39 2025
| Host         : user23-B80KV-AP35BKE running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file watch_top_control_sets_placed.rpt
| Design       : watch_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |              63 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | btnctr0/cnt_sysclk_reg[15] | reset_p_IBUF     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | btnctr1/cnt_sysclk_reg[15] | reset_p_IBUF     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | btnctr2/cnt_sysclk_reg[15] | reset_p_IBUF     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fnd/digit_value[3]_i_1_n_0 | reset_p_IBUF     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | fnd/nolabel_line34/E[0]    | reset_p_IBUF     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | watch0/n1/E[0]             | reset_p_IBUF     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | watch0/n2/E[0]             | reset_p_IBUF     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                            |                  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | watch0/p_2_in              | reset_p_IBUF     |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG |                            | reset_p_IBUF     |               18 |             63 |         3.50 |
+----------------+----------------------------+------------------+------------------+----------------+--------------+


