

================================================================
== Vitis HLS Report for 'init_block_AB_proc551'
================================================================
* Date:           Mon Sep 18 11:27:51 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out_test_2019_0.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.373 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770| 2.564 us | 2.564 us |  770|  770|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |      768|      768|         2|          1|          1|   768|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       40|    -|
|Memory               |      129|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|       33|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      129|     0|       33|      162|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        9|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        3|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+---+----+-----+
    |               Instance              |              Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_10ns_10ns_10_1_1_U37  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|  0|  10|    0|
    |Bert_layer_add_15ns_15ns_15_1_1_U38  |Bert_layer_add_15ns_15ns_15_1_1  |        0|   0|  0|  15|    0|
    |Bert_layer_sub_15ns_15ns_15_1_1_U36  |Bert_layer_sub_15ns_15ns_15_1_1  |        0|   0|  0|  15|    0|
    +-------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Total                                |                                 |        0|   0|  0|  40|    0|
    +-------------------------------------+---------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |            Module            | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |buf7_V_U  |init_block_AB_proc551_buf7_V  |      129|  0|   0|    0|  18432|  128|     1|      2359296|
    +----------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                              |      129|  0|   0|    0|  18432|  128|     1|      2359296|
    +----------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln26_fu_179_p2               |   icmp   |   0|  0|  13|          10|          10|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  23|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |block_A_loader1021_blk_n   |   9|          2|    1|          2|
    |block_B_loader1032_blk_n   |   9|          2|    1|          2|
    |jj_out_blk_n               |   9|          2|    1|          2|
    |k_reg_142                  |   9|          2|   10|         20|
    |pack_seq_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  99|         21|   18|         39|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_reg_210            |  15|   0|   15|          0|
    |icmp_ln26_reg_215        |   1|   0|    1|          0|
    |k_reg_142                |  10|   0|   10|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|start_full_n                |  in |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|start_out                   | out |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|start_write                 | out |    1| ap_ctrl_hs | init_block_AB_proc551 | return value |
|A_address0                  | out |   10|  ap_memory |           A           |     array    |
|A_ce0                       | out |    1|  ap_memory |           A           |     array    |
|A_q0                        |  in |  128|  ap_memory |           A           |     array    |
|block_A_loader1021_din      | out |  128|   ap_fifo  |   block_A_loader1021  |    pointer   |
|block_A_loader1021_full_n   |  in |    1|   ap_fifo  |   block_A_loader1021  |    pointer   |
|block_A_loader1021_write    | out |    1|   ap_fifo  |   block_A_loader1021  |    pointer   |
|jj                          |  in |    5|   ap_none  |           jj          |    scalar    |
|block_B_loader1032_din      | out |  128|   ap_fifo  |   block_B_loader1032  |    pointer   |
|block_B_loader1032_full_n   |  in |    1|   ap_fifo  |   block_B_loader1032  |    pointer   |
|block_B_loader1032_write    | out |    1|   ap_fifo  |   block_B_loader1032  |    pointer   |
|pack_seq_offset             |  in |    9|   ap_none  |    pack_seq_offset    |    scalar    |
|jj_out_din                  | out |    5|   ap_fifo  |         jj_out        |    pointer   |
|jj_out_full_n               |  in |    1|   ap_fifo  |         jj_out        |    pointer   |
|jj_out_write                | out |    1|   ap_fifo  |         jj_out        |    pointer   |
|pack_seq_offset_out_din     | out |    9|   ap_fifo  |  pack_seq_offset_out  |    pointer   |
|pack_seq_offset_out_full_n  |  in |    1|   ap_fifo  |  pack_seq_offset_out  |    pointer   |
|pack_seq_offset_out_write   | out |    1|   ap_fifo  |  pack_seq_offset_out  |    pointer   |
+----------------------------+-----+-----+------------+-----------------------+--------------+

