var group__xetla__epilogue =
[
    [ "gpu::xetla::group::epilogue_t< epilogue_policy, tile_shape, mem_desc_c, enable >", "classgpu_1_1xetla_1_1group_1_1epilogue__t.html", null ],
    [ "gpu::xetla::group::epilogue_policy_default< arch_tag_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__default.html", null ],
    [ "gpu::xetla::group::epilogue_policy_tile_op< tile_op_t_, arch_tag_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html", [
      [ "tile_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html#ad9d6d4912262ebef3ff4c18edb57a98e", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_policy_quant_op< tile_op_t_, quant_op_t_, arch_tag_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html", [
      [ "quant_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html#ad2a6614b6787ead1db34258e1d35f815", null ],
      [ "tile_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html#a7d3c6d4231ba99e215eaedbbf8788412", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_policy_unaligned< arch_tag_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__unaligned.html", null ],
    [ "gpu::xetla::group::epilogue_t< epilogue_policy_default< arch_tag_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<((arch_tag_==gpu_arch::Xe))> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3.html", [
      [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_005391a9a4952ed415a4e9242642e12322.html", null ],
      [ "epilogue_policy", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3.html#a338380c46e3567fcfbb8ab15daecbf3b", null ],
      [ "mem_desc_c_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3.html#a44f85ed1a9e992dd08ad158922af87d5", null ],
      [ "tile_shape", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3.html#addc43d8da2a640f8f7cff9afa630a61e", null ],
      [ "operator()", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3.html#a077e6819542ed062e40aa1be90d9aeef", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_t< epilogue_policy_quant_op< tile_op_t_, quant_op_t_, arch_tag_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html", [
      [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html", [
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html#a944066e794e3873d43809b081c94fb78", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html#a0607820834313c90a1c27d8916508a1c", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html#a5190b524ed93bc8ea65813c6bc338b19", null ],
        [ "init", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html#a5e33b1604dbfd719a73daaeef928d8a9", null ],
        [ "operator=", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html#afcfe0dacf2a5b59efe1b56554e4281bf", null ],
        [ "quant_op_args", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html#a490db6d389e446444c338aed4cfc84cb", null ],
        [ "tile_op_args", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html#ab93a7712f90ee91ed3dd306abbc86db0", null ]
      ] ],
      [ "epilogue_policy", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html#acdd98998fa0669978fe40e9652ec941e", null ],
      [ "mem_desc_c_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html#a766e42394b0328c4cfe09ae9c29184bc", null ],
      [ "quant_op_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html#a8ebc4d1ad505d2ad8502792b598b2ba6", null ],
      [ "tile_op_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html#ace2d65471b8d1af797be10f3a861544d", null ],
      [ "tile_shape", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html#a3a403d57630573ad8ea431f6b09ca3f3", null ],
      [ "operator()", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html#af226e4fc771b6402a14f8e39f059e783", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_streamK_t< tile_shape_, epilogue_t_, mem_desc_d_t_, mem_desc_atomic_sync_t_ >", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html", [
      [ "dtype_d", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8ef408f24398e97c59edc53f8ba95715", null ],
      [ "dtype_flag", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db", null ],
      [ "epilogue_args_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a186f61b52fbf6e8832a0fccc3aa7c97a", null ],
      [ "epilogue_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8d32f889dc455ebf92f00546879b5e5e", null ],
      [ "mem_desc_atomic_sync_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a9dc3b7d038078f558b7d4e9185659360", null ],
      [ "mem_desc_c_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ade6b4c80df6a368dad4cd3ff2042141c", null ],
      [ "mem_desc_d_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3ceff1e65cd9b0d86a9d3150934e6ed4", null ],
      [ "residual_op_args_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a858c306432aeeb58c0a8b823199a7b7f", null ],
      [ "residual_op_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a104fd4c179ce965c5faa8516ed369347", null ],
      [ "tile_shape", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a553ff02a6218337d9e7e0bc6e89f48b6", null ],
      [ "work_group_t", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a7b33fcd2c29ac96651eca8437bc605eb", null ],
      [ "operator()", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1198377b818fa3810fea3459466208cf", null ],
      [ "nbarrier", "structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_t< epilogue_policy_tile_op< tile_op_t_, arch_tag_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html", [
      [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html", [
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html#a6127d5725f23da74e21434fa98e95bd9", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html#a8bc037a2d4f127a6c5ed4a88038349d9", null ],
        [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html#a7bbcf5c0f48945d6313443e589a2783d", null ],
        [ "init", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html#a783835e8fffd86fe2be9b0daa9c66644", null ],
        [ "operator=", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html#aecbdcb4122a0a58a31f66c8c28259ec7", null ],
        [ "tile_op_args", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html#a241bb821f9a658b75f30fdb694f9e3cd", null ]
      ] ],
      [ "epilogue_policy", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html#a7abf1e20f804b6daf25666f11094b018", null ],
      [ "mem_desc_c_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html#a8a82e4ca4bf18682c58722c99c5471d4", null ],
      [ "tile_op_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html#a00ff5df77564879f62d7511b93744d2d", null ],
      [ "tile_shape", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html#a4ca67bf53e6389025d754a5c6bbf9da6", null ],
      [ "operator()", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html#a31382d63b57a38bcb1160d4238f06cf0", null ]
    ] ],
    [ "gpu::xetla::group::epilogue_t< epilogue_policy_unaligned< arch_tag_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<((arch_tag_==gpu_arch::Xe))> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de.html", [
      [ "arguments_t", "structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_38e79df152c7ddfc78719e1921bd3b2d.html", null ],
      [ "epilogue_policy", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de.html#a36e0ba39cc22bc329d94756b51857fd5", null ],
      [ "mem_desc_c_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de.html#a426a02f24d85a64595268d47eaa7ce35", null ],
      [ "tile_shape", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de.html#a7538daa6cee1d12fac7c4e870879c925", null ],
      [ "operator()", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de.html#a12a989eaba340e5063540c68b451e351", null ]
    ] ]
];