
*** Running vivado
    with args -log file_reader.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source file_reader.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source file_reader.tcl -notrace
Command: synth_design -top file_reader -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7988 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 353.840 ; gain = 99.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'file_reader' [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:46]
	Parameter max_w bound to: 100 - type: integer 
	Parameter max_h bound to: 200 - type: integer 
WARNING: [Synth 8-3848] Net o_address in module/entity file_reader does not have driver. [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:38]
WARNING: [Synth 8-3848] Net o_en in module/entity file_reader does not have driver. [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:40]
WARNING: [Synth 8-3848] Net o_we in module/entity file_reader does not have driver. [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:41]
WARNING: [Synth 8-3848] Net o_data in module/entity file_reader does not have driver. [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'file_reader' (1#1) [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:46]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[15]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[14]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[13]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[12]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[11]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[10]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[9]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[8]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[7]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[6]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[5]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[4]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[3]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[2]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[1]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[0]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_en
WARNING: [Synth 8-3331] design file_reader has unconnected port o_we
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[7]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[6]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[5]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[4]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[3]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[2]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[1]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[0]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_clk
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[7]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[6]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[5]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[4]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[3]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[2]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[1]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 408.898 ; gain = 155.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 408.898 ; gain = 155.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 408.898 ; gain = 155.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
WARNING: [Synth 8-327] inferring latch for variable 'o_done_reg' [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'c_start_reg' [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'c_rst_reg' [C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.srcs/sources_1/new/file_reader.vhd:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 408.898 ; gain = 155.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[15]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[14]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[13]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[12]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[11]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[10]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[9]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[8]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[7]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[6]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[5]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[4]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[3]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[2]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[1]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_address[0]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_en
WARNING: [Synth 8-3331] design file_reader has unconnected port o_we
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[7]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[6]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[5]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[4]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[3]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[2]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[1]
WARNING: [Synth 8-3331] design file_reader has unconnected port o_data[0]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_clk
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[7]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[6]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[5]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[4]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[3]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[2]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[1]
WARNING: [Synth 8-3331] design file_reader has unconnected port i_data[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_start_reg)
WARNING: [Synth 8-3332] Sequential element (c_start_reg) is unused and will be removed from module file_reader.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LD    |     2|
|4     |IBUF  |     2|
|5     |OBUF  |     1|
|6     |OBUFT |    26|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 579.754 ; gain = 325.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:33 . Memory (MB): peak = 691.688 ; gain = 450.703
INFO: [Common 17-1381] The checkpoint 'C:/Users/Serena/Desktop/image_analyser_synt/project_final_1/project_final_1.runs/synth_1/file_reader.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file file_reader_utilization_synth.rpt -pb file_reader_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 691.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 11:09:11 2018...
