Flow report for cw3
Sat May  2 15:52:56 2015
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Sat May  2 15:52:56 2015      ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Web Edition ;
; Revision Name                      ; cw3                                        ;
; Top-level Entity Name              ; cw3                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 38 / 6,272 ( < 1 % )                       ;
;     Total combinational functions  ; 36 / 6,272 ( < 1 % )                       ;
;     Dedicated logic registers      ; 12 / 6,272 ( < 1 % )                       ;
; Total registers                    ; 12                                         ;
; Total pins                         ; 28 / 92 ( 30 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
; Device                             ; EP4CE6E22C6                                ;
; Timing Models                      ; Final                                      ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/02/2015 15:45:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; cw3                 ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                        ;
+-------------------------------------+----------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                              ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.143057432904627                                  ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                 ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; /home/witek/Dokumenty/quartus/PUC/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                        ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                          ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                 ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                  ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                               ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                           ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                              ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                             ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                                ; --            ; --          ; eda_blast_fpga ;
+-------------------------------------+----------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 773 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:09     ; 1.0                     ; 840 MB              ; 00:00:08                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 658 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 653 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 873 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 885 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 882 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 882 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 885 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 882 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 882 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 885 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 882 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 885 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 882 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 882 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 885 MB              ; 00:00:01                           ;
; Total                     ; 00:00:24     ; --                      ; --                  ; 00:00:27                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; Fitter                    ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; Assembler                 ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; TimeQuest Timing Analyzer ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; WQPC             ; Arch Linux ; Arch Linux ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off cw3 -c cw3
quartus_fit --read_settings_files=off --write_settings_files=off cw3 -c cw3
quartus_asm --read_settings_files=off --write_settings_files=off cw3 -c cw3
quartus_sta cw3 -c cw3
quartus_eda --read_settings_files=off --write_settings_files=off cw3 -c cw3
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cw3 -c cw3 --vector_source=/home/witek/Dokumenty/quartus/PUC/Waveform1.vwf --testbench_file=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/Waveform1.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/ cw3 -c cw3
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cw3 -c cw3 --vector_source=/home/witek/Dokumenty/quartus/PUC/Waveform1.vwf --testbench_file=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/Waveform1.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/ cw3 -c cw3
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cw3 -c cw3 --vector_source=/home/witek/Dokumenty/quartus/PUC/Waveform1.vwf --testbench_file=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/Waveform1.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/ cw3 -c cw3
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cw3 -c cw3 --vector_source=/home/witek/Dokumenty/quartus/PUC/Waveform1.vwf --testbench_file=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/Waveform1.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/ cw3 -c cw3
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cw3 -c cw3 --vector_source=/home/witek/Dokumenty/quartus/PUC/Waveform1.vwf --testbench_file=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/Waveform1.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/ cw3 -c cw3
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cw3 -c cw3 --vector_source=/home/witek/Dokumenty/quartus/PUC/Waveform1.vwf --testbench_file=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/Waveform1.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/witek/Dokumenty/quartus/PUC/simulation/qsim/ cw3 -c cw3



