{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@180:190@HdlIdDef", "  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5soc/system_top.v@255:265", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@252:262", "  wire    [ 31:0]   adc1_data_a_s;\n  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@266:276", "  wire              adc_dovf_0;\n  wire              adc_dovf_1;\n  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@269:279", "  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@253:263", "  wire              adc1_enable_b_s;\n  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@184:194", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@176:186", "  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@181:191", "  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@244:254", "  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n  wire    [127:0]   adc_data_1;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@178:188", "  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@182:192", "  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@243:253", "  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@177:187", "\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@256:266", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@183:193", "  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@267:277", "  wire              adc_dovf_1;\n  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@254:264", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@179:189", "  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@268:278", "  wire              adc_dovf_2;\n  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"]], "Diff Content": {"Delete": [[185, "  wire    [127:0]   rx_ip_data_s;\n"]], "Add": []}}