
Gameinator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005258  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000036c  08005438  08005438  00006438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057a4  080057a4  00007078  2**0
                  CONTENTS
  4 .ARM          00000008  080057a4  080057a4  000067a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057ac  080057ac  00007078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057ac  080057ac  000067ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080057b0  080057b0  000067b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  080057b4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f0  20000078  0800582c  00007078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000568  0800582c  00007568  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f673  00000000  00000000  000070a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002497  00000000  00000000  0001671b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d00  00000000  00000000  00018bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f7  00000000  00000000  000198b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e6f9  00000000  00000000  0001a2af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b29  00000000  00000000  000389a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bab28  00000000  00000000  000494d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103ff9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ecc  00000000  00000000  0010403c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00107f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005420 	.word	0x08005420

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	08005420 	.word	0x08005420

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <interpreter>:
char command[MAX_COMMAND_LEN];
char field1[MAX_FIELD_LEN];
char field2[MAX_FIELD_LEN];

void interpreter(uint8_t *Rx_Data)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b086      	sub	sp, #24
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	char *data = (char *)Rx_Data;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	60fb      	str	r3, [r7, #12]
	char *token;
	int tokenIndex = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	613b      	str	r3, [r7, #16]

	token = strtok(data, " ");
 80005e0:	4921      	ldr	r1, [pc, #132]	@ (8000668 <interpreter+0x98>)
 80005e2:	68f8      	ldr	r0, [r7, #12]
 80005e4:	f004 f82e 	bl	8004644 <strtok>
 80005e8:	6178      	str	r0, [r7, #20]
	while (token!=NULL)
 80005ea:	e030      	b.n	800064e <interpreter+0x7e>
	{
		switch (tokenIndex)
 80005ec:	693b      	ldr	r3, [r7, #16]
 80005ee:	2b02      	cmp	r3, #2
 80005f0:	d01b      	beq.n	800062a <interpreter+0x5a>
 80005f2:	693b      	ldr	r3, [r7, #16]
 80005f4:	2b02      	cmp	r3, #2
 80005f6:	dc21      	bgt.n	800063c <interpreter+0x6c>
 80005f8:	693b      	ldr	r3, [r7, #16]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d003      	beq.n	8000606 <interpreter+0x36>
 80005fe:	693b      	ldr	r3, [r7, #16]
 8000600:	2b01      	cmp	r3, #1
 8000602:	d009      	beq.n	8000618 <interpreter+0x48>
			case 2:
				strncpy(field2, token, MAX_FIELD_LEN -1);
				field2[MAX_FIELD_LEN-1]='\0';
				break;
			default:
				break;
 8000604:	e01a      	b.n	800063c <interpreter+0x6c>
				strncpy(command, token, MAX_COMMAND_LEN - 1);
 8000606:	2213      	movs	r2, #19
 8000608:	6979      	ldr	r1, [r7, #20]
 800060a:	4818      	ldr	r0, [pc, #96]	@ (800066c <interpreter+0x9c>)
 800060c:	f004 f807 	bl	800461e <strncpy>
				command[MAX_COMMAND_LEN-1]='\0';
 8000610:	4b16      	ldr	r3, [pc, #88]	@ (800066c <interpreter+0x9c>)
 8000612:	2200      	movs	r2, #0
 8000614:	74da      	strb	r2, [r3, #19]
				break;
 8000616:	e012      	b.n	800063e <interpreter+0x6e>
				strncpy(field1, token, MAX_FIELD_LEN -1);
 8000618:	2213      	movs	r2, #19
 800061a:	6979      	ldr	r1, [r7, #20]
 800061c:	4814      	ldr	r0, [pc, #80]	@ (8000670 <interpreter+0xa0>)
 800061e:	f003 fffe 	bl	800461e <strncpy>
				field1[MAX_FIELD_LEN-1]='\0';
 8000622:	4b13      	ldr	r3, [pc, #76]	@ (8000670 <interpreter+0xa0>)
 8000624:	2200      	movs	r2, #0
 8000626:	74da      	strb	r2, [r3, #19]
				break;
 8000628:	e009      	b.n	800063e <interpreter+0x6e>
				strncpy(field2, token, MAX_FIELD_LEN -1);
 800062a:	2213      	movs	r2, #19
 800062c:	6979      	ldr	r1, [r7, #20]
 800062e:	4811      	ldr	r0, [pc, #68]	@ (8000674 <interpreter+0xa4>)
 8000630:	f003 fff5 	bl	800461e <strncpy>
				field2[MAX_FIELD_LEN-1]='\0';
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <interpreter+0xa4>)
 8000636:	2200      	movs	r2, #0
 8000638:	74da      	strb	r2, [r3, #19]
				break;
 800063a:	e000      	b.n	800063e <interpreter+0x6e>
				break;
 800063c:	bf00      	nop
		}
		token = strtok(NULL," ");
 800063e:	490a      	ldr	r1, [pc, #40]	@ (8000668 <interpreter+0x98>)
 8000640:	2000      	movs	r0, #0
 8000642:	f003 ffff 	bl	8004644 <strtok>
 8000646:	6178      	str	r0, [r7, #20]
		tokenIndex++;
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	3301      	adds	r3, #1
 800064c:	613b      	str	r3, [r7, #16]
	while (token!=NULL)
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d1cb      	bne.n	80005ec <interpreter+0x1c>
	}
	decider(command,field1,field2);
 8000654:	4a07      	ldr	r2, [pc, #28]	@ (8000674 <interpreter+0xa4>)
 8000656:	4906      	ldr	r1, [pc, #24]	@ (8000670 <interpreter+0xa0>)
 8000658:	4804      	ldr	r0, [pc, #16]	@ (800066c <interpreter+0x9c>)
 800065a:	f000 f80d 	bl	8000678 <decider>
}
 800065e:	bf00      	nop
 8000660:	3718      	adds	r7, #24
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	08005438 	.word	0x08005438
 800066c:	20000094 	.word	0x20000094
 8000670:	200000a8 	.word	0x200000a8
 8000674:	200000bc 	.word	0x200000bc

08000678 <decider>:

void decider(char *command,char *field1,char *field2)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
	if(strcmp(command,"SETLED")==0)
 8000684:	4907      	ldr	r1, [pc, #28]	@ (80006a4 <decider+0x2c>)
 8000686:	68f8      	ldr	r0, [r7, #12]
 8000688:	f7ff fdca 	bl	8000220 <strcmp>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d103      	bne.n	800069a <decider+0x22>
	{
		ledsetter(field1, field2);
 8000692:	6879      	ldr	r1, [r7, #4]
 8000694:	68b8      	ldr	r0, [r7, #8]
 8000696:	f000 f807 	bl	80006a8 <ledsetter>
	}
}
 800069a:	bf00      	nop
 800069c:	3710      	adds	r7, #16
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	0800543c 	.word	0x0800543c

080006a8 <ledsetter>:

void ledsetter(char *field1,char *field2)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	6039      	str	r1, [r7, #0]
	int index = atoi(field1);
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f003 fe1e 	bl	80042f4 <atoi>
 80006b8:	60f8      	str	r0, [r7, #12]

	if(strcmp(field2,"R")==0)
 80006ba:	4921      	ldr	r1, [pc, #132]	@ (8000740 <ledsetter+0x98>)
 80006bc:	6838      	ldr	r0, [r7, #0]
 80006be:	f7ff fdaf 	bl	8000220 <strcmp>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d108      	bne.n	80006da <ledsetter+0x32>
	{
		setLED(index, 80, 0, 0);
 80006c8:	2300      	movs	r3, #0
 80006ca:	2200      	movs	r2, #0
 80006cc:	2150      	movs	r1, #80	@ 0x50
 80006ce:	68f8      	ldr	r0, [r7, #12]
 80006d0:	f000 f83e 	bl	8000750 <setLED>
		WS2812_Send();
 80006d4:	f000 f8aa 	bl	800082c <WS2812_Send>
	{
		setLED(index, 80, 80, 0);
		WS2812_Send();
	}

}
 80006d8:	e02e      	b.n	8000738 <ledsetter+0x90>
	else if(strcmp(field2,"G")==0)
 80006da:	491a      	ldr	r1, [pc, #104]	@ (8000744 <ledsetter+0x9c>)
 80006dc:	6838      	ldr	r0, [r7, #0]
 80006de:	f7ff fd9f 	bl	8000220 <strcmp>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d108      	bne.n	80006fa <ledsetter+0x52>
		setLED(index, 0, 80, 0);
 80006e8:	2300      	movs	r3, #0
 80006ea:	2250      	movs	r2, #80	@ 0x50
 80006ec:	2100      	movs	r1, #0
 80006ee:	68f8      	ldr	r0, [r7, #12]
 80006f0:	f000 f82e 	bl	8000750 <setLED>
		WS2812_Send();
 80006f4:	f000 f89a 	bl	800082c <WS2812_Send>
}
 80006f8:	e01e      	b.n	8000738 <ledsetter+0x90>
	else if(strcmp(field2,"B")==0)
 80006fa:	4913      	ldr	r1, [pc, #76]	@ (8000748 <ledsetter+0xa0>)
 80006fc:	6838      	ldr	r0, [r7, #0]
 80006fe:	f7ff fd8f 	bl	8000220 <strcmp>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d108      	bne.n	800071a <ledsetter+0x72>
		setLED(index, 0, 0, 80);
 8000708:	2350      	movs	r3, #80	@ 0x50
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	68f8      	ldr	r0, [r7, #12]
 8000710:	f000 f81e 	bl	8000750 <setLED>
		WS2812_Send();
 8000714:	f000 f88a 	bl	800082c <WS2812_Send>
}
 8000718:	e00e      	b.n	8000738 <ledsetter+0x90>
	else if(strcmp(field2,"Y")==0)
 800071a:	490c      	ldr	r1, [pc, #48]	@ (800074c <ledsetter+0xa4>)
 800071c:	6838      	ldr	r0, [r7, #0]
 800071e:	f7ff fd7f 	bl	8000220 <strcmp>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d107      	bne.n	8000738 <ledsetter+0x90>
		setLED(index, 80, 80, 0);
 8000728:	2300      	movs	r3, #0
 800072a:	2250      	movs	r2, #80	@ 0x50
 800072c:	2150      	movs	r1, #80	@ 0x50
 800072e:	68f8      	ldr	r0, [r7, #12]
 8000730:	f000 f80e 	bl	8000750 <setLED>
		WS2812_Send();
 8000734:	f000 f87a 	bl	800082c <WS2812_Send>
}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	08005444 	.word	0x08005444
 8000744:	08005448 	.word	0x08005448
 8000748:	0800544c 	.word	0x0800544c
 800074c:	08005450 	.word	0x08005450

08000750 <setLED>:

extern SPI_HandleTypeDef hspi1;


void setLED (int led, int RED, int GREEN, int BLUE)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	60f8      	str	r0, [r7, #12]
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
 800075c:	603b      	str	r3, [r7, #0]
	LED_Data[led][0] = led;
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	b2d9      	uxtb	r1, r3
 8000762:	4a11      	ldr	r2, [pc, #68]	@ (80007a8 <setLED+0x58>)
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[led][1] = GREEN;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	b2d9      	uxtb	r1, r3
 800076e:	4a0e      	ldr	r2, [pc, #56]	@ (80007a8 <setLED+0x58>)
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	4413      	add	r3, r2
 8000776:	460a      	mov	r2, r1
 8000778:	705a      	strb	r2, [r3, #1]
	LED_Data[led][2] = RED;
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	b2d9      	uxtb	r1, r3
 800077e:	4a0a      	ldr	r2, [pc, #40]	@ (80007a8 <setLED+0x58>)
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	4413      	add	r3, r2
 8000786:	460a      	mov	r2, r1
 8000788:	709a      	strb	r2, [r3, #2]
	LED_Data[led][3] = BLUE;
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	b2d9      	uxtb	r1, r3
 800078e:	4a06      	ldr	r2, [pc, #24]	@ (80007a8 <setLED+0x58>)
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	4413      	add	r3, r2
 8000796:	460a      	mov	r2, r1
 8000798:	70da      	strb	r2, [r3, #3]
}
 800079a:	bf00      	nop
 800079c:	3714      	adds	r7, #20
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	200000d0 	.word	0x200000d0

080007ac <ws2812_spi>:


void ws2812_spi (int GREEN, int RED, int BLUE)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08e      	sub	sp, #56	@ 0x38
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
	uint32_t color = GREEN<<16 | RED<<8 | BLUE;
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	041a      	lsls	r2, r3, #16
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	021b      	lsls	r3, r3, #8
 80007c0:	431a      	orrs	r2, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	4313      	orrs	r3, r2
 80007c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint8_t sendData[24];
	int indx = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	637b      	str	r3, [r7, #52]	@ 0x34

	for (int i = 23; i>=0; i--)
 80007cc:	2317      	movs	r3, #23
 80007ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80007d0:	e01b      	b.n	800080a <ws2812_spi+0x5e>
	{
		if (((color>>i)&0x01) == 1) sendData[indx++] = 0b110;
 80007d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80007d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80007d6:	fa22 f303 	lsr.w	r3, r2, r3
 80007da:	f003 0301 	and.w	r3, r3, #1
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d008      	beq.n	80007f4 <ws2812_spi+0x48>
 80007e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007e4:	1c5a      	adds	r2, r3, #1
 80007e6:	637a      	str	r2, [r7, #52]	@ 0x34
 80007e8:	3338      	adds	r3, #56	@ 0x38
 80007ea:	443b      	add	r3, r7
 80007ec:	2206      	movs	r2, #6
 80007ee:	f803 2c24 	strb.w	r2, [r3, #-36]
 80007f2:	e007      	b.n	8000804 <ws2812_spi+0x58>
		else sendData[indx++] = 0b100;
 80007f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007f6:	1c5a      	adds	r2, r3, #1
 80007f8:	637a      	str	r2, [r7, #52]	@ 0x34
 80007fa:	3338      	adds	r3, #56	@ 0x38
 80007fc:	443b      	add	r3, r7
 80007fe:	2204      	movs	r2, #4
 8000800:	f803 2c24 	strb.w	r2, [r3, #-36]
	for (int i = 23; i>=0; i--)
 8000804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000806:	3b01      	subs	r3, #1
 8000808:	633b      	str	r3, [r7, #48]	@ 0x30
 800080a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800080c:	2b00      	cmp	r3, #0
 800080e:	dae0      	bge.n	80007d2 <ws2812_spi+0x26>
	}

	HAL_SPI_Transmit(&hspi1, sendData, 24, 1000);
 8000810:	f107 0114 	add.w	r1, r7, #20
 8000814:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000818:	2218      	movs	r2, #24
 800081a:	4803      	ldr	r0, [pc, #12]	@ (8000828 <ws2812_spi+0x7c>)
 800081c:	f002 f9ef 	bl	8002bfe <HAL_SPI_Transmit>
}
 8000820:	bf00      	nop
 8000822:	3738      	adds	r7, #56	@ 0x38
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	2000010c 	.word	0x2000010c

0800082c <WS2812_Send>:

void WS2812_Send (void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_LED; i++)
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	e016      	b.n	8000866 <WS2812_Send+0x3a>
	{
		ws2812_spi(LED_Data[i][1],LED_Data[i][2],LED_Data[i][3]);
 8000838:	4a10      	ldr	r2, [pc, #64]	@ (800087c <WS2812_Send+0x50>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	4413      	add	r3, r2
 8000840:	785b      	ldrb	r3, [r3, #1]
 8000842:	4618      	mov	r0, r3
 8000844:	4a0d      	ldr	r2, [pc, #52]	@ (800087c <WS2812_Send+0x50>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	4413      	add	r3, r2
 800084c:	789b      	ldrb	r3, [r3, #2]
 800084e:	4619      	mov	r1, r3
 8000850:	4a0a      	ldr	r2, [pc, #40]	@ (800087c <WS2812_Send+0x50>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	4413      	add	r3, r2
 8000858:	78db      	ldrb	r3, [r3, #3]
 800085a:	461a      	mov	r2, r3
 800085c:	f7ff ffa6 	bl	80007ac <ws2812_spi>
	for (int i=0; i<NUM_LED; i++)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3301      	adds	r3, #1
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2b0e      	cmp	r3, #14
 800086a:	dde5      	ble.n	8000838 <WS2812_Send+0xc>
	}
	HAL_Delay (1);
 800086c:	2001      	movs	r0, #1
 800086e:	f000 fe2d 	bl	80014cc <HAL_Delay>
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200000d0 	.word	0x200000d0

08000880 <FreeUARTBuffer>:
  * @brief  The application entry point.
  * @retval int
  */

void FreeUARTBuffer(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
    // Step 1: Abort UART communication
    HAL_UART_Abort(&huart2);
 8000884:	4809      	ldr	r0, [pc, #36]	@ (80008ac <FreeUARTBuffer+0x2c>)
 8000886:	f002 fe39 	bl	80034fc <HAL_UART_Abort>

    // Step 2: Clear any application-level buffers
    // Example: Assuming you have an Rx buffer
    memset(RxBuffer, 0, sizeof(RxBuffer));
 800088a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800088e:	2100      	movs	r1, #0
 8000890:	4807      	ldr	r0, [pc, #28]	@ (80008b0 <FreeUARTBuffer+0x30>)
 8000892:	f003 febc 	bl	800460e <memset>

    // Step 3: Reinitialize UART (optional)
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8000896:	4805      	ldr	r0, [pc, #20]	@ (80008ac <FreeUARTBuffer+0x2c>)
 8000898:	f002 fc8a 	bl	80031b0 <HAL_UART_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <FreeUARTBuffer+0x26>
    {
        // Initialization Error
        Error_Handler();
 80008a2:	f000 fbad 	bl	8001000 <Error_Handler>
    }
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000170 	.word	0x20000170
 80008b0:	20000214 	.word	0x20000214

080008b4 <main>:

int main(void)
{
 80008b4:	b5b0      	push	{r4, r5, r7, lr}
 80008b6:	b0cc      	sub	sp, #304	@ 0x130
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ba:	f000 fd96 	bl	80013ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008be:	f000 fa3f 	bl	8000d40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c2:	f000 fb27 	bl	8000f14 <MX_GPIO_Init>
  MX_SPI1_Init();
 80008c6:	f000 fa87 	bl	8000dd8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80008ca:	f000 fac3 	bl	8000e54 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  setLED(0, 0, 0, 0);
 80008ce:	2300      	movs	r3, #0
 80008d0:	2200      	movs	r2, #0
 80008d2:	2100      	movs	r1, #0
 80008d4:	2000      	movs	r0, #0
 80008d6:	f7ff ff3b 	bl	8000750 <setLED>
  setLED(1, 0, 0, 0);
 80008da:	2300      	movs	r3, #0
 80008dc:	2200      	movs	r2, #0
 80008de:	2100      	movs	r1, #0
 80008e0:	2001      	movs	r0, #1
 80008e2:	f7ff ff35 	bl	8000750 <setLED>
  setLED(2, 0, 0, 0);
 80008e6:	2300      	movs	r3, #0
 80008e8:	2200      	movs	r2, #0
 80008ea:	2100      	movs	r1, #0
 80008ec:	2002      	movs	r0, #2
 80008ee:	f7ff ff2f 	bl	8000750 <setLED>
  setLED(3, 0, 0, 0);
 80008f2:	2300      	movs	r3, #0
 80008f4:	2200      	movs	r2, #0
 80008f6:	2100      	movs	r1, #0
 80008f8:	2003      	movs	r0, #3
 80008fa:	f7ff ff29 	bl	8000750 <setLED>
  setLED(4, 0, 0, 0);
 80008fe:	2300      	movs	r3, #0
 8000900:	2200      	movs	r2, #0
 8000902:	2100      	movs	r1, #0
 8000904:	2004      	movs	r0, #4
 8000906:	f7ff ff23 	bl	8000750 <setLED>
  setLED(5, 0, 0, 0);
 800090a:	2300      	movs	r3, #0
 800090c:	2200      	movs	r2, #0
 800090e:	2100      	movs	r1, #0
 8000910:	2005      	movs	r0, #5
 8000912:	f7ff ff1d 	bl	8000750 <setLED>
  setLED(6, 0, 0, 0);
 8000916:	2300      	movs	r3, #0
 8000918:	2200      	movs	r2, #0
 800091a:	2100      	movs	r1, #0
 800091c:	2006      	movs	r0, #6
 800091e:	f7ff ff17 	bl	8000750 <setLED>
  setLED(7, 0, 0, 0);
 8000922:	2300      	movs	r3, #0
 8000924:	2200      	movs	r2, #0
 8000926:	2100      	movs	r1, #0
 8000928:	2007      	movs	r0, #7
 800092a:	f7ff ff11 	bl	8000750 <setLED>
  setLED(8, 0, 0, 0);
 800092e:	2300      	movs	r3, #0
 8000930:	2200      	movs	r2, #0
 8000932:	2100      	movs	r1, #0
 8000934:	2008      	movs	r0, #8
 8000936:	f7ff ff0b 	bl	8000750 <setLED>
  setLED(9, 0, 0, 0);
 800093a:	2300      	movs	r3, #0
 800093c:	2200      	movs	r2, #0
 800093e:	2100      	movs	r1, #0
 8000940:	2009      	movs	r0, #9
 8000942:	f7ff ff05 	bl	8000750 <setLED>
  setLED(10, 0, 0, 0);
 8000946:	2300      	movs	r3, #0
 8000948:	2200      	movs	r2, #0
 800094a:	2100      	movs	r1, #0
 800094c:	200a      	movs	r0, #10
 800094e:	f7ff feff 	bl	8000750 <setLED>
  setLED(11, 0, 0, 0);
 8000952:	2300      	movs	r3, #0
 8000954:	2200      	movs	r2, #0
 8000956:	2100      	movs	r1, #0
 8000958:	200b      	movs	r0, #11
 800095a:	f7ff fef9 	bl	8000750 <setLED>
  setLED(12, 0, 0, 0);
 800095e:	2300      	movs	r3, #0
 8000960:	2200      	movs	r2, #0
 8000962:	2100      	movs	r1, #0
 8000964:	200c      	movs	r0, #12
 8000966:	f7ff fef3 	bl	8000750 <setLED>
  setLED(13, 0, 0, 0);
 800096a:	2300      	movs	r3, #0
 800096c:	2200      	movs	r2, #0
 800096e:	2100      	movs	r1, #0
 8000970:	200d      	movs	r0, #13
 8000972:	f7ff feed 	bl	8000750 <setLED>
  setLED(14, 0, 0, 0);
 8000976:	2300      	movs	r3, #0
 8000978:	2200      	movs	r2, #0
 800097a:	2100      	movs	r1, #0
 800097c:	200e      	movs	r0, #14
 800097e:	f7ff fee7 	bl	8000750 <setLED>
  WS2812_Send();
 8000982:	f7ff ff53 	bl	800082c <WS2812_Send>

  for(int i=0; i<=14; i++)
 8000986:	2300      	movs	r3, #0
 8000988:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800098c:	e00d      	b.n	80009aa <main+0xf6>
  {
	  setLED(i, 80, 0, 0);
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	2150      	movs	r1, #80	@ 0x50
 8000994:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000998:	f7ff feda 	bl	8000750 <setLED>
	  WS2812_Send();
 800099c:	f7ff ff46 	bl	800082c <WS2812_Send>
  for(int i=0; i<=14; i++)
 80009a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80009a4:	3301      	adds	r3, #1
 80009a6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80009aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80009ae:	2b0e      	cmp	r3, #14
 80009b0:	dded      	ble.n	800098e <main+0xda>
  /* USER CODE BEGIN WHILE */
  while (1)
   {
    /* USER CODE END WHILE */

	  if(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_RXNE))
 80009b2:	4bbc      	ldr	r3, [pc, #752]	@ (8000ca4 <main+0x3f0>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	69db      	ldr	r3, [r3, #28]
 80009b8:	f003 0320 	and.w	r3, r3, #32
 80009bc:	2b20      	cmp	r3, #32
 80009be:	d11c      	bne.n	80009fa <main+0x146>
	  {
		  HAL_UART_Receive(&huart2, Rx_data, 15, 10);
 80009c0:	230a      	movs	r3, #10
 80009c2:	220f      	movs	r2, #15
 80009c4:	49b8      	ldr	r1, [pc, #736]	@ (8000ca8 <main+0x3f4>)
 80009c6:	48b7      	ldr	r0, [pc, #732]	@ (8000ca4 <main+0x3f0>)
 80009c8:	f002 fcd0 	bl	800336c <HAL_UART_Receive>
		  HAL_Delay(50);
 80009cc:	2032      	movs	r0, #50	@ 0x32
 80009ce:	f000 fd7d 	bl	80014cc <HAL_Delay>
		  interpreter(Rx_data);
 80009d2:	48b5      	ldr	r0, [pc, #724]	@ (8000ca8 <main+0x3f4>)
 80009d4:	f7ff fdfc 	bl	80005d0 <interpreter>
		  HAL_Delay(50);
 80009d8:	2032      	movs	r0, #50	@ 0x32
 80009da:	f000 fd77 	bl	80014cc <HAL_Delay>
		  FreeUARTBuffer();
 80009de:	f7ff ff4f 	bl	8000880 <FreeUARTBuffer>
		  HAL_UART_Transmit(&huart2,reply,12,1000);
 80009e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009e6:	220c      	movs	r2, #12
 80009e8:	49b0      	ldr	r1, [pc, #704]	@ (8000cac <main+0x3f8>)
 80009ea:	48ae      	ldr	r0, [pc, #696]	@ (8000ca4 <main+0x3f0>)
 80009ec:	f002 fc30 	bl	8003250 <HAL_UART_Transmit>
		  HAL_Delay(50);
 80009f0:	2032      	movs	r0, #50	@ 0x32
 80009f2:	f000 fd6b 	bl	80014cc <HAL_Delay>
		  FreeUARTBuffer();
 80009f6:	f7ff ff43 	bl	8000880 <FreeUARTBuffer>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR1_GPIO_Port, SENSOR1_Pin)) // Doesn't work
 80009fa:	2102      	movs	r1, #2
 80009fc:	48ac      	ldr	r0, [pc, #688]	@ (8000cb0 <main+0x3fc>)
 80009fe:	f001 f851 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d00e      	beq.n	8000a26 <main+0x172>
	  {
		  uint8_t data[] = "Sensor 1 Detected";
 8000a08:	4baa      	ldr	r3, [pc, #680]	@ (8000cb4 <main+0x400>)
 8000a0a:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8000a0e:	461d      	mov	r5, r3
 8000a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a14:	682b      	ldr	r3, [r5, #0]
 8000a16:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000a18:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000a1c:	230a      	movs	r3, #10
 8000a1e:	2211      	movs	r2, #17
 8000a20:	48a0      	ldr	r0, [pc, #640]	@ (8000ca4 <main+0x3f0>)
 8000a22:	f002 fc15 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR2_GPIO_Port, SENSOR2_Pin)) // Doesn't work
 8000a26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a2e:	f001 f839 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d00e      	beq.n	8000a56 <main+0x1a2>
	  {
		  uint8_t data[] = "Sensor 2 Detected";
 8000a38:	4b9f      	ldr	r3, [pc, #636]	@ (8000cb8 <main+0x404>)
 8000a3a:	f507 7482 	add.w	r4, r7, #260	@ 0x104
 8000a3e:	461d      	mov	r5, r3
 8000a40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a44:	682b      	ldr	r3, [r5, #0]
 8000a46:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000a48:	f507 7182 	add.w	r1, r7, #260	@ 0x104
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	2211      	movs	r2, #17
 8000a50:	4894      	ldr	r0, [pc, #592]	@ (8000ca4 <main+0x3f0>)
 8000a52:	f002 fbfd 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR3_GPIO_Port, SENSOR3_Pin))
 8000a56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5e:	f001 f821 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d00e      	beq.n	8000a86 <main+0x1d2>
	  {
		  uint8_t data[] = "Sensor 3 Detected";
 8000a68:	4b94      	ldr	r3, [pc, #592]	@ (8000cbc <main+0x408>)
 8000a6a:	f107 04f0 	add.w	r4, r7, #240	@ 0xf0
 8000a6e:	461d      	mov	r5, r3
 8000a70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a74:	682b      	ldr	r3, [r5, #0]
 8000a76:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000a78:	f107 01f0 	add.w	r1, r7, #240	@ 0xf0
 8000a7c:	230a      	movs	r3, #10
 8000a7e:	2211      	movs	r2, #17
 8000a80:	4888      	ldr	r0, [pc, #544]	@ (8000ca4 <main+0x3f0>)
 8000a82:	f002 fbe5 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR4_GPIO_Port, SENSOR4_Pin))
 8000a86:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8e:	f001 f809 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d00e      	beq.n	8000ab6 <main+0x202>
	  {
		  uint8_t data[] = "Sensor 4 Detected";
 8000a98:	4b89      	ldr	r3, [pc, #548]	@ (8000cc0 <main+0x40c>)
 8000a9a:	f107 04dc 	add.w	r4, r7, #220	@ 0xdc
 8000a9e:	461d      	mov	r5, r3
 8000aa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aa4:	682b      	ldr	r3, [r5, #0]
 8000aa6:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000aa8:	f107 01dc 	add.w	r1, r7, #220	@ 0xdc
 8000aac:	230a      	movs	r3, #10
 8000aae:	2211      	movs	r2, #17
 8000ab0:	487c      	ldr	r0, [pc, #496]	@ (8000ca4 <main+0x3f0>)
 8000ab2:	f002 fbcd 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR5_GPIO_Port, SENSOR5_Pin))
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	4882      	ldr	r0, [pc, #520]	@ (8000cc4 <main+0x410>)
 8000aba:	f000 fff3 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d00e      	beq.n	8000ae2 <main+0x22e>
	  {
		  uint8_t data[] = "Sensor 5 Detected";
 8000ac4:	4b80      	ldr	r3, [pc, #512]	@ (8000cc8 <main+0x414>)
 8000ac6:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 8000aca:	461d      	mov	r5, r3
 8000acc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ace:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ad0:	682b      	ldr	r3, [r5, #0]
 8000ad2:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000ad4:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 8000ad8:	230a      	movs	r3, #10
 8000ada:	2211      	movs	r2, #17
 8000adc:	4871      	ldr	r0, [pc, #452]	@ (8000ca4 <main+0x3f0>)
 8000ade:	f002 fbb7 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR6_GPIO_Port, SENSOR6_Pin))
 8000ae2:	2102      	movs	r1, #2
 8000ae4:	4877      	ldr	r0, [pc, #476]	@ (8000cc4 <main+0x410>)
 8000ae6:	f000 ffdd 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d00e      	beq.n	8000b0e <main+0x25a>
	  {
		  uint8_t data[] = "Sensor 6 Detected";
 8000af0:	4b76      	ldr	r3, [pc, #472]	@ (8000ccc <main+0x418>)
 8000af2:	f107 04b4 	add.w	r4, r7, #180	@ 0xb4
 8000af6:	461d      	mov	r5, r3
 8000af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000afc:	682b      	ldr	r3, [r5, #0]
 8000afe:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000b00:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8000b04:	230a      	movs	r3, #10
 8000b06:	2211      	movs	r2, #17
 8000b08:	4866      	ldr	r0, [pc, #408]	@ (8000ca4 <main+0x3f0>)
 8000b0a:	f002 fba1 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR7_GPIO_Port, SENSOR7_Pin))
 8000b0e:	2104      	movs	r1, #4
 8000b10:	486c      	ldr	r0, [pc, #432]	@ (8000cc4 <main+0x410>)
 8000b12:	f000 ffc7 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d00e      	beq.n	8000b3a <main+0x286>
	  {
		  uint8_t data[] = "Sensor 7 Detected";
 8000b1c:	4b6c      	ldr	r3, [pc, #432]	@ (8000cd0 <main+0x41c>)
 8000b1e:	f107 04a0 	add.w	r4, r7, #160	@ 0xa0
 8000b22:	461d      	mov	r5, r3
 8000b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b28:	682b      	ldr	r3, [r5, #0]
 8000b2a:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000b2c:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 8000b30:	230a      	movs	r3, #10
 8000b32:	2211      	movs	r2, #17
 8000b34:	485b      	ldr	r0, [pc, #364]	@ (8000ca4 <main+0x3f0>)
 8000b36:	f002 fb8b 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR8_GPIO_Port, SENSOR8_Pin))
 8000b3a:	2110      	movs	r1, #16
 8000b3c:	4861      	ldr	r0, [pc, #388]	@ (8000cc4 <main+0x410>)
 8000b3e:	f000 ffb1 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d00e      	beq.n	8000b66 <main+0x2b2>
	  {
		  uint8_t data[] = "Sensor 8 Detected";
 8000b48:	4b62      	ldr	r3, [pc, #392]	@ (8000cd4 <main+0x420>)
 8000b4a:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8000b4e:	461d      	mov	r5, r3
 8000b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b54:	682b      	ldr	r3, [r5, #0]
 8000b56:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000b58:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 8000b5c:	230a      	movs	r3, #10
 8000b5e:	2211      	movs	r2, #17
 8000b60:	4850      	ldr	r0, [pc, #320]	@ (8000ca4 <main+0x3f0>)
 8000b62:	f002 fb75 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR9_GPIO_Port, SENSOR9_Pin)) // Doesn't work
 8000b66:	2120      	movs	r1, #32
 8000b68:	4856      	ldr	r0, [pc, #344]	@ (8000cc4 <main+0x410>)
 8000b6a:	f000 ff9b 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d00e      	beq.n	8000b92 <main+0x2de>
	  {
		  uint8_t data[] = "Sensor 9 Detected";
 8000b74:	4b58      	ldr	r3, [pc, #352]	@ (8000cd8 <main+0x424>)
 8000b76:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 8000b7a:	461d      	mov	r5, r3
 8000b7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b80:	682b      	ldr	r3, [r5, #0]
 8000b82:	8023      	strh	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,17,10);
 8000b84:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8000b88:	230a      	movs	r3, #10
 8000b8a:	2211      	movs	r2, #17
 8000b8c:	4845      	ldr	r0, [pc, #276]	@ (8000ca4 <main+0x3f0>)
 8000b8e:	f002 fb5f 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR10_GPIO_Port, SENSOR10_Pin))
 8000b92:	2140      	movs	r1, #64	@ 0x40
 8000b94:	484b      	ldr	r0, [pc, #300]	@ (8000cc4 <main+0x410>)
 8000b96:	f000 ff85 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d012      	beq.n	8000bc6 <main+0x312>
	  {
		  uint8_t data[] = "Sensor 10 Detected";
 8000ba0:	4b4e      	ldr	r3, [pc, #312]	@ (8000cdc <main+0x428>)
 8000ba2:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8000ba6:	461d      	mov	r5, r3
 8000ba8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000baa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bac:	682b      	ldr	r3, [r5, #0]
 8000bae:	461a      	mov	r2, r3
 8000bb0:	8022      	strh	r2, [r4, #0]
 8000bb2:	3402      	adds	r4, #2
 8000bb4:	0c1b      	lsrs	r3, r3, #16
 8000bb6:	7023      	strb	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,18,10);
 8000bb8:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8000bbc:	230a      	movs	r3, #10
 8000bbe:	2212      	movs	r2, #18
 8000bc0:	4838      	ldr	r0, [pc, #224]	@ (8000ca4 <main+0x3f0>)
 8000bc2:	f002 fb45 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR11_GPIO_Port, SENSOR11_Pin))
 8000bc6:	2180      	movs	r1, #128	@ 0x80
 8000bc8:	483e      	ldr	r0, [pc, #248]	@ (8000cc4 <main+0x410>)
 8000bca:	f000 ff6b 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d012      	beq.n	8000bfa <main+0x346>
	  {
		  uint8_t data[] = "Sensor 11 Detected";
 8000bd4:	4b42      	ldr	r3, [pc, #264]	@ (8000ce0 <main+0x42c>)
 8000bd6:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8000bda:	461d      	mov	r5, r3
 8000bdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be0:	682b      	ldr	r3, [r5, #0]
 8000be2:	461a      	mov	r2, r3
 8000be4:	8022      	strh	r2, [r4, #0]
 8000be6:	3402      	adds	r4, #2
 8000be8:	0c1b      	lsrs	r3, r3, #16
 8000bea:	7023      	strb	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,18,10);
 8000bec:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8000bf0:	230a      	movs	r3, #10
 8000bf2:	2212      	movs	r2, #18
 8000bf4:	482b      	ldr	r0, [pc, #172]	@ (8000ca4 <main+0x3f0>)
 8000bf6:	f002 fb2b 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR12_GPIO_Port, SENSOR12_Pin)) // Doesn't work
 8000bfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bfe:	4831      	ldr	r0, [pc, #196]	@ (8000cc4 <main+0x410>)
 8000c00:	f000 ff50 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d012      	beq.n	8000c30 <main+0x37c>
	  {
		  uint8_t data[] = "Sensor 12 Detected";
 8000c0a:	4b36      	ldr	r3, [pc, #216]	@ (8000ce4 <main+0x430>)
 8000c0c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000c10:	461d      	mov	r5, r3
 8000c12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c16:	682b      	ldr	r3, [r5, #0]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	8022      	strh	r2, [r4, #0]
 8000c1c:	3402      	adds	r4, #2
 8000c1e:	0c1b      	lsrs	r3, r3, #16
 8000c20:	7023      	strb	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,18,10);
 8000c22:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8000c26:	230a      	movs	r3, #10
 8000c28:	2212      	movs	r2, #18
 8000c2a:	481e      	ldr	r0, [pc, #120]	@ (8000ca4 <main+0x3f0>)
 8000c2c:	f002 fb10 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR13_GPIO_Port, SENSOR13_Pin)) // Doesn't work
 8000c30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c34:	4823      	ldr	r0, [pc, #140]	@ (8000cc4 <main+0x410>)
 8000c36:	f000 ff35 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d015      	beq.n	8000c6c <main+0x3b8>
	  {
		  uint8_t data[] = "Sensor 13 Detected";
 8000c40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000c48:	4a27      	ldr	r2, [pc, #156]	@ (8000ce8 <main+0x434>)
 8000c4a:	461c      	mov	r4, r3
 8000c4c:	4615      	mov	r5, r2
 8000c4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c52:	682b      	ldr	r3, [r5, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	8022      	strh	r2, [r4, #0]
 8000c58:	3402      	adds	r4, #2
 8000c5a:	0c1b      	lsrs	r3, r3, #16
 8000c5c:	7023      	strb	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,18,10);
 8000c5e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000c62:	230a      	movs	r3, #10
 8000c64:	2212      	movs	r2, #18
 8000c66:	480f      	ldr	r0, [pc, #60]	@ (8000ca4 <main+0x3f0>)
 8000c68:	f002 faf2 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR14_GPIO_Port, SENSOR14_Pin))
 8000c6c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c70:	4814      	ldr	r0, [pc, #80]	@ (8000cc4 <main+0x410>)
 8000c72:	f000 ff17 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d03c      	beq.n	8000cf6 <main+0x442>
	  {
		  uint8_t data[] = "Sensor 14 Detected";
 8000c7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c80:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000c84:	4a19      	ldr	r2, [pc, #100]	@ (8000cec <main+0x438>)
 8000c86:	461c      	mov	r4, r3
 8000c88:	4615      	mov	r5, r2
 8000c8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c8e:	682b      	ldr	r3, [r5, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	8022      	strh	r2, [r4, #0]
 8000c94:	3402      	adds	r4, #2
 8000c96:	0c1b      	lsrs	r3, r3, #16
 8000c98:	7023      	strb	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,18,10);
 8000c9a:	f107 0114 	add.w	r1, r7, #20
 8000c9e:	230a      	movs	r3, #10
 8000ca0:	2212      	movs	r2, #18
 8000ca2:	e025      	b.n	8000cf0 <main+0x43c>
 8000ca4:	20000170 	.word	0x20000170
 8000ca8:	20000204 	.word	0x20000204
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	48000800 	.word	0x48000800
 8000cb4:	08005454 	.word	0x08005454
 8000cb8:	08005468 	.word	0x08005468
 8000cbc:	0800547c 	.word	0x0800547c
 8000cc0:	08005490 	.word	0x08005490
 8000cc4:	48000400 	.word	0x48000400
 8000cc8:	080054a4 	.word	0x080054a4
 8000ccc:	080054b8 	.word	0x080054b8
 8000cd0:	080054cc 	.word	0x080054cc
 8000cd4:	080054e0 	.word	0x080054e0
 8000cd8:	080054f4 	.word	0x080054f4
 8000cdc:	08005508 	.word	0x08005508
 8000ce0:	0800551c 	.word	0x0800551c
 8000ce4:	08005530 	.word	0x08005530
 8000ce8:	08005544 	.word	0x08005544
 8000cec:	08005558 	.word	0x08005558
 8000cf0:	4810      	ldr	r0, [pc, #64]	@ (8000d34 <main+0x480>)
 8000cf2:	f002 faad 	bl	8003250 <HAL_UART_Transmit>
	  }
	  if(HAL_GPIO_ReadPin(SENSOR15_GPIO_Port, SENSOR15_Pin))
 8000cf6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cfa:	480f      	ldr	r0, [pc, #60]	@ (8000d38 <main+0x484>)
 8000cfc:	f000 fed2 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f43f ae55 	beq.w	80009b2 <main+0xfe>
	  {
		  uint8_t data[] = "Sensor 15 Detected";
 8000d08:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d0c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000d10:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <main+0x488>)
 8000d12:	461c      	mov	r4, r3
 8000d14:	4615      	mov	r5, r2
 8000d16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d1a:	682b      	ldr	r3, [r5, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	8022      	strh	r2, [r4, #0]
 8000d20:	3402      	adds	r4, #2
 8000d22:	0c1b      	lsrs	r3, r3, #16
 8000d24:	7023      	strb	r3, [r4, #0]
		  HAL_UART_Transmit(&huart2,data,18,10);
 8000d26:	4639      	mov	r1, r7
 8000d28:	230a      	movs	r3, #10
 8000d2a:	2212      	movs	r2, #18
 8000d2c:	4801      	ldr	r0, [pc, #4]	@ (8000d34 <main+0x480>)
 8000d2e:	f002 fa8f 	bl	8003250 <HAL_UART_Transmit>
	  if(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_RXNE))
 8000d32:	e63e      	b.n	80009b2 <main+0xfe>
 8000d34:	20000170 	.word	0x20000170
 8000d38:	48000400 	.word	0x48000400
 8000d3c:	0800556c 	.word	0x0800556c

08000d40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b094      	sub	sp, #80	@ 0x50
 8000d44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d46:	f107 0318 	add.w	r3, r7, #24
 8000d4a:	2238      	movs	r2, #56	@ 0x38
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f003 fc5d 	bl	800460e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]
 8000d60:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d62:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d66:	f000 fecd 	bl	8001b04 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d72:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d74:	2340      	movs	r3, #64	@ 0x40
 8000d76:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000d80:	2301      	movs	r3, #1
 8000d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d84:	230a      	movs	r3, #10
 8000d86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d90:	2302      	movs	r3, #2
 8000d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d94:	f107 0318 	add.w	r3, r7, #24
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 ff67 	bl	8001c6c <HAL_RCC_OscConfig>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000da4:	f000 f92c 	bl	8001000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da8:	230f      	movs	r3, #15
 8000daa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dac:	2303      	movs	r3, #3
 8000dae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000db4:	2300      	movs	r3, #0
 8000db6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2102      	movs	r1, #2
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f001 fa65 	bl	8002290 <HAL_RCC_ClockConfig>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000dcc:	f000 f918 	bl	8001000 <Error_Handler>
  }
}
 8000dd0:	bf00      	nop
 8000dd2:	3750      	adds	r7, #80	@ 0x50
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000dde:	4a1c      	ldr	r2, [pc, #112]	@ (8000e50 <MX_SPI1_Init+0x78>)
 8000de0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000de2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000de4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000de8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000dea:	4b18      	ldr	r3, [pc, #96]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000dec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000df0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000df2:	4b16      	ldr	r3, [pc, #88]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000df4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000df8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dfa:	4b14      	ldr	r3, [pc, #80]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e00:	4b12      	ldr	r3, [pc, #72]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e06:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e10:	2220      	movs	r2, #32
 8000e12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e14:	4b0d      	ldr	r3, [pc, #52]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e20:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e26:	4b09      	ldr	r3, [pc, #36]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e28:	2207      	movs	r2, #7
 8000e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e2c:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e32:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e34:	2208      	movs	r2, #8
 8000e36:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e38:	4804      	ldr	r0, [pc, #16]	@ (8000e4c <MX_SPI1_Init+0x74>)
 8000e3a:	f001 fe35 	bl	8002aa8 <HAL_SPI_Init>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000e44:	f000 f8dc 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e48:	bf00      	nop
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	2000010c 	.word	0x2000010c
 8000e50:	40013000 	.word	0x40013000

08000e54 <MX_USART2_UART_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000e58:	4b2a      	ldr	r3, [pc, #168]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000f08 <MX_USART2_UART_Init+0xb4>)
 8000e5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e5e:	4b29      	ldr	r3, [pc, #164]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e66:	4b27      	ldr	r3, [pc, #156]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e6c:	4b25      	ldr	r3, [pc, #148]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e72:	4b24      	ldr	r3, [pc, #144]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e78:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7e:	4b21      	ldr	r3, [pc, #132]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e84:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e90:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	629a      	str	r2, [r3, #40]	@ 0x28

  // Assign Tx and Rx buffer pointers
  huart2.pTxBuffPtr = TxBuffer;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8000f0c <MX_USART2_UART_Init+0xb8>)
 8000ea0:	651a      	str	r2, [r3, #80]	@ 0x50
  huart2.TxXferSize = TX_BUFFER_SIZE;
 8000ea2:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000ea4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ea8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  huart2.pRxBuffPtr = RxBuffer;
 8000eac:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000eae:	4a18      	ldr	r2, [pc, #96]	@ (8000f10 <MX_USART2_UART_Init+0xbc>)
 8000eb0:	659a      	str	r2, [r3, #88]	@ 0x58
  huart2.RxXferSize = RX_BUFFER_SIZE;
 8000eb2:	4b14      	ldr	r3, [pc, #80]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000eb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000eb8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ebc:	4811      	ldr	r0, [pc, #68]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000ebe:	f002 f977 	bl	80031b0 <HAL_UART_Init>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_USART2_UART_Init+0x78>
  {
    Error_Handler();
 8000ec8:	f000 f89a 	bl	8001000 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ecc:	2100      	movs	r1, #0
 8000ece:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000ed0:	f003 f946 	bl	8004160 <HAL_UARTEx_SetTxFifoThreshold>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8000eda:	f000 f891 	bl	8001000 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4808      	ldr	r0, [pc, #32]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000ee2:	f003 f97b 	bl	80041dc <HAL_UARTEx_SetRxFifoThreshold>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_USART2_UART_Init+0x9c>
  {
    Error_Handler();
 8000eec:	f000 f888 	bl	8001000 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ef0:	4804      	ldr	r0, [pc, #16]	@ (8000f04 <MX_USART2_UART_Init+0xb0>)
 8000ef2:	f003 f8fc 	bl	80040ee <HAL_UARTEx_DisableFifoMode>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_USART2_UART_Init+0xac>
  {
    Error_Handler();
 8000efc:	f000 f880 	bl	8001000 <Error_Handler>
  }
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000170 	.word	0x20000170
 8000f08:	40004400 	.word	0x40004400
 8000f0c:	20000314 	.word	0x20000314
 8000f10:	20000214 	.word	0x20000214

08000f14 <MX_GPIO_Init>:
static void MX_GPIO_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b088      	sub	sp, #32
 8000f18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1a:	f107 030c 	add.w	r3, r7, #12
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	4b32      	ldr	r3, [pc, #200]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2e:	4a31      	ldr	r2, [pc, #196]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f30:	f043 0304 	orr.w	r3, r3, #4
 8000f34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3a:	f003 0304 	and.w	r3, r3, #4
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f46:	4a2b      	ldr	r2, [pc, #172]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f4e:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5e:	4a25      	ldr	r2, [pc, #148]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f60:	f043 0302 	orr.w	r3, r3, #2
 8000f64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f66:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_GPIO_Init+0xe0>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	603b      	str	r3, [r7, #0]
 8000f70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2110      	movs	r1, #16
 8000f76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7a:	f000 fdab 	bl	8001ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SENSOR1_Pin */
  GPIO_InitStruct.Pin = SENSOR1_Pin;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f86:	2302      	movs	r3, #2
 8000f88:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SENSOR1_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4819      	ldr	r0, [pc, #100]	@ (8000ff8 <MX_GPIO_Init+0xe4>)
 8000f92:	f000 fc05 	bl	80017a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f96:	2310      	movs	r3, #16
 8000f98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	4619      	mov	r1, r3
 8000fac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb0:	f000 fbf6 	bl	80017a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR5_Pin SENSOR6_Pin SENSOR7_Pin SENSOR13_Pin
                           SENSOR14_Pin SENSOR15_Pin SENSOR8_Pin SENSOR9_Pin
                           SENSOR10_Pin SENSOR11_Pin SENSOR12_Pin */
  GPIO_InitStruct.Pin = SENSOR5_Pin|SENSOR6_Pin|SENSOR7_Pin|SENSOR13_Pin
 8000fb4:	f641 63f7 	movw	r3, #7927	@ 0x1ef7
 8000fb8:	60fb      	str	r3, [r7, #12]
                          |SENSOR14_Pin|SENSOR15_Pin|SENSOR8_Pin|SENSOR9_Pin
                          |SENSOR10_Pin|SENSOR11_Pin|SENSOR12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc2:	f107 030c 	add.w	r3, r7, #12
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480c      	ldr	r0, [pc, #48]	@ (8000ffc <MX_GPIO_Init+0xe8>)
 8000fca:	f000 fbe9 	bl	80017a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR2_Pin SENSOR3_Pin SENSOR4_Pin */
  GPIO_InitStruct.Pin = SENSOR2_Pin|SENSOR3_Pin|SENSOR4_Pin;
 8000fce:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8000fd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fdc:	f107 030c 	add.w	r3, r7, #12
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe6:	f000 fbdb 	bl	80017a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fea:	bf00      	nop
 8000fec:	3720      	adds	r7, #32
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	48000800 	.word	0x48000800
 8000ffc:	48000400 	.word	0x48000400

08001000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001004:	b672      	cpsid	i
}
 8001006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <Error_Handler+0x8>

0800100c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001012:	4b0f      	ldr	r3, [pc, #60]	@ (8001050 <HAL_MspInit+0x44>)
 8001014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001016:	4a0e      	ldr	r2, [pc, #56]	@ (8001050 <HAL_MspInit+0x44>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6613      	str	r3, [r2, #96]	@ 0x60
 800101e:	4b0c      	ldr	r3, [pc, #48]	@ (8001050 <HAL_MspInit+0x44>)
 8001020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <HAL_MspInit+0x44>)
 800102c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102e:	4a08      	ldr	r2, [pc, #32]	@ (8001050 <HAL_MspInit+0x44>)
 8001030:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001034:	6593      	str	r3, [r2, #88]	@ 0x58
 8001036:	4b06      	ldr	r3, [pc, #24]	@ (8001050 <HAL_MspInit+0x44>)
 8001038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800103e:	603b      	str	r3, [r7, #0]
 8001040:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001042:	f000 fe03 	bl	8001c4c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40021000 	.word	0x40021000

08001054 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	@ 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a17      	ldr	r2, [pc, #92]	@ (80010d0 <HAL_SPI_MspInit+0x7c>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d128      	bne.n	80010c8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001076:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <HAL_SPI_MspInit+0x80>)
 8001078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800107a:	4a16      	ldr	r2, [pc, #88]	@ (80010d4 <HAL_SPI_MspInit+0x80>)
 800107c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001080:	6613      	str	r3, [r2, #96]	@ 0x60
 8001082:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <HAL_SPI_MspInit+0x80>)
 8001084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001086:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <HAL_SPI_MspInit+0x80>)
 8001090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001092:	4a10      	ldr	r2, [pc, #64]	@ (80010d4 <HAL_SPI_MspInit+0x80>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <HAL_SPI_MspInit+0x80>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80010a6:	23a0      	movs	r3, #160	@ 0xa0
 80010a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010aa:	2302      	movs	r3, #2
 80010ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2300      	movs	r3, #0
 80010b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010b6:	2305      	movs	r3, #5
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	4619      	mov	r1, r3
 80010c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c4:	f000 fb6c 	bl	80017a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80010c8:	bf00      	nop
 80010ca:	3728      	adds	r7, #40	@ 0x28
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40013000 	.word	0x40013000
 80010d4:	40021000 	.word	0x40021000

080010d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b09a      	sub	sp, #104	@ 0x68
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010f0:	f107 0310 	add.w	r3, r7, #16
 80010f4:	2244      	movs	r2, #68	@ 0x44
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f003 fa88 	bl	800460e <memset>
  if(huart->Instance==USART2)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a1f      	ldr	r2, [pc, #124]	@ (8001180 <HAL_UART_MspInit+0xa8>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d136      	bne.n	8001176 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001108:	2302      	movs	r3, #2
 800110a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	4618      	mov	r0, r3
 8001116:	f001 fad7 	bl	80026c8 <HAL_RCCEx_PeriphCLKConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001120:	f7ff ff6e 	bl	8001000 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001124:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <HAL_UART_MspInit+0xac>)
 8001126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001128:	4a16      	ldr	r2, [pc, #88]	@ (8001184 <HAL_UART_MspInit+0xac>)
 800112a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800112e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001130:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <HAL_UART_MspInit+0xac>)
 8001132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800113c:	4b11      	ldr	r3, [pc, #68]	@ (8001184 <HAL_UART_MspInit+0xac>)
 800113e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001140:	4a10      	ldr	r2, [pc, #64]	@ (8001184 <HAL_UART_MspInit+0xac>)
 8001142:	f043 0301 	orr.w	r3, r3, #1
 8001146:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001148:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <HAL_UART_MspInit+0xac>)
 800114a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114c:	f003 0301 	and.w	r3, r3, #1
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001154:	230c      	movs	r3, #12
 8001156:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001158:	2302      	movs	r3, #2
 800115a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001160:	2300      	movs	r3, #0
 8001162:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001164:	2307      	movs	r3, #7
 8001166:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001168:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800116c:	4619      	mov	r1, r3
 800116e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001172:	f000 fb15 	bl	80017a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001176:	bf00      	nop
 8001178:	3768      	adds	r7, #104	@ 0x68
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40004400 	.word	0x40004400
 8001184:	40021000 	.word	0x40021000

08001188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <NMI_Handler+0x4>

08001190 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <HardFault_Handler+0x4>

08001198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <MemManage_Handler+0x4>

080011a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <BusFault_Handler+0x4>

080011a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <UsageFault_Handler+0x4>

080011b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011be:	b480      	push	{r7}
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011de:	f000 f957 	bl	8001490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0
  return 1;
 80011ea:	2301      	movs	r3, #1
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <_kill>:

int _kill(int pid, int sig)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001200:	f003 fac2 	bl	8004788 <__errno>
 8001204:	4603      	mov	r3, r0
 8001206:	2216      	movs	r2, #22
 8001208:	601a      	str	r2, [r3, #0]
  return -1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <_exit>:

void _exit (int status)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800121e:	f04f 31ff 	mov.w	r1, #4294967295
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f7ff ffe7 	bl	80011f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <_exit+0x12>

0800122c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e00a      	b.n	8001254 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800123e:	f3af 8000 	nop.w
 8001242:	4601      	mov	r1, r0
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	1c5a      	adds	r2, r3, #1
 8001248:	60ba      	str	r2, [r7, #8]
 800124a:	b2ca      	uxtb	r2, r1
 800124c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	429a      	cmp	r2, r3
 800125a:	dbf0      	blt.n	800123e <_read+0x12>
  }

  return len;
 800125c:	687b      	ldr	r3, [r7, #4]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	e009      	b.n	800128c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	60ba      	str	r2, [r7, #8]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	3301      	adds	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	429a      	cmp	r2, r3
 8001292:	dbf1      	blt.n	8001278 <_write+0x12>
  }
  return len;
 8001294:	687b      	ldr	r3, [r7, #4]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <_close>:

int _close(int file)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b083      	sub	sp, #12
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
 80012be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012c6:	605a      	str	r2, [r3, #4]
  return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <_isatty>:

int _isatty(int file)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001310:	4a14      	ldr	r2, [pc, #80]	@ (8001364 <_sbrk+0x5c>)
 8001312:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <_sbrk+0x60>)
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800131c:	4b13      	ldr	r3, [pc, #76]	@ (800136c <_sbrk+0x64>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d102      	bne.n	800132a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001324:	4b11      	ldr	r3, [pc, #68]	@ (800136c <_sbrk+0x64>)
 8001326:	4a12      	ldr	r2, [pc, #72]	@ (8001370 <_sbrk+0x68>)
 8001328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800132a:	4b10      	ldr	r3, [pc, #64]	@ (800136c <_sbrk+0x64>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	429a      	cmp	r2, r3
 8001336:	d207      	bcs.n	8001348 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001338:	f003 fa26 	bl	8004788 <__errno>
 800133c:	4603      	mov	r3, r0
 800133e:	220c      	movs	r2, #12
 8001340:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
 8001346:	e009      	b.n	800135c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001348:	4b08      	ldr	r3, [pc, #32]	@ (800136c <_sbrk+0x64>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <_sbrk+0x64>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	4a05      	ldr	r2, [pc, #20]	@ (800136c <_sbrk+0x64>)
 8001358:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800135a:	68fb      	ldr	r3, [r7, #12]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20008000 	.word	0x20008000
 8001368:	00000400 	.word	0x00000400
 800136c:	20000414 	.word	0x20000414
 8001370:	20000568 	.word	0x20000568

08001374 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <SystemInit+0x20>)
 800137a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800137e:	4a05      	ldr	r2, [pc, #20]	@ (8001394 <SystemInit+0x20>)
 8001380:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001384:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001398:	480d      	ldr	r0, [pc, #52]	@ (80013d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800139a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800139c:	f7ff ffea 	bl	8001374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a0:	480c      	ldr	r0, [pc, #48]	@ (80013d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80013a2:	490d      	ldr	r1, [pc, #52]	@ (80013d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a4:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <LoopForever+0xe>)
  movs r3, #0
 80013a6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80013a8:	e002      	b.n	80013b0 <LoopCopyDataInit>

080013aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ae:	3304      	adds	r3, #4

080013b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b4:	d3f9      	bcc.n	80013aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013b6:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013b8:	4c0a      	ldr	r4, [pc, #40]	@ (80013e4 <LoopForever+0x16>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013bc:	e001      	b.n	80013c2 <LoopFillZerobss>

080013be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c0:	3204      	adds	r2, #4

080013c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c4:	d3fb      	bcc.n	80013be <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80013c6:	f003 f9e5 	bl	8004794 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013ca:	f7ff fa73 	bl	80008b4 <main>

080013ce <LoopForever>:

LoopForever:
    b LoopForever
 80013ce:	e7fe      	b.n	80013ce <LoopForever>
  ldr   r0, =_estack
 80013d0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80013d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80013dc:	080057b4 	.word	0x080057b4
  ldr r2, =_sbss
 80013e0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80013e4:	20000568 	.word	0x20000568

080013e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013e8:	e7fe      	b.n	80013e8 <ADC1_2_IRQHandler>

080013ea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013f0:	2300      	movs	r3, #0
 80013f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f4:	2003      	movs	r0, #3
 80013f6:	f000 f93d 	bl	8001674 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013fa:	200f      	movs	r0, #15
 80013fc:	f000 f80e 	bl	800141c <HAL_InitTick>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d002      	beq.n	800140c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	71fb      	strb	r3, [r7, #7]
 800140a:	e001      	b.n	8001410 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800140c:	f7ff fdfe 	bl	800100c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001410:	79fb      	ldrb	r3, [r7, #7]

}
 8001412:	4618      	mov	r0, r3
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001424:	2300      	movs	r3, #0
 8001426:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001428:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <HAL_InitTick+0x68>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d022      	beq.n	8001476 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001430:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <HAL_InitTick+0x6c>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <HAL_InitTick+0x68>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800143c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001440:	fbb2 f3f3 	udiv	r3, r2, r3
 8001444:	4618      	mov	r0, r3
 8001446:	f000 f93a 	bl	80016be <HAL_SYSTICK_Config>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d10f      	bne.n	8001470 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b0f      	cmp	r3, #15
 8001454:	d809      	bhi.n	800146a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001456:	2200      	movs	r2, #0
 8001458:	6879      	ldr	r1, [r7, #4]
 800145a:	f04f 30ff 	mov.w	r0, #4294967295
 800145e:	f000 f914 	bl	800168a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001462:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <HAL_InitTick+0x70>)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6013      	str	r3, [r2, #0]
 8001468:	e007      	b.n	800147a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	73fb      	strb	r3, [r7, #15]
 800146e:	e004      	b.n	800147a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	e001      	b.n	800147a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800147a:	7bfb      	ldrb	r3, [r7, #15]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000018 	.word	0x20000018
 8001488:	20000010 	.word	0x20000010
 800148c:	20000014 	.word	0x20000014

08001490 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <HAL_IncTick+0x1c>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <HAL_IncTick+0x20>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4413      	add	r3, r2
 800149e:	4a03      	ldr	r2, [pc, #12]	@ (80014ac <HAL_IncTick+0x1c>)
 80014a0:	6013      	str	r3, [r2, #0]
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	20000418 	.word	0x20000418
 80014b0:	20000018 	.word	0x20000018

080014b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return uwTick;
 80014b8:	4b03      	ldr	r3, [pc, #12]	@ (80014c8 <HAL_GetTick+0x14>)
 80014ba:	681b      	ldr	r3, [r3, #0]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	20000418 	.word	0x20000418

080014cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014d4:	f7ff ffee 	bl	80014b4 <HAL_GetTick>
 80014d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014e4:	d004      	beq.n	80014f0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_Delay+0x40>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	4413      	add	r3, r2
 80014ee:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014f0:	bf00      	nop
 80014f2:	f7ff ffdf 	bl	80014b4 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d8f7      	bhi.n	80014f2 <HAL_Delay+0x26>
  {
  }
}
 8001502:	bf00      	nop
 8001504:	bf00      	nop
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000018 	.word	0x20000018

08001510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001520:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <__NVIC_SetPriorityGrouping+0x44>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800152c:	4013      	ands	r3, r2
 800152e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001538:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800153c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001542:	4a04      	ldr	r2, [pc, #16]	@ (8001554 <__NVIC_SetPriorityGrouping+0x44>)
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	60d3      	str	r3, [r2, #12]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <__NVIC_GetPriorityGrouping+0x18>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	0a1b      	lsrs	r3, r3, #8
 8001562:	f003 0307 	and.w	r3, r3, #7
}
 8001566:	4618      	mov	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001584:	2b00      	cmp	r3, #0
 8001586:	db0a      	blt.n	800159e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	490c      	ldr	r1, [pc, #48]	@ (80015c0 <__NVIC_SetPriority+0x4c>)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	0112      	lsls	r2, r2, #4
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	440b      	add	r3, r1
 8001598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800159c:	e00a      	b.n	80015b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4908      	ldr	r1, [pc, #32]	@ (80015c4 <__NVIC_SetPriority+0x50>)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	3b04      	subs	r3, #4
 80015ac:	0112      	lsls	r2, r2, #4
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	440b      	add	r3, r1
 80015b2:	761a      	strb	r2, [r3, #24]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000e100 	.word	0xe000e100
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	@ 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f1c3 0307 	rsb	r3, r3, #7
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	bf28      	it	cs
 80015e6:	2304      	movcs	r3, #4
 80015e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3304      	adds	r3, #4
 80015ee:	2b06      	cmp	r3, #6
 80015f0:	d902      	bls.n	80015f8 <NVIC_EncodePriority+0x30>
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3b03      	subs	r3, #3
 80015f6:	e000      	b.n	80015fa <NVIC_EncodePriority+0x32>
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43da      	mvns	r2, r3
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	401a      	ands	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001610:	f04f 31ff 	mov.w	r1, #4294967295
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43d9      	mvns	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	4313      	orrs	r3, r2
         );
}
 8001622:	4618      	mov	r0, r3
 8001624:	3724      	adds	r7, #36	@ 0x24
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001640:	d301      	bcc.n	8001646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001642:	2301      	movs	r3, #1
 8001644:	e00f      	b.n	8001666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001646:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <SysTick_Config+0x40>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800164e:	210f      	movs	r1, #15
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
 8001654:	f7ff ff8e 	bl	8001574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <SysTick_Config+0x40>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165e:	4b04      	ldr	r3, [pc, #16]	@ (8001670 <SysTick_Config+0x40>)
 8001660:	2207      	movs	r2, #7
 8001662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	e000e010 	.word	0xe000e010

08001674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff47 	bl	8001510 <__NVIC_SetPriorityGrouping>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001698:	f7ff ff5e 	bl	8001558 <__NVIC_GetPriorityGrouping>
 800169c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	68b9      	ldr	r1, [r7, #8]
 80016a2:	6978      	ldr	r0, [r7, #20]
 80016a4:	f7ff ff90 	bl	80015c8 <NVIC_EncodePriority>
 80016a8:	4602      	mov	r2, r0
 80016aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ae:	4611      	mov	r1, r2
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff ff5f 	bl	8001574 <__NVIC_SetPriority>
}
 80016b6:	bf00      	nop
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b082      	sub	sp, #8
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f7ff ffb2 	bl	8001630 <SysTick_Config>
 80016cc:	4603      	mov	r3, r0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b085      	sub	sp, #20
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016de:	2300      	movs	r3, #0
 80016e0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d005      	beq.n	80016fa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2204      	movs	r2, #4
 80016f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	73fb      	strb	r3, [r7, #15]
 80016f8:	e037      	b.n	800176a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f022 020e 	bic.w	r2, r2, #14
 8001708:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001714:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001718:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f022 0201 	bic.w	r2, r2, #1
 8001728:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f003 021f 	and.w	r2, r3, #31
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001736:	2101      	movs	r1, #1
 8001738:	fa01 f202 	lsl.w	r2, r1, r2
 800173c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001746:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800174c:	2b00      	cmp	r3, #0
 800174e:	d00c      	beq.n	800176a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800175a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800175e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001768:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2201      	movs	r2, #1
 800176e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800177a:	7bfb      	ldrb	r3, [r7, #15]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b087      	sub	sp, #28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80017ae:	e15a      	b.n	8001a66 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	2101      	movs	r1, #1
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	4013      	ands	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 814c 	beq.w	8001a60 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0303 	and.w	r3, r3, #3
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d005      	beq.n	80017e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d130      	bne.n	8001842 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	2203      	movs	r2, #3
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	43db      	mvns	r3, r3
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	4013      	ands	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	4313      	orrs	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001816:	2201      	movs	r2, #1
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	43db      	mvns	r3, r3
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	4013      	ands	r3, r2
 8001824:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	091b      	lsrs	r3, r3, #4
 800182c:	f003 0201 	and.w	r2, r3, #1
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	4313      	orrs	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	2b03      	cmp	r3, #3
 800184c:	d017      	beq.n	800187e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	689a      	ldr	r2, [r3, #8]
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	2b02      	cmp	r3, #2
 8001888:	d123      	bne.n	80018d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	08da      	lsrs	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3208      	adds	r2, #8
 8001892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001896:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	220f      	movs	r2, #15
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	4013      	ands	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	691a      	ldr	r2, [r3, #16]
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	08da      	lsrs	r2, r3, #3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3208      	adds	r2, #8
 80018cc:	6939      	ldr	r1, [r7, #16]
 80018ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	2203      	movs	r2, #3
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 0203 	and.w	r2, r3, #3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 80a6 	beq.w	8001a60 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001914:	4b5b      	ldr	r3, [pc, #364]	@ (8001a84 <HAL_GPIO_Init+0x2e4>)
 8001916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001918:	4a5a      	ldr	r2, [pc, #360]	@ (8001a84 <HAL_GPIO_Init+0x2e4>)
 800191a:	f043 0301 	orr.w	r3, r3, #1
 800191e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001920:	4b58      	ldr	r3, [pc, #352]	@ (8001a84 <HAL_GPIO_Init+0x2e4>)
 8001922:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001924:	f003 0301 	and.w	r3, r3, #1
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800192c:	4a56      	ldr	r2, [pc, #344]	@ (8001a88 <HAL_GPIO_Init+0x2e8>)
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	3302      	adds	r3, #2
 8001934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001938:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	220f      	movs	r2, #15
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	4013      	ands	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001956:	d01f      	beq.n	8001998 <HAL_GPIO_Init+0x1f8>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a4c      	ldr	r2, [pc, #304]	@ (8001a8c <HAL_GPIO_Init+0x2ec>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d019      	beq.n	8001994 <HAL_GPIO_Init+0x1f4>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a4b      	ldr	r2, [pc, #300]	@ (8001a90 <HAL_GPIO_Init+0x2f0>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d013      	beq.n	8001990 <HAL_GPIO_Init+0x1f0>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a4a      	ldr	r2, [pc, #296]	@ (8001a94 <HAL_GPIO_Init+0x2f4>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d00d      	beq.n	800198c <HAL_GPIO_Init+0x1ec>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a49      	ldr	r2, [pc, #292]	@ (8001a98 <HAL_GPIO_Init+0x2f8>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d007      	beq.n	8001988 <HAL_GPIO_Init+0x1e8>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a48      	ldr	r2, [pc, #288]	@ (8001a9c <HAL_GPIO_Init+0x2fc>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d101      	bne.n	8001984 <HAL_GPIO_Init+0x1e4>
 8001980:	2305      	movs	r3, #5
 8001982:	e00a      	b.n	800199a <HAL_GPIO_Init+0x1fa>
 8001984:	2306      	movs	r3, #6
 8001986:	e008      	b.n	800199a <HAL_GPIO_Init+0x1fa>
 8001988:	2304      	movs	r3, #4
 800198a:	e006      	b.n	800199a <HAL_GPIO_Init+0x1fa>
 800198c:	2303      	movs	r3, #3
 800198e:	e004      	b.n	800199a <HAL_GPIO_Init+0x1fa>
 8001990:	2302      	movs	r3, #2
 8001992:	e002      	b.n	800199a <HAL_GPIO_Init+0x1fa>
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <HAL_GPIO_Init+0x1fa>
 8001998:	2300      	movs	r3, #0
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	f002 0203 	and.w	r2, r2, #3
 80019a0:	0092      	lsls	r2, r2, #2
 80019a2:	4093      	lsls	r3, r2
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019aa:	4937      	ldr	r1, [pc, #220]	@ (8001a88 <HAL_GPIO_Init+0x2e8>)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	3302      	adds	r3, #2
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019b8:	4b39      	ldr	r3, [pc, #228]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019dc:	4a30      	ldr	r2, [pc, #192]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019e2:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a06:	4a26      	ldr	r2, [pc, #152]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001a0c:	4b24      	ldr	r3, [pc, #144]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a30:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a36:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a5a:	4a11      	ldr	r2, [pc, #68]	@ (8001aa0 <HAL_GPIO_Init+0x300>)
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	3301      	adds	r3, #1
 8001a64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f47f ae9d 	bne.w	80017b0 <HAL_GPIO_Init+0x10>
  }
}
 8001a76:	bf00      	nop
 8001a78:	bf00      	nop
 8001a7a:	371c      	adds	r7, #28
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40010000 	.word	0x40010000
 8001a8c:	48000400 	.word	0x48000400
 8001a90:	48000800 	.word	0x48000800
 8001a94:	48000c00 	.word	0x48000c00
 8001a98:	48001000 	.word	0x48001000
 8001a9c:	48001400 	.word	0x48001400
 8001aa0:	40010400 	.word	0x40010400

08001aa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691a      	ldr	r2, [r3, #16]
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d002      	beq.n	8001ac2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001abc:	2301      	movs	r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
 8001ac0:	e001      	b.n	8001ac6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	807b      	strh	r3, [r7, #2]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ae4:	787b      	ldrb	r3, [r7, #1]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d003      	beq.n	8001af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aea:	887a      	ldrh	r2, [r7, #2]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001af0:	e002      	b.n	8001af8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001af2:	887a      	ldrh	r2, [r7, #2]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d141      	bne.n	8001b96 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b12:	4b4b      	ldr	r3, [pc, #300]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b1e:	d131      	bne.n	8001b84 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b20:	4b47      	ldr	r3, [pc, #284]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b26:	4a46      	ldr	r2, [pc, #280]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b30:	4b43      	ldr	r3, [pc, #268]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b38:	4a41      	ldr	r2, [pc, #260]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b40:	4b40      	ldr	r3, [pc, #256]	@ (8001c44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2232      	movs	r2, #50	@ 0x32
 8001b46:	fb02 f303 	mul.w	r3, r2, r3
 8001b4a:	4a3f      	ldr	r2, [pc, #252]	@ (8001c48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b50:	0c9b      	lsrs	r3, r3, #18
 8001b52:	3301      	adds	r3, #1
 8001b54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b56:	e002      	b.n	8001b5e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b5e:	4b38      	ldr	r3, [pc, #224]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b6a:	d102      	bne.n	8001b72 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1f2      	bne.n	8001b58 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b72:	4b33      	ldr	r3, [pc, #204]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b74:	695b      	ldr	r3, [r3, #20]
 8001b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b7e:	d158      	bne.n	8001c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e057      	b.n	8001c34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b84:	4b2e      	ldr	r3, [pc, #184]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001b94:	e04d      	b.n	8001c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b9c:	d141      	bne.n	8001c22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b9e:	4b28      	ldr	r3, [pc, #160]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001baa:	d131      	bne.n	8001c10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001bac:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bb2:	4a23      	ldr	r2, [pc, #140]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bbc:	4b20      	ldr	r3, [pc, #128]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bc4:	4a1e      	ldr	r2, [pc, #120]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2232      	movs	r2, #50	@ 0x32
 8001bd2:	fb02 f303 	mul.w	r3, r2, r3
 8001bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8001c48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bdc:	0c9b      	lsrs	r3, r3, #18
 8001bde:	3301      	adds	r3, #1
 8001be0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001be2:	e002      	b.n	8001bea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bf6:	d102      	bne.n	8001bfe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f2      	bne.n	8001be4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bfe:	4b10      	ldr	r3, [pc, #64]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c0a:	d112      	bne.n	8001c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e011      	b.n	8001c34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c10:	4b0b      	ldr	r3, [pc, #44]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c16:	4a0a      	ldr	r2, [pc, #40]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001c20:	e007      	b.n	8001c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c22:	4b07      	ldr	r3, [pc, #28]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c2a:	4a05      	ldr	r2, [pc, #20]	@ (8001c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c30:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	40007000 	.word	0x40007000
 8001c44:	20000010 	.word	0x20000010
 8001c48:	431bde83 	.word	0x431bde83

08001c4c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001c50:	4b05      	ldr	r3, [pc, #20]	@ (8001c68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c5a:	6093      	str	r3, [r2, #8]
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40007000 	.word	0x40007000

08001c6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b088      	sub	sp, #32
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e2fe      	b.n	800227c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d075      	beq.n	8001d76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c8a:	4b97      	ldr	r3, [pc, #604]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c94:	4b94      	ldr	r3, [pc, #592]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	2b0c      	cmp	r3, #12
 8001ca2:	d102      	bne.n	8001caa <HAL_RCC_OscConfig+0x3e>
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d002      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x44>
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d10b      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb0:	4b8d      	ldr	r3, [pc, #564]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d05b      	beq.n	8001d74 <HAL_RCC_OscConfig+0x108>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d157      	bne.n	8001d74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e2d9      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cd0:	d106      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x74>
 8001cd2:	4b85      	ldr	r3, [pc, #532]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a84      	ldr	r2, [pc, #528]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cdc:	6013      	str	r3, [r2, #0]
 8001cde:	e01d      	b.n	8001d1c <HAL_RCC_OscConfig+0xb0>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ce8:	d10c      	bne.n	8001d04 <HAL_RCC_OscConfig+0x98>
 8001cea:	4b7f      	ldr	r3, [pc, #508]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a7e      	ldr	r2, [pc, #504]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001cf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	4b7c      	ldr	r3, [pc, #496]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a7b      	ldr	r2, [pc, #492]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	e00b      	b.n	8001d1c <HAL_RCC_OscConfig+0xb0>
 8001d04:	4b78      	ldr	r3, [pc, #480]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a77      	ldr	r2, [pc, #476]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d0e:	6013      	str	r3, [r2, #0]
 8001d10:	4b75      	ldr	r3, [pc, #468]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a74      	ldr	r2, [pc, #464]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d013      	beq.n	8001d4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d24:	f7ff fbc6 	bl	80014b4 <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d2c:	f7ff fbc2 	bl	80014b4 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b64      	cmp	r3, #100	@ 0x64
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e29e      	b.n	800227c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d3e:	4b6a      	ldr	r3, [pc, #424]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0f0      	beq.n	8001d2c <HAL_RCC_OscConfig+0xc0>
 8001d4a:	e014      	b.n	8001d76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4c:	f7ff fbb2 	bl	80014b4 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d54:	f7ff fbae 	bl	80014b4 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b64      	cmp	r3, #100	@ 0x64
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e28a      	b.n	800227c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d66:	4b60      	ldr	r3, [pc, #384]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f0      	bne.n	8001d54 <HAL_RCC_OscConfig+0xe8>
 8001d72:	e000      	b.n	8001d76 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d075      	beq.n	8001e6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d82:	4b59      	ldr	r3, [pc, #356]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d8c:	4b56      	ldr	r3, [pc, #344]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	2b0c      	cmp	r3, #12
 8001d9a:	d102      	bne.n	8001da2 <HAL_RCC_OscConfig+0x136>
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d002      	beq.n	8001da8 <HAL_RCC_OscConfig+0x13c>
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	2b04      	cmp	r3, #4
 8001da6:	d11f      	bne.n	8001de8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001da8:	4b4f      	ldr	r3, [pc, #316]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d005      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x154>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e25d      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc0:	4b49      	ldr	r3, [pc, #292]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	061b      	lsls	r3, r3, #24
 8001dce:	4946      	ldr	r1, [pc, #280]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001dd4:	4b45      	ldr	r3, [pc, #276]	@ (8001eec <HAL_RCC_OscConfig+0x280>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff fb1f 	bl	800141c <HAL_InitTick>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d043      	beq.n	8001e6c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e249      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d023      	beq.n	8001e38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001df0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a3c      	ldr	r2, [pc, #240]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001df6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fb5a 	bl	80014b4 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e04:	f7ff fb56 	bl	80014b4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e232      	b.n	800227c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e16:	4b34      	ldr	r3, [pc, #208]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f0      	beq.n	8001e04 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e22:	4b31      	ldr	r3, [pc, #196]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	061b      	lsls	r3, r3, #24
 8001e30:	492d      	ldr	r1, [pc, #180]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
 8001e36:	e01a      	b.n	8001e6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e38:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e44:	f7ff fb36 	bl	80014b4 <HAL_GetTick>
 8001e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e4a:	e008      	b.n	8001e5e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4c:	f7ff fb32 	bl	80014b4 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e20e      	b.n	800227c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d1f0      	bne.n	8001e4c <HAL_RCC_OscConfig+0x1e0>
 8001e6a:	e000      	b.n	8001e6e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d041      	beq.n	8001efe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d01c      	beq.n	8001ebc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e82:	4b19      	ldr	r3, [pc, #100]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e88:	4a17      	ldr	r2, [pc, #92]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e92:	f7ff fb0f 	bl	80014b4 <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9a:	f7ff fb0b 	bl	80014b4 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e1e7      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0ef      	beq.n	8001e9a <HAL_RCC_OscConfig+0x22e>
 8001eba:	e020      	b.n	8001efe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001ebe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ec2:	4a09      	ldr	r2, [pc, #36]	@ (8001ee8 <HAL_RCC_OscConfig+0x27c>)
 8001ec4:	f023 0301 	bic.w	r3, r3, #1
 8001ec8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ecc:	f7ff faf2 	bl	80014b4 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed2:	e00d      	b.n	8001ef0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed4:	f7ff faee 	bl	80014b4 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d906      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e1ca      	b.n	800227c <HAL_RCC_OscConfig+0x610>
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ef0:	4b8c      	ldr	r3, [pc, #560]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1ea      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 80a6 	beq.w	8002058 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f10:	4b84      	ldr	r3, [pc, #528]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_RCC_OscConfig+0x2b4>
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <HAL_RCC_OscConfig+0x2b6>
 8001f20:	2300      	movs	r3, #0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00d      	beq.n	8001f42 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f26:	4b7f      	ldr	r3, [pc, #508]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2a:	4a7e      	ldr	r2, [pc, #504]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f32:	4b7c      	ldr	r3, [pc, #496]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3a:	60fb      	str	r3, [r7, #12]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f42:	4b79      	ldr	r3, [pc, #484]	@ (8002128 <HAL_RCC_OscConfig+0x4bc>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d118      	bne.n	8001f80 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f4e:	4b76      	ldr	r3, [pc, #472]	@ (8002128 <HAL_RCC_OscConfig+0x4bc>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a75      	ldr	r2, [pc, #468]	@ (8002128 <HAL_RCC_OscConfig+0x4bc>)
 8001f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f5a:	f7ff faab 	bl	80014b4 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f62:	f7ff faa7 	bl	80014b4 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e183      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f74:	4b6c      	ldr	r3, [pc, #432]	@ (8002128 <HAL_RCC_OscConfig+0x4bc>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d108      	bne.n	8001f9a <HAL_RCC_OscConfig+0x32e>
 8001f88:	4b66      	ldr	r3, [pc, #408]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f8e:	4a65      	ldr	r2, [pc, #404]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f98:	e024      	b.n	8001fe4 <HAL_RCC_OscConfig+0x378>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b05      	cmp	r3, #5
 8001fa0:	d110      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x358>
 8001fa2:	4b60      	ldr	r3, [pc, #384]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa8:	4a5e      	ldr	r2, [pc, #376]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001faa:	f043 0304 	orr.w	r3, r3, #4
 8001fae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fb2:	4b5c      	ldr	r3, [pc, #368]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb8:	4a5a      	ldr	r2, [pc, #360]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001fba:	f043 0301 	orr.w	r3, r3, #1
 8001fbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fc2:	e00f      	b.n	8001fe4 <HAL_RCC_OscConfig+0x378>
 8001fc4:	4b57      	ldr	r3, [pc, #348]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fca:	4a56      	ldr	r2, [pc, #344]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001fcc:	f023 0301 	bic.w	r3, r3, #1
 8001fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fd4:	4b53      	ldr	r3, [pc, #332]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fda:	4a52      	ldr	r2, [pc, #328]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8001fdc:	f023 0304 	bic.w	r3, r3, #4
 8001fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d016      	beq.n	800201a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fec:	f7ff fa62 	bl	80014b4 <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff2:	e00a      	b.n	800200a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff4:	f7ff fa5e 	bl	80014b4 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002002:	4293      	cmp	r3, r2
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e138      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800200a:	4b46      	ldr	r3, [pc, #280]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 800200c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0ed      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x388>
 8002018:	e015      	b.n	8002046 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800201a:	f7ff fa4b 	bl	80014b4 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002020:	e00a      	b.n	8002038 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002022:	f7ff fa47 	bl	80014b4 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002030:	4293      	cmp	r3, r2
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e121      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002038:	4b3a      	ldr	r3, [pc, #232]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 800203a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1ed      	bne.n	8002022 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002046:	7ffb      	ldrb	r3, [r7, #31]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d105      	bne.n	8002058 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800204c:	4b35      	ldr	r3, [pc, #212]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 800204e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002050:	4a34      	ldr	r2, [pc, #208]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8002052:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002056:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0320 	and.w	r3, r3, #32
 8002060:	2b00      	cmp	r3, #0
 8002062:	d03c      	beq.n	80020de <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d01c      	beq.n	80020a6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800206c:	4b2d      	ldr	r3, [pc, #180]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 800206e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002072:	4a2c      	ldr	r2, [pc, #176]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800207c:	f7ff fa1a 	bl	80014b4 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002084:	f7ff fa16 	bl	80014b4 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e0f2      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002096:	4b23      	ldr	r3, [pc, #140]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8002098:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0ef      	beq.n	8002084 <HAL_RCC_OscConfig+0x418>
 80020a4:	e01b      	b.n	80020de <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80020a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 80020a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 80020ae:	f023 0301 	bic.w	r3, r3, #1
 80020b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b6:	f7ff f9fd 	bl	80014b4 <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020be:	f7ff f9f9 	bl	80014b4 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e0d5      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020d0:	4b14      	ldr	r3, [pc, #80]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 80020d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1ef      	bne.n	80020be <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 80c9 	beq.w	800227a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 030c 	and.w	r3, r3, #12
 80020f0:	2b0c      	cmp	r3, #12
 80020f2:	f000 8083 	beq.w	80021fc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d15e      	bne.n	80021bc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020fe:	4b09      	ldr	r3, [pc, #36]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a08      	ldr	r2, [pc, #32]	@ (8002124 <HAL_RCC_OscConfig+0x4b8>)
 8002104:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002108:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210a:	f7ff f9d3 	bl	80014b4 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002110:	e00c      	b.n	800212c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002112:	f7ff f9cf 	bl	80014b4 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d905      	bls.n	800212c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e0ab      	b.n	800227c <HAL_RCC_OscConfig+0x610>
 8002124:	40021000 	.word	0x40021000
 8002128:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800212c:	4b55      	ldr	r3, [pc, #340]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1ec      	bne.n	8002112 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002138:	4b52      	ldr	r3, [pc, #328]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 800213a:	68da      	ldr	r2, [r3, #12]
 800213c:	4b52      	ldr	r3, [pc, #328]	@ (8002288 <HAL_RCC_OscConfig+0x61c>)
 800213e:	4013      	ands	r3, r2
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6a11      	ldr	r1, [r2, #32]
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002148:	3a01      	subs	r2, #1
 800214a:	0112      	lsls	r2, r2, #4
 800214c:	4311      	orrs	r1, r2
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002152:	0212      	lsls	r2, r2, #8
 8002154:	4311      	orrs	r1, r2
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800215a:	0852      	lsrs	r2, r2, #1
 800215c:	3a01      	subs	r2, #1
 800215e:	0552      	lsls	r2, r2, #21
 8002160:	4311      	orrs	r1, r2
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002166:	0852      	lsrs	r2, r2, #1
 8002168:	3a01      	subs	r2, #1
 800216a:	0652      	lsls	r2, r2, #25
 800216c:	4311      	orrs	r1, r2
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002172:	06d2      	lsls	r2, r2, #27
 8002174:	430a      	orrs	r2, r1
 8002176:	4943      	ldr	r1, [pc, #268]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 8002178:	4313      	orrs	r3, r2
 800217a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800217c:	4b41      	ldr	r3, [pc, #260]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a40      	ldr	r2, [pc, #256]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 8002182:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002186:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002188:	4b3e      	ldr	r3, [pc, #248]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	4a3d      	ldr	r2, [pc, #244]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 800218e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002192:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7ff f98e 	bl	80014b4 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800219c:	f7ff f98a 	bl	80014b4 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e066      	b.n	800227c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ae:	4b35      	ldr	r3, [pc, #212]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0f0      	beq.n	800219c <HAL_RCC_OscConfig+0x530>
 80021ba:	e05e      	b.n	800227a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021bc:	4b31      	ldr	r3, [pc, #196]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a30      	ldr	r2, [pc, #192]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 80021c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c8:	f7ff f974 	bl	80014b4 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d0:	f7ff f970 	bl	80014b4 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e04c      	b.n	800227c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e2:	4b28      	ldr	r3, [pc, #160]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80021ee:	4b25      	ldr	r3, [pc, #148]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	4924      	ldr	r1, [pc, #144]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 80021f4:	4b25      	ldr	r3, [pc, #148]	@ (800228c <HAL_RCC_OscConfig+0x620>)
 80021f6:	4013      	ands	r3, r2
 80021f8:	60cb      	str	r3, [r1, #12]
 80021fa:	e03e      	b.n	800227a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	69db      	ldr	r3, [r3, #28]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d101      	bne.n	8002208 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e039      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002208:	4b1e      	ldr	r3, [pc, #120]	@ (8002284 <HAL_RCC_OscConfig+0x618>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f003 0203 	and.w	r2, r3, #3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	429a      	cmp	r2, r3
 800221a:	d12c      	bne.n	8002276 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002226:	3b01      	subs	r3, #1
 8002228:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800222a:	429a      	cmp	r2, r3
 800222c:	d123      	bne.n	8002276 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002238:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800223a:	429a      	cmp	r2, r3
 800223c:	d11b      	bne.n	8002276 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002248:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800224a:	429a      	cmp	r2, r3
 800224c:	d113      	bne.n	8002276 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	3b01      	subs	r3, #1
 800225c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800225e:	429a      	cmp	r2, r3
 8002260:	d109      	bne.n	8002276 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800226c:	085b      	lsrs	r3, r3, #1
 800226e:	3b01      	subs	r3, #1
 8002270:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002272:	429a      	cmp	r2, r3
 8002274:	d001      	beq.n	800227a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	3720      	adds	r7, #32
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40021000 	.word	0x40021000
 8002288:	019f800c 	.word	0x019f800c
 800228c:	feeefffc 	.word	0xfeeefffc

08002290 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e11e      	b.n	80024e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022a8:	4b91      	ldr	r3, [pc, #580]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 030f 	and.w	r3, r3, #15
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d910      	bls.n	80022d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b6:	4b8e      	ldr	r3, [pc, #568]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 020f 	bic.w	r2, r3, #15
 80022be:	498c      	ldr	r1, [pc, #560]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c6:	4b8a      	ldr	r3, [pc, #552]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d001      	beq.n	80022d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e106      	b.n	80024e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d073      	beq.n	80023cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d129      	bne.n	8002340 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022ec:	4b81      	ldr	r3, [pc, #516]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e0f4      	b.n	80024e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80022fc:	f000 f99e 	bl	800263c <RCC_GetSysClockFreqFromPLLSource>
 8002300:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4a7c      	ldr	r2, [pc, #496]	@ (80024f8 <HAL_RCC_ClockConfig+0x268>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d93f      	bls.n	800238a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800230a:	4b7a      	ldr	r3, [pc, #488]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d009      	beq.n	800232a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800231e:	2b00      	cmp	r3, #0
 8002320:	d033      	beq.n	800238a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002326:	2b00      	cmp	r3, #0
 8002328:	d12f      	bne.n	800238a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800232a:	4b72      	ldr	r3, [pc, #456]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002332:	4a70      	ldr	r2, [pc, #448]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 8002334:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002338:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800233a:	2380      	movs	r3, #128	@ 0x80
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	e024      	b.n	800238a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b02      	cmp	r3, #2
 8002346:	d107      	bne.n	8002358 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002348:	4b6a      	ldr	r3, [pc, #424]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d109      	bne.n	8002368 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0c6      	b.n	80024e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002358:	4b66      	ldr	r3, [pc, #408]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e0be      	b.n	80024e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002368:	f000 f8ce 	bl	8002508 <HAL_RCC_GetSysClockFreq>
 800236c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	4a61      	ldr	r2, [pc, #388]	@ (80024f8 <HAL_RCC_ClockConfig+0x268>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d909      	bls.n	800238a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002376:	4b5f      	ldr	r3, [pc, #380]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800237e:	4a5d      	ldr	r2, [pc, #372]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 8002380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002384:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002386:	2380      	movs	r3, #128	@ 0x80
 8002388:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800238a:	4b5a      	ldr	r3, [pc, #360]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f023 0203 	bic.w	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	4957      	ldr	r1, [pc, #348]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 8002398:	4313      	orrs	r3, r2
 800239a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800239c:	f7ff f88a 	bl	80014b4 <HAL_GetTick>
 80023a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a2:	e00a      	b.n	80023ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a4:	f7ff f886 	bl	80014b4 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e095      	b.n	80024e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ba:	4b4e      	ldr	r3, [pc, #312]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 020c 	and.w	r2, r3, #12
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d1eb      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d023      	beq.n	8002420 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023e4:	4b43      	ldr	r3, [pc, #268]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	4a42      	ldr	r2, [pc, #264]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80023ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d007      	beq.n	800240c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80023fc:	4b3d      	ldr	r3, [pc, #244]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002404:	4a3b      	ldr	r2, [pc, #236]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 8002406:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800240a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800240c:	4b39      	ldr	r3, [pc, #228]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	4936      	ldr	r1, [pc, #216]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800241a:	4313      	orrs	r3, r2
 800241c:	608b      	str	r3, [r1, #8]
 800241e:	e008      	b.n	8002432 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	2b80      	cmp	r3, #128	@ 0x80
 8002424:	d105      	bne.n	8002432 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002426:	4b33      	ldr	r3, [pc, #204]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	4a32      	ldr	r2, [pc, #200]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800242c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002430:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002432:	4b2f      	ldr	r3, [pc, #188]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d21d      	bcs.n	800247c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002440:	4b2b      	ldr	r3, [pc, #172]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f023 020f 	bic.w	r2, r3, #15
 8002448:	4929      	ldr	r1, [pc, #164]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	4313      	orrs	r3, r2
 800244e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002450:	f7ff f830 	bl	80014b4 <HAL_GetTick>
 8002454:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002456:	e00a      	b.n	800246e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002458:	f7ff f82c 	bl	80014b4 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002466:	4293      	cmp	r3, r2
 8002468:	d901      	bls.n	800246e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e03b      	b.n	80024e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800246e:	4b20      	ldr	r3, [pc, #128]	@ (80024f0 <HAL_RCC_ClockConfig+0x260>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d1ed      	bne.n	8002458 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	2b00      	cmp	r3, #0
 8002486:	d008      	beq.n	800249a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002488:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4917      	ldr	r1, [pc, #92]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 8002496:	4313      	orrs	r3, r2
 8002498:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d009      	beq.n	80024ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024a6:	4b13      	ldr	r3, [pc, #76]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	490f      	ldr	r1, [pc, #60]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024ba:	f000 f825 	bl	8002508 <HAL_RCC_GetSysClockFreq>
 80024be:	4602      	mov	r2, r0
 80024c0:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <HAL_RCC_ClockConfig+0x264>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	490c      	ldr	r1, [pc, #48]	@ (80024fc <HAL_RCC_ClockConfig+0x26c>)
 80024cc:	5ccb      	ldrb	r3, [r1, r3]
 80024ce:	f003 031f 	and.w	r3, r3, #31
 80024d2:	fa22 f303 	lsr.w	r3, r2, r3
 80024d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002500 <HAL_RCC_ClockConfig+0x270>)
 80024d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80024da:	4b0a      	ldr	r3, [pc, #40]	@ (8002504 <HAL_RCC_ClockConfig+0x274>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fe ff9c 	bl	800141c <HAL_InitTick>
 80024e4:	4603      	mov	r3, r0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40022000 	.word	0x40022000
 80024f4:	40021000 	.word	0x40021000
 80024f8:	04c4b400 	.word	0x04c4b400
 80024fc:	08005580 	.word	0x08005580
 8002500:	20000010 	.word	0x20000010
 8002504:	20000014 	.word	0x20000014

08002508 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002508:	b480      	push	{r7}
 800250a:	b087      	sub	sp, #28
 800250c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800250e:	4b2c      	ldr	r3, [pc, #176]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b04      	cmp	r3, #4
 8002518:	d102      	bne.n	8002520 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800251a:	4b2a      	ldr	r3, [pc, #168]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	e047      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002520:	4b27      	ldr	r3, [pc, #156]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f003 030c 	and.w	r3, r3, #12
 8002528:	2b08      	cmp	r3, #8
 800252a:	d102      	bne.n	8002532 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800252c:	4b26      	ldr	r3, [pc, #152]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	e03e      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002532:	4b23      	ldr	r3, [pc, #140]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b0c      	cmp	r3, #12
 800253c:	d136      	bne.n	80025ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800253e:	4b20      	ldr	r3, [pc, #128]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002548:	4b1d      	ldr	r3, [pc, #116]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	091b      	lsrs	r3, r3, #4
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	3301      	adds	r3, #1
 8002554:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d10c      	bne.n	8002576 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800255c:	4a1a      	ldr	r2, [pc, #104]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	fbb2 f3f3 	udiv	r3, r2, r3
 8002564:	4a16      	ldr	r2, [pc, #88]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002566:	68d2      	ldr	r2, [r2, #12]
 8002568:	0a12      	lsrs	r2, r2, #8
 800256a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800256e:	fb02 f303 	mul.w	r3, r2, r3
 8002572:	617b      	str	r3, [r7, #20]
      break;
 8002574:	e00c      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002576:	4a13      	ldr	r2, [pc, #76]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	fbb2 f3f3 	udiv	r3, r2, r3
 800257e:	4a10      	ldr	r2, [pc, #64]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002580:	68d2      	ldr	r2, [r2, #12]
 8002582:	0a12      	lsrs	r2, r2, #8
 8002584:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002588:	fb02 f303 	mul.w	r3, r2, r3
 800258c:	617b      	str	r3, [r7, #20]
      break;
 800258e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002590:	4b0b      	ldr	r3, [pc, #44]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0e5b      	lsrs	r3, r3, #25
 8002596:	f003 0303 	and.w	r3, r3, #3
 800259a:	3301      	adds	r3, #1
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80025a0:	697a      	ldr	r2, [r7, #20]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	e001      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80025b0:	693b      	ldr	r3, [r7, #16]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000
 80025c4:	00f42400 	.word	0x00f42400
 80025c8:	007a1200 	.word	0x007a1200

080025cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025d0:	4b03      	ldr	r3, [pc, #12]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80025d2:	681b      	ldr	r3, [r3, #0]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	20000010 	.word	0x20000010

080025e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80025e8:	f7ff fff0 	bl	80025cc <HAL_RCC_GetHCLKFreq>
 80025ec:	4602      	mov	r2, r0
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	0a1b      	lsrs	r3, r3, #8
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	4904      	ldr	r1, [pc, #16]	@ (800260c <HAL_RCC_GetPCLK1Freq+0x28>)
 80025fa:	5ccb      	ldrb	r3, [r1, r3]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002604:	4618      	mov	r0, r3
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40021000 	.word	0x40021000
 800260c:	08005590 	.word	0x08005590

08002610 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002614:	f7ff ffda 	bl	80025cc <HAL_RCC_GetHCLKFreq>
 8002618:	4602      	mov	r2, r0
 800261a:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <HAL_RCC_GetPCLK2Freq+0x24>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	0adb      	lsrs	r3, r3, #11
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	4904      	ldr	r1, [pc, #16]	@ (8002638 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002626:	5ccb      	ldrb	r3, [r1, r3]
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002630:	4618      	mov	r0, r3
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40021000 	.word	0x40021000
 8002638:	08005590 	.word	0x08005590

0800263c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800263c:	b480      	push	{r7}
 800263e:	b087      	sub	sp, #28
 8002640:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002642:	4b1e      	ldr	r3, [pc, #120]	@ (80026bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f003 0303 	and.w	r3, r3, #3
 800264a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800264c:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	091b      	lsrs	r3, r3, #4
 8002652:	f003 030f 	and.w	r3, r3, #15
 8002656:	3301      	adds	r3, #1
 8002658:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	2b03      	cmp	r3, #3
 800265e:	d10c      	bne.n	800267a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002660:	4a17      	ldr	r2, [pc, #92]	@ (80026c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	fbb2 f3f3 	udiv	r3, r2, r3
 8002668:	4a14      	ldr	r2, [pc, #80]	@ (80026bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800266a:	68d2      	ldr	r2, [r2, #12]
 800266c:	0a12      	lsrs	r2, r2, #8
 800266e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002672:	fb02 f303 	mul.w	r3, r2, r3
 8002676:	617b      	str	r3, [r7, #20]
    break;
 8002678:	e00c      	b.n	8002694 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800267a:	4a12      	ldr	r2, [pc, #72]	@ (80026c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002682:	4a0e      	ldr	r2, [pc, #56]	@ (80026bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002684:	68d2      	ldr	r2, [r2, #12]
 8002686:	0a12      	lsrs	r2, r2, #8
 8002688:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800268c:	fb02 f303 	mul.w	r3, r2, r3
 8002690:	617b      	str	r3, [r7, #20]
    break;
 8002692:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002694:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	0e5b      	lsrs	r3, r3, #25
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	3301      	adds	r3, #1
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80026ae:	687b      	ldr	r3, [r7, #4]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	371c      	adds	r7, #28
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	40021000 	.word	0x40021000
 80026c0:	007a1200 	.word	0x007a1200
 80026c4:	00f42400 	.word	0x00f42400

080026c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026d0:	2300      	movs	r3, #0
 80026d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026d4:	2300      	movs	r3, #0
 80026d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 8098 	beq.w	8002816 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026e6:	2300      	movs	r3, #0
 80026e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ea:	4b43      	ldr	r3, [pc, #268]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10d      	bne.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f6:	4b40      	ldr	r3, [pc, #256]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fa:	4a3f      	ldr	r2, [pc, #252]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002700:	6593      	str	r3, [r2, #88]	@ 0x58
 8002702:	4b3d      	ldr	r3, [pc, #244]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800270e:	2301      	movs	r3, #1
 8002710:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002712:	4b3a      	ldr	r3, [pc, #232]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a39      	ldr	r2, [pc, #228]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800271c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800271e:	f7fe fec9 	bl	80014b4 <HAL_GetTick>
 8002722:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002724:	e009      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002726:	f7fe fec5 	bl	80014b4 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d902      	bls.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	74fb      	strb	r3, [r7, #19]
        break;
 8002738:	e005      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800273a:	4b30      	ldr	r3, [pc, #192]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0ef      	beq.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002746:	7cfb      	ldrb	r3, [r7, #19]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d159      	bne.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800274c:	4b2a      	ldr	r3, [pc, #168]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800274e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002756:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d01e      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	429a      	cmp	r2, r3
 8002766:	d019      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002768:	4b23      	ldr	r3, [pc, #140]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002772:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002774:	4b20      	ldr	r3, [pc, #128]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277a:	4a1f      	ldr	r2, [pc, #124]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800277c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002784:	4b1c      	ldr	r3, [pc, #112]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800278a:	4a1b      	ldr	r2, [pc, #108]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800278c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002794:	4a18      	ldr	r2, [pc, #96]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d016      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a6:	f7fe fe85 	bl	80014b4 <HAL_GetTick>
 80027aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ac:	e00b      	b.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ae:	f7fe fe81 	bl	80014b4 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027bc:	4293      	cmp	r3, r2
 80027be:	d902      	bls.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	74fb      	strb	r3, [r7, #19]
            break;
 80027c4:	e006      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027c6:	4b0c      	ldr	r3, [pc, #48]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0ec      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80027d4:	7cfb      	ldrb	r3, [r7, #19]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10b      	bne.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027da:	4b07      	ldr	r3, [pc, #28]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e8:	4903      	ldr	r1, [pc, #12]	@ (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80027f0:	e008      	b.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80027f2:	7cfb      	ldrb	r3, [r7, #19]
 80027f4:	74bb      	strb	r3, [r7, #18]
 80027f6:	e005      	b.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80027f8:	40021000 	.word	0x40021000
 80027fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002800:	7cfb      	ldrb	r3, [r7, #19]
 8002802:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002804:	7c7b      	ldrb	r3, [r7, #17]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d105      	bne.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800280a:	4ba6      	ldr	r3, [pc, #664]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800280c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280e:	4aa5      	ldr	r2, [pc, #660]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002810:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002814:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00a      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002822:	4ba0      	ldr	r3, [pc, #640]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002828:	f023 0203 	bic.w	r2, r3, #3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	499c      	ldr	r1, [pc, #624]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002832:	4313      	orrs	r3, r2
 8002834:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0302 	and.w	r3, r3, #2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00a      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002844:	4b97      	ldr	r3, [pc, #604]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800284a:	f023 020c 	bic.w	r2, r3, #12
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	4994      	ldr	r1, [pc, #592]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002854:	4313      	orrs	r3, r2
 8002856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0304 	and.w	r3, r3, #4
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00a      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002866:	4b8f      	ldr	r3, [pc, #572]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800286c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	498b      	ldr	r1, [pc, #556]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002876:	4313      	orrs	r3, r2
 8002878:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b00      	cmp	r3, #0
 8002886:	d00a      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002888:	4b86      	ldr	r3, [pc, #536]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800288a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800288e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	4983      	ldr	r1, [pc, #524]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002898:	4313      	orrs	r3, r2
 800289a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0320 	and.w	r3, r3, #32
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00a      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028aa:	4b7e      	ldr	r3, [pc, #504]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	497a      	ldr	r1, [pc, #488]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00a      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028cc:	4b75      	ldr	r3, [pc, #468]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	4972      	ldr	r1, [pc, #456]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00a      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028ee:	4b6d      	ldr	r3, [pc, #436]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	4969      	ldr	r1, [pc, #420]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00a      	beq.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002910:	4b64      	ldr	r3, [pc, #400]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002916:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	4961      	ldr	r1, [pc, #388]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002920:	4313      	orrs	r3, r2
 8002922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00a      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002932:	4b5c      	ldr	r3, [pc, #368]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002938:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	4958      	ldr	r1, [pc, #352]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002942:	4313      	orrs	r3, r2
 8002944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002950:	2b00      	cmp	r3, #0
 8002952:	d015      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002954:	4b53      	ldr	r3, [pc, #332]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800295a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002962:	4950      	ldr	r1, [pc, #320]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002964:	4313      	orrs	r3, r2
 8002966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002972:	d105      	bne.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002974:	4b4b      	ldr	r3, [pc, #300]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	4a4a      	ldr	r2, [pc, #296]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800297a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800297e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002988:	2b00      	cmp	r3, #0
 800298a:	d015      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800298c:	4b45      	ldr	r3, [pc, #276]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800298e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002992:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299a:	4942      	ldr	r1, [pc, #264]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029aa:	d105      	bne.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029ac:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	4a3c      	ldr	r2, [pc, #240]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029b6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d015      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80029c4:	4b37      	ldr	r3, [pc, #220]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	4934      	ldr	r1, [pc, #208]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029e2:	d105      	bne.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029e4:	4b2f      	ldr	r3, [pc, #188]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	4a2e      	ldr	r2, [pc, #184]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d015      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029fc:	4b29      	ldr	r3, [pc, #164]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a0a:	4926      	ldr	r1, [pc, #152]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a1a:	d105      	bne.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a1c:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	4a20      	ldr	r2, [pc, #128]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a26:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d015      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a34:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a3a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a42:	4918      	ldr	r1, [pc, #96]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a52:	d105      	bne.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a54:	4b13      	ldr	r3, [pc, #76]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	4a12      	ldr	r2, [pc, #72]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a5e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d015      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a7a:	490a      	ldr	r1, [pc, #40]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a8a:	d105      	bne.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002a8c:	4b05      	ldr	r3, [pc, #20]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	4a04      	ldr	r2, [pc, #16]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a96:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002a98:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40021000 	.word	0x40021000

08002aa8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e09d      	b.n	8002bf6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d108      	bne.n	8002ad4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002aca:	d009      	beq.n	8002ae0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	61da      	str	r2, [r3, #28]
 8002ad2:	e005      	b.n	8002ae0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d106      	bne.n	8002b00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7fe faaa 	bl	8001054 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2202      	movs	r2, #2
 8002b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b16:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b20:	d902      	bls.n	8002b28 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	e002      	b.n	8002b2e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002b28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b2c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002b36:	d007      	beq.n	8002b48 <HAL_SPI_Init+0xa0>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b40:	d002      	beq.n	8002b48 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	431a      	orrs	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	695b      	ldr	r3, [r3, #20]
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	431a      	orrs	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b76:	431a      	orrs	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b80:	431a      	orrs	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b8a:	ea42 0103 	orr.w	r1, r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b92:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	0c1b      	lsrs	r3, r3, #16
 8002ba4:	f003 0204 	and.w	r2, r3, #4
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bac:	f003 0310 	and.w	r3, r3, #16
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002bc4:	ea42 0103 	orr.w	r1, r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	69da      	ldr	r2, [r3, #28]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002be4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b088      	sub	sp, #32
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	603b      	str	r3, [r7, #0]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <HAL_SPI_Transmit+0x22>
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	e15f      	b.n	8002ee0 <HAL_SPI_Transmit+0x2e2>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c28:	f7fe fc44 	bl	80014b4 <HAL_GetTick>
 8002c2c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002c2e:	88fb      	ldrh	r3, [r7, #6]
 8002c30:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d002      	beq.n	8002c44 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c42:	e148      	b.n	8002ed6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d002      	beq.n	8002c50 <HAL_SPI_Transmit+0x52>
 8002c4a:	88fb      	ldrh	r3, [r7, #6]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d102      	bne.n	8002c56 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c54:	e13f      	b.n	8002ed6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2203      	movs	r2, #3
 8002c5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	88fa      	ldrh	r2, [r7, #6]
 8002c6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	88fa      	ldrh	r2, [r7, #6]
 8002c74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ca0:	d10f      	bne.n	8002cc2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cb0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cc0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ccc:	2b40      	cmp	r3, #64	@ 0x40
 8002cce:	d007      	beq.n	8002ce0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002cde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002ce8:	d94f      	bls.n	8002d8a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_SPI_Transmit+0xfa>
 8002cf2:	8afb      	ldrh	r3, [r7, #22]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d142      	bne.n	8002d7e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cfc:	881a      	ldrh	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d08:	1c9a      	adds	r2, r3, #2
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	3b01      	subs	r3, #1
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002d1c:	e02f      	b.n	8002d7e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0302 	and.w	r3, r3, #2
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d112      	bne.n	8002d52 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d30:	881a      	ldrh	r2, [r3, #0]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d3c:	1c9a      	adds	r2, r3, #2
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002d50:	e015      	b.n	8002d7e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d52:	f7fe fbaf 	bl	80014b4 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d803      	bhi.n	8002d6a <HAL_SPI_Transmit+0x16c>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d68:	d102      	bne.n	8002d70 <HAL_SPI_Transmit+0x172>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d106      	bne.n	8002d7e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002d7c:	e0ab      	b.n	8002ed6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1ca      	bne.n	8002d1e <HAL_SPI_Transmit+0x120>
 8002d88:	e080      	b.n	8002e8c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <HAL_SPI_Transmit+0x19a>
 8002d92:	8afb      	ldrh	r3, [r7, #22]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d174      	bne.n	8002e82 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d912      	bls.n	8002dc8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da6:	881a      	ldrh	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002db2:	1c9a      	adds	r2, r3, #2
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	3b02      	subs	r3, #2
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002dc6:	e05c      	b.n	8002e82 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	330c      	adds	r3, #12
 8002dd2:	7812      	ldrb	r2, [r2, #0]
 8002dd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dda:	1c5a      	adds	r2, r3, #1
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002dee:	e048      	b.n	8002e82 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d12b      	bne.n	8002e56 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d912      	bls.n	8002e2e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e0c:	881a      	ldrh	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e18:	1c9a      	adds	r2, r3, #2
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b02      	subs	r3, #2
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e2c:	e029      	b.n	8002e82 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	330c      	adds	r3, #12
 8002e38:	7812      	ldrb	r2, [r2, #0]
 8002e3a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e40:	1c5a      	adds	r2, r3, #1
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e54:	e015      	b.n	8002e82 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e56:	f7fe fb2d 	bl	80014b4 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d803      	bhi.n	8002e6e <HAL_SPI_Transmit+0x270>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6c:	d102      	bne.n	8002e74 <HAL_SPI_Transmit+0x276>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d106      	bne.n	8002e82 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002e80:	e029      	b.n	8002ed6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1b1      	bne.n	8002df0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	6839      	ldr	r1, [r7, #0]
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 f947 	bl	8003124 <SPI_EndRxTxTransaction>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10a      	bne.n	8002ec0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002eaa:	2300      	movs	r3, #0
 8002eac:	613b      	str	r3, [r7, #16]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d002      	beq.n	8002ece <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	77fb      	strb	r3, [r7, #31]
 8002ecc:	e003      	b.n	8002ed6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8002ede:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3720      	adds	r7, #32
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	603b      	str	r3, [r7, #0]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002ef8:	f7fe fadc 	bl	80014b4 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f00:	1a9b      	subs	r3, r3, r2
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	4413      	add	r3, r2
 8002f06:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f08:	f7fe fad4 	bl	80014b4 <HAL_GetTick>
 8002f0c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f0e:	4b39      	ldr	r3, [pc, #228]	@ (8002ff4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	015b      	lsls	r3, r3, #5
 8002f14:	0d1b      	lsrs	r3, r3, #20
 8002f16:	69fa      	ldr	r2, [r7, #28]
 8002f18:	fb02 f303 	mul.w	r3, r2, r3
 8002f1c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f1e:	e054      	b.n	8002fca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f26:	d050      	beq.n	8002fca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f28:	f7fe fac4 	bl	80014b4 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	69fa      	ldr	r2, [r7, #28]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d902      	bls.n	8002f3e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d13d      	bne.n	8002fba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f4c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f56:	d111      	bne.n	8002f7c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f60:	d004      	beq.n	8002f6c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f6a:	d107      	bne.n	8002f7c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f84:	d10f      	bne.n	8002fa6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fa4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e017      	b.n	8002fea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	bf0c      	ite	eq
 8002fda:	2301      	moveq	r3, #1
 8002fdc:	2300      	movne	r3, #0
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d19b      	bne.n	8002f20 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3720      	adds	r7, #32
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000010 	.word	0x20000010

08002ff8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08a      	sub	sp, #40	@ 0x28
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
 8003004:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003006:	2300      	movs	r3, #0
 8003008:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800300a:	f7fe fa53 	bl	80014b4 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	4413      	add	r3, r2
 8003018:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800301a:	f7fe fa4b 	bl	80014b4 <HAL_GetTick>
 800301e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	330c      	adds	r3, #12
 8003026:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003028:	4b3d      	ldr	r3, [pc, #244]	@ (8003120 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	00da      	lsls	r2, r3, #3
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	0d1b      	lsrs	r3, r3, #20
 8003038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800303a:	fb02 f303 	mul.w	r3, r2, r3
 800303e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003040:	e060      	b.n	8003104 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003048:	d107      	bne.n	800305a <SPI_WaitFifoStateUntilTimeout+0x62>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d104      	bne.n	800305a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	b2db      	uxtb	r3, r3
 8003056:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003058:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003060:	d050      	beq.n	8003104 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003062:	f7fe fa27 	bl	80014b4 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800306e:	429a      	cmp	r2, r3
 8003070:	d902      	bls.n	8003078 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	2b00      	cmp	r3, #0
 8003076:	d13d      	bne.n	80030f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003086:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003090:	d111      	bne.n	80030b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800309a:	d004      	beq.n	80030a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a4:	d107      	bne.n	80030b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030be:	d10f      	bne.n	80030e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e010      	b.n	8003116 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	3b01      	subs	r3, #1
 8003102:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	689a      	ldr	r2, [r3, #8]
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	4013      	ands	r3, r2
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	d196      	bne.n	8003042 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3728      	adds	r7, #40	@ 0x28
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000010 	.word	0x20000010

08003124 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af02      	add	r7, sp, #8
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2200      	movs	r2, #0
 8003138:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f7ff ff5b 	bl	8002ff8 <SPI_WaitFifoStateUntilTimeout>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d007      	beq.n	8003158 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800314c:	f043 0220 	orr.w	r2, r3, #32
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e027      	b.n	80031a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	2200      	movs	r2, #0
 8003160:	2180      	movs	r1, #128	@ 0x80
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f7ff fec0 	bl	8002ee8 <SPI_WaitFlagStateUntilTimeout>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d007      	beq.n	800317e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003172:	f043 0220 	orr.w	r2, r3, #32
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e014      	b.n	80031a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	2200      	movs	r2, #0
 8003186:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f7ff ff34 	bl	8002ff8 <SPI_WaitFifoStateUntilTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d007      	beq.n	80031a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319a:	f043 0220 	orr.w	r2, r3, #32
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e000      	b.n	80031a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e042      	b.n	8003248 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d106      	bne.n	80031da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7fd ff7f 	bl	80010d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2224      	movs	r2, #36	@ 0x24
 80031de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0201 	bic.w	r2, r2, #1
 80031f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d002      	beq.n	8003200 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fd58 	bl	8003cb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 fa89 	bl	8003718 <UART_SetConfig>
 8003206:	4603      	mov	r3, r0
 8003208:	2b01      	cmp	r3, #1
 800320a:	d101      	bne.n	8003210 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e01b      	b.n	8003248 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800321e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800322e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 fdd7 	bl	8003df4 <UART_CheckIdleState>
 8003246:	4603      	mov	r3, r0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08a      	sub	sp, #40	@ 0x28
 8003254:	af02      	add	r7, sp, #8
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	4613      	mov	r3, r2
 800325e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003266:	2b20      	cmp	r3, #32
 8003268:	d17b      	bne.n	8003362 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d002      	beq.n	8003276 <HAL_UART_Transmit+0x26>
 8003270:	88fb      	ldrh	r3, [r7, #6]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e074      	b.n	8003364 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2221      	movs	r2, #33	@ 0x21
 8003286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800328a:	f7fe f913 	bl	80014b4 <HAL_GetTick>
 800328e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	88fa      	ldrh	r2, [r7, #6]
 8003294:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	88fa      	ldrh	r2, [r7, #6]
 800329c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032a8:	d108      	bne.n	80032bc <HAL_UART_Transmit+0x6c>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d104      	bne.n	80032bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	61bb      	str	r3, [r7, #24]
 80032ba:	e003      	b.n	80032c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032c0:	2300      	movs	r3, #0
 80032c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032c4:	e030      	b.n	8003328 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	9300      	str	r3, [sp, #0]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	2200      	movs	r2, #0
 80032ce:	2180      	movs	r1, #128	@ 0x80
 80032d0:	68f8      	ldr	r0, [r7, #12]
 80032d2:	f000 fe39 	bl	8003f48 <UART_WaitOnFlagUntilTimeout>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2220      	movs	r2, #32
 80032e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e03d      	b.n	8003364 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10b      	bne.n	8003306 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	881b      	ldrh	r3, [r3, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	3302      	adds	r3, #2
 8003302:	61bb      	str	r3, [r7, #24]
 8003304:	e007      	b.n	8003316 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	781a      	ldrb	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	3301      	adds	r3, #1
 8003314:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800331c:	b29b      	uxth	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1c8      	bne.n	80032c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2200      	movs	r2, #0
 800333c:	2140      	movs	r1, #64	@ 0x40
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 fe02 	bl	8003f48 <UART_WaitOnFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d005      	beq.n	8003356 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2220      	movs	r2, #32
 800334e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e006      	b.n	8003364 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2220      	movs	r2, #32
 800335a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	e000      	b.n	8003364 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003362:	2302      	movs	r3, #2
  }
}
 8003364:	4618      	mov	r0, r3
 8003366:	3720      	adds	r7, #32
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08a      	sub	sp, #40	@ 0x28
 8003370:	af02      	add	r7, sp, #8
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	603b      	str	r3, [r7, #0]
 8003378:	4613      	mov	r3, r2
 800337a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003382:	2b20      	cmp	r3, #32
 8003384:	f040 80b5 	bne.w	80034f2 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d002      	beq.n	8003394 <HAL_UART_Receive+0x28>
 800338e:	88fb      	ldrh	r3, [r7, #6]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e0ad      	b.n	80034f4 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2222      	movs	r2, #34	@ 0x22
 80033a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033ae:	f7fe f881 	bl	80014b4 <HAL_GetTick>
 80033b2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	88fa      	ldrh	r2, [r7, #6]
 80033b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	88fa      	ldrh	r2, [r7, #6]
 80033c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033cc:	d10e      	bne.n	80033ec <HAL_UART_Receive+0x80>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d105      	bne.n	80033e2 <HAL_UART_Receive+0x76>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80033dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80033e0:	e02d      	b.n	800343e <HAL_UART_Receive+0xd2>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	22ff      	movs	r2, #255	@ 0xff
 80033e6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80033ea:	e028      	b.n	800343e <HAL_UART_Receive+0xd2>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10d      	bne.n	8003410 <HAL_UART_Receive+0xa4>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d104      	bne.n	8003406 <HAL_UART_Receive+0x9a>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	22ff      	movs	r2, #255	@ 0xff
 8003400:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003404:	e01b      	b.n	800343e <HAL_UART_Receive+0xd2>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	227f      	movs	r2, #127	@ 0x7f
 800340a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800340e:	e016      	b.n	800343e <HAL_UART_Receive+0xd2>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003418:	d10d      	bne.n	8003436 <HAL_UART_Receive+0xca>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d104      	bne.n	800342c <HAL_UART_Receive+0xc0>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	227f      	movs	r2, #127	@ 0x7f
 8003426:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800342a:	e008      	b.n	800343e <HAL_UART_Receive+0xd2>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	223f      	movs	r2, #63	@ 0x3f
 8003430:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003434:	e003      	b.n	800343e <HAL_UART_Receive+0xd2>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003444:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800344e:	d108      	bne.n	8003462 <HAL_UART_Receive+0xf6>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d104      	bne.n	8003462 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003458:	2300      	movs	r3, #0
 800345a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	61bb      	str	r3, [r7, #24]
 8003460:	e003      	b.n	800346a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003466:	2300      	movs	r3, #0
 8003468:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800346a:	e036      	b.n	80034da <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	9300      	str	r3, [sp, #0]
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2200      	movs	r2, #0
 8003474:	2120      	movs	r1, #32
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 fd66 	bl	8003f48 <UART_WaitOnFlagUntilTimeout>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d005      	beq.n	800348e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2220      	movs	r2, #32
 8003486:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e032      	b.n	80034f4 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10c      	bne.n	80034ae <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349a:	b29a      	uxth	r2, r3
 800349c:	8a7b      	ldrh	r3, [r7, #18]
 800349e:	4013      	ands	r3, r2
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	3302      	adds	r3, #2
 80034aa:	61bb      	str	r3, [r7, #24]
 80034ac:	e00c      	b.n	80034c8 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	8a7b      	ldrh	r3, [r7, #18]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	4013      	ands	r3, r2
 80034bc:	b2da      	uxtb	r2, r3
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3301      	adds	r3, #1
 80034c6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1c2      	bne.n	800346c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80034ee:	2300      	movs	r3, #0
 80034f0:	e000      	b.n	80034f4 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80034f2:	2302      	movs	r3, #2
  }
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3720      	adds	r7, #32
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b0a0      	sub	sp, #128	@ 0x80
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	65fb      	str	r3, [r7, #92]	@ 0x5c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800350a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800350c:	e853 3f00 	ldrex	r3, [r3]
 8003510:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8003512:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003514:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8003518:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003522:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003524:	667a      	str	r2, [r7, #100]	@ 0x64
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003526:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003528:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800352a:	e841 2300 	strex	r3, r2, [r1]
 800352e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003530:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1e6      	bne.n	8003504 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	3308      	adds	r3, #8
 800353c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003540:	e853 3f00 	ldrex	r3, [r3]
 8003544:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003548:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800354c:	f023 0301 	bic.w	r3, r3, #1
 8003550:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	3308      	adds	r3, #8
 8003558:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800355a:	657a      	str	r2, [r7, #84]	@ 0x54
 800355c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003560:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003562:	e841 2300 	strex	r3, r2, [r1]
 8003566:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1e3      	bne.n	8003536 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003572:	2b01      	cmp	r3, #1
 8003574:	d118      	bne.n	80035a8 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800357e:	e853 3f00 	ldrex	r3, [r3]
 8003582:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003586:	f023 0310 	bic.w	r3, r3, #16
 800358a:	677b      	str	r3, [r7, #116]	@ 0x74
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	461a      	mov	r2, r3
 8003592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003594:	643b      	str	r3, [r7, #64]	@ 0x40
 8003596:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003598:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800359a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800359c:	e841 2300 	strex	r3, r2, [r1]
 80035a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1e6      	bne.n	8003576 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b2:	2b80      	cmp	r3, #128	@ 0x80
 80035b4:	d137      	bne.n	8003626 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	3308      	adds	r3, #8
 80035bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035be:	6a3b      	ldr	r3, [r7, #32]
 80035c0:	e853 3f00 	ldrex	r3, [r3]
 80035c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3308      	adds	r3, #8
 80035d4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80035d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035de:	e841 2300 	strex	r3, r2, [r1]
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1e5      	bne.n	80035b6 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d019      	beq.n	8003626 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035f6:	2200      	movs	r2, #0
 80035f8:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fe f869 	bl	80016d6 <HAL_DMA_Abort>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00d      	beq.n	8003626 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800360e:	4618      	mov	r0, r3
 8003610:	f7fe f8ba 	bl	8001788 <HAL_DMA_GetError>
 8003614:	4603      	mov	r3, r0
 8003616:	2b20      	cmp	r3, #32
 8003618:	d105      	bne.n	8003626 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2210      	movs	r2, #16
 800361e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e073      	b.n	800370e <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003630:	2b40      	cmp	r3, #64	@ 0x40
 8003632:	d13b      	bne.n	80036ac <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3308      	adds	r3, #8
 800363a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	e853 3f00 	ldrex	r3, [r3]
 8003642:	60bb      	str	r3, [r7, #8]
   return(result);
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800364a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3308      	adds	r3, #8
 8003652:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003654:	61ba      	str	r2, [r7, #24]
 8003656:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003658:	6979      	ldr	r1, [r7, #20]
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	e841 2300 	strex	r3, r2, [r1]
 8003660:	613b      	str	r3, [r7, #16]
   return(result);
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1e5      	bne.n	8003634 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800366e:	2b00      	cmp	r3, #0
 8003670:	d01c      	beq.n	80036ac <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003678:	2200      	movs	r2, #0
 800367a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003682:	4618      	mov	r0, r3
 8003684:	f7fe f827 	bl	80016d6 <HAL_DMA_Abort>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00e      	beq.n	80036ac <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003694:	4618      	mov	r0, r3
 8003696:	f7fe f877 	bl	8001788 <HAL_DMA_GetError>
 800369a:	4603      	mov	r3, r0
 800369c:	2b20      	cmp	r3, #32
 800369e:	d105      	bne.n	80036ac <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2210      	movs	r2, #16
 80036a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e030      	b.n	800370e <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	220f      	movs	r2, #15
 80036c2:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036cc:	d107      	bne.n	80036de <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699a      	ldr	r2, [r3, #24]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f042 0210 	orr.w	r2, r2, #16
 80036dc:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	699a      	ldr	r2, [r3, #24]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f042 0208 	orr.w	r2, r2, #8
 80036ec:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2220      	movs	r2, #32
 80036fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3780      	adds	r7, #128	@ 0x80
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800371c:	b08c      	sub	sp, #48	@ 0x30
 800371e:	af00      	add	r7, sp, #0
 8003720:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003722:	2300      	movs	r3, #0
 8003724:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	431a      	orrs	r2, r3
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	431a      	orrs	r2, r3
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	69db      	ldr	r3, [r3, #28]
 800373c:	4313      	orrs	r3, r2
 800373e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4bab      	ldr	r3, [pc, #684]	@ (80039f4 <UART_SetConfig+0x2dc>)
 8003748:	4013      	ands	r3, r2
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	6812      	ldr	r2, [r2, #0]
 800374e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003750:	430b      	orrs	r3, r1
 8003752:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4aa0      	ldr	r2, [pc, #640]	@ (80039f8 <UART_SetConfig+0x2e0>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d004      	beq.n	8003784 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003780:	4313      	orrs	r3, r2
 8003782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800378e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003798:	430b      	orrs	r3, r1
 800379a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a2:	f023 010f 	bic.w	r1, r3, #15
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a91      	ldr	r2, [pc, #580]	@ (80039fc <UART_SetConfig+0x2e4>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d125      	bne.n	8003808 <UART_SetConfig+0xf0>
 80037bc:	4b90      	ldr	r3, [pc, #576]	@ (8003a00 <UART_SetConfig+0x2e8>)
 80037be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c2:	f003 0303 	and.w	r3, r3, #3
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d81a      	bhi.n	8003800 <UART_SetConfig+0xe8>
 80037ca:	a201      	add	r2, pc, #4	@ (adr r2, 80037d0 <UART_SetConfig+0xb8>)
 80037cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d0:	080037e1 	.word	0x080037e1
 80037d4:	080037f1 	.word	0x080037f1
 80037d8:	080037e9 	.word	0x080037e9
 80037dc:	080037f9 	.word	0x080037f9
 80037e0:	2301      	movs	r3, #1
 80037e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037e6:	e0d6      	b.n	8003996 <UART_SetConfig+0x27e>
 80037e8:	2302      	movs	r3, #2
 80037ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037ee:	e0d2      	b.n	8003996 <UART_SetConfig+0x27e>
 80037f0:	2304      	movs	r3, #4
 80037f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037f6:	e0ce      	b.n	8003996 <UART_SetConfig+0x27e>
 80037f8:	2308      	movs	r3, #8
 80037fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037fe:	e0ca      	b.n	8003996 <UART_SetConfig+0x27e>
 8003800:	2310      	movs	r3, #16
 8003802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003806:	e0c6      	b.n	8003996 <UART_SetConfig+0x27e>
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a7d      	ldr	r2, [pc, #500]	@ (8003a04 <UART_SetConfig+0x2ec>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d138      	bne.n	8003884 <UART_SetConfig+0x16c>
 8003812:	4b7b      	ldr	r3, [pc, #492]	@ (8003a00 <UART_SetConfig+0x2e8>)
 8003814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003818:	f003 030c 	and.w	r3, r3, #12
 800381c:	2b0c      	cmp	r3, #12
 800381e:	d82d      	bhi.n	800387c <UART_SetConfig+0x164>
 8003820:	a201      	add	r2, pc, #4	@ (adr r2, 8003828 <UART_SetConfig+0x110>)
 8003822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003826:	bf00      	nop
 8003828:	0800385d 	.word	0x0800385d
 800382c:	0800387d 	.word	0x0800387d
 8003830:	0800387d 	.word	0x0800387d
 8003834:	0800387d 	.word	0x0800387d
 8003838:	0800386d 	.word	0x0800386d
 800383c:	0800387d 	.word	0x0800387d
 8003840:	0800387d 	.word	0x0800387d
 8003844:	0800387d 	.word	0x0800387d
 8003848:	08003865 	.word	0x08003865
 800384c:	0800387d 	.word	0x0800387d
 8003850:	0800387d 	.word	0x0800387d
 8003854:	0800387d 	.word	0x0800387d
 8003858:	08003875 	.word	0x08003875
 800385c:	2300      	movs	r3, #0
 800385e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003862:	e098      	b.n	8003996 <UART_SetConfig+0x27e>
 8003864:	2302      	movs	r3, #2
 8003866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800386a:	e094      	b.n	8003996 <UART_SetConfig+0x27e>
 800386c:	2304      	movs	r3, #4
 800386e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003872:	e090      	b.n	8003996 <UART_SetConfig+0x27e>
 8003874:	2308      	movs	r3, #8
 8003876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800387a:	e08c      	b.n	8003996 <UART_SetConfig+0x27e>
 800387c:	2310      	movs	r3, #16
 800387e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003882:	e088      	b.n	8003996 <UART_SetConfig+0x27e>
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a5f      	ldr	r2, [pc, #380]	@ (8003a08 <UART_SetConfig+0x2f0>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d125      	bne.n	80038da <UART_SetConfig+0x1c2>
 800388e:	4b5c      	ldr	r3, [pc, #368]	@ (8003a00 <UART_SetConfig+0x2e8>)
 8003890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003894:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003898:	2b30      	cmp	r3, #48	@ 0x30
 800389a:	d016      	beq.n	80038ca <UART_SetConfig+0x1b2>
 800389c:	2b30      	cmp	r3, #48	@ 0x30
 800389e:	d818      	bhi.n	80038d2 <UART_SetConfig+0x1ba>
 80038a0:	2b20      	cmp	r3, #32
 80038a2:	d00a      	beq.n	80038ba <UART_SetConfig+0x1a2>
 80038a4:	2b20      	cmp	r3, #32
 80038a6:	d814      	bhi.n	80038d2 <UART_SetConfig+0x1ba>
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d002      	beq.n	80038b2 <UART_SetConfig+0x19a>
 80038ac:	2b10      	cmp	r3, #16
 80038ae:	d008      	beq.n	80038c2 <UART_SetConfig+0x1aa>
 80038b0:	e00f      	b.n	80038d2 <UART_SetConfig+0x1ba>
 80038b2:	2300      	movs	r3, #0
 80038b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038b8:	e06d      	b.n	8003996 <UART_SetConfig+0x27e>
 80038ba:	2302      	movs	r3, #2
 80038bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038c0:	e069      	b.n	8003996 <UART_SetConfig+0x27e>
 80038c2:	2304      	movs	r3, #4
 80038c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038c8:	e065      	b.n	8003996 <UART_SetConfig+0x27e>
 80038ca:	2308      	movs	r3, #8
 80038cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038d0:	e061      	b.n	8003996 <UART_SetConfig+0x27e>
 80038d2:	2310      	movs	r3, #16
 80038d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038d8:	e05d      	b.n	8003996 <UART_SetConfig+0x27e>
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a4b      	ldr	r2, [pc, #300]	@ (8003a0c <UART_SetConfig+0x2f4>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d125      	bne.n	8003930 <UART_SetConfig+0x218>
 80038e4:	4b46      	ldr	r3, [pc, #280]	@ (8003a00 <UART_SetConfig+0x2e8>)
 80038e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80038ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80038f0:	d016      	beq.n	8003920 <UART_SetConfig+0x208>
 80038f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80038f4:	d818      	bhi.n	8003928 <UART_SetConfig+0x210>
 80038f6:	2b80      	cmp	r3, #128	@ 0x80
 80038f8:	d00a      	beq.n	8003910 <UART_SetConfig+0x1f8>
 80038fa:	2b80      	cmp	r3, #128	@ 0x80
 80038fc:	d814      	bhi.n	8003928 <UART_SetConfig+0x210>
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d002      	beq.n	8003908 <UART_SetConfig+0x1f0>
 8003902:	2b40      	cmp	r3, #64	@ 0x40
 8003904:	d008      	beq.n	8003918 <UART_SetConfig+0x200>
 8003906:	e00f      	b.n	8003928 <UART_SetConfig+0x210>
 8003908:	2300      	movs	r3, #0
 800390a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800390e:	e042      	b.n	8003996 <UART_SetConfig+0x27e>
 8003910:	2302      	movs	r3, #2
 8003912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003916:	e03e      	b.n	8003996 <UART_SetConfig+0x27e>
 8003918:	2304      	movs	r3, #4
 800391a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800391e:	e03a      	b.n	8003996 <UART_SetConfig+0x27e>
 8003920:	2308      	movs	r3, #8
 8003922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003926:	e036      	b.n	8003996 <UART_SetConfig+0x27e>
 8003928:	2310      	movs	r3, #16
 800392a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800392e:	e032      	b.n	8003996 <UART_SetConfig+0x27e>
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a30      	ldr	r2, [pc, #192]	@ (80039f8 <UART_SetConfig+0x2e0>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d12a      	bne.n	8003990 <UART_SetConfig+0x278>
 800393a:	4b31      	ldr	r3, [pc, #196]	@ (8003a00 <UART_SetConfig+0x2e8>)
 800393c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003940:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003944:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003948:	d01a      	beq.n	8003980 <UART_SetConfig+0x268>
 800394a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800394e:	d81b      	bhi.n	8003988 <UART_SetConfig+0x270>
 8003950:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003954:	d00c      	beq.n	8003970 <UART_SetConfig+0x258>
 8003956:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800395a:	d815      	bhi.n	8003988 <UART_SetConfig+0x270>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <UART_SetConfig+0x250>
 8003960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003964:	d008      	beq.n	8003978 <UART_SetConfig+0x260>
 8003966:	e00f      	b.n	8003988 <UART_SetConfig+0x270>
 8003968:	2300      	movs	r3, #0
 800396a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800396e:	e012      	b.n	8003996 <UART_SetConfig+0x27e>
 8003970:	2302      	movs	r3, #2
 8003972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003976:	e00e      	b.n	8003996 <UART_SetConfig+0x27e>
 8003978:	2304      	movs	r3, #4
 800397a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800397e:	e00a      	b.n	8003996 <UART_SetConfig+0x27e>
 8003980:	2308      	movs	r3, #8
 8003982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003986:	e006      	b.n	8003996 <UART_SetConfig+0x27e>
 8003988:	2310      	movs	r3, #16
 800398a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800398e:	e002      	b.n	8003996 <UART_SetConfig+0x27e>
 8003990:	2310      	movs	r3, #16
 8003992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a17      	ldr	r2, [pc, #92]	@ (80039f8 <UART_SetConfig+0x2e0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	f040 80a8 	bne.w	8003af2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80039a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80039a6:	2b08      	cmp	r3, #8
 80039a8:	d834      	bhi.n	8003a14 <UART_SetConfig+0x2fc>
 80039aa:	a201      	add	r2, pc, #4	@ (adr r2, 80039b0 <UART_SetConfig+0x298>)
 80039ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b0:	080039d5 	.word	0x080039d5
 80039b4:	08003a15 	.word	0x08003a15
 80039b8:	080039dd 	.word	0x080039dd
 80039bc:	08003a15 	.word	0x08003a15
 80039c0:	080039e3 	.word	0x080039e3
 80039c4:	08003a15 	.word	0x08003a15
 80039c8:	08003a15 	.word	0x08003a15
 80039cc:	08003a15 	.word	0x08003a15
 80039d0:	080039eb 	.word	0x080039eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039d4:	f7fe fe06 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 80039d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039da:	e021      	b.n	8003a20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a10 <UART_SetConfig+0x2f8>)
 80039de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80039e0:	e01e      	b.n	8003a20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039e2:	f7fe fd91 	bl	8002508 <HAL_RCC_GetSysClockFreq>
 80039e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039e8:	e01a      	b.n	8003a20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80039f0:	e016      	b.n	8003a20 <UART_SetConfig+0x308>
 80039f2:	bf00      	nop
 80039f4:	cfff69f3 	.word	0xcfff69f3
 80039f8:	40008000 	.word	0x40008000
 80039fc:	40013800 	.word	0x40013800
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40004400 	.word	0x40004400
 8003a08:	40004800 	.word	0x40004800
 8003a0c:	40004c00 	.word	0x40004c00
 8003a10:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003a1e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 812a 	beq.w	8003c7c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2c:	4a9e      	ldr	r2, [pc, #632]	@ (8003ca8 <UART_SetConfig+0x590>)
 8003a2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a32:	461a      	mov	r2, r3
 8003a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a36:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	4413      	add	r3, r2
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d305      	bcc.n	8003a58 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d903      	bls.n	8003a60 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003a5e:	e10d      	b.n	8003c7c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a62:	2200      	movs	r2, #0
 8003a64:	60bb      	str	r3, [r7, #8]
 8003a66:	60fa      	str	r2, [r7, #12]
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	4a8e      	ldr	r2, [pc, #568]	@ (8003ca8 <UART_SetConfig+0x590>)
 8003a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	2200      	movs	r2, #0
 8003a76:	603b      	str	r3, [r7, #0]
 8003a78:	607a      	str	r2, [r7, #4]
 8003a7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a82:	f7fc fc2d 	bl	80002e0 <__aeabi_uldivmod>
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	4610      	mov	r0, r2
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	f04f 0300 	mov.w	r3, #0
 8003a96:	020b      	lsls	r3, r1, #8
 8003a98:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003a9c:	0202      	lsls	r2, r0, #8
 8003a9e:	6979      	ldr	r1, [r7, #20]
 8003aa0:	6849      	ldr	r1, [r1, #4]
 8003aa2:	0849      	lsrs	r1, r1, #1
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	460c      	mov	r4, r1
 8003aa8:	4605      	mov	r5, r0
 8003aaa:	eb12 0804 	adds.w	r8, r2, r4
 8003aae:	eb43 0905 	adc.w	r9, r3, r5
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	469a      	mov	sl, r3
 8003aba:	4693      	mov	fp, r2
 8003abc:	4652      	mov	r2, sl
 8003abe:	465b      	mov	r3, fp
 8003ac0:	4640      	mov	r0, r8
 8003ac2:	4649      	mov	r1, r9
 8003ac4:	f7fc fc0c 	bl	80002e0 <__aeabi_uldivmod>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4613      	mov	r3, r2
 8003ace:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ad6:	d308      	bcc.n	8003aea <UART_SetConfig+0x3d2>
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ade:	d204      	bcs.n	8003aea <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6a3a      	ldr	r2, [r7, #32]
 8003ae6:	60da      	str	r2, [r3, #12]
 8003ae8:	e0c8      	b.n	8003c7c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003af0:	e0c4      	b.n	8003c7c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003afa:	d167      	bne.n	8003bcc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003afc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d828      	bhi.n	8003b56 <UART_SetConfig+0x43e>
 8003b04:	a201      	add	r2, pc, #4	@ (adr r2, 8003b0c <UART_SetConfig+0x3f4>)
 8003b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0a:	bf00      	nop
 8003b0c:	08003b31 	.word	0x08003b31
 8003b10:	08003b39 	.word	0x08003b39
 8003b14:	08003b41 	.word	0x08003b41
 8003b18:	08003b57 	.word	0x08003b57
 8003b1c:	08003b47 	.word	0x08003b47
 8003b20:	08003b57 	.word	0x08003b57
 8003b24:	08003b57 	.word	0x08003b57
 8003b28:	08003b57 	.word	0x08003b57
 8003b2c:	08003b4f 	.word	0x08003b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b30:	f7fe fd58 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8003b34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b36:	e014      	b.n	8003b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b38:	f7fe fd6a 	bl	8002610 <HAL_RCC_GetPCLK2Freq>
 8003b3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b3e:	e010      	b.n	8003b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b40:	4b5a      	ldr	r3, [pc, #360]	@ (8003cac <UART_SetConfig+0x594>)
 8003b42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b44:	e00d      	b.n	8003b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b46:	f7fe fcdf 	bl	8002508 <HAL_RCC_GetSysClockFreq>
 8003b4a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b4c:	e009      	b.n	8003b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b54:	e005      	b.n	8003b62 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003b60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 8089 	beq.w	8003c7c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6e:	4a4e      	ldr	r2, [pc, #312]	@ (8003ca8 <UART_SetConfig+0x590>)
 8003b70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b74:	461a      	mov	r2, r3
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b7c:	005a      	lsls	r2, r3, #1
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	085b      	lsrs	r3, r3, #1
 8003b84:	441a      	add	r2, r3
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	2b0f      	cmp	r3, #15
 8003b94:	d916      	bls.n	8003bc4 <UART_SetConfig+0x4ac>
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b9c:	d212      	bcs.n	8003bc4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	f023 030f 	bic.w	r3, r3, #15
 8003ba6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	085b      	lsrs	r3, r3, #1
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	f003 0307 	and.w	r3, r3, #7
 8003bb2:	b29a      	uxth	r2, r3
 8003bb4:	8bfb      	ldrh	r3, [r7, #30]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	8bfa      	ldrh	r2, [r7, #30]
 8003bc0:	60da      	str	r2, [r3, #12]
 8003bc2:	e05b      	b.n	8003c7c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003bca:	e057      	b.n	8003c7c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003bcc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d828      	bhi.n	8003c26 <UART_SetConfig+0x50e>
 8003bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bdc <UART_SetConfig+0x4c4>)
 8003bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bda:	bf00      	nop
 8003bdc:	08003c01 	.word	0x08003c01
 8003be0:	08003c09 	.word	0x08003c09
 8003be4:	08003c11 	.word	0x08003c11
 8003be8:	08003c27 	.word	0x08003c27
 8003bec:	08003c17 	.word	0x08003c17
 8003bf0:	08003c27 	.word	0x08003c27
 8003bf4:	08003c27 	.word	0x08003c27
 8003bf8:	08003c27 	.word	0x08003c27
 8003bfc:	08003c1f 	.word	0x08003c1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c00:	f7fe fcf0 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 8003c04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c06:	e014      	b.n	8003c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c08:	f7fe fd02 	bl	8002610 <HAL_RCC_GetPCLK2Freq>
 8003c0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c0e:	e010      	b.n	8003c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c10:	4b26      	ldr	r3, [pc, #152]	@ (8003cac <UART_SetConfig+0x594>)
 8003c12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c14:	e00d      	b.n	8003c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c16:	f7fe fc77 	bl	8002508 <HAL_RCC_GetSysClockFreq>
 8003c1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c1c:	e009      	b.n	8003c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c24:	e005      	b.n	8003c32 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003c26:	2300      	movs	r3, #0
 8003c28:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003c30:	bf00      	nop
    }

    if (pclk != 0U)
 8003c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d021      	beq.n	8003c7c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca8 <UART_SetConfig+0x590>)
 8003c3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c42:	461a      	mov	r2, r3
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	085b      	lsrs	r3, r3, #1
 8003c50:	441a      	add	r2, r3
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c5c:	6a3b      	ldr	r3, [r7, #32]
 8003c5e:	2b0f      	cmp	r3, #15
 8003c60:	d909      	bls.n	8003c76 <UART_SetConfig+0x55e>
 8003c62:	6a3b      	ldr	r3, [r7, #32]
 8003c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c68:	d205      	bcs.n	8003c76 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	60da      	str	r2, [r3, #12]
 8003c74:	e002      	b.n	8003c7c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2200      	movs	r2, #0
 8003c96:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003c98:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3730      	adds	r7, #48	@ 0x30
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ca6:	bf00      	nop
 8003ca8:	08005598 	.word	0x08005598
 8003cac:	00f42400 	.word	0x00f42400

08003cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cbc:	f003 0308 	and.w	r3, r3, #8
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00a      	beq.n	8003cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d44:	f003 0310 	and.w	r3, r3, #16
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d66:	f003 0320 	and.w	r3, r3, #32
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00a      	beq.n	8003d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d01a      	beq.n	8003dc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dae:	d10a      	bne.n	8003dc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00a      	beq.n	8003de8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	605a      	str	r2, [r3, #4]
  }
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b098      	sub	sp, #96	@ 0x60
 8003df8:	af02      	add	r7, sp, #8
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e04:	f7fd fb56 	bl	80014b4 <HAL_GetTick>
 8003e08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0308 	and.w	r3, r3, #8
 8003e14:	2b08      	cmp	r3, #8
 8003e16:	d12f      	bne.n	8003e78 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e20:	2200      	movs	r2, #0
 8003e22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f88e 	bl	8003f48 <UART_WaitOnFlagUntilTimeout>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d022      	beq.n	8003e78 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e3a:	e853 3f00 	ldrex	r3, [r3]
 8003e3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e46:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e50:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e58:	e841 2300 	strex	r3, r2, [r1]
 8003e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1e6      	bne.n	8003e32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e063      	b.n	8003f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0304 	and.w	r3, r3, #4
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d149      	bne.n	8003f1a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 f857 	bl	8003f48 <UART_WaitOnFlagUntilTimeout>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d03c      	beq.n	8003f1a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	e853 3f00 	ldrex	r3, [r3]
 8003eac:	623b      	str	r3, [r7, #32]
   return(result);
 8003eae:	6a3b      	ldr	r3, [r7, #32]
 8003eb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ec0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ec6:	e841 2300 	strex	r3, r2, [r1]
 8003eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1e6      	bne.n	8003ea0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	e853 3f00 	ldrex	r3, [r3]
 8003ee0:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f023 0301 	bic.w	r3, r3, #1
 8003ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	3308      	adds	r3, #8
 8003ef0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ef2:	61fa      	str	r2, [r7, #28]
 8003ef4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef6:	69b9      	ldr	r1, [r7, #24]
 8003ef8:	69fa      	ldr	r2, [r7, #28]
 8003efa:	e841 2300 	strex	r3, r2, [r1]
 8003efe:	617b      	str	r3, [r7, #20]
   return(result);
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1e5      	bne.n	8003ed2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2220      	movs	r2, #32
 8003f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e012      	b.n	8003f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2220      	movs	r2, #32
 8003f26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3758      	adds	r7, #88	@ 0x58
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	603b      	str	r3, [r7, #0]
 8003f54:	4613      	mov	r3, r2
 8003f56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f58:	e04f      	b.n	8003ffa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f60:	d04b      	beq.n	8003ffa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f62:	f7fd faa7 	bl	80014b4 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d302      	bcc.n	8003f78 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e04e      	b.n	800401a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d037      	beq.n	8003ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2b80      	cmp	r3, #128	@ 0x80
 8003f8e:	d034      	beq.n	8003ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	2b40      	cmp	r3, #64	@ 0x40
 8003f94:	d031      	beq.n	8003ffa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	69db      	ldr	r3, [r3, #28]
 8003f9c:	f003 0308 	and.w	r3, r3, #8
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d110      	bne.n	8003fc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2208      	movs	r2, #8
 8003faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 f838 	bl	8004022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2208      	movs	r2, #8
 8003fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e029      	b.n	800401a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fd4:	d111      	bne.n	8003ffa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f000 f81e 	bl	8004022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e00f      	b.n	800401a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	69da      	ldr	r2, [r3, #28]
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4013      	ands	r3, r2
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	429a      	cmp	r2, r3
 8004008:	bf0c      	ite	eq
 800400a:	2301      	moveq	r3, #1
 800400c:	2300      	movne	r3, #0
 800400e:	b2db      	uxtb	r3, r3
 8004010:	461a      	mov	r2, r3
 8004012:	79fb      	ldrb	r3, [r7, #7]
 8004014:	429a      	cmp	r2, r3
 8004016:	d0a0      	beq.n	8003f5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004022:	b480      	push	{r7}
 8004024:	b095      	sub	sp, #84	@ 0x54
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004032:	e853 3f00 	ldrex	r3, [r3]
 8004036:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800403e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	461a      	mov	r2, r3
 8004046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004048:	643b      	str	r3, [r7, #64]	@ 0x40
 800404a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800404e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004050:	e841 2300 	strex	r3, r2, [r1]
 8004054:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1e6      	bne.n	800402a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3308      	adds	r3, #8
 8004062:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004064:	6a3b      	ldr	r3, [r7, #32]
 8004066:	e853 3f00 	ldrex	r3, [r3]
 800406a:	61fb      	str	r3, [r7, #28]
   return(result);
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004072:	f023 0301 	bic.w	r3, r3, #1
 8004076:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	3308      	adds	r3, #8
 800407e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004080:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004082:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004084:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004086:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004088:	e841 2300 	strex	r3, r2, [r1]
 800408c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800408e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1e3      	bne.n	800405c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004098:	2b01      	cmp	r3, #1
 800409a:	d118      	bne.n	80040ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	e853 3f00 	ldrex	r3, [r3]
 80040a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	f023 0310 	bic.w	r3, r3, #16
 80040b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	461a      	mov	r2, r3
 80040b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ba:	61bb      	str	r3, [r7, #24]
 80040bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040be:	6979      	ldr	r1, [r7, #20]
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	e841 2300 	strex	r3, r2, [r1]
 80040c6:	613b      	str	r3, [r7, #16]
   return(result);
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1e6      	bne.n	800409c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2220      	movs	r2, #32
 80040d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80040e2:	bf00      	nop
 80040e4:	3754      	adds	r7, #84	@ 0x54
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80040ee:	b480      	push	{r7}
 80040f0:	b085      	sub	sp, #20
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_UARTEx_DisableFifoMode+0x16>
 8004100:	2302      	movs	r3, #2
 8004102:	e027      	b.n	8004154 <HAL_UARTEx_DisableFifoMode+0x66>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2224      	movs	r2, #36	@ 0x24
 8004110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0201 	bic.w	r2, r2, #1
 800412a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004132:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2220      	movs	r2, #32
 8004146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3714      	adds	r7, #20
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004174:	2302      	movs	r3, #2
 8004176:	e02d      	b.n	80041d4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2224      	movs	r2, #36	@ 0x24
 8004184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0201 	bic.w	r2, r2, #1
 800419e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	430a      	orrs	r2, r1
 80041b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 f84f 	bl	8004258 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68fa      	ldr	r2, [r7, #12]
 80041c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2220      	movs	r2, #32
 80041c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d101      	bne.n	80041f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80041f0:	2302      	movs	r3, #2
 80041f2:	e02d      	b.n	8004250 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2224      	movs	r2, #36	@ 0x24
 8004200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0201 	bic.w	r2, r2, #1
 800421a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	430a      	orrs	r2, r1
 800422e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f811 	bl	8004258 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2220      	movs	r2, #32
 8004242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004258:	b480      	push	{r7}
 800425a:	b085      	sub	sp, #20
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004264:	2b00      	cmp	r3, #0
 8004266:	d108      	bne.n	800427a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004278:	e031      	b.n	80042de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800427a:	2308      	movs	r3, #8
 800427c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800427e:	2308      	movs	r3, #8
 8004280:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	0e5b      	lsrs	r3, r3, #25
 800428a:	b2db      	uxtb	r3, r3
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	0f5b      	lsrs	r3, r3, #29
 800429a:	b2db      	uxtb	r3, r3
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042a2:	7bbb      	ldrb	r3, [r7, #14]
 80042a4:	7b3a      	ldrb	r2, [r7, #12]
 80042a6:	4911      	ldr	r1, [pc, #68]	@ (80042ec <UARTEx_SetNbDataToProcess+0x94>)
 80042a8:	5c8a      	ldrb	r2, [r1, r2]
 80042aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80042ae:	7b3a      	ldrb	r2, [r7, #12]
 80042b0:	490f      	ldr	r1, [pc, #60]	@ (80042f0 <UARTEx_SetNbDataToProcess+0x98>)
 80042b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
 80042c2:	7b7a      	ldrb	r2, [r7, #13]
 80042c4:	4909      	ldr	r1, [pc, #36]	@ (80042ec <UARTEx_SetNbDataToProcess+0x94>)
 80042c6:	5c8a      	ldrb	r2, [r1, r2]
 80042c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80042cc:	7b7a      	ldrb	r2, [r7, #13]
 80042ce:	4908      	ldr	r1, [pc, #32]	@ (80042f0 <UARTEx_SetNbDataToProcess+0x98>)
 80042d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80042d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80042de:	bf00      	nop
 80042e0:	3714      	adds	r7, #20
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	080055b0 	.word	0x080055b0
 80042f0:	080055b8 	.word	0x080055b8

080042f4 <atoi>:
 80042f4:	220a      	movs	r2, #10
 80042f6:	2100      	movs	r1, #0
 80042f8:	f000 b87a 	b.w	80043f0 <strtol>

080042fc <_strtol_l.constprop.0>:
 80042fc:	2b24      	cmp	r3, #36	@ 0x24
 80042fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004302:	4686      	mov	lr, r0
 8004304:	4690      	mov	r8, r2
 8004306:	d801      	bhi.n	800430c <_strtol_l.constprop.0+0x10>
 8004308:	2b01      	cmp	r3, #1
 800430a:	d106      	bne.n	800431a <_strtol_l.constprop.0+0x1e>
 800430c:	f000 fa3c 	bl	8004788 <__errno>
 8004310:	2316      	movs	r3, #22
 8004312:	6003      	str	r3, [r0, #0]
 8004314:	2000      	movs	r0, #0
 8004316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800431a:	4834      	ldr	r0, [pc, #208]	@ (80043ec <_strtol_l.constprop.0+0xf0>)
 800431c:	460d      	mov	r5, r1
 800431e:	462a      	mov	r2, r5
 8004320:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004324:	5d06      	ldrb	r6, [r0, r4]
 8004326:	f016 0608 	ands.w	r6, r6, #8
 800432a:	d1f8      	bne.n	800431e <_strtol_l.constprop.0+0x22>
 800432c:	2c2d      	cmp	r4, #45	@ 0x2d
 800432e:	d12d      	bne.n	800438c <_strtol_l.constprop.0+0x90>
 8004330:	782c      	ldrb	r4, [r5, #0]
 8004332:	2601      	movs	r6, #1
 8004334:	1c95      	adds	r5, r2, #2
 8004336:	f033 0210 	bics.w	r2, r3, #16
 800433a:	d109      	bne.n	8004350 <_strtol_l.constprop.0+0x54>
 800433c:	2c30      	cmp	r4, #48	@ 0x30
 800433e:	d12a      	bne.n	8004396 <_strtol_l.constprop.0+0x9a>
 8004340:	782a      	ldrb	r2, [r5, #0]
 8004342:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004346:	2a58      	cmp	r2, #88	@ 0x58
 8004348:	d125      	bne.n	8004396 <_strtol_l.constprop.0+0x9a>
 800434a:	786c      	ldrb	r4, [r5, #1]
 800434c:	2310      	movs	r3, #16
 800434e:	3502      	adds	r5, #2
 8004350:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004354:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004358:	2200      	movs	r2, #0
 800435a:	fbbc f9f3 	udiv	r9, ip, r3
 800435e:	4610      	mov	r0, r2
 8004360:	fb03 ca19 	mls	sl, r3, r9, ip
 8004364:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004368:	2f09      	cmp	r7, #9
 800436a:	d81b      	bhi.n	80043a4 <_strtol_l.constprop.0+0xa8>
 800436c:	463c      	mov	r4, r7
 800436e:	42a3      	cmp	r3, r4
 8004370:	dd27      	ble.n	80043c2 <_strtol_l.constprop.0+0xc6>
 8004372:	1c57      	adds	r7, r2, #1
 8004374:	d007      	beq.n	8004386 <_strtol_l.constprop.0+0x8a>
 8004376:	4581      	cmp	r9, r0
 8004378:	d320      	bcc.n	80043bc <_strtol_l.constprop.0+0xc0>
 800437a:	d101      	bne.n	8004380 <_strtol_l.constprop.0+0x84>
 800437c:	45a2      	cmp	sl, r4
 800437e:	db1d      	blt.n	80043bc <_strtol_l.constprop.0+0xc0>
 8004380:	fb00 4003 	mla	r0, r0, r3, r4
 8004384:	2201      	movs	r2, #1
 8004386:	f815 4b01 	ldrb.w	r4, [r5], #1
 800438a:	e7eb      	b.n	8004364 <_strtol_l.constprop.0+0x68>
 800438c:	2c2b      	cmp	r4, #43	@ 0x2b
 800438e:	bf04      	itt	eq
 8004390:	782c      	ldrbeq	r4, [r5, #0]
 8004392:	1c95      	addeq	r5, r2, #2
 8004394:	e7cf      	b.n	8004336 <_strtol_l.constprop.0+0x3a>
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1da      	bne.n	8004350 <_strtol_l.constprop.0+0x54>
 800439a:	2c30      	cmp	r4, #48	@ 0x30
 800439c:	bf0c      	ite	eq
 800439e:	2308      	moveq	r3, #8
 80043a0:	230a      	movne	r3, #10
 80043a2:	e7d5      	b.n	8004350 <_strtol_l.constprop.0+0x54>
 80043a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80043a8:	2f19      	cmp	r7, #25
 80043aa:	d801      	bhi.n	80043b0 <_strtol_l.constprop.0+0xb4>
 80043ac:	3c37      	subs	r4, #55	@ 0x37
 80043ae:	e7de      	b.n	800436e <_strtol_l.constprop.0+0x72>
 80043b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80043b4:	2f19      	cmp	r7, #25
 80043b6:	d804      	bhi.n	80043c2 <_strtol_l.constprop.0+0xc6>
 80043b8:	3c57      	subs	r4, #87	@ 0x57
 80043ba:	e7d8      	b.n	800436e <_strtol_l.constprop.0+0x72>
 80043bc:	f04f 32ff 	mov.w	r2, #4294967295
 80043c0:	e7e1      	b.n	8004386 <_strtol_l.constprop.0+0x8a>
 80043c2:	1c53      	adds	r3, r2, #1
 80043c4:	d108      	bne.n	80043d8 <_strtol_l.constprop.0+0xdc>
 80043c6:	2322      	movs	r3, #34	@ 0x22
 80043c8:	f8ce 3000 	str.w	r3, [lr]
 80043cc:	4660      	mov	r0, ip
 80043ce:	f1b8 0f00 	cmp.w	r8, #0
 80043d2:	d0a0      	beq.n	8004316 <_strtol_l.constprop.0+0x1a>
 80043d4:	1e69      	subs	r1, r5, #1
 80043d6:	e006      	b.n	80043e6 <_strtol_l.constprop.0+0xea>
 80043d8:	b106      	cbz	r6, 80043dc <_strtol_l.constprop.0+0xe0>
 80043da:	4240      	negs	r0, r0
 80043dc:	f1b8 0f00 	cmp.w	r8, #0
 80043e0:	d099      	beq.n	8004316 <_strtol_l.constprop.0+0x1a>
 80043e2:	2a00      	cmp	r2, #0
 80043e4:	d1f6      	bne.n	80043d4 <_strtol_l.constprop.0+0xd8>
 80043e6:	f8c8 1000 	str.w	r1, [r8]
 80043ea:	e794      	b.n	8004316 <_strtol_l.constprop.0+0x1a>
 80043ec:	080055c1 	.word	0x080055c1

080043f0 <strtol>:
 80043f0:	4613      	mov	r3, r2
 80043f2:	460a      	mov	r2, r1
 80043f4:	4601      	mov	r1, r0
 80043f6:	4802      	ldr	r0, [pc, #8]	@ (8004400 <strtol+0x10>)
 80043f8:	6800      	ldr	r0, [r0, #0]
 80043fa:	f7ff bf7f 	b.w	80042fc <_strtol_l.constprop.0>
 80043fe:	bf00      	nop
 8004400:	20000028 	.word	0x20000028

08004404 <std>:
 8004404:	2300      	movs	r3, #0
 8004406:	b510      	push	{r4, lr}
 8004408:	4604      	mov	r4, r0
 800440a:	e9c0 3300 	strd	r3, r3, [r0]
 800440e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004412:	6083      	str	r3, [r0, #8]
 8004414:	8181      	strh	r1, [r0, #12]
 8004416:	6643      	str	r3, [r0, #100]	@ 0x64
 8004418:	81c2      	strh	r2, [r0, #14]
 800441a:	6183      	str	r3, [r0, #24]
 800441c:	4619      	mov	r1, r3
 800441e:	2208      	movs	r2, #8
 8004420:	305c      	adds	r0, #92	@ 0x5c
 8004422:	f000 f8f4 	bl	800460e <memset>
 8004426:	4b0d      	ldr	r3, [pc, #52]	@ (800445c <std+0x58>)
 8004428:	6263      	str	r3, [r4, #36]	@ 0x24
 800442a:	4b0d      	ldr	r3, [pc, #52]	@ (8004460 <std+0x5c>)
 800442c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800442e:	4b0d      	ldr	r3, [pc, #52]	@ (8004464 <std+0x60>)
 8004430:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004432:	4b0d      	ldr	r3, [pc, #52]	@ (8004468 <std+0x64>)
 8004434:	6323      	str	r3, [r4, #48]	@ 0x30
 8004436:	4b0d      	ldr	r3, [pc, #52]	@ (800446c <std+0x68>)
 8004438:	6224      	str	r4, [r4, #32]
 800443a:	429c      	cmp	r4, r3
 800443c:	d006      	beq.n	800444c <std+0x48>
 800443e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004442:	4294      	cmp	r4, r2
 8004444:	d002      	beq.n	800444c <std+0x48>
 8004446:	33d0      	adds	r3, #208	@ 0xd0
 8004448:	429c      	cmp	r4, r3
 800444a:	d105      	bne.n	8004458 <std+0x54>
 800444c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004454:	f000 b9c2 	b.w	80047dc <__retarget_lock_init_recursive>
 8004458:	bd10      	pop	{r4, pc}
 800445a:	bf00      	nop
 800445c:	08004589 	.word	0x08004589
 8004460:	080045ab 	.word	0x080045ab
 8004464:	080045e3 	.word	0x080045e3
 8004468:	08004607 	.word	0x08004607
 800446c:	2000041c 	.word	0x2000041c

08004470 <stdio_exit_handler>:
 8004470:	4a02      	ldr	r2, [pc, #8]	@ (800447c <stdio_exit_handler+0xc>)
 8004472:	4903      	ldr	r1, [pc, #12]	@ (8004480 <stdio_exit_handler+0x10>)
 8004474:	4803      	ldr	r0, [pc, #12]	@ (8004484 <stdio_exit_handler+0x14>)
 8004476:	f000 b869 	b.w	800454c <_fwalk_sglue>
 800447a:	bf00      	nop
 800447c:	2000001c 	.word	0x2000001c
 8004480:	08004b29 	.word	0x08004b29
 8004484:	2000002c 	.word	0x2000002c

08004488 <cleanup_stdio>:
 8004488:	6841      	ldr	r1, [r0, #4]
 800448a:	4b0c      	ldr	r3, [pc, #48]	@ (80044bc <cleanup_stdio+0x34>)
 800448c:	4299      	cmp	r1, r3
 800448e:	b510      	push	{r4, lr}
 8004490:	4604      	mov	r4, r0
 8004492:	d001      	beq.n	8004498 <cleanup_stdio+0x10>
 8004494:	f000 fb48 	bl	8004b28 <_fflush_r>
 8004498:	68a1      	ldr	r1, [r4, #8]
 800449a:	4b09      	ldr	r3, [pc, #36]	@ (80044c0 <cleanup_stdio+0x38>)
 800449c:	4299      	cmp	r1, r3
 800449e:	d002      	beq.n	80044a6 <cleanup_stdio+0x1e>
 80044a0:	4620      	mov	r0, r4
 80044a2:	f000 fb41 	bl	8004b28 <_fflush_r>
 80044a6:	68e1      	ldr	r1, [r4, #12]
 80044a8:	4b06      	ldr	r3, [pc, #24]	@ (80044c4 <cleanup_stdio+0x3c>)
 80044aa:	4299      	cmp	r1, r3
 80044ac:	d004      	beq.n	80044b8 <cleanup_stdio+0x30>
 80044ae:	4620      	mov	r0, r4
 80044b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044b4:	f000 bb38 	b.w	8004b28 <_fflush_r>
 80044b8:	bd10      	pop	{r4, pc}
 80044ba:	bf00      	nop
 80044bc:	2000041c 	.word	0x2000041c
 80044c0:	20000484 	.word	0x20000484
 80044c4:	200004ec 	.word	0x200004ec

080044c8 <global_stdio_init.part.0>:
 80044c8:	b510      	push	{r4, lr}
 80044ca:	4b0b      	ldr	r3, [pc, #44]	@ (80044f8 <global_stdio_init.part.0+0x30>)
 80044cc:	4c0b      	ldr	r4, [pc, #44]	@ (80044fc <global_stdio_init.part.0+0x34>)
 80044ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004500 <global_stdio_init.part.0+0x38>)
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	4620      	mov	r0, r4
 80044d4:	2200      	movs	r2, #0
 80044d6:	2104      	movs	r1, #4
 80044d8:	f7ff ff94 	bl	8004404 <std>
 80044dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80044e0:	2201      	movs	r2, #1
 80044e2:	2109      	movs	r1, #9
 80044e4:	f7ff ff8e 	bl	8004404 <std>
 80044e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80044ec:	2202      	movs	r2, #2
 80044ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044f2:	2112      	movs	r1, #18
 80044f4:	f7ff bf86 	b.w	8004404 <std>
 80044f8:	20000554 	.word	0x20000554
 80044fc:	2000041c 	.word	0x2000041c
 8004500:	08004471 	.word	0x08004471

08004504 <__sfp_lock_acquire>:
 8004504:	4801      	ldr	r0, [pc, #4]	@ (800450c <__sfp_lock_acquire+0x8>)
 8004506:	f000 b96a 	b.w	80047de <__retarget_lock_acquire_recursive>
 800450a:	bf00      	nop
 800450c:	2000055d 	.word	0x2000055d

08004510 <__sfp_lock_release>:
 8004510:	4801      	ldr	r0, [pc, #4]	@ (8004518 <__sfp_lock_release+0x8>)
 8004512:	f000 b965 	b.w	80047e0 <__retarget_lock_release_recursive>
 8004516:	bf00      	nop
 8004518:	2000055d 	.word	0x2000055d

0800451c <__sinit>:
 800451c:	b510      	push	{r4, lr}
 800451e:	4604      	mov	r4, r0
 8004520:	f7ff fff0 	bl	8004504 <__sfp_lock_acquire>
 8004524:	6a23      	ldr	r3, [r4, #32]
 8004526:	b11b      	cbz	r3, 8004530 <__sinit+0x14>
 8004528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800452c:	f7ff bff0 	b.w	8004510 <__sfp_lock_release>
 8004530:	4b04      	ldr	r3, [pc, #16]	@ (8004544 <__sinit+0x28>)
 8004532:	6223      	str	r3, [r4, #32]
 8004534:	4b04      	ldr	r3, [pc, #16]	@ (8004548 <__sinit+0x2c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1f5      	bne.n	8004528 <__sinit+0xc>
 800453c:	f7ff ffc4 	bl	80044c8 <global_stdio_init.part.0>
 8004540:	e7f2      	b.n	8004528 <__sinit+0xc>
 8004542:	bf00      	nop
 8004544:	08004489 	.word	0x08004489
 8004548:	20000554 	.word	0x20000554

0800454c <_fwalk_sglue>:
 800454c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004550:	4607      	mov	r7, r0
 8004552:	4688      	mov	r8, r1
 8004554:	4614      	mov	r4, r2
 8004556:	2600      	movs	r6, #0
 8004558:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800455c:	f1b9 0901 	subs.w	r9, r9, #1
 8004560:	d505      	bpl.n	800456e <_fwalk_sglue+0x22>
 8004562:	6824      	ldr	r4, [r4, #0]
 8004564:	2c00      	cmp	r4, #0
 8004566:	d1f7      	bne.n	8004558 <_fwalk_sglue+0xc>
 8004568:	4630      	mov	r0, r6
 800456a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800456e:	89ab      	ldrh	r3, [r5, #12]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d907      	bls.n	8004584 <_fwalk_sglue+0x38>
 8004574:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004578:	3301      	adds	r3, #1
 800457a:	d003      	beq.n	8004584 <_fwalk_sglue+0x38>
 800457c:	4629      	mov	r1, r5
 800457e:	4638      	mov	r0, r7
 8004580:	47c0      	blx	r8
 8004582:	4306      	orrs	r6, r0
 8004584:	3568      	adds	r5, #104	@ 0x68
 8004586:	e7e9      	b.n	800455c <_fwalk_sglue+0x10>

08004588 <__sread>:
 8004588:	b510      	push	{r4, lr}
 800458a:	460c      	mov	r4, r1
 800458c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004590:	f000 f8d6 	bl	8004740 <_read_r>
 8004594:	2800      	cmp	r0, #0
 8004596:	bfab      	itete	ge
 8004598:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800459a:	89a3      	ldrhlt	r3, [r4, #12]
 800459c:	181b      	addge	r3, r3, r0
 800459e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80045a2:	bfac      	ite	ge
 80045a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80045a6:	81a3      	strhlt	r3, [r4, #12]
 80045a8:	bd10      	pop	{r4, pc}

080045aa <__swrite>:
 80045aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045ae:	461f      	mov	r7, r3
 80045b0:	898b      	ldrh	r3, [r1, #12]
 80045b2:	05db      	lsls	r3, r3, #23
 80045b4:	4605      	mov	r5, r0
 80045b6:	460c      	mov	r4, r1
 80045b8:	4616      	mov	r6, r2
 80045ba:	d505      	bpl.n	80045c8 <__swrite+0x1e>
 80045bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c0:	2302      	movs	r3, #2
 80045c2:	2200      	movs	r2, #0
 80045c4:	f000 f8aa 	bl	800471c <_lseek_r>
 80045c8:	89a3      	ldrh	r3, [r4, #12]
 80045ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045d2:	81a3      	strh	r3, [r4, #12]
 80045d4:	4632      	mov	r2, r6
 80045d6:	463b      	mov	r3, r7
 80045d8:	4628      	mov	r0, r5
 80045da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045de:	f000 b8c1 	b.w	8004764 <_write_r>

080045e2 <__sseek>:
 80045e2:	b510      	push	{r4, lr}
 80045e4:	460c      	mov	r4, r1
 80045e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ea:	f000 f897 	bl	800471c <_lseek_r>
 80045ee:	1c43      	adds	r3, r0, #1
 80045f0:	89a3      	ldrh	r3, [r4, #12]
 80045f2:	bf15      	itete	ne
 80045f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80045f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80045fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80045fe:	81a3      	strheq	r3, [r4, #12]
 8004600:	bf18      	it	ne
 8004602:	81a3      	strhne	r3, [r4, #12]
 8004604:	bd10      	pop	{r4, pc}

08004606 <__sclose>:
 8004606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800460a:	f000 b877 	b.w	80046fc <_close_r>

0800460e <memset>:
 800460e:	4402      	add	r2, r0
 8004610:	4603      	mov	r3, r0
 8004612:	4293      	cmp	r3, r2
 8004614:	d100      	bne.n	8004618 <memset+0xa>
 8004616:	4770      	bx	lr
 8004618:	f803 1b01 	strb.w	r1, [r3], #1
 800461c:	e7f9      	b.n	8004612 <memset+0x4>

0800461e <strncpy>:
 800461e:	b510      	push	{r4, lr}
 8004620:	3901      	subs	r1, #1
 8004622:	4603      	mov	r3, r0
 8004624:	b132      	cbz	r2, 8004634 <strncpy+0x16>
 8004626:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800462a:	f803 4b01 	strb.w	r4, [r3], #1
 800462e:	3a01      	subs	r2, #1
 8004630:	2c00      	cmp	r4, #0
 8004632:	d1f7      	bne.n	8004624 <strncpy+0x6>
 8004634:	441a      	add	r2, r3
 8004636:	2100      	movs	r1, #0
 8004638:	4293      	cmp	r3, r2
 800463a:	d100      	bne.n	800463e <strncpy+0x20>
 800463c:	bd10      	pop	{r4, pc}
 800463e:	f803 1b01 	strb.w	r1, [r3], #1
 8004642:	e7f9      	b.n	8004638 <strncpy+0x1a>

08004644 <strtok>:
 8004644:	4b16      	ldr	r3, [pc, #88]	@ (80046a0 <strtok+0x5c>)
 8004646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800464a:	681f      	ldr	r7, [r3, #0]
 800464c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800464e:	4605      	mov	r5, r0
 8004650:	460e      	mov	r6, r1
 8004652:	b9ec      	cbnz	r4, 8004690 <strtok+0x4c>
 8004654:	2050      	movs	r0, #80	@ 0x50
 8004656:	f000 f92d 	bl	80048b4 <malloc>
 800465a:	4602      	mov	r2, r0
 800465c:	6478      	str	r0, [r7, #68]	@ 0x44
 800465e:	b920      	cbnz	r0, 800466a <strtok+0x26>
 8004660:	4b10      	ldr	r3, [pc, #64]	@ (80046a4 <strtok+0x60>)
 8004662:	4811      	ldr	r0, [pc, #68]	@ (80046a8 <strtok+0x64>)
 8004664:	215b      	movs	r1, #91	@ 0x5b
 8004666:	f000 f8bd 	bl	80047e4 <__assert_func>
 800466a:	e9c0 4400 	strd	r4, r4, [r0]
 800466e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004672:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004676:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800467a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800467e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8004682:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8004686:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800468a:	6184      	str	r4, [r0, #24]
 800468c:	7704      	strb	r4, [r0, #28]
 800468e:	6244      	str	r4, [r0, #36]	@ 0x24
 8004690:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004692:	4631      	mov	r1, r6
 8004694:	4628      	mov	r0, r5
 8004696:	2301      	movs	r3, #1
 8004698:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800469c:	f000 b806 	b.w	80046ac <__strtok_r>
 80046a0:	20000028 	.word	0x20000028
 80046a4:	080056c1 	.word	0x080056c1
 80046a8:	080056d8 	.word	0x080056d8

080046ac <__strtok_r>:
 80046ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046ae:	4604      	mov	r4, r0
 80046b0:	b908      	cbnz	r0, 80046b6 <__strtok_r+0xa>
 80046b2:	6814      	ldr	r4, [r2, #0]
 80046b4:	b144      	cbz	r4, 80046c8 <__strtok_r+0x1c>
 80046b6:	4620      	mov	r0, r4
 80046b8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80046bc:	460f      	mov	r7, r1
 80046be:	f817 6b01 	ldrb.w	r6, [r7], #1
 80046c2:	b91e      	cbnz	r6, 80046cc <__strtok_r+0x20>
 80046c4:	b965      	cbnz	r5, 80046e0 <__strtok_r+0x34>
 80046c6:	6015      	str	r5, [r2, #0]
 80046c8:	2000      	movs	r0, #0
 80046ca:	e005      	b.n	80046d8 <__strtok_r+0x2c>
 80046cc:	42b5      	cmp	r5, r6
 80046ce:	d1f6      	bne.n	80046be <__strtok_r+0x12>
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d1f0      	bne.n	80046b6 <__strtok_r+0xa>
 80046d4:	6014      	str	r4, [r2, #0]
 80046d6:	7003      	strb	r3, [r0, #0]
 80046d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046da:	461c      	mov	r4, r3
 80046dc:	e00c      	b.n	80046f8 <__strtok_r+0x4c>
 80046de:	b915      	cbnz	r5, 80046e6 <__strtok_r+0x3a>
 80046e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80046e4:	460e      	mov	r6, r1
 80046e6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80046ea:	42ab      	cmp	r3, r5
 80046ec:	d1f7      	bne.n	80046de <__strtok_r+0x32>
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f3      	beq.n	80046da <__strtok_r+0x2e>
 80046f2:	2300      	movs	r3, #0
 80046f4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80046f8:	6014      	str	r4, [r2, #0]
 80046fa:	e7ed      	b.n	80046d8 <__strtok_r+0x2c>

080046fc <_close_r>:
 80046fc:	b538      	push	{r3, r4, r5, lr}
 80046fe:	4d06      	ldr	r5, [pc, #24]	@ (8004718 <_close_r+0x1c>)
 8004700:	2300      	movs	r3, #0
 8004702:	4604      	mov	r4, r0
 8004704:	4608      	mov	r0, r1
 8004706:	602b      	str	r3, [r5, #0]
 8004708:	f7fc fdc9 	bl	800129e <_close>
 800470c:	1c43      	adds	r3, r0, #1
 800470e:	d102      	bne.n	8004716 <_close_r+0x1a>
 8004710:	682b      	ldr	r3, [r5, #0]
 8004712:	b103      	cbz	r3, 8004716 <_close_r+0x1a>
 8004714:	6023      	str	r3, [r4, #0]
 8004716:	bd38      	pop	{r3, r4, r5, pc}
 8004718:	20000558 	.word	0x20000558

0800471c <_lseek_r>:
 800471c:	b538      	push	{r3, r4, r5, lr}
 800471e:	4d07      	ldr	r5, [pc, #28]	@ (800473c <_lseek_r+0x20>)
 8004720:	4604      	mov	r4, r0
 8004722:	4608      	mov	r0, r1
 8004724:	4611      	mov	r1, r2
 8004726:	2200      	movs	r2, #0
 8004728:	602a      	str	r2, [r5, #0]
 800472a:	461a      	mov	r2, r3
 800472c:	f7fc fdde 	bl	80012ec <_lseek>
 8004730:	1c43      	adds	r3, r0, #1
 8004732:	d102      	bne.n	800473a <_lseek_r+0x1e>
 8004734:	682b      	ldr	r3, [r5, #0]
 8004736:	b103      	cbz	r3, 800473a <_lseek_r+0x1e>
 8004738:	6023      	str	r3, [r4, #0]
 800473a:	bd38      	pop	{r3, r4, r5, pc}
 800473c:	20000558 	.word	0x20000558

08004740 <_read_r>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4d07      	ldr	r5, [pc, #28]	@ (8004760 <_read_r+0x20>)
 8004744:	4604      	mov	r4, r0
 8004746:	4608      	mov	r0, r1
 8004748:	4611      	mov	r1, r2
 800474a:	2200      	movs	r2, #0
 800474c:	602a      	str	r2, [r5, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	f7fc fd6c 	bl	800122c <_read>
 8004754:	1c43      	adds	r3, r0, #1
 8004756:	d102      	bne.n	800475e <_read_r+0x1e>
 8004758:	682b      	ldr	r3, [r5, #0]
 800475a:	b103      	cbz	r3, 800475e <_read_r+0x1e>
 800475c:	6023      	str	r3, [r4, #0]
 800475e:	bd38      	pop	{r3, r4, r5, pc}
 8004760:	20000558 	.word	0x20000558

08004764 <_write_r>:
 8004764:	b538      	push	{r3, r4, r5, lr}
 8004766:	4d07      	ldr	r5, [pc, #28]	@ (8004784 <_write_r+0x20>)
 8004768:	4604      	mov	r4, r0
 800476a:	4608      	mov	r0, r1
 800476c:	4611      	mov	r1, r2
 800476e:	2200      	movs	r2, #0
 8004770:	602a      	str	r2, [r5, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	f7fc fd77 	bl	8001266 <_write>
 8004778:	1c43      	adds	r3, r0, #1
 800477a:	d102      	bne.n	8004782 <_write_r+0x1e>
 800477c:	682b      	ldr	r3, [r5, #0]
 800477e:	b103      	cbz	r3, 8004782 <_write_r+0x1e>
 8004780:	6023      	str	r3, [r4, #0]
 8004782:	bd38      	pop	{r3, r4, r5, pc}
 8004784:	20000558 	.word	0x20000558

08004788 <__errno>:
 8004788:	4b01      	ldr	r3, [pc, #4]	@ (8004790 <__errno+0x8>)
 800478a:	6818      	ldr	r0, [r3, #0]
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	20000028 	.word	0x20000028

08004794 <__libc_init_array>:
 8004794:	b570      	push	{r4, r5, r6, lr}
 8004796:	4d0d      	ldr	r5, [pc, #52]	@ (80047cc <__libc_init_array+0x38>)
 8004798:	4c0d      	ldr	r4, [pc, #52]	@ (80047d0 <__libc_init_array+0x3c>)
 800479a:	1b64      	subs	r4, r4, r5
 800479c:	10a4      	asrs	r4, r4, #2
 800479e:	2600      	movs	r6, #0
 80047a0:	42a6      	cmp	r6, r4
 80047a2:	d109      	bne.n	80047b8 <__libc_init_array+0x24>
 80047a4:	4d0b      	ldr	r5, [pc, #44]	@ (80047d4 <__libc_init_array+0x40>)
 80047a6:	4c0c      	ldr	r4, [pc, #48]	@ (80047d8 <__libc_init_array+0x44>)
 80047a8:	f000 fe3a 	bl	8005420 <_init>
 80047ac:	1b64      	subs	r4, r4, r5
 80047ae:	10a4      	asrs	r4, r4, #2
 80047b0:	2600      	movs	r6, #0
 80047b2:	42a6      	cmp	r6, r4
 80047b4:	d105      	bne.n	80047c2 <__libc_init_array+0x2e>
 80047b6:	bd70      	pop	{r4, r5, r6, pc}
 80047b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80047bc:	4798      	blx	r3
 80047be:	3601      	adds	r6, #1
 80047c0:	e7ee      	b.n	80047a0 <__libc_init_array+0xc>
 80047c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80047c6:	4798      	blx	r3
 80047c8:	3601      	adds	r6, #1
 80047ca:	e7f2      	b.n	80047b2 <__libc_init_array+0x1e>
 80047cc:	080057ac 	.word	0x080057ac
 80047d0:	080057ac 	.word	0x080057ac
 80047d4:	080057ac 	.word	0x080057ac
 80047d8:	080057b0 	.word	0x080057b0

080047dc <__retarget_lock_init_recursive>:
 80047dc:	4770      	bx	lr

080047de <__retarget_lock_acquire_recursive>:
 80047de:	4770      	bx	lr

080047e0 <__retarget_lock_release_recursive>:
 80047e0:	4770      	bx	lr
	...

080047e4 <__assert_func>:
 80047e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80047e6:	4614      	mov	r4, r2
 80047e8:	461a      	mov	r2, r3
 80047ea:	4b09      	ldr	r3, [pc, #36]	@ (8004810 <__assert_func+0x2c>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4605      	mov	r5, r0
 80047f0:	68d8      	ldr	r0, [r3, #12]
 80047f2:	b954      	cbnz	r4, 800480a <__assert_func+0x26>
 80047f4:	4b07      	ldr	r3, [pc, #28]	@ (8004814 <__assert_func+0x30>)
 80047f6:	461c      	mov	r4, r3
 80047f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80047fc:	9100      	str	r1, [sp, #0]
 80047fe:	462b      	mov	r3, r5
 8004800:	4905      	ldr	r1, [pc, #20]	@ (8004818 <__assert_func+0x34>)
 8004802:	f000 f9b9 	bl	8004b78 <fiprintf>
 8004806:	f000 f9d9 	bl	8004bbc <abort>
 800480a:	4b04      	ldr	r3, [pc, #16]	@ (800481c <__assert_func+0x38>)
 800480c:	e7f4      	b.n	80047f8 <__assert_func+0x14>
 800480e:	bf00      	nop
 8004810:	20000028 	.word	0x20000028
 8004814:	0800576d 	.word	0x0800576d
 8004818:	0800573f 	.word	0x0800573f
 800481c:	08005732 	.word	0x08005732

08004820 <_free_r>:
 8004820:	b538      	push	{r3, r4, r5, lr}
 8004822:	4605      	mov	r5, r0
 8004824:	2900      	cmp	r1, #0
 8004826:	d041      	beq.n	80048ac <_free_r+0x8c>
 8004828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800482c:	1f0c      	subs	r4, r1, #4
 800482e:	2b00      	cmp	r3, #0
 8004830:	bfb8      	it	lt
 8004832:	18e4      	addlt	r4, r4, r3
 8004834:	f000 f8e8 	bl	8004a08 <__malloc_lock>
 8004838:	4a1d      	ldr	r2, [pc, #116]	@ (80048b0 <_free_r+0x90>)
 800483a:	6813      	ldr	r3, [r2, #0]
 800483c:	b933      	cbnz	r3, 800484c <_free_r+0x2c>
 800483e:	6063      	str	r3, [r4, #4]
 8004840:	6014      	str	r4, [r2, #0]
 8004842:	4628      	mov	r0, r5
 8004844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004848:	f000 b8e4 	b.w	8004a14 <__malloc_unlock>
 800484c:	42a3      	cmp	r3, r4
 800484e:	d908      	bls.n	8004862 <_free_r+0x42>
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	1821      	adds	r1, r4, r0
 8004854:	428b      	cmp	r3, r1
 8004856:	bf01      	itttt	eq
 8004858:	6819      	ldreq	r1, [r3, #0]
 800485a:	685b      	ldreq	r3, [r3, #4]
 800485c:	1809      	addeq	r1, r1, r0
 800485e:	6021      	streq	r1, [r4, #0]
 8004860:	e7ed      	b.n	800483e <_free_r+0x1e>
 8004862:	461a      	mov	r2, r3
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	b10b      	cbz	r3, 800486c <_free_r+0x4c>
 8004868:	42a3      	cmp	r3, r4
 800486a:	d9fa      	bls.n	8004862 <_free_r+0x42>
 800486c:	6811      	ldr	r1, [r2, #0]
 800486e:	1850      	adds	r0, r2, r1
 8004870:	42a0      	cmp	r0, r4
 8004872:	d10b      	bne.n	800488c <_free_r+0x6c>
 8004874:	6820      	ldr	r0, [r4, #0]
 8004876:	4401      	add	r1, r0
 8004878:	1850      	adds	r0, r2, r1
 800487a:	4283      	cmp	r3, r0
 800487c:	6011      	str	r1, [r2, #0]
 800487e:	d1e0      	bne.n	8004842 <_free_r+0x22>
 8004880:	6818      	ldr	r0, [r3, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	6053      	str	r3, [r2, #4]
 8004886:	4408      	add	r0, r1
 8004888:	6010      	str	r0, [r2, #0]
 800488a:	e7da      	b.n	8004842 <_free_r+0x22>
 800488c:	d902      	bls.n	8004894 <_free_r+0x74>
 800488e:	230c      	movs	r3, #12
 8004890:	602b      	str	r3, [r5, #0]
 8004892:	e7d6      	b.n	8004842 <_free_r+0x22>
 8004894:	6820      	ldr	r0, [r4, #0]
 8004896:	1821      	adds	r1, r4, r0
 8004898:	428b      	cmp	r3, r1
 800489a:	bf04      	itt	eq
 800489c:	6819      	ldreq	r1, [r3, #0]
 800489e:	685b      	ldreq	r3, [r3, #4]
 80048a0:	6063      	str	r3, [r4, #4]
 80048a2:	bf04      	itt	eq
 80048a4:	1809      	addeq	r1, r1, r0
 80048a6:	6021      	streq	r1, [r4, #0]
 80048a8:	6054      	str	r4, [r2, #4]
 80048aa:	e7ca      	b.n	8004842 <_free_r+0x22>
 80048ac:	bd38      	pop	{r3, r4, r5, pc}
 80048ae:	bf00      	nop
 80048b0:	20000564 	.word	0x20000564

080048b4 <malloc>:
 80048b4:	4b02      	ldr	r3, [pc, #8]	@ (80048c0 <malloc+0xc>)
 80048b6:	4601      	mov	r1, r0
 80048b8:	6818      	ldr	r0, [r3, #0]
 80048ba:	f000 b825 	b.w	8004908 <_malloc_r>
 80048be:	bf00      	nop
 80048c0:	20000028 	.word	0x20000028

080048c4 <sbrk_aligned>:
 80048c4:	b570      	push	{r4, r5, r6, lr}
 80048c6:	4e0f      	ldr	r6, [pc, #60]	@ (8004904 <sbrk_aligned+0x40>)
 80048c8:	460c      	mov	r4, r1
 80048ca:	6831      	ldr	r1, [r6, #0]
 80048cc:	4605      	mov	r5, r0
 80048ce:	b911      	cbnz	r1, 80048d6 <sbrk_aligned+0x12>
 80048d0:	f000 f964 	bl	8004b9c <_sbrk_r>
 80048d4:	6030      	str	r0, [r6, #0]
 80048d6:	4621      	mov	r1, r4
 80048d8:	4628      	mov	r0, r5
 80048da:	f000 f95f 	bl	8004b9c <_sbrk_r>
 80048de:	1c43      	adds	r3, r0, #1
 80048e0:	d103      	bne.n	80048ea <sbrk_aligned+0x26>
 80048e2:	f04f 34ff 	mov.w	r4, #4294967295
 80048e6:	4620      	mov	r0, r4
 80048e8:	bd70      	pop	{r4, r5, r6, pc}
 80048ea:	1cc4      	adds	r4, r0, #3
 80048ec:	f024 0403 	bic.w	r4, r4, #3
 80048f0:	42a0      	cmp	r0, r4
 80048f2:	d0f8      	beq.n	80048e6 <sbrk_aligned+0x22>
 80048f4:	1a21      	subs	r1, r4, r0
 80048f6:	4628      	mov	r0, r5
 80048f8:	f000 f950 	bl	8004b9c <_sbrk_r>
 80048fc:	3001      	adds	r0, #1
 80048fe:	d1f2      	bne.n	80048e6 <sbrk_aligned+0x22>
 8004900:	e7ef      	b.n	80048e2 <sbrk_aligned+0x1e>
 8004902:	bf00      	nop
 8004904:	20000560 	.word	0x20000560

08004908 <_malloc_r>:
 8004908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800490c:	1ccd      	adds	r5, r1, #3
 800490e:	f025 0503 	bic.w	r5, r5, #3
 8004912:	3508      	adds	r5, #8
 8004914:	2d0c      	cmp	r5, #12
 8004916:	bf38      	it	cc
 8004918:	250c      	movcc	r5, #12
 800491a:	2d00      	cmp	r5, #0
 800491c:	4606      	mov	r6, r0
 800491e:	db01      	blt.n	8004924 <_malloc_r+0x1c>
 8004920:	42a9      	cmp	r1, r5
 8004922:	d904      	bls.n	800492e <_malloc_r+0x26>
 8004924:	230c      	movs	r3, #12
 8004926:	6033      	str	r3, [r6, #0]
 8004928:	2000      	movs	r0, #0
 800492a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800492e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a04 <_malloc_r+0xfc>
 8004932:	f000 f869 	bl	8004a08 <__malloc_lock>
 8004936:	f8d8 3000 	ldr.w	r3, [r8]
 800493a:	461c      	mov	r4, r3
 800493c:	bb44      	cbnz	r4, 8004990 <_malloc_r+0x88>
 800493e:	4629      	mov	r1, r5
 8004940:	4630      	mov	r0, r6
 8004942:	f7ff ffbf 	bl	80048c4 <sbrk_aligned>
 8004946:	1c43      	adds	r3, r0, #1
 8004948:	4604      	mov	r4, r0
 800494a:	d158      	bne.n	80049fe <_malloc_r+0xf6>
 800494c:	f8d8 4000 	ldr.w	r4, [r8]
 8004950:	4627      	mov	r7, r4
 8004952:	2f00      	cmp	r7, #0
 8004954:	d143      	bne.n	80049de <_malloc_r+0xd6>
 8004956:	2c00      	cmp	r4, #0
 8004958:	d04b      	beq.n	80049f2 <_malloc_r+0xea>
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	4639      	mov	r1, r7
 800495e:	4630      	mov	r0, r6
 8004960:	eb04 0903 	add.w	r9, r4, r3
 8004964:	f000 f91a 	bl	8004b9c <_sbrk_r>
 8004968:	4581      	cmp	r9, r0
 800496a:	d142      	bne.n	80049f2 <_malloc_r+0xea>
 800496c:	6821      	ldr	r1, [r4, #0]
 800496e:	1a6d      	subs	r5, r5, r1
 8004970:	4629      	mov	r1, r5
 8004972:	4630      	mov	r0, r6
 8004974:	f7ff ffa6 	bl	80048c4 <sbrk_aligned>
 8004978:	3001      	adds	r0, #1
 800497a:	d03a      	beq.n	80049f2 <_malloc_r+0xea>
 800497c:	6823      	ldr	r3, [r4, #0]
 800497e:	442b      	add	r3, r5
 8004980:	6023      	str	r3, [r4, #0]
 8004982:	f8d8 3000 	ldr.w	r3, [r8]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	bb62      	cbnz	r2, 80049e4 <_malloc_r+0xdc>
 800498a:	f8c8 7000 	str.w	r7, [r8]
 800498e:	e00f      	b.n	80049b0 <_malloc_r+0xa8>
 8004990:	6822      	ldr	r2, [r4, #0]
 8004992:	1b52      	subs	r2, r2, r5
 8004994:	d420      	bmi.n	80049d8 <_malloc_r+0xd0>
 8004996:	2a0b      	cmp	r2, #11
 8004998:	d917      	bls.n	80049ca <_malloc_r+0xc2>
 800499a:	1961      	adds	r1, r4, r5
 800499c:	42a3      	cmp	r3, r4
 800499e:	6025      	str	r5, [r4, #0]
 80049a0:	bf18      	it	ne
 80049a2:	6059      	strne	r1, [r3, #4]
 80049a4:	6863      	ldr	r3, [r4, #4]
 80049a6:	bf08      	it	eq
 80049a8:	f8c8 1000 	streq.w	r1, [r8]
 80049ac:	5162      	str	r2, [r4, r5]
 80049ae:	604b      	str	r3, [r1, #4]
 80049b0:	4630      	mov	r0, r6
 80049b2:	f000 f82f 	bl	8004a14 <__malloc_unlock>
 80049b6:	f104 000b 	add.w	r0, r4, #11
 80049ba:	1d23      	adds	r3, r4, #4
 80049bc:	f020 0007 	bic.w	r0, r0, #7
 80049c0:	1ac2      	subs	r2, r0, r3
 80049c2:	bf1c      	itt	ne
 80049c4:	1a1b      	subne	r3, r3, r0
 80049c6:	50a3      	strne	r3, [r4, r2]
 80049c8:	e7af      	b.n	800492a <_malloc_r+0x22>
 80049ca:	6862      	ldr	r2, [r4, #4]
 80049cc:	42a3      	cmp	r3, r4
 80049ce:	bf0c      	ite	eq
 80049d0:	f8c8 2000 	streq.w	r2, [r8]
 80049d4:	605a      	strne	r2, [r3, #4]
 80049d6:	e7eb      	b.n	80049b0 <_malloc_r+0xa8>
 80049d8:	4623      	mov	r3, r4
 80049da:	6864      	ldr	r4, [r4, #4]
 80049dc:	e7ae      	b.n	800493c <_malloc_r+0x34>
 80049de:	463c      	mov	r4, r7
 80049e0:	687f      	ldr	r7, [r7, #4]
 80049e2:	e7b6      	b.n	8004952 <_malloc_r+0x4a>
 80049e4:	461a      	mov	r2, r3
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	42a3      	cmp	r3, r4
 80049ea:	d1fb      	bne.n	80049e4 <_malloc_r+0xdc>
 80049ec:	2300      	movs	r3, #0
 80049ee:	6053      	str	r3, [r2, #4]
 80049f0:	e7de      	b.n	80049b0 <_malloc_r+0xa8>
 80049f2:	230c      	movs	r3, #12
 80049f4:	6033      	str	r3, [r6, #0]
 80049f6:	4630      	mov	r0, r6
 80049f8:	f000 f80c 	bl	8004a14 <__malloc_unlock>
 80049fc:	e794      	b.n	8004928 <_malloc_r+0x20>
 80049fe:	6005      	str	r5, [r0, #0]
 8004a00:	e7d6      	b.n	80049b0 <_malloc_r+0xa8>
 8004a02:	bf00      	nop
 8004a04:	20000564 	.word	0x20000564

08004a08 <__malloc_lock>:
 8004a08:	4801      	ldr	r0, [pc, #4]	@ (8004a10 <__malloc_lock+0x8>)
 8004a0a:	f7ff bee8 	b.w	80047de <__retarget_lock_acquire_recursive>
 8004a0e:	bf00      	nop
 8004a10:	2000055c 	.word	0x2000055c

08004a14 <__malloc_unlock>:
 8004a14:	4801      	ldr	r0, [pc, #4]	@ (8004a1c <__malloc_unlock+0x8>)
 8004a16:	f7ff bee3 	b.w	80047e0 <__retarget_lock_release_recursive>
 8004a1a:	bf00      	nop
 8004a1c:	2000055c 	.word	0x2000055c

08004a20 <__sflush_r>:
 8004a20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a28:	0716      	lsls	r6, r2, #28
 8004a2a:	4605      	mov	r5, r0
 8004a2c:	460c      	mov	r4, r1
 8004a2e:	d454      	bmi.n	8004ada <__sflush_r+0xba>
 8004a30:	684b      	ldr	r3, [r1, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	dc02      	bgt.n	8004a3c <__sflush_r+0x1c>
 8004a36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	dd48      	ble.n	8004ace <__sflush_r+0xae>
 8004a3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a3e:	2e00      	cmp	r6, #0
 8004a40:	d045      	beq.n	8004ace <__sflush_r+0xae>
 8004a42:	2300      	movs	r3, #0
 8004a44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004a48:	682f      	ldr	r7, [r5, #0]
 8004a4a:	6a21      	ldr	r1, [r4, #32]
 8004a4c:	602b      	str	r3, [r5, #0]
 8004a4e:	d030      	beq.n	8004ab2 <__sflush_r+0x92>
 8004a50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a52:	89a3      	ldrh	r3, [r4, #12]
 8004a54:	0759      	lsls	r1, r3, #29
 8004a56:	d505      	bpl.n	8004a64 <__sflush_r+0x44>
 8004a58:	6863      	ldr	r3, [r4, #4]
 8004a5a:	1ad2      	subs	r2, r2, r3
 8004a5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a5e:	b10b      	cbz	r3, 8004a64 <__sflush_r+0x44>
 8004a60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a62:	1ad2      	subs	r2, r2, r3
 8004a64:	2300      	movs	r3, #0
 8004a66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a68:	6a21      	ldr	r1, [r4, #32]
 8004a6a:	4628      	mov	r0, r5
 8004a6c:	47b0      	blx	r6
 8004a6e:	1c43      	adds	r3, r0, #1
 8004a70:	89a3      	ldrh	r3, [r4, #12]
 8004a72:	d106      	bne.n	8004a82 <__sflush_r+0x62>
 8004a74:	6829      	ldr	r1, [r5, #0]
 8004a76:	291d      	cmp	r1, #29
 8004a78:	d82b      	bhi.n	8004ad2 <__sflush_r+0xb2>
 8004a7a:	4a2a      	ldr	r2, [pc, #168]	@ (8004b24 <__sflush_r+0x104>)
 8004a7c:	410a      	asrs	r2, r1
 8004a7e:	07d6      	lsls	r6, r2, #31
 8004a80:	d427      	bmi.n	8004ad2 <__sflush_r+0xb2>
 8004a82:	2200      	movs	r2, #0
 8004a84:	6062      	str	r2, [r4, #4]
 8004a86:	04d9      	lsls	r1, r3, #19
 8004a88:	6922      	ldr	r2, [r4, #16]
 8004a8a:	6022      	str	r2, [r4, #0]
 8004a8c:	d504      	bpl.n	8004a98 <__sflush_r+0x78>
 8004a8e:	1c42      	adds	r2, r0, #1
 8004a90:	d101      	bne.n	8004a96 <__sflush_r+0x76>
 8004a92:	682b      	ldr	r3, [r5, #0]
 8004a94:	b903      	cbnz	r3, 8004a98 <__sflush_r+0x78>
 8004a96:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a9a:	602f      	str	r7, [r5, #0]
 8004a9c:	b1b9      	cbz	r1, 8004ace <__sflush_r+0xae>
 8004a9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004aa2:	4299      	cmp	r1, r3
 8004aa4:	d002      	beq.n	8004aac <__sflush_r+0x8c>
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	f7ff feba 	bl	8004820 <_free_r>
 8004aac:	2300      	movs	r3, #0
 8004aae:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ab0:	e00d      	b.n	8004ace <__sflush_r+0xae>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	47b0      	blx	r6
 8004ab8:	4602      	mov	r2, r0
 8004aba:	1c50      	adds	r0, r2, #1
 8004abc:	d1c9      	bne.n	8004a52 <__sflush_r+0x32>
 8004abe:	682b      	ldr	r3, [r5, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d0c6      	beq.n	8004a52 <__sflush_r+0x32>
 8004ac4:	2b1d      	cmp	r3, #29
 8004ac6:	d001      	beq.n	8004acc <__sflush_r+0xac>
 8004ac8:	2b16      	cmp	r3, #22
 8004aca:	d11e      	bne.n	8004b0a <__sflush_r+0xea>
 8004acc:	602f      	str	r7, [r5, #0]
 8004ace:	2000      	movs	r0, #0
 8004ad0:	e022      	b.n	8004b18 <__sflush_r+0xf8>
 8004ad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ad6:	b21b      	sxth	r3, r3
 8004ad8:	e01b      	b.n	8004b12 <__sflush_r+0xf2>
 8004ada:	690f      	ldr	r7, [r1, #16]
 8004adc:	2f00      	cmp	r7, #0
 8004ade:	d0f6      	beq.n	8004ace <__sflush_r+0xae>
 8004ae0:	0793      	lsls	r3, r2, #30
 8004ae2:	680e      	ldr	r6, [r1, #0]
 8004ae4:	bf08      	it	eq
 8004ae6:	694b      	ldreq	r3, [r1, #20]
 8004ae8:	600f      	str	r7, [r1, #0]
 8004aea:	bf18      	it	ne
 8004aec:	2300      	movne	r3, #0
 8004aee:	eba6 0807 	sub.w	r8, r6, r7
 8004af2:	608b      	str	r3, [r1, #8]
 8004af4:	f1b8 0f00 	cmp.w	r8, #0
 8004af8:	dde9      	ble.n	8004ace <__sflush_r+0xae>
 8004afa:	6a21      	ldr	r1, [r4, #32]
 8004afc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004afe:	4643      	mov	r3, r8
 8004b00:	463a      	mov	r2, r7
 8004b02:	4628      	mov	r0, r5
 8004b04:	47b0      	blx	r6
 8004b06:	2800      	cmp	r0, #0
 8004b08:	dc08      	bgt.n	8004b1c <__sflush_r+0xfc>
 8004b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b12:	81a3      	strh	r3, [r4, #12]
 8004b14:	f04f 30ff 	mov.w	r0, #4294967295
 8004b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b1c:	4407      	add	r7, r0
 8004b1e:	eba8 0800 	sub.w	r8, r8, r0
 8004b22:	e7e7      	b.n	8004af4 <__sflush_r+0xd4>
 8004b24:	dfbffffe 	.word	0xdfbffffe

08004b28 <_fflush_r>:
 8004b28:	b538      	push	{r3, r4, r5, lr}
 8004b2a:	690b      	ldr	r3, [r1, #16]
 8004b2c:	4605      	mov	r5, r0
 8004b2e:	460c      	mov	r4, r1
 8004b30:	b913      	cbnz	r3, 8004b38 <_fflush_r+0x10>
 8004b32:	2500      	movs	r5, #0
 8004b34:	4628      	mov	r0, r5
 8004b36:	bd38      	pop	{r3, r4, r5, pc}
 8004b38:	b118      	cbz	r0, 8004b42 <_fflush_r+0x1a>
 8004b3a:	6a03      	ldr	r3, [r0, #32]
 8004b3c:	b90b      	cbnz	r3, 8004b42 <_fflush_r+0x1a>
 8004b3e:	f7ff fced 	bl	800451c <__sinit>
 8004b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f3      	beq.n	8004b32 <_fflush_r+0xa>
 8004b4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b4c:	07d0      	lsls	r0, r2, #31
 8004b4e:	d404      	bmi.n	8004b5a <_fflush_r+0x32>
 8004b50:	0599      	lsls	r1, r3, #22
 8004b52:	d402      	bmi.n	8004b5a <_fflush_r+0x32>
 8004b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b56:	f7ff fe42 	bl	80047de <__retarget_lock_acquire_recursive>
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	4621      	mov	r1, r4
 8004b5e:	f7ff ff5f 	bl	8004a20 <__sflush_r>
 8004b62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b64:	07da      	lsls	r2, r3, #31
 8004b66:	4605      	mov	r5, r0
 8004b68:	d4e4      	bmi.n	8004b34 <_fflush_r+0xc>
 8004b6a:	89a3      	ldrh	r3, [r4, #12]
 8004b6c:	059b      	lsls	r3, r3, #22
 8004b6e:	d4e1      	bmi.n	8004b34 <_fflush_r+0xc>
 8004b70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b72:	f7ff fe35 	bl	80047e0 <__retarget_lock_release_recursive>
 8004b76:	e7dd      	b.n	8004b34 <_fflush_r+0xc>

08004b78 <fiprintf>:
 8004b78:	b40e      	push	{r1, r2, r3}
 8004b7a:	b503      	push	{r0, r1, lr}
 8004b7c:	4601      	mov	r1, r0
 8004b7e:	ab03      	add	r3, sp, #12
 8004b80:	4805      	ldr	r0, [pc, #20]	@ (8004b98 <fiprintf+0x20>)
 8004b82:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b86:	6800      	ldr	r0, [r0, #0]
 8004b88:	9301      	str	r3, [sp, #4]
 8004b8a:	f000 f847 	bl	8004c1c <_vfiprintf_r>
 8004b8e:	b002      	add	sp, #8
 8004b90:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b94:	b003      	add	sp, #12
 8004b96:	4770      	bx	lr
 8004b98:	20000028 	.word	0x20000028

08004b9c <_sbrk_r>:
 8004b9c:	b538      	push	{r3, r4, r5, lr}
 8004b9e:	4d06      	ldr	r5, [pc, #24]	@ (8004bb8 <_sbrk_r+0x1c>)
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	4604      	mov	r4, r0
 8004ba4:	4608      	mov	r0, r1
 8004ba6:	602b      	str	r3, [r5, #0]
 8004ba8:	f7fc fbae 	bl	8001308 <_sbrk>
 8004bac:	1c43      	adds	r3, r0, #1
 8004bae:	d102      	bne.n	8004bb6 <_sbrk_r+0x1a>
 8004bb0:	682b      	ldr	r3, [r5, #0]
 8004bb2:	b103      	cbz	r3, 8004bb6 <_sbrk_r+0x1a>
 8004bb4:	6023      	str	r3, [r4, #0]
 8004bb6:	bd38      	pop	{r3, r4, r5, pc}
 8004bb8:	20000558 	.word	0x20000558

08004bbc <abort>:
 8004bbc:	b508      	push	{r3, lr}
 8004bbe:	2006      	movs	r0, #6
 8004bc0:	f000 fb8e 	bl	80052e0 <raise>
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	f7fc fb26 	bl	8001216 <_exit>

08004bca <__sfputc_r>:
 8004bca:	6893      	ldr	r3, [r2, #8]
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	b410      	push	{r4}
 8004bd2:	6093      	str	r3, [r2, #8]
 8004bd4:	da08      	bge.n	8004be8 <__sfputc_r+0x1e>
 8004bd6:	6994      	ldr	r4, [r2, #24]
 8004bd8:	42a3      	cmp	r3, r4
 8004bda:	db01      	blt.n	8004be0 <__sfputc_r+0x16>
 8004bdc:	290a      	cmp	r1, #10
 8004bde:	d103      	bne.n	8004be8 <__sfputc_r+0x1e>
 8004be0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004be4:	f000 bac0 	b.w	8005168 <__swbuf_r>
 8004be8:	6813      	ldr	r3, [r2, #0]
 8004bea:	1c58      	adds	r0, r3, #1
 8004bec:	6010      	str	r0, [r2, #0]
 8004bee:	7019      	strb	r1, [r3, #0]
 8004bf0:	4608      	mov	r0, r1
 8004bf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <__sfputs_r>:
 8004bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bfa:	4606      	mov	r6, r0
 8004bfc:	460f      	mov	r7, r1
 8004bfe:	4614      	mov	r4, r2
 8004c00:	18d5      	adds	r5, r2, r3
 8004c02:	42ac      	cmp	r4, r5
 8004c04:	d101      	bne.n	8004c0a <__sfputs_r+0x12>
 8004c06:	2000      	movs	r0, #0
 8004c08:	e007      	b.n	8004c1a <__sfputs_r+0x22>
 8004c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c0e:	463a      	mov	r2, r7
 8004c10:	4630      	mov	r0, r6
 8004c12:	f7ff ffda 	bl	8004bca <__sfputc_r>
 8004c16:	1c43      	adds	r3, r0, #1
 8004c18:	d1f3      	bne.n	8004c02 <__sfputs_r+0xa>
 8004c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004c1c <_vfiprintf_r>:
 8004c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c20:	460d      	mov	r5, r1
 8004c22:	b09d      	sub	sp, #116	@ 0x74
 8004c24:	4614      	mov	r4, r2
 8004c26:	4698      	mov	r8, r3
 8004c28:	4606      	mov	r6, r0
 8004c2a:	b118      	cbz	r0, 8004c34 <_vfiprintf_r+0x18>
 8004c2c:	6a03      	ldr	r3, [r0, #32]
 8004c2e:	b90b      	cbnz	r3, 8004c34 <_vfiprintf_r+0x18>
 8004c30:	f7ff fc74 	bl	800451c <__sinit>
 8004c34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c36:	07d9      	lsls	r1, r3, #31
 8004c38:	d405      	bmi.n	8004c46 <_vfiprintf_r+0x2a>
 8004c3a:	89ab      	ldrh	r3, [r5, #12]
 8004c3c:	059a      	lsls	r2, r3, #22
 8004c3e:	d402      	bmi.n	8004c46 <_vfiprintf_r+0x2a>
 8004c40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c42:	f7ff fdcc 	bl	80047de <__retarget_lock_acquire_recursive>
 8004c46:	89ab      	ldrh	r3, [r5, #12]
 8004c48:	071b      	lsls	r3, r3, #28
 8004c4a:	d501      	bpl.n	8004c50 <_vfiprintf_r+0x34>
 8004c4c:	692b      	ldr	r3, [r5, #16]
 8004c4e:	b99b      	cbnz	r3, 8004c78 <_vfiprintf_r+0x5c>
 8004c50:	4629      	mov	r1, r5
 8004c52:	4630      	mov	r0, r6
 8004c54:	f000 fac6 	bl	80051e4 <__swsetup_r>
 8004c58:	b170      	cbz	r0, 8004c78 <_vfiprintf_r+0x5c>
 8004c5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c5c:	07dc      	lsls	r4, r3, #31
 8004c5e:	d504      	bpl.n	8004c6a <_vfiprintf_r+0x4e>
 8004c60:	f04f 30ff 	mov.w	r0, #4294967295
 8004c64:	b01d      	add	sp, #116	@ 0x74
 8004c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c6a:	89ab      	ldrh	r3, [r5, #12]
 8004c6c:	0598      	lsls	r0, r3, #22
 8004c6e:	d4f7      	bmi.n	8004c60 <_vfiprintf_r+0x44>
 8004c70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c72:	f7ff fdb5 	bl	80047e0 <__retarget_lock_release_recursive>
 8004c76:	e7f3      	b.n	8004c60 <_vfiprintf_r+0x44>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c7c:	2320      	movs	r3, #32
 8004c7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c82:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c86:	2330      	movs	r3, #48	@ 0x30
 8004c88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e38 <_vfiprintf_r+0x21c>
 8004c8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c90:	f04f 0901 	mov.w	r9, #1
 8004c94:	4623      	mov	r3, r4
 8004c96:	469a      	mov	sl, r3
 8004c98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c9c:	b10a      	cbz	r2, 8004ca2 <_vfiprintf_r+0x86>
 8004c9e:	2a25      	cmp	r2, #37	@ 0x25
 8004ca0:	d1f9      	bne.n	8004c96 <_vfiprintf_r+0x7a>
 8004ca2:	ebba 0b04 	subs.w	fp, sl, r4
 8004ca6:	d00b      	beq.n	8004cc0 <_vfiprintf_r+0xa4>
 8004ca8:	465b      	mov	r3, fp
 8004caa:	4622      	mov	r2, r4
 8004cac:	4629      	mov	r1, r5
 8004cae:	4630      	mov	r0, r6
 8004cb0:	f7ff ffa2 	bl	8004bf8 <__sfputs_r>
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	f000 80a7 	beq.w	8004e08 <_vfiprintf_r+0x1ec>
 8004cba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cbc:	445a      	add	r2, fp
 8004cbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cc0:	f89a 3000 	ldrb.w	r3, [sl]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 809f 	beq.w	8004e08 <_vfiprintf_r+0x1ec>
 8004cca:	2300      	movs	r3, #0
 8004ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8004cd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cd4:	f10a 0a01 	add.w	sl, sl, #1
 8004cd8:	9304      	str	r3, [sp, #16]
 8004cda:	9307      	str	r3, [sp, #28]
 8004cdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ce0:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ce2:	4654      	mov	r4, sl
 8004ce4:	2205      	movs	r2, #5
 8004ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cea:	4853      	ldr	r0, [pc, #332]	@ (8004e38 <_vfiprintf_r+0x21c>)
 8004cec:	f7fb faa8 	bl	8000240 <memchr>
 8004cf0:	9a04      	ldr	r2, [sp, #16]
 8004cf2:	b9d8      	cbnz	r0, 8004d2c <_vfiprintf_r+0x110>
 8004cf4:	06d1      	lsls	r1, r2, #27
 8004cf6:	bf44      	itt	mi
 8004cf8:	2320      	movmi	r3, #32
 8004cfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004cfe:	0713      	lsls	r3, r2, #28
 8004d00:	bf44      	itt	mi
 8004d02:	232b      	movmi	r3, #43	@ 0x2b
 8004d04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d08:	f89a 3000 	ldrb.w	r3, [sl]
 8004d0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d0e:	d015      	beq.n	8004d3c <_vfiprintf_r+0x120>
 8004d10:	9a07      	ldr	r2, [sp, #28]
 8004d12:	4654      	mov	r4, sl
 8004d14:	2000      	movs	r0, #0
 8004d16:	f04f 0c0a 	mov.w	ip, #10
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d20:	3b30      	subs	r3, #48	@ 0x30
 8004d22:	2b09      	cmp	r3, #9
 8004d24:	d94b      	bls.n	8004dbe <_vfiprintf_r+0x1a2>
 8004d26:	b1b0      	cbz	r0, 8004d56 <_vfiprintf_r+0x13a>
 8004d28:	9207      	str	r2, [sp, #28]
 8004d2a:	e014      	b.n	8004d56 <_vfiprintf_r+0x13a>
 8004d2c:	eba0 0308 	sub.w	r3, r0, r8
 8004d30:	fa09 f303 	lsl.w	r3, r9, r3
 8004d34:	4313      	orrs	r3, r2
 8004d36:	9304      	str	r3, [sp, #16]
 8004d38:	46a2      	mov	sl, r4
 8004d3a:	e7d2      	b.n	8004ce2 <_vfiprintf_r+0xc6>
 8004d3c:	9b03      	ldr	r3, [sp, #12]
 8004d3e:	1d19      	adds	r1, r3, #4
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	9103      	str	r1, [sp, #12]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	bfbb      	ittet	lt
 8004d48:	425b      	neglt	r3, r3
 8004d4a:	f042 0202 	orrlt.w	r2, r2, #2
 8004d4e:	9307      	strge	r3, [sp, #28]
 8004d50:	9307      	strlt	r3, [sp, #28]
 8004d52:	bfb8      	it	lt
 8004d54:	9204      	strlt	r2, [sp, #16]
 8004d56:	7823      	ldrb	r3, [r4, #0]
 8004d58:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d5a:	d10a      	bne.n	8004d72 <_vfiprintf_r+0x156>
 8004d5c:	7863      	ldrb	r3, [r4, #1]
 8004d5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d60:	d132      	bne.n	8004dc8 <_vfiprintf_r+0x1ac>
 8004d62:	9b03      	ldr	r3, [sp, #12]
 8004d64:	1d1a      	adds	r2, r3, #4
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	9203      	str	r2, [sp, #12]
 8004d6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d6e:	3402      	adds	r4, #2
 8004d70:	9305      	str	r3, [sp, #20]
 8004d72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004e48 <_vfiprintf_r+0x22c>
 8004d76:	7821      	ldrb	r1, [r4, #0]
 8004d78:	2203      	movs	r2, #3
 8004d7a:	4650      	mov	r0, sl
 8004d7c:	f7fb fa60 	bl	8000240 <memchr>
 8004d80:	b138      	cbz	r0, 8004d92 <_vfiprintf_r+0x176>
 8004d82:	9b04      	ldr	r3, [sp, #16]
 8004d84:	eba0 000a 	sub.w	r0, r0, sl
 8004d88:	2240      	movs	r2, #64	@ 0x40
 8004d8a:	4082      	lsls	r2, r0
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	3401      	adds	r4, #1
 8004d90:	9304      	str	r3, [sp, #16]
 8004d92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d96:	4829      	ldr	r0, [pc, #164]	@ (8004e3c <_vfiprintf_r+0x220>)
 8004d98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d9c:	2206      	movs	r2, #6
 8004d9e:	f7fb fa4f 	bl	8000240 <memchr>
 8004da2:	2800      	cmp	r0, #0
 8004da4:	d03f      	beq.n	8004e26 <_vfiprintf_r+0x20a>
 8004da6:	4b26      	ldr	r3, [pc, #152]	@ (8004e40 <_vfiprintf_r+0x224>)
 8004da8:	bb1b      	cbnz	r3, 8004df2 <_vfiprintf_r+0x1d6>
 8004daa:	9b03      	ldr	r3, [sp, #12]
 8004dac:	3307      	adds	r3, #7
 8004dae:	f023 0307 	bic.w	r3, r3, #7
 8004db2:	3308      	adds	r3, #8
 8004db4:	9303      	str	r3, [sp, #12]
 8004db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004db8:	443b      	add	r3, r7
 8004dba:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dbc:	e76a      	b.n	8004c94 <_vfiprintf_r+0x78>
 8004dbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	2001      	movs	r0, #1
 8004dc6:	e7a8      	b.n	8004d1a <_vfiprintf_r+0xfe>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	3401      	adds	r4, #1
 8004dcc:	9305      	str	r3, [sp, #20]
 8004dce:	4619      	mov	r1, r3
 8004dd0:	f04f 0c0a 	mov.w	ip, #10
 8004dd4:	4620      	mov	r0, r4
 8004dd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dda:	3a30      	subs	r2, #48	@ 0x30
 8004ddc:	2a09      	cmp	r2, #9
 8004dde:	d903      	bls.n	8004de8 <_vfiprintf_r+0x1cc>
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d0c6      	beq.n	8004d72 <_vfiprintf_r+0x156>
 8004de4:	9105      	str	r1, [sp, #20]
 8004de6:	e7c4      	b.n	8004d72 <_vfiprintf_r+0x156>
 8004de8:	fb0c 2101 	mla	r1, ip, r1, r2
 8004dec:	4604      	mov	r4, r0
 8004dee:	2301      	movs	r3, #1
 8004df0:	e7f0      	b.n	8004dd4 <_vfiprintf_r+0x1b8>
 8004df2:	ab03      	add	r3, sp, #12
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	462a      	mov	r2, r5
 8004df8:	4b12      	ldr	r3, [pc, #72]	@ (8004e44 <_vfiprintf_r+0x228>)
 8004dfa:	a904      	add	r1, sp, #16
 8004dfc:	4630      	mov	r0, r6
 8004dfe:	f3af 8000 	nop.w
 8004e02:	4607      	mov	r7, r0
 8004e04:	1c78      	adds	r0, r7, #1
 8004e06:	d1d6      	bne.n	8004db6 <_vfiprintf_r+0x19a>
 8004e08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e0a:	07d9      	lsls	r1, r3, #31
 8004e0c:	d405      	bmi.n	8004e1a <_vfiprintf_r+0x1fe>
 8004e0e:	89ab      	ldrh	r3, [r5, #12]
 8004e10:	059a      	lsls	r2, r3, #22
 8004e12:	d402      	bmi.n	8004e1a <_vfiprintf_r+0x1fe>
 8004e14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e16:	f7ff fce3 	bl	80047e0 <__retarget_lock_release_recursive>
 8004e1a:	89ab      	ldrh	r3, [r5, #12]
 8004e1c:	065b      	lsls	r3, r3, #25
 8004e1e:	f53f af1f 	bmi.w	8004c60 <_vfiprintf_r+0x44>
 8004e22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e24:	e71e      	b.n	8004c64 <_vfiprintf_r+0x48>
 8004e26:	ab03      	add	r3, sp, #12
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	462a      	mov	r2, r5
 8004e2c:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <_vfiprintf_r+0x228>)
 8004e2e:	a904      	add	r1, sp, #16
 8004e30:	4630      	mov	r0, r6
 8004e32:	f000 f879 	bl	8004f28 <_printf_i>
 8004e36:	e7e4      	b.n	8004e02 <_vfiprintf_r+0x1e6>
 8004e38:	0800576e 	.word	0x0800576e
 8004e3c:	08005778 	.word	0x08005778
 8004e40:	00000000 	.word	0x00000000
 8004e44:	08004bf9 	.word	0x08004bf9
 8004e48:	08005774 	.word	0x08005774

08004e4c <_printf_common>:
 8004e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e50:	4616      	mov	r6, r2
 8004e52:	4698      	mov	r8, r3
 8004e54:	688a      	ldr	r2, [r1, #8]
 8004e56:	690b      	ldr	r3, [r1, #16]
 8004e58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	bfb8      	it	lt
 8004e60:	4613      	movlt	r3, r2
 8004e62:	6033      	str	r3, [r6, #0]
 8004e64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e68:	4607      	mov	r7, r0
 8004e6a:	460c      	mov	r4, r1
 8004e6c:	b10a      	cbz	r2, 8004e72 <_printf_common+0x26>
 8004e6e:	3301      	adds	r3, #1
 8004e70:	6033      	str	r3, [r6, #0]
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	0699      	lsls	r1, r3, #26
 8004e76:	bf42      	ittt	mi
 8004e78:	6833      	ldrmi	r3, [r6, #0]
 8004e7a:	3302      	addmi	r3, #2
 8004e7c:	6033      	strmi	r3, [r6, #0]
 8004e7e:	6825      	ldr	r5, [r4, #0]
 8004e80:	f015 0506 	ands.w	r5, r5, #6
 8004e84:	d106      	bne.n	8004e94 <_printf_common+0x48>
 8004e86:	f104 0a19 	add.w	sl, r4, #25
 8004e8a:	68e3      	ldr	r3, [r4, #12]
 8004e8c:	6832      	ldr	r2, [r6, #0]
 8004e8e:	1a9b      	subs	r3, r3, r2
 8004e90:	42ab      	cmp	r3, r5
 8004e92:	dc26      	bgt.n	8004ee2 <_printf_common+0x96>
 8004e94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e98:	6822      	ldr	r2, [r4, #0]
 8004e9a:	3b00      	subs	r3, #0
 8004e9c:	bf18      	it	ne
 8004e9e:	2301      	movne	r3, #1
 8004ea0:	0692      	lsls	r2, r2, #26
 8004ea2:	d42b      	bmi.n	8004efc <_printf_common+0xb0>
 8004ea4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ea8:	4641      	mov	r1, r8
 8004eaa:	4638      	mov	r0, r7
 8004eac:	47c8      	blx	r9
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d01e      	beq.n	8004ef0 <_printf_common+0xa4>
 8004eb2:	6823      	ldr	r3, [r4, #0]
 8004eb4:	6922      	ldr	r2, [r4, #16]
 8004eb6:	f003 0306 	and.w	r3, r3, #6
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	bf02      	ittt	eq
 8004ebe:	68e5      	ldreq	r5, [r4, #12]
 8004ec0:	6833      	ldreq	r3, [r6, #0]
 8004ec2:	1aed      	subeq	r5, r5, r3
 8004ec4:	68a3      	ldr	r3, [r4, #8]
 8004ec6:	bf0c      	ite	eq
 8004ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ecc:	2500      	movne	r5, #0
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	bfc4      	itt	gt
 8004ed2:	1a9b      	subgt	r3, r3, r2
 8004ed4:	18ed      	addgt	r5, r5, r3
 8004ed6:	2600      	movs	r6, #0
 8004ed8:	341a      	adds	r4, #26
 8004eda:	42b5      	cmp	r5, r6
 8004edc:	d11a      	bne.n	8004f14 <_printf_common+0xc8>
 8004ede:	2000      	movs	r0, #0
 8004ee0:	e008      	b.n	8004ef4 <_printf_common+0xa8>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	4652      	mov	r2, sl
 8004ee6:	4641      	mov	r1, r8
 8004ee8:	4638      	mov	r0, r7
 8004eea:	47c8      	blx	r9
 8004eec:	3001      	adds	r0, #1
 8004eee:	d103      	bne.n	8004ef8 <_printf_common+0xac>
 8004ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ef8:	3501      	adds	r5, #1
 8004efa:	e7c6      	b.n	8004e8a <_printf_common+0x3e>
 8004efc:	18e1      	adds	r1, r4, r3
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	2030      	movs	r0, #48	@ 0x30
 8004f02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f06:	4422      	add	r2, r4
 8004f08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f10:	3302      	adds	r3, #2
 8004f12:	e7c7      	b.n	8004ea4 <_printf_common+0x58>
 8004f14:	2301      	movs	r3, #1
 8004f16:	4622      	mov	r2, r4
 8004f18:	4641      	mov	r1, r8
 8004f1a:	4638      	mov	r0, r7
 8004f1c:	47c8      	blx	r9
 8004f1e:	3001      	adds	r0, #1
 8004f20:	d0e6      	beq.n	8004ef0 <_printf_common+0xa4>
 8004f22:	3601      	adds	r6, #1
 8004f24:	e7d9      	b.n	8004eda <_printf_common+0x8e>
	...

08004f28 <_printf_i>:
 8004f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f2c:	7e0f      	ldrb	r7, [r1, #24]
 8004f2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f30:	2f78      	cmp	r7, #120	@ 0x78
 8004f32:	4691      	mov	r9, r2
 8004f34:	4680      	mov	r8, r0
 8004f36:	460c      	mov	r4, r1
 8004f38:	469a      	mov	sl, r3
 8004f3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f3e:	d807      	bhi.n	8004f50 <_printf_i+0x28>
 8004f40:	2f62      	cmp	r7, #98	@ 0x62
 8004f42:	d80a      	bhi.n	8004f5a <_printf_i+0x32>
 8004f44:	2f00      	cmp	r7, #0
 8004f46:	f000 80d2 	beq.w	80050ee <_printf_i+0x1c6>
 8004f4a:	2f58      	cmp	r7, #88	@ 0x58
 8004f4c:	f000 80b9 	beq.w	80050c2 <_printf_i+0x19a>
 8004f50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f58:	e03a      	b.n	8004fd0 <_printf_i+0xa8>
 8004f5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f5e:	2b15      	cmp	r3, #21
 8004f60:	d8f6      	bhi.n	8004f50 <_printf_i+0x28>
 8004f62:	a101      	add	r1, pc, #4	@ (adr r1, 8004f68 <_printf_i+0x40>)
 8004f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f68:	08004fc1 	.word	0x08004fc1
 8004f6c:	08004fd5 	.word	0x08004fd5
 8004f70:	08004f51 	.word	0x08004f51
 8004f74:	08004f51 	.word	0x08004f51
 8004f78:	08004f51 	.word	0x08004f51
 8004f7c:	08004f51 	.word	0x08004f51
 8004f80:	08004fd5 	.word	0x08004fd5
 8004f84:	08004f51 	.word	0x08004f51
 8004f88:	08004f51 	.word	0x08004f51
 8004f8c:	08004f51 	.word	0x08004f51
 8004f90:	08004f51 	.word	0x08004f51
 8004f94:	080050d5 	.word	0x080050d5
 8004f98:	08004fff 	.word	0x08004fff
 8004f9c:	0800508f 	.word	0x0800508f
 8004fa0:	08004f51 	.word	0x08004f51
 8004fa4:	08004f51 	.word	0x08004f51
 8004fa8:	080050f7 	.word	0x080050f7
 8004fac:	08004f51 	.word	0x08004f51
 8004fb0:	08004fff 	.word	0x08004fff
 8004fb4:	08004f51 	.word	0x08004f51
 8004fb8:	08004f51 	.word	0x08004f51
 8004fbc:	08005097 	.word	0x08005097
 8004fc0:	6833      	ldr	r3, [r6, #0]
 8004fc2:	1d1a      	adds	r2, r3, #4
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6032      	str	r2, [r6, #0]
 8004fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e09d      	b.n	8005110 <_printf_i+0x1e8>
 8004fd4:	6833      	ldr	r3, [r6, #0]
 8004fd6:	6820      	ldr	r0, [r4, #0]
 8004fd8:	1d19      	adds	r1, r3, #4
 8004fda:	6031      	str	r1, [r6, #0]
 8004fdc:	0606      	lsls	r6, r0, #24
 8004fde:	d501      	bpl.n	8004fe4 <_printf_i+0xbc>
 8004fe0:	681d      	ldr	r5, [r3, #0]
 8004fe2:	e003      	b.n	8004fec <_printf_i+0xc4>
 8004fe4:	0645      	lsls	r5, r0, #25
 8004fe6:	d5fb      	bpl.n	8004fe0 <_printf_i+0xb8>
 8004fe8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004fec:	2d00      	cmp	r5, #0
 8004fee:	da03      	bge.n	8004ff8 <_printf_i+0xd0>
 8004ff0:	232d      	movs	r3, #45	@ 0x2d
 8004ff2:	426d      	negs	r5, r5
 8004ff4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ff8:	4859      	ldr	r0, [pc, #356]	@ (8005160 <_printf_i+0x238>)
 8004ffa:	230a      	movs	r3, #10
 8004ffc:	e011      	b.n	8005022 <_printf_i+0xfa>
 8004ffe:	6821      	ldr	r1, [r4, #0]
 8005000:	6833      	ldr	r3, [r6, #0]
 8005002:	0608      	lsls	r0, r1, #24
 8005004:	f853 5b04 	ldr.w	r5, [r3], #4
 8005008:	d402      	bmi.n	8005010 <_printf_i+0xe8>
 800500a:	0649      	lsls	r1, r1, #25
 800500c:	bf48      	it	mi
 800500e:	b2ad      	uxthmi	r5, r5
 8005010:	2f6f      	cmp	r7, #111	@ 0x6f
 8005012:	4853      	ldr	r0, [pc, #332]	@ (8005160 <_printf_i+0x238>)
 8005014:	6033      	str	r3, [r6, #0]
 8005016:	bf14      	ite	ne
 8005018:	230a      	movne	r3, #10
 800501a:	2308      	moveq	r3, #8
 800501c:	2100      	movs	r1, #0
 800501e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005022:	6866      	ldr	r6, [r4, #4]
 8005024:	60a6      	str	r6, [r4, #8]
 8005026:	2e00      	cmp	r6, #0
 8005028:	bfa2      	ittt	ge
 800502a:	6821      	ldrge	r1, [r4, #0]
 800502c:	f021 0104 	bicge.w	r1, r1, #4
 8005030:	6021      	strge	r1, [r4, #0]
 8005032:	b90d      	cbnz	r5, 8005038 <_printf_i+0x110>
 8005034:	2e00      	cmp	r6, #0
 8005036:	d04b      	beq.n	80050d0 <_printf_i+0x1a8>
 8005038:	4616      	mov	r6, r2
 800503a:	fbb5 f1f3 	udiv	r1, r5, r3
 800503e:	fb03 5711 	mls	r7, r3, r1, r5
 8005042:	5dc7      	ldrb	r7, [r0, r7]
 8005044:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005048:	462f      	mov	r7, r5
 800504a:	42bb      	cmp	r3, r7
 800504c:	460d      	mov	r5, r1
 800504e:	d9f4      	bls.n	800503a <_printf_i+0x112>
 8005050:	2b08      	cmp	r3, #8
 8005052:	d10b      	bne.n	800506c <_printf_i+0x144>
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	07df      	lsls	r7, r3, #31
 8005058:	d508      	bpl.n	800506c <_printf_i+0x144>
 800505a:	6923      	ldr	r3, [r4, #16]
 800505c:	6861      	ldr	r1, [r4, #4]
 800505e:	4299      	cmp	r1, r3
 8005060:	bfde      	ittt	le
 8005062:	2330      	movle	r3, #48	@ 0x30
 8005064:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005068:	f106 36ff 	addle.w	r6, r6, #4294967295
 800506c:	1b92      	subs	r2, r2, r6
 800506e:	6122      	str	r2, [r4, #16]
 8005070:	f8cd a000 	str.w	sl, [sp]
 8005074:	464b      	mov	r3, r9
 8005076:	aa03      	add	r2, sp, #12
 8005078:	4621      	mov	r1, r4
 800507a:	4640      	mov	r0, r8
 800507c:	f7ff fee6 	bl	8004e4c <_printf_common>
 8005080:	3001      	adds	r0, #1
 8005082:	d14a      	bne.n	800511a <_printf_i+0x1f2>
 8005084:	f04f 30ff 	mov.w	r0, #4294967295
 8005088:	b004      	add	sp, #16
 800508a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	f043 0320 	orr.w	r3, r3, #32
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	4833      	ldr	r0, [pc, #204]	@ (8005164 <_printf_i+0x23c>)
 8005098:	2778      	movs	r7, #120	@ 0x78
 800509a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800509e:	6823      	ldr	r3, [r4, #0]
 80050a0:	6831      	ldr	r1, [r6, #0]
 80050a2:	061f      	lsls	r7, r3, #24
 80050a4:	f851 5b04 	ldr.w	r5, [r1], #4
 80050a8:	d402      	bmi.n	80050b0 <_printf_i+0x188>
 80050aa:	065f      	lsls	r7, r3, #25
 80050ac:	bf48      	it	mi
 80050ae:	b2ad      	uxthmi	r5, r5
 80050b0:	6031      	str	r1, [r6, #0]
 80050b2:	07d9      	lsls	r1, r3, #31
 80050b4:	bf44      	itt	mi
 80050b6:	f043 0320 	orrmi.w	r3, r3, #32
 80050ba:	6023      	strmi	r3, [r4, #0]
 80050bc:	b11d      	cbz	r5, 80050c6 <_printf_i+0x19e>
 80050be:	2310      	movs	r3, #16
 80050c0:	e7ac      	b.n	800501c <_printf_i+0xf4>
 80050c2:	4827      	ldr	r0, [pc, #156]	@ (8005160 <_printf_i+0x238>)
 80050c4:	e7e9      	b.n	800509a <_printf_i+0x172>
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	f023 0320 	bic.w	r3, r3, #32
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	e7f6      	b.n	80050be <_printf_i+0x196>
 80050d0:	4616      	mov	r6, r2
 80050d2:	e7bd      	b.n	8005050 <_printf_i+0x128>
 80050d4:	6833      	ldr	r3, [r6, #0]
 80050d6:	6825      	ldr	r5, [r4, #0]
 80050d8:	6961      	ldr	r1, [r4, #20]
 80050da:	1d18      	adds	r0, r3, #4
 80050dc:	6030      	str	r0, [r6, #0]
 80050de:	062e      	lsls	r6, r5, #24
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	d501      	bpl.n	80050e8 <_printf_i+0x1c0>
 80050e4:	6019      	str	r1, [r3, #0]
 80050e6:	e002      	b.n	80050ee <_printf_i+0x1c6>
 80050e8:	0668      	lsls	r0, r5, #25
 80050ea:	d5fb      	bpl.n	80050e4 <_printf_i+0x1bc>
 80050ec:	8019      	strh	r1, [r3, #0]
 80050ee:	2300      	movs	r3, #0
 80050f0:	6123      	str	r3, [r4, #16]
 80050f2:	4616      	mov	r6, r2
 80050f4:	e7bc      	b.n	8005070 <_printf_i+0x148>
 80050f6:	6833      	ldr	r3, [r6, #0]
 80050f8:	1d1a      	adds	r2, r3, #4
 80050fa:	6032      	str	r2, [r6, #0]
 80050fc:	681e      	ldr	r6, [r3, #0]
 80050fe:	6862      	ldr	r2, [r4, #4]
 8005100:	2100      	movs	r1, #0
 8005102:	4630      	mov	r0, r6
 8005104:	f7fb f89c 	bl	8000240 <memchr>
 8005108:	b108      	cbz	r0, 800510e <_printf_i+0x1e6>
 800510a:	1b80      	subs	r0, r0, r6
 800510c:	6060      	str	r0, [r4, #4]
 800510e:	6863      	ldr	r3, [r4, #4]
 8005110:	6123      	str	r3, [r4, #16]
 8005112:	2300      	movs	r3, #0
 8005114:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005118:	e7aa      	b.n	8005070 <_printf_i+0x148>
 800511a:	6923      	ldr	r3, [r4, #16]
 800511c:	4632      	mov	r2, r6
 800511e:	4649      	mov	r1, r9
 8005120:	4640      	mov	r0, r8
 8005122:	47d0      	blx	sl
 8005124:	3001      	adds	r0, #1
 8005126:	d0ad      	beq.n	8005084 <_printf_i+0x15c>
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	079b      	lsls	r3, r3, #30
 800512c:	d413      	bmi.n	8005156 <_printf_i+0x22e>
 800512e:	68e0      	ldr	r0, [r4, #12]
 8005130:	9b03      	ldr	r3, [sp, #12]
 8005132:	4298      	cmp	r0, r3
 8005134:	bfb8      	it	lt
 8005136:	4618      	movlt	r0, r3
 8005138:	e7a6      	b.n	8005088 <_printf_i+0x160>
 800513a:	2301      	movs	r3, #1
 800513c:	4632      	mov	r2, r6
 800513e:	4649      	mov	r1, r9
 8005140:	4640      	mov	r0, r8
 8005142:	47d0      	blx	sl
 8005144:	3001      	adds	r0, #1
 8005146:	d09d      	beq.n	8005084 <_printf_i+0x15c>
 8005148:	3501      	adds	r5, #1
 800514a:	68e3      	ldr	r3, [r4, #12]
 800514c:	9903      	ldr	r1, [sp, #12]
 800514e:	1a5b      	subs	r3, r3, r1
 8005150:	42ab      	cmp	r3, r5
 8005152:	dcf2      	bgt.n	800513a <_printf_i+0x212>
 8005154:	e7eb      	b.n	800512e <_printf_i+0x206>
 8005156:	2500      	movs	r5, #0
 8005158:	f104 0619 	add.w	r6, r4, #25
 800515c:	e7f5      	b.n	800514a <_printf_i+0x222>
 800515e:	bf00      	nop
 8005160:	0800577f 	.word	0x0800577f
 8005164:	08005790 	.word	0x08005790

08005168 <__swbuf_r>:
 8005168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516a:	460e      	mov	r6, r1
 800516c:	4614      	mov	r4, r2
 800516e:	4605      	mov	r5, r0
 8005170:	b118      	cbz	r0, 800517a <__swbuf_r+0x12>
 8005172:	6a03      	ldr	r3, [r0, #32]
 8005174:	b90b      	cbnz	r3, 800517a <__swbuf_r+0x12>
 8005176:	f7ff f9d1 	bl	800451c <__sinit>
 800517a:	69a3      	ldr	r3, [r4, #24]
 800517c:	60a3      	str	r3, [r4, #8]
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	071a      	lsls	r2, r3, #28
 8005182:	d501      	bpl.n	8005188 <__swbuf_r+0x20>
 8005184:	6923      	ldr	r3, [r4, #16]
 8005186:	b943      	cbnz	r3, 800519a <__swbuf_r+0x32>
 8005188:	4621      	mov	r1, r4
 800518a:	4628      	mov	r0, r5
 800518c:	f000 f82a 	bl	80051e4 <__swsetup_r>
 8005190:	b118      	cbz	r0, 800519a <__swbuf_r+0x32>
 8005192:	f04f 37ff 	mov.w	r7, #4294967295
 8005196:	4638      	mov	r0, r7
 8005198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	6922      	ldr	r2, [r4, #16]
 800519e:	1a98      	subs	r0, r3, r2
 80051a0:	6963      	ldr	r3, [r4, #20]
 80051a2:	b2f6      	uxtb	r6, r6
 80051a4:	4283      	cmp	r3, r0
 80051a6:	4637      	mov	r7, r6
 80051a8:	dc05      	bgt.n	80051b6 <__swbuf_r+0x4e>
 80051aa:	4621      	mov	r1, r4
 80051ac:	4628      	mov	r0, r5
 80051ae:	f7ff fcbb 	bl	8004b28 <_fflush_r>
 80051b2:	2800      	cmp	r0, #0
 80051b4:	d1ed      	bne.n	8005192 <__swbuf_r+0x2a>
 80051b6:	68a3      	ldr	r3, [r4, #8]
 80051b8:	3b01      	subs	r3, #1
 80051ba:	60a3      	str	r3, [r4, #8]
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	1c5a      	adds	r2, r3, #1
 80051c0:	6022      	str	r2, [r4, #0]
 80051c2:	701e      	strb	r6, [r3, #0]
 80051c4:	6962      	ldr	r2, [r4, #20]
 80051c6:	1c43      	adds	r3, r0, #1
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d004      	beq.n	80051d6 <__swbuf_r+0x6e>
 80051cc:	89a3      	ldrh	r3, [r4, #12]
 80051ce:	07db      	lsls	r3, r3, #31
 80051d0:	d5e1      	bpl.n	8005196 <__swbuf_r+0x2e>
 80051d2:	2e0a      	cmp	r6, #10
 80051d4:	d1df      	bne.n	8005196 <__swbuf_r+0x2e>
 80051d6:	4621      	mov	r1, r4
 80051d8:	4628      	mov	r0, r5
 80051da:	f7ff fca5 	bl	8004b28 <_fflush_r>
 80051de:	2800      	cmp	r0, #0
 80051e0:	d0d9      	beq.n	8005196 <__swbuf_r+0x2e>
 80051e2:	e7d6      	b.n	8005192 <__swbuf_r+0x2a>

080051e4 <__swsetup_r>:
 80051e4:	b538      	push	{r3, r4, r5, lr}
 80051e6:	4b29      	ldr	r3, [pc, #164]	@ (800528c <__swsetup_r+0xa8>)
 80051e8:	4605      	mov	r5, r0
 80051ea:	6818      	ldr	r0, [r3, #0]
 80051ec:	460c      	mov	r4, r1
 80051ee:	b118      	cbz	r0, 80051f8 <__swsetup_r+0x14>
 80051f0:	6a03      	ldr	r3, [r0, #32]
 80051f2:	b90b      	cbnz	r3, 80051f8 <__swsetup_r+0x14>
 80051f4:	f7ff f992 	bl	800451c <__sinit>
 80051f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051fc:	0719      	lsls	r1, r3, #28
 80051fe:	d422      	bmi.n	8005246 <__swsetup_r+0x62>
 8005200:	06da      	lsls	r2, r3, #27
 8005202:	d407      	bmi.n	8005214 <__swsetup_r+0x30>
 8005204:	2209      	movs	r2, #9
 8005206:	602a      	str	r2, [r5, #0]
 8005208:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800520c:	81a3      	strh	r3, [r4, #12]
 800520e:	f04f 30ff 	mov.w	r0, #4294967295
 8005212:	e033      	b.n	800527c <__swsetup_r+0x98>
 8005214:	0758      	lsls	r0, r3, #29
 8005216:	d512      	bpl.n	800523e <__swsetup_r+0x5a>
 8005218:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800521a:	b141      	cbz	r1, 800522e <__swsetup_r+0x4a>
 800521c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005220:	4299      	cmp	r1, r3
 8005222:	d002      	beq.n	800522a <__swsetup_r+0x46>
 8005224:	4628      	mov	r0, r5
 8005226:	f7ff fafb 	bl	8004820 <_free_r>
 800522a:	2300      	movs	r3, #0
 800522c:	6363      	str	r3, [r4, #52]	@ 0x34
 800522e:	89a3      	ldrh	r3, [r4, #12]
 8005230:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005234:	81a3      	strh	r3, [r4, #12]
 8005236:	2300      	movs	r3, #0
 8005238:	6063      	str	r3, [r4, #4]
 800523a:	6923      	ldr	r3, [r4, #16]
 800523c:	6023      	str	r3, [r4, #0]
 800523e:	89a3      	ldrh	r3, [r4, #12]
 8005240:	f043 0308 	orr.w	r3, r3, #8
 8005244:	81a3      	strh	r3, [r4, #12]
 8005246:	6923      	ldr	r3, [r4, #16]
 8005248:	b94b      	cbnz	r3, 800525e <__swsetup_r+0x7a>
 800524a:	89a3      	ldrh	r3, [r4, #12]
 800524c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005254:	d003      	beq.n	800525e <__swsetup_r+0x7a>
 8005256:	4621      	mov	r1, r4
 8005258:	4628      	mov	r0, r5
 800525a:	f000 f883 	bl	8005364 <__smakebuf_r>
 800525e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005262:	f013 0201 	ands.w	r2, r3, #1
 8005266:	d00a      	beq.n	800527e <__swsetup_r+0x9a>
 8005268:	2200      	movs	r2, #0
 800526a:	60a2      	str	r2, [r4, #8]
 800526c:	6962      	ldr	r2, [r4, #20]
 800526e:	4252      	negs	r2, r2
 8005270:	61a2      	str	r2, [r4, #24]
 8005272:	6922      	ldr	r2, [r4, #16]
 8005274:	b942      	cbnz	r2, 8005288 <__swsetup_r+0xa4>
 8005276:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800527a:	d1c5      	bne.n	8005208 <__swsetup_r+0x24>
 800527c:	bd38      	pop	{r3, r4, r5, pc}
 800527e:	0799      	lsls	r1, r3, #30
 8005280:	bf58      	it	pl
 8005282:	6962      	ldrpl	r2, [r4, #20]
 8005284:	60a2      	str	r2, [r4, #8]
 8005286:	e7f4      	b.n	8005272 <__swsetup_r+0x8e>
 8005288:	2000      	movs	r0, #0
 800528a:	e7f7      	b.n	800527c <__swsetup_r+0x98>
 800528c:	20000028 	.word	0x20000028

08005290 <_raise_r>:
 8005290:	291f      	cmp	r1, #31
 8005292:	b538      	push	{r3, r4, r5, lr}
 8005294:	4605      	mov	r5, r0
 8005296:	460c      	mov	r4, r1
 8005298:	d904      	bls.n	80052a4 <_raise_r+0x14>
 800529a:	2316      	movs	r3, #22
 800529c:	6003      	str	r3, [r0, #0]
 800529e:	f04f 30ff 	mov.w	r0, #4294967295
 80052a2:	bd38      	pop	{r3, r4, r5, pc}
 80052a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80052a6:	b112      	cbz	r2, 80052ae <_raise_r+0x1e>
 80052a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80052ac:	b94b      	cbnz	r3, 80052c2 <_raise_r+0x32>
 80052ae:	4628      	mov	r0, r5
 80052b0:	f000 f830 	bl	8005314 <_getpid_r>
 80052b4:	4622      	mov	r2, r4
 80052b6:	4601      	mov	r1, r0
 80052b8:	4628      	mov	r0, r5
 80052ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052be:	f000 b817 	b.w	80052f0 <_kill_r>
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d00a      	beq.n	80052dc <_raise_r+0x4c>
 80052c6:	1c59      	adds	r1, r3, #1
 80052c8:	d103      	bne.n	80052d2 <_raise_r+0x42>
 80052ca:	2316      	movs	r3, #22
 80052cc:	6003      	str	r3, [r0, #0]
 80052ce:	2001      	movs	r0, #1
 80052d0:	e7e7      	b.n	80052a2 <_raise_r+0x12>
 80052d2:	2100      	movs	r1, #0
 80052d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80052d8:	4620      	mov	r0, r4
 80052da:	4798      	blx	r3
 80052dc:	2000      	movs	r0, #0
 80052de:	e7e0      	b.n	80052a2 <_raise_r+0x12>

080052e0 <raise>:
 80052e0:	4b02      	ldr	r3, [pc, #8]	@ (80052ec <raise+0xc>)
 80052e2:	4601      	mov	r1, r0
 80052e4:	6818      	ldr	r0, [r3, #0]
 80052e6:	f7ff bfd3 	b.w	8005290 <_raise_r>
 80052ea:	bf00      	nop
 80052ec:	20000028 	.word	0x20000028

080052f0 <_kill_r>:
 80052f0:	b538      	push	{r3, r4, r5, lr}
 80052f2:	4d07      	ldr	r5, [pc, #28]	@ (8005310 <_kill_r+0x20>)
 80052f4:	2300      	movs	r3, #0
 80052f6:	4604      	mov	r4, r0
 80052f8:	4608      	mov	r0, r1
 80052fa:	4611      	mov	r1, r2
 80052fc:	602b      	str	r3, [r5, #0]
 80052fe:	f7fb ff7a 	bl	80011f6 <_kill>
 8005302:	1c43      	adds	r3, r0, #1
 8005304:	d102      	bne.n	800530c <_kill_r+0x1c>
 8005306:	682b      	ldr	r3, [r5, #0]
 8005308:	b103      	cbz	r3, 800530c <_kill_r+0x1c>
 800530a:	6023      	str	r3, [r4, #0]
 800530c:	bd38      	pop	{r3, r4, r5, pc}
 800530e:	bf00      	nop
 8005310:	20000558 	.word	0x20000558

08005314 <_getpid_r>:
 8005314:	f7fb bf67 	b.w	80011e6 <_getpid>

08005318 <__swhatbuf_r>:
 8005318:	b570      	push	{r4, r5, r6, lr}
 800531a:	460c      	mov	r4, r1
 800531c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005320:	2900      	cmp	r1, #0
 8005322:	b096      	sub	sp, #88	@ 0x58
 8005324:	4615      	mov	r5, r2
 8005326:	461e      	mov	r6, r3
 8005328:	da0d      	bge.n	8005346 <__swhatbuf_r+0x2e>
 800532a:	89a3      	ldrh	r3, [r4, #12]
 800532c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005330:	f04f 0100 	mov.w	r1, #0
 8005334:	bf14      	ite	ne
 8005336:	2340      	movne	r3, #64	@ 0x40
 8005338:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800533c:	2000      	movs	r0, #0
 800533e:	6031      	str	r1, [r6, #0]
 8005340:	602b      	str	r3, [r5, #0]
 8005342:	b016      	add	sp, #88	@ 0x58
 8005344:	bd70      	pop	{r4, r5, r6, pc}
 8005346:	466a      	mov	r2, sp
 8005348:	f000 f848 	bl	80053dc <_fstat_r>
 800534c:	2800      	cmp	r0, #0
 800534e:	dbec      	blt.n	800532a <__swhatbuf_r+0x12>
 8005350:	9901      	ldr	r1, [sp, #4]
 8005352:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005356:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800535a:	4259      	negs	r1, r3
 800535c:	4159      	adcs	r1, r3
 800535e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005362:	e7eb      	b.n	800533c <__swhatbuf_r+0x24>

08005364 <__smakebuf_r>:
 8005364:	898b      	ldrh	r3, [r1, #12]
 8005366:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005368:	079d      	lsls	r5, r3, #30
 800536a:	4606      	mov	r6, r0
 800536c:	460c      	mov	r4, r1
 800536e:	d507      	bpl.n	8005380 <__smakebuf_r+0x1c>
 8005370:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005374:	6023      	str	r3, [r4, #0]
 8005376:	6123      	str	r3, [r4, #16]
 8005378:	2301      	movs	r3, #1
 800537a:	6163      	str	r3, [r4, #20]
 800537c:	b003      	add	sp, #12
 800537e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005380:	ab01      	add	r3, sp, #4
 8005382:	466a      	mov	r2, sp
 8005384:	f7ff ffc8 	bl	8005318 <__swhatbuf_r>
 8005388:	9f00      	ldr	r7, [sp, #0]
 800538a:	4605      	mov	r5, r0
 800538c:	4639      	mov	r1, r7
 800538e:	4630      	mov	r0, r6
 8005390:	f7ff faba 	bl	8004908 <_malloc_r>
 8005394:	b948      	cbnz	r0, 80053aa <__smakebuf_r+0x46>
 8005396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800539a:	059a      	lsls	r2, r3, #22
 800539c:	d4ee      	bmi.n	800537c <__smakebuf_r+0x18>
 800539e:	f023 0303 	bic.w	r3, r3, #3
 80053a2:	f043 0302 	orr.w	r3, r3, #2
 80053a6:	81a3      	strh	r3, [r4, #12]
 80053a8:	e7e2      	b.n	8005370 <__smakebuf_r+0xc>
 80053aa:	89a3      	ldrh	r3, [r4, #12]
 80053ac:	6020      	str	r0, [r4, #0]
 80053ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053b2:	81a3      	strh	r3, [r4, #12]
 80053b4:	9b01      	ldr	r3, [sp, #4]
 80053b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80053ba:	b15b      	cbz	r3, 80053d4 <__smakebuf_r+0x70>
 80053bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053c0:	4630      	mov	r0, r6
 80053c2:	f000 f81d 	bl	8005400 <_isatty_r>
 80053c6:	b128      	cbz	r0, 80053d4 <__smakebuf_r+0x70>
 80053c8:	89a3      	ldrh	r3, [r4, #12]
 80053ca:	f023 0303 	bic.w	r3, r3, #3
 80053ce:	f043 0301 	orr.w	r3, r3, #1
 80053d2:	81a3      	strh	r3, [r4, #12]
 80053d4:	89a3      	ldrh	r3, [r4, #12]
 80053d6:	431d      	orrs	r5, r3
 80053d8:	81a5      	strh	r5, [r4, #12]
 80053da:	e7cf      	b.n	800537c <__smakebuf_r+0x18>

080053dc <_fstat_r>:
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4d07      	ldr	r5, [pc, #28]	@ (80053fc <_fstat_r+0x20>)
 80053e0:	2300      	movs	r3, #0
 80053e2:	4604      	mov	r4, r0
 80053e4:	4608      	mov	r0, r1
 80053e6:	4611      	mov	r1, r2
 80053e8:	602b      	str	r3, [r5, #0]
 80053ea:	f7fb ff64 	bl	80012b6 <_fstat>
 80053ee:	1c43      	adds	r3, r0, #1
 80053f0:	d102      	bne.n	80053f8 <_fstat_r+0x1c>
 80053f2:	682b      	ldr	r3, [r5, #0]
 80053f4:	b103      	cbz	r3, 80053f8 <_fstat_r+0x1c>
 80053f6:	6023      	str	r3, [r4, #0]
 80053f8:	bd38      	pop	{r3, r4, r5, pc}
 80053fa:	bf00      	nop
 80053fc:	20000558 	.word	0x20000558

08005400 <_isatty_r>:
 8005400:	b538      	push	{r3, r4, r5, lr}
 8005402:	4d06      	ldr	r5, [pc, #24]	@ (800541c <_isatty_r+0x1c>)
 8005404:	2300      	movs	r3, #0
 8005406:	4604      	mov	r4, r0
 8005408:	4608      	mov	r0, r1
 800540a:	602b      	str	r3, [r5, #0]
 800540c:	f7fb ff63 	bl	80012d6 <_isatty>
 8005410:	1c43      	adds	r3, r0, #1
 8005412:	d102      	bne.n	800541a <_isatty_r+0x1a>
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	b103      	cbz	r3, 800541a <_isatty_r+0x1a>
 8005418:	6023      	str	r3, [r4, #0]
 800541a:	bd38      	pop	{r3, r4, r5, pc}
 800541c:	20000558 	.word	0x20000558

08005420 <_init>:
 8005420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005422:	bf00      	nop
 8005424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005426:	bc08      	pop	{r3}
 8005428:	469e      	mov	lr, r3
 800542a:	4770      	bx	lr

0800542c <_fini>:
 800542c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800542e:	bf00      	nop
 8005430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005432:	bc08      	pop	{r3}
 8005434:	469e      	mov	lr, r3
 8005436:	4770      	bx	lr
