\doxysection{Referencia de la estructura WWDG\+\_\+\+Type\+Def}
\hypertarget{structWWDG__TypeDef}{}\label{structWWDG__TypeDef}\index{WWDG\_TypeDef@{WWDG\_TypeDef}}


Window WATCHDOG.  




{\ttfamily \#include $<$stm32f439xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Window WATCHDOG. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}\label{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667} 
\index{WWDG\_TypeDef@{WWDG\_TypeDef}!CFR@{CFR}}
\index{CFR@{CFR}!WWDG\_TypeDef@{WWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFR}{CFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFR}

WWDG Configuration register, Address offset\+: 0x04 \Hypertarget{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{WWDG\_TypeDef@{WWDG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!WWDG\_TypeDef@{WWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

WWDG Control register, Address offset\+: 0x00 \Hypertarget{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{WWDG\_TypeDef@{WWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!WWDG\_TypeDef@{WWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

WWDG Status register, Address offset\+: 0x08 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\end{DoxyCompactItemize}
