

================================================================
== Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6'
================================================================
* Date:           Fri Aug  2 15:04:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17052|    17052|  0.171 ms|  0.171 ms|  17052|  17052|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_96_6  |    17050|    17050|         4|          1|          1|  17048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 0, i1 %outStream_V_last_V, i1 0, i1 0, void @empty_9"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %outStream_V_last_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln96 = store i15 0, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 10 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc96"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%icmp_ln96 = icmp_eq  i15 %i_1, i15 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 13 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.94ns)   --->   "%add_ln96 = add i15 %i_1, i15 1" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 14 'add' 'add_ln96' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc96.split_ifconv, void %for.end98.exitStub" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 15 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i15 %i_1" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 16 'zext' 'zext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_data_addr = getelementptr i64 %output_data, i64 0, i64 %zext_ln96" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 17 'getelementptr' 'output_data_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%val = load i15 %output_data_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 18 'load' 'val' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln96 = store i15 %add_ln96, i15 %i" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 19 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%val = load i15 %output_data_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 20 'load' 'val' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %val" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 21 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i64 %bitcast_ln724" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 22 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 24 'partselect' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i11 %tmp2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 25 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i64 %bitcast_ln724" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 26 'trunc' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.49ns)   --->   "%icmp_ln140 = icmp_eq  i63 %trunc_ln140, i63 0" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 27 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.54ns)   --->   "%sub_ln140 = sub i12 1075, i12 %zext_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 28 'sub' 'sub_ln140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.63ns)   --->   "%icmp_ln140_1 = icmp_eq  i11 %tmp2, i11 1075" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 29 'icmp' 'icmp_ln140_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.54ns)   --->   "%sub_ln140_1 = sub i12 0, i12 %sub_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 30 'sub' 'sub_ln140_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln140_1, i32 6, i32 11" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 31 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.07>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln140_2_cast2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 32 'bitconcatenate' 'zext_ln140_2_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i53 %zext_ln140_2_cast2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 33 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i53 %zext_ln140_2_cast2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 34 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.54ns)   --->   "%icmp_ln140_2 = icmp_sgt  i12 %sub_ln140, i12 0" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 35 'icmp' 'icmp_ln140_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.54ns)   --->   "%icmp_ln140_3 = icmp_slt  i12 %sub_ln140, i12 54" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 36 'icmp' 'icmp_ln140_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%icmp_ln140_4 = icmp_slt  i6 %tmp_29, i6 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 37 'icmp' 'icmp_ln140_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i12 %sub_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 38 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i32 %sext_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 39 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (4.61ns)   --->   "%lshr_ln140 = lshr i54 %zext_ln140_1, i54 %zext_ln140_3" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 40 'lshr' 'lshr_ln140' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%trunc_ln140_2 = trunc i54 %lshr_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 41 'trunc' 'trunc_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%sext_ln140_1 = sext i25 %trunc_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 42 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln140_2 = sext i12 %sub_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 43 'sext' 'sext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i32 %sext_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 44 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (4.61ns)   --->   "%shl_ln140 = shl i64 %zext_ln140_2, i64 %zext_ln140_4" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 45 'shl' 'shl_ln140' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln140)   --->   "%xor_ln140 = xor i1 %icmp_ln140, i1 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 46 'xor' 'xor_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln140)   --->   "%and_ln140 = and i1 %icmp_ln140_1, i1 %xor_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 47 'and' 'and_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln140 = select i1 %and_ln140, i53 %zext_ln140_2_cast2, i53 0" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 48 'select' 'select_ln140' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%zext_ln140_5 = zext i53 %select_ln140" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 49 'zext' 'zext_ln140_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.97ns)   --->   "%or_ln140 = or i1 %icmp_ln140, i1 %icmp_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 50 'or' 'or_ln140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%xor_ln140_1 = xor i1 %or_ln140, i1 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 51 'xor' 'xor_ln140_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%and_ln140_1 = and i1 %icmp_ln140_3, i1 %xor_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 52 'and' 'and_ln140_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_1)   --->   "%and_ln140_2 = and i1 %and_ln140_1, i1 %icmp_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 53 'and' 'and_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln140_1 = select i1 %and_ln140_2, i54 %sext_ln140_1, i54 %zext_ln140_5" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 54 'select' 'select_ln140_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%sext_ln140_3 = sext i54 %select_ln140_1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 55 'sext' 'sext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%or_ln140_1 = or i1 %or_ln140, i1 %icmp_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 56 'or' 'or_ln140_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%xor_ln140_2 = xor i1 %or_ln140_1, i1 1" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 57 'xor' 'xor_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln140_2)   --->   "%and_ln140_3 = and i1 %icmp_ln140_4, i1 %xor_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 58 'and' 'and_ln140_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln140_2 = select i1 %and_ln140_3, i64 %shl_ln140, i64 %sext_ln140_3" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 59 'select' 'select_ln140_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 60 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17048, i64 17048, i64 17048" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 62 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.52ns)   --->   "%sub_ln140_2 = sub i64 0, i64 %select_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 63 'sub' 'sub_ln140_2' <Predicate = (tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.48ns)   --->   "%data_out_data = select i1 %tmp, i64 %sub_ln140_2, i64 %select_ln140_2" [sparsefpgaimp/loop_uhat_sparse.cpp:98]   --->   Operation 64 'select' 'data_out_data' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 %outStream_V_last_V, i64 %data_out_data, i8 0, i8 0, i1 0" [sparsefpgaimp/loop_uhat_sparse.cpp:99]   --->   Operation 65 'write' 'write_ln99' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc96" [sparsefpgaimp/loop_uhat_sparse.cpp:96]   --->   Operation 66 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.120ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln96', sparsefpgaimp/loop_uhat_sparse.cpp:96) of constant 0 on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:96 [9]  (1.588 ns)
	'load' operation 15 bit ('i', sparsefpgaimp/loop_uhat_sparse.cpp:96) on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:96 [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln96', sparsefpgaimp/loop_uhat_sparse.cpp:96) [13]  (1.944 ns)
	'store' operation 0 bit ('store_ln96', sparsefpgaimp/loop_uhat_sparse.cpp:96) of variable 'add_ln96', sparsefpgaimp/loop_uhat_sparse.cpp:96 on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:96 [65]  (1.588 ns)

 <State 2>: 6.748ns
The critical path consists of the following:
	'load' operation 64 bit ('val', sparsefpgaimp/loop_uhat_sparse.cpp:98) on array 'output_data' [22]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln140', sparsefpgaimp/loop_uhat_sparse.cpp:98) [31]  (3.494 ns)

 <State 3>: 7.073ns
The critical path consists of the following:
	'lshr' operation 54 bit ('lshr_ln140', sparsefpgaimp/loop_uhat_sparse.cpp:98) [42]  (4.614 ns)
	'select' operation 54 bit ('select_ln140_1', sparsefpgaimp/loop_uhat_sparse.cpp:98) [56]  (0.978 ns)
	'select' operation 64 bit ('select_ln140_2', sparsefpgaimp/loop_uhat_sparse.cpp:98) [61]  (1.481 ns)

 <State 4>: 6.001ns
The critical path consists of the following:
	'sub' operation 64 bit ('sub_ln140_2', sparsefpgaimp/loop_uhat_sparse.cpp:98) [62]  (3.520 ns)
	'select' operation 64 bit ('data_out.data', sparsefpgaimp/loop_uhat_sparse.cpp:98) [63]  (1.481 ns)
	axis write operation ('write_ln99', sparsefpgaimp/loop_uhat_sparse.cpp:99) on port 'outStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:99) [64]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
