15:16:28 **** Incremental Build of configuration Debug for project PL_ADC_Control_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 56828 C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/DRCPlatform/export/DRCPlatform/DRCPlatform.xpfm standalone_domain C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/PL_ADC_Control_system/Debug/system.bif
sdcard_gen --xpfm C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/DRCPlatform/export/DRCPlatform/DRCPlatform.xpfm --sys_config DRCPlatform --bif C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/PL_ADC_Control_system/Debug/system.bif --bitstream C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/PL_ADC_Control/_ide/bitstream/PL_ADC_Control_wrapper.bit --elf C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/PL_ADC_Control/Debug/PL_ADC_Control.elf,psu_cortexa53_0
creating BOOT.BIN using C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/PL_ADC_Control/_ide/bitstream/PL_ADC_Control_wrapper.bit
Running C:/Xilinx/Vitis/2023.1/bin/bootgen -arch zynqmp -image C:/Xilinx/Vitis/2023.1/Projects/PL_ADC_Control_Software/PL_ADC_Control_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

15:16:38 Build Finished (took 10s.291ms)

