# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.


Developed by: Hemavathy.S
RegisterNumber: 23013552

## Code
![exp2 code](https://github.com/Hemaatchu/Experiment--02-Implementation-of-combinational-logic-/assets/147328300/0745c9a8-8ac9-4b49-ba06-6d5fe6386dba)

## Truth table:

![exp2 truth table](https://github.com/Hemaatchu/Experiment--02-Implementation-of-combinational-logic-/assets/147328300/706661c1-35a4-45dc-945e-cbdc893f39e2)


## Logic Diagram:

![exp2 diagram](https://github.com/Hemaatchu/Experiment--02-Implementation-of-combinational-logic-/assets/147328300/a95c625b-1ca8-4a9d-a122-9b102213972f)


## Output:
![exp2](https://github.com/Hemaatchu/Experiment--02-Implementation-of-combinational-logic-/assets/147328300/6c0235ae-b9f9-441b-95fc-c5e59682133d)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
