module module_0 #(
    parameter id_1 = id_1,
    parameter id_2 = 1,
    parameter id_3 = 1'b0,
    parameter id_4 = id_2,
    parameter id_5 = 1,
    parameter id_6 = id_3
) (
    input logic [1  |  1 'b0 : (  id_5  )] id_7,
    output [id_6[1 'b0 : id_4] : id_4] id_8,
    input logic [id_4[id_7] : id_3] id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    input logic id_14,
    id_15,
    output [id_13 : id_8] id_16,
    id_17,
    input logic [id_14 : id_15] id_18,
    id_19,
    id_20,
    id_21
);
  id_22 id_23 (
      .id_14(id_6[1'd0]),
      id_8,
      .id_13(id_15),
      .id_11(id_7[1]),
      id_12,
      .id_21(id_20)
  );
  assign id_22 = 1'b0;
  assign id_7  = id_16;
endmodule
