# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../D_Latch.srcs/sources_1/new/DLatch.vhd" \
"../../../../D_Latch.srcs/sim_1/new/dLatch_bench.vhd" \

# Do not sort compile order
nosort
