ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"I2C_1_INT.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.I2C_1_ISR,"ax",%progbits
  19              		.align	2
  20              		.global	I2C_1_ISR
  21              		.thumb
  22              		.thumb_func
  23              		.type	I2C_1_ISR, %function
  24              	I2C_1_ISR:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\I2C_1_INT.c"
   1:.\Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/I2C_1_INT.c **** * File Name: I2C_1_INT.c
   3:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Version 3.30
   4:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
   5:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Description:
   6:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  This file provides the source code of Interrupt Service Routine (ISR)
   7:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  for I2C component.
   8:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
   9:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  Note:
  10:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  11:.\Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/I2C_1_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/I2C_1_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/I2C_1_INT.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/I2C_1_INT.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  18:.\Generated_Source\PSoC5/I2C_1_INT.c **** #include "I2C_1_PVT.h"
  19:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  20:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  21:.\Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
  22:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  Place your includes, defines and code here
  23:.\Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************/
  24:.\Generated_Source\PSoC5/I2C_1_INT.c **** /* `#START I2C_1_ISR_intc` */
  25:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  26:.\Generated_Source\PSoC5/I2C_1_INT.c **** /* `#END` */
  27:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  28:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  29:.\Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
  30:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Function Name: I2C_1_ISR
  31:.\Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 2


  32:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  33:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Summary:
  34:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  Handler for I2C interrupt. The Slave and Master operations are handled here.
  35:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  36:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Parameters:
  37:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  void
  38:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  39:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Return:
  40:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  void
  41:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  42:.\Generated_Source\PSoC5/I2C_1_INT.c **** * Reentrant:
  43:.\Generated_Source\PSoC5/I2C_1_INT.c **** *  No
  44:.\Generated_Source\PSoC5/I2C_1_INT.c **** *
  45:.\Generated_Source\PSoC5/I2C_1_INT.c **** *******************************************************************************/
  46:.\Generated_Source\PSoC5/I2C_1_INT.c **** CY_ISR(I2C_1_ISR)
  47:.\Generated_Source\PSoC5/I2C_1_INT.c **** {
  27              		.loc 1 47 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 38B5     		push	{r3, r4, r5, lr}
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 3, -16
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  48:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_SLAVE_ENABLED)
  49:.\Generated_Source\PSoC5/I2C_1_INT.c ****        uint8  tmp8;
  50:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif  /* (I2C_1_MODE_SLAVE_ENABLED) */
  51:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  52:.\Generated_Source\PSoC5/I2C_1_INT.c ****     uint8  tmpCsr;
  53:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  54:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_TIMEOUT_FF_ENABLED)
  55:.\Generated_Source\PSoC5/I2C_1_INT.c ****         if(0u != I2C_1_TimeoutGetStatus())
  56:.\Generated_Source\PSoC5/I2C_1_INT.c ****         {
  57:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_TimeoutReset();
  58:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_state = I2C_1_SM_EXIT_IDLE;
  59:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* I2C_1_CSR_REG should be cleared after reset */
  60:.\Generated_Source\PSoC5/I2C_1_INT.c ****         }
  61:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_TIMEOUT_FF_ENABLED) */
  62:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  63:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  64:.\Generated_Source\PSoC5/I2C_1_INT.c ****     tmpCsr = I2C_1_CSR_REG;      /* Make copy as interrupts clear */
  37              		.loc 1 64 0
  38 0002 A54B     		ldr	r3, .L27
  39 0004 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
  40 0006 E4B2     		uxtb	r4, r4
  41              	.LVL0:
  65:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  66:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED)
  67:.\Generated_Source\PSoC5/I2C_1_INT.c ****         if(I2C_1_CHECK_START_GEN(I2C_1_MCSR_REG))
  68:.\Generated_Source\PSoC5/I2C_1_INT.c ****         {
  69:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_CLEAR_START_GEN;
  70:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  71:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* Set READ complete, but was aborted */
  72:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER |
  73:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                             I2C_1_GET_MSTAT_CMPLT);
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 3


  74:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  75:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* The slave was addressed */
  76:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_state = I2C_1_SM_SLAVE;
  77:.\Generated_Source\PSoC5/I2C_1_INT.c ****         }
  78:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED) */
  79:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  80:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  81:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_MULTI_MASTER_ENABLED)
  82:.\Generated_Source\PSoC5/I2C_1_INT.c ****         if(I2C_1_CHECK_LOST_ARB(tmpCsr))
  83:.\Generated_Source\PSoC5/I2C_1_INT.c ****         {
  84:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* Set errors */
  85:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER     |
  86:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                             I2C_1_MSTAT_ERR_ARB_LOST |
  87:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                             I2C_1_GET_MSTAT_CMPLT);
  88:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  89:.\Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_DISABLE_INT_ON_STOP; /* Interrupt on Stop is enabled by write */
  90:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
  91:.\Generated_Source\PSoC5/I2C_1_INT.c ****             #if(I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED)
  92:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_CHECK_ADDRESS_STS(tmpCsr))
  93:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
  94:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* The slave was addressed */
  95:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_SLAVE;
  96:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
  97:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else
  98:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
  99:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_BUS_RELEASE;
 100:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 101:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_EXIT_IDLE;
 102:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 103:.\Generated_Source\PSoC5/I2C_1_INT.c ****             #else
 104:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_BUS_RELEASE;
 105:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 106:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_state = I2C_1_SM_EXIT_IDLE;
 107:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 108:.\Generated_Source\PSoC5/I2C_1_INT.c ****             #endif /* (I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 109:.\Generated_Source\PSoC5/I2C_1_INT.c ****         }
 110:.\Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_MODE_MULTI_MASTER_ENABLED) */
 111:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 112:.\Generated_Source\PSoC5/I2C_1_INT.c ****     /* Check for Master operation mode */
 113:.\Generated_Source\PSoC5/I2C_1_INT.c ****     if(I2C_1_CHECK_SM_MASTER)
  42              		.loc 1 113 0
  43 0008 A44B     		ldr	r3, .L27+4
  44 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  45 000c 13F0400F 		tst	r3, #64
  46 0010 00F03981 		beq	.L2
 114:.\Generated_Source\PSoC5/I2C_1_INT.c ****     {
 115:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #if(I2C_1_MODE_MASTER_ENABLED)
 116:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_BYTE_COMPLETE(tmpCsr))
  47              		.loc 1 116 0
  48 0014 14F0010F 		tst	r4, #1
  49 0018 00F01D81 		beq	.L3
 117:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 118:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 switch (I2C_1_state)
  50              		.loc 1 118 0
  51 001c 9F4B     		ldr	r3, .L27+4
  52 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  53 0020 453B     		subs	r3, r3, #69
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 4


  54 0022 052B     		cmp	r3, #5
  55 0024 00F21481 		bhi	.L4
  56 0028 DFE813F0 		tbh	[pc, r3, lsl #1]
  57              	.L6:
  58 002c 0600     		.2byte	(.L5-.L6)/2
  59 002e 8200     		.2byte	(.L7-.L6)/2
  60 0030 1201     		.2byte	(.L4-.L6)/2
  61 0032 1201     		.2byte	(.L4-.L6)/2
  62 0034 0600     		.2byte	(.L5-.L6)/2
  63 0036 E000     		.2byte	(.L8-.L6)/2
  64              		.p2align 1
  65              	.L5:
 119:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 120:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_WR_ADDR:  /* After address is sent, WRITE data */
 121:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_RD_ADDR:  /* After address is sent, READ  data */
 122:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     tmpCsr &= ((uint8) ~I2C_1_CSR_STOP_STATUS); /* Clear STOP bit history on addres
  66              		.loc 1 123 0
  67 0038 04F0DF05 		and	r5, r4, #223
  68              	.LVL1:
 124:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 125:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_CHECK_ADDR_ACK(tmpCsr))
  69              		.loc 1 125 0
  70 003c 04F00A04 		and	r4, r4, #10
  71 0040 082C     		cmp	r4, #8
  72 0042 42D1     		bne	.L9
 126:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 127:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Setup for transmit or receive of data */
 128:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_state == I2C_1_SM_MSTR_WR_ADDR)   /* TRANSMIT data */
  73              		.loc 1 128 0
  74 0044 954B     		ldr	r3, .L27+4
  75 0046 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  76 0048 DBB2     		uxtb	r3, r3
  77 004a 452B     		cmp	r3, #69
  78 004c 35D1     		bne	.L10
 129:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 130:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Check if at least one byte to transfer */
 131:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             if(I2C_1_mstrWrBufSize > 0u)
  79              		.loc 1 131 0
  80 004e 944B     		ldr	r3, .L27+8
  81 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  82 0052 13F0FF0F 		tst	r3, #255
  83 0056 10D0     		beq	.L11
 132:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 133:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Load the 1st data byte */
 134:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_DATA_REG = I2C_1_mstrWrBufPtr[0u];
  84              		.loc 1 134 0
  85 0058 924B     		ldr	r3, .L27+12
  86 005a 1B68     		ldr	r3, [r3]
  87 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  88 005e DBB2     		uxtb	r3, r3
  89 0060 914A     		ldr	r2, .L27+16
  90 0062 1370     		strb	r3, [r2]
 135:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_TRANSMIT_DATA;
  91              		.loc 1 135 0
  92 0064 0422     		movs	r2, #4
  93 0066 8C4B     		ldr	r3, .L27
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 5


  94 0068 1A70     		strb	r2, [r3]
 136:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
  95              		.loc 1 136 0
  96 006a 0122     		movs	r2, #1
  97 006c 8F4B     		ldr	r3, .L27+20
  98 006e 1A70     		strb	r2, [r3]
 137:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 138:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Set transmit state until done */
 139:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_state = I2C_1_SM_MSTR_WR_DATA;
  99              		.loc 1 139 0
 100 0070 4622     		movs	r2, #70
 101 0072 8A4B     		ldr	r3, .L27+4
 102 0074 1A70     		strb	r2, [r3]
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 103              		.loc 1 123 0
 104 0076 2C46     		mov	r4, r5
 105 0078 EDE0     		b	.L3
 106              	.L11:
 140:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 141:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* End of buffer: complete writing */
 142:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 107              		.loc 1 142 0
 108 007a 8D4B     		ldr	r3, .L27+24
 109 007c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 110 007e 13F0020F 		tst	r3, #2
 111 0082 0DD0     		beq	.L12
 143:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 144:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 #if(CY_PSOC5A)
 145:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     /* Do not handles 0 bytes transfer - HALT is NOT allowed */
 146:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_ENABLE_INT_ON_STOP;
 147:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_GENERATE_STOP;
 148:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 
 149:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 #else
 150:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     /* Set WRITE complete and Master HALTED */
 151:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 112              		.loc 1 151 0
 113 0084 8B4A     		ldr	r2, .L27+28
 114 0086 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 115 0088 43F00A03 		orr	r3, r3, #10
 116 008c 1370     		strb	r3, [r2]
 152:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                                     I2C_1_MSTAT_WR_CMPLT);
 153:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 154:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_state = I2C_1_SM_MSTR_HALT; /* Expect RESTART */
 117              		.loc 1 154 0
 118 008e 6022     		movs	r2, #96
 119 0090 824B     		ldr	r3, .L27+4
 120 0092 1A70     		strb	r2, [r3]
 155:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_DisableInt();
 121              		.loc 1 155 0
 122 0094 4FF40042 		mov	r2, #32768
 123 0098 874B     		ldr	r3, .L27+32
 124 009a 1A60     		str	r2, [r3]
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 125              		.loc 1 123 0
 126 009c 2C46     		mov	r4, r5
 127 009e DAE0     		b	.L3
 128              	.L12:
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 6


 156:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 
 157:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 #endif /* (CY_PSOC5A) */
 158:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 159:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else
 160:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 161:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ENABLE_INT_ON_STOP; /* Enable interrupt on STOP, to catch it 
 129              		.loc 1 161 0
 130 00a0 864A     		ldr	r2, .L27+36
 131 00a2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 132 00a4 43F01003 		orr	r3, r3, #16
 133 00a8 1370     		strb	r3, [r2]
 162:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_GENERATE_STOP;
 134              		.loc 1 162 0
 135 00aa 1022     		movs	r2, #16
 136 00ac 844B     		ldr	r3, .L27+40
 137 00ae 1A70     		strb	r2, [r3]
 138 00b0 0422     		movs	r2, #4
 139 00b2 023B     		subs	r3, r3, #2
 140 00b4 1A70     		strb	r2, [r3]
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 141              		.loc 1 123 0
 142 00b6 2C46     		mov	r4, r5
 143 00b8 CDE0     		b	.L3
 144              	.L10:
 163:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 164:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 165:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Master Receive data */
 166:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 167:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_READY_TO_READ; /* Release bus to read data */
 145              		.loc 1 167 0
 146 00ba 0022     		movs	r2, #0
 147 00bc 764B     		ldr	r3, .L27
 148 00be 1A70     		strb	r2, [r3]
 168:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 169:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state  = I2C_1_SM_MSTR_RD_DATA;
 149              		.loc 1 169 0
 150 00c0 4A22     		movs	r2, #74
 151 00c2 764B     		ldr	r3, .L27+4
 152 00c4 1A70     		strb	r2, [r3]
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 153              		.loc 1 123 0
 154 00c6 2C46     		mov	r4, r5
 155 00c8 C5E0     		b	.L3
 156              	.L9:
 170:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 171:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 172:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Address is NACKed */
 173:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else if(I2C_1_CHECK_ADDR_NAK(tmpCsr))
 157              		.loc 1 173 0
 158 00ca 0A2C     		cmp	r4, #10
 159 00cc 2BD1     		bne	.L13
 174:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 175:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set Address NAK error */
 176:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER |
 160              		.loc 1 176 0
 161 00ce 794A     		ldr	r2, .L27+28
 162 00d0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 7


 163 00d2 43F0A003 		orr	r3, r3, #160
 164 00d6 1370     		strb	r3, [r2]
 177:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_ERR_ADDR_NAK);
 178:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         
 179:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 165              		.loc 1 179 0
 166 00d8 754B     		ldr	r3, .L27+24
 167 00da 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 168 00dc 13F0020F 		tst	r3, #2
 169 00e0 14D0     		beq	.L14
 180:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 181:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT | 
 182:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                             I2C_1_GET_MSTAT_CMPLT);
 170              		.loc 1 182 0
 171 00e2 6E4B     		ldr	r3, .L27+4
 172 00e4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 181:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                             I2C_1_GET_MSTAT_CMPLT);
 173              		.loc 1 181 0
 174 00e6 13F0080F 		tst	r3, #8
 175 00ea 01D0     		beq	.L24
 176 00ec 0923     		movs	r3, #9
 177 00ee 00E0     		b	.L15
 178              	.L24:
 179 00f0 0A23     		movs	r3, #10
 180              	.L15:
 181:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                             I2C_1_GET_MSTAT_CMPLT);
 181              		.loc 1 181 0 is_stmt 0 discriminator 4
 182 00f2 704A     		ldr	r2, .L27+28
 183 00f4 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 184 00f6 0B43     		orrs	r3, r3, r1
 185 00f8 1370     		strb	r3, [r2]
 183:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 184:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_MSTR_HALT; /* Expect RESTART */
 186              		.loc 1 184 0 is_stmt 1 discriminator 4
 187 00fa 6022     		movs	r2, #96
 188 00fc 674B     		ldr	r3, .L27+4
 189 00fe 1A70     		strb	r2, [r3]
 185:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DisableInt();
 190              		.loc 1 185 0 discriminator 4
 191 0100 4FF40042 		mov	r2, #32768
 192 0104 6C4B     		ldr	r3, .L27+32
 193 0106 1A60     		str	r2, [r3]
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 194              		.loc 1 123 0 discriminator 4
 195 0108 2C46     		mov	r4, r5
 196 010a A4E0     		b	.L3
 197              	.L14:
 186:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 187:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Do normal Stop */
 188:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 189:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ENABLE_INT_ON_STOP; /* Enable interrupt on STOP, to catch it */
 198              		.loc 1 189 0
 199 010c 6B4A     		ldr	r2, .L27+36
 200 010e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 201 0110 43F01003 		orr	r3, r3, #16
 202 0114 1370     		strb	r3, [r2]
 190:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_GENERATE_STOP;
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 8


 203              		.loc 1 190 0
 204 0116 1022     		movs	r2, #16
 205 0118 694B     		ldr	r3, .L27+40
 206 011a 1A70     		strb	r2, [r3]
 207 011c 0422     		movs	r2, #4
 208 011e 023B     		subs	r3, r3, #2
 209 0120 1A70     		strb	r2, [r3]
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 210              		.loc 1 123 0
 211 0122 2C46     		mov	r4, r5
 212 0124 97E0     		b	.L3
 213              	.L13:
 191:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 192:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 193:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else
 194:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 195:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Address phase is not set for some reason: error */
 196:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         #if(I2C_1_TIMEOUT_ENABLED)
 197:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Exit from interrupt to take a chance for timeout timer handle this c
 198:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DisableInt();
 199:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ClearPendingInt();
 200:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         #else
 201:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Block execution flow: unexpected condition */
 202:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             CYASSERT(0u != 0u);
 214              		.loc 1 202 0 discriminator 1
 215 0126 0020     		movs	r0, #0
 216 0128 FFF7FEFF 		bl	CyHalt
 217              	.LVL2:
 123:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 218              		.loc 1 123 0 discriminator 1
 219 012c 2C46     		mov	r4, r5
 220 012e 92E0     		b	.L3
 221              	.LVL3:
 222              	.L7:
 203:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         #endif /* (I2C_1_TIMEOUT_ENABLED) */
 204:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 205:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 206:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 207:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_WR_DATA:
 208:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 209:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_CHECK_DATA_ACK(tmpCsr))
 223              		.loc 1 209 0
 224 0130 14F0020F 		tst	r4, #2
 225 0134 37D1     		bne	.L16
 210:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 211:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Check if end of buffer */
 212:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_mstrWrBufIndex  < I2C_1_mstrWrBufSize)
 226              		.loc 1 212 0
 227 0136 5D4B     		ldr	r3, .L27+20
 228 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 229 013a 594A     		ldr	r2, .L27+8
 230 013c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 231 013e DBB2     		uxtb	r3, r3
 232 0140 9342     		cmp	r3, r2
 233 0142 10D2     		bcs	.L17
 213:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 214:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG =
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 9


 215:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                      I2C_1_mstrWrBufPtr[I2C_1_mstrWrBufIndex];
 234              		.loc 1 215 0
 235 0144 594A     		ldr	r2, .L27+20
 236 0146 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 237 0148 DBB2     		uxtb	r3, r3
 238 014a 5649     		ldr	r1, .L27+12
 239 014c 0968     		ldr	r1, [r1]
 240 014e CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 241 0150 DBB2     		uxtb	r3, r3
 214:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                      I2C_1_mstrWrBufPtr[I2C_1_mstrWrBufIndex];
 242              		.loc 1 214 0
 243 0152 5549     		ldr	r1, .L27+16
 244 0154 0B70     		strb	r3, [r1]
 216:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_TRANSMIT_DATA;
 245              		.loc 1 216 0
 246 0156 0421     		movs	r1, #4
 247 0158 4F4B     		ldr	r3, .L27
 248 015a 1970     		strb	r1, [r3]
 217:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrWrBufIndex++;
 249              		.loc 1 217 0
 250 015c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 251 015e 0133     		adds	r3, r3, #1
 252 0160 DBB2     		uxtb	r3, r3
 253 0162 1370     		strb	r3, [r2]
 254 0164 77E0     		b	.L3
 255              	.L17:
 218:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 219:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* End of buffer: complete writing */
 220:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 256              		.loc 1 220 0
 257 0166 524B     		ldr	r3, .L27+24
 258 0168 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 259 016a 13F0020F 		tst	r3, #2
 260 016e 0CD0     		beq	.L18
 221:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 222:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Set WRITE complete and Master HALTED */
 223:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 261              		.loc 1 223 0
 262 0170 504A     		ldr	r2, .L27+28
 263 0172 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 264 0174 43F00A03 		orr	r3, r3, #10
 265 0178 1370     		strb	r3, [r2]
 224:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                             I2C_1_MSTAT_WR_CMPLT);
 225:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 226:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect RESTART */
 266              		.loc 1 226 0
 267 017a 6022     		movs	r2, #96
 268 017c 474B     		ldr	r3, .L27+4
 269 017e 1A70     		strb	r2, [r3]
 227:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DisableInt();
 270              		.loc 1 227 0
 271 0180 4FF40042 		mov	r2, #32768
 272 0184 4C4B     		ldr	r3, .L27+32
 273 0186 1A60     		str	r2, [r3]
 274 0188 65E0     		b	.L3
 275              	.L18:
 228:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 10


 229:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Do normal STOP */
 230:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 231:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_Workaround();          /* Workaround: empty function */
 276              		.loc 1 231 0
 277 018a FFF7FEFF 		bl	I2C_1_Workaround
 278              	.LVL4:
 232:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ENABLE_INT_ON_STOP;    /* Enable interrupt on STOP, to catch it *
 279              		.loc 1 232 0
 280 018e 4B4A     		ldr	r2, .L27+36
 281 0190 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 282 0192 43F01003 		orr	r3, r3, #16
 283 0196 1370     		strb	r3, [r2]
 233:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_GENERATE_STOP;
 284              		.loc 1 233 0
 285 0198 1022     		movs	r2, #16
 286 019a 494B     		ldr	r3, .L27+40
 287 019c 1A70     		strb	r2, [r3]
 288 019e 0422     		movs	r2, #4
 289 01a0 023B     		subs	r3, r3, #2
 290 01a2 1A70     		strb	r2, [r3]
 291 01a4 57E0     		b	.L3
 292              	.L16:
 234:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 235:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 236:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Last byte NAKed: end writing */
 237:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 293              		.loc 1 237 0
 294 01a6 424B     		ldr	r3, .L27+24
 295 01a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 296 01aa 13F0020F 		tst	r3, #2
 297 01ae 0CD0     		beq	.L19
 238:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 239:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set WRITE complete, SHORT transfer and Master HALTED */
 240:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER       |
 298              		.loc 1 240 0
 299 01b0 404A     		ldr	r2, .L27+28
 300 01b2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 301 01b4 43F09A03 		orr	r3, r3, #154
 302 01b8 1370     		strb	r3, [r2]
 241:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_ERR_SHORT_XFER |
 242:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_XFER_HALT      |
 243:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_WR_CMPLT);
 244:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 245:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect RESTART */
 303              		.loc 1 245 0
 304 01ba 6022     		movs	r2, #96
 305 01bc 374B     		ldr	r3, .L27+4
 306 01be 1A70     		strb	r2, [r3]
 246:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 307              		.loc 1 246 0
 308 01c0 4FF40042 		mov	r2, #32768
 309 01c4 3C4B     		ldr	r3, .L27+32
 310 01c6 1A60     		str	r2, [r3]
 311 01c8 45E0     		b	.L3
 312              	.L19:
 247:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 248:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Do normal STOP */
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 11


 249:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 250:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ENABLE_INT_ON_STOP;    /* Enable interrupt on STOP, to catch it */
 313              		.loc 1 250 0
 314 01ca 3C4A     		ldr	r2, .L27+36
 315 01cc 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 316 01ce 43F01003 		orr	r3, r3, #16
 317 01d2 1370     		strb	r3, [r2]
 251:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_GENERATE_STOP;
 318              		.loc 1 251 0
 319 01d4 1022     		movs	r2, #16
 320 01d6 3A4B     		ldr	r3, .L27+40
 321 01d8 1A70     		strb	r2, [r3]
 322 01da 0422     		movs	r2, #4
 323 01dc 023B     		subs	r3, r3, #2
 324 01de 1A70     		strb	r2, [r3]
 252:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 253:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set SHORT and ERR transfer */
 254:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_SHORT_XFER |
 325              		.loc 1 254 0
 326 01e0 344A     		ldr	r2, .L27+28
 327 01e2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 328 01e4 43F09003 		orr	r3, r3, #144
 329 01e8 1370     		strb	r3, [r2]
 330 01ea 34E0     		b	.L3
 331              	.L8:
 255:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_ERR_XFER);
 256:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 257:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     
 258:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 259:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 260:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 case I2C_1_SM_MSTR_RD_DATA:
 261:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 262:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrRdBufPtr[I2C_1_mstrRdBufIndex] = I2C_1_DATA_REG;
 332              		.loc 1 262 0
 333 01ec 354A     		ldr	r2, .L27+44
 334 01ee 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 335 01f0 DBB2     		uxtb	r3, r3
 336 01f2 3549     		ldr	r1, .L27+48
 337 01f4 0868     		ldr	r0, [r1]
 338 01f6 2C49     		ldr	r1, .L27+16
 339 01f8 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 340 01fa C9B2     		uxtb	r1, r1
 341 01fc C154     		strb	r1, [r0, r3]
 263:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrRdBufIndex++;
 342              		.loc 1 263 0
 343 01fe 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 344 0200 0133     		adds	r3, r3, #1
 345 0202 DBB2     		uxtb	r3, r3
 346 0204 1370     		strb	r3, [r2]
 264:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 265:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Check if end of buffer */
 266:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_mstrRdBufIndex < I2C_1_mstrRdBufSize)
 347              		.loc 1 266 0
 348 0206 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 349 0208 304A     		ldr	r2, .L27+52
 350 020a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 351 020c DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 12


 352 020e 9342     		cmp	r3, r2
 353 0210 03D2     		bcs	.L20
 267:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 268:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ACK_AND_RECEIVE;       /* ACK and receive byte */
 354              		.loc 1 268 0
 355 0212 1022     		movs	r2, #16
 356 0214 204B     		ldr	r3, .L27
 357 0216 1A70     		strb	r2, [r3]
 358 0218 1DE0     		b	.L3
 359              	.L20:
 269:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 270:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* End of buffer: complete reading */
 271:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 360              		.loc 1 271 0
 361 021a 254B     		ldr	r3, .L27+24
 362 021c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 363 021e 13F0020F 		tst	r3, #2
 364 0222 0CD0     		beq	.L21
 272:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {                        
 273:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set READ complete and Master HALTED */
 274:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 365              		.loc 1 274 0
 366 0224 234A     		ldr	r2, .L27+28
 367 0226 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 368 0228 43F00903 		orr	r3, r3, #9
 369 022c 1370     		strb	r3, [r2]
 275:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_RD_CMPLT);
 276:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 277:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect RESTART */
 370              		.loc 1 277 0
 371 022e 6022     		movs	r2, #96
 372 0230 1A4B     		ldr	r3, .L27+4
 373 0232 1A70     		strb	r2, [r3]
 278:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 374              		.loc 1 278 0
 375 0234 4FF40042 		mov	r2, #32768
 376 0238 1F4B     		ldr	r3, .L27+32
 377 023a 1A60     		str	r2, [r3]
 378 023c 0BE0     		b	.L3
 379              	.L21:
 279:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 280:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else
 281:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 282:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ENABLE_INT_ON_STOP;
 380              		.loc 1 282 0
 381 023e 1F4A     		ldr	r2, .L27+36
 382 0240 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 383 0242 43F01003 		orr	r3, r3, #16
 384 0246 1370     		strb	r3, [r2]
 283:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_NAK_AND_RECEIVE;       /* NACK and TRY to generate STOP */
 385              		.loc 1 283 0
 386 0248 0022     		movs	r2, #0
 387 024a 134B     		ldr	r3, .L27
 388 024c 1A70     		strb	r2, [r3]
 389 024e 02E0     		b	.L3
 390              	.L4:
 284:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 13


 285:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 286:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 287:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 default: /* This is an invalid state and should not occur */
 288:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 289:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #if(I2C_1_TIMEOUT_ENABLED)
 290:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Exit from interrupt to take a chance for timeout timer handle this case 
 291:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 292:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ClearPendingInt();
 293:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #else
 294:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Block execution flow: unexpected condition */
 295:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         CYASSERT(0u != 0u);
 391              		.loc 1 295 0 discriminator 1
 392 0250 0020     		movs	r0, #0
 393 0252 FFF7FEFF 		bl	CyHalt
 394              	.LVL5:
 395              	.L3:
 296:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* (I2C_1_TIMEOUT_ENABLED) */
 297:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 298:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     break;
 299:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 300:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 301:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 302:.\Generated_Source\PSoC5/I2C_1_INT.c ****             /* Catches the Stop: end of transaction */
 303:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_STOP_STS(tmpCsr))
 396              		.loc 1 303 0
 397 0256 14F0200F 		tst	r4, #32
 398 025a 1CD0     		beq	.L1
 304:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 305:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_mstrStatus |= I2C_1_GET_MSTAT_CMPLT;
 399              		.loc 1 305 0
 400 025c 0F4B     		ldr	r3, .L27+4
 401 025e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 402 0260 13F0080F 		tst	r3, #8
 403 0264 01D0     		beq	.L25
 404 0266 0123     		movs	r3, #1
 405 0268 00E0     		b	.L23
 406              	.L25:
 407 026a 0223     		movs	r3, #2
 408              	.L23:
 409              		.loc 1 305 0 is_stmt 0 discriminator 4
 410 026c 114A     		ldr	r2, .L27+28
 411 026e 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 412 0270 0B43     		orrs	r3, r3, r1
 413 0272 1370     		strb	r3, [r2]
 306:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 307:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_DISABLE_INT_ON_STOP;
 414              		.loc 1 307 0 is_stmt 1 discriminator 4
 415 0274 114A     		ldr	r2, .L27+36
 416 0276 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 417 0278 03F0EF03 		and	r3, r3, #239
 418 027c 1370     		strb	r3, [r2]
 308:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_state = I2C_1_SM_IDLE;
 419              		.loc 1 308 0 discriminator 4
 420 027e 1022     		movs	r2, #16
 421 0280 064B     		ldr	r3, .L27+4
 422 0282 1A70     		strb	r2, [r3]
 423 0284 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 14


 424              	.LVL6:
 425              	.L2:
 309:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 310:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #endif /* (I2C_1_MODE_MASTER_ENABLED) */
 311:.\Generated_Source\PSoC5/I2C_1_INT.c ****     }
 312:.\Generated_Source\PSoC5/I2C_1_INT.c ****     else if(I2C_1_CHECK_SM_SLAVE)
 426              		.loc 1 312 0
 427 0286 054B     		ldr	r3, .L27+4
 428 0288 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 429 028a 13F0100F 		tst	r3, #16
 430 028e 02D1     		bne	.L1
 313:.\Generated_Source\PSoC5/I2C_1_INT.c ****     {
 314:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #if(I2C_1_MODE_SLAVE_ENABLED)
 315:.\Generated_Source\PSoC5/I2C_1_INT.c ****             
 316:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if((I2C_1_CHECK_STOP_STS(tmpCsr)) || /* Stop || Restart */
 317:.\Generated_Source\PSoC5/I2C_1_INT.c ****                (I2C_1_CHECK_BYTE_COMPLETE(tmpCsr) && I2C_1_CHECK_ADDRESS_STS(tmpCsr)))
 318:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 319:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Catch end of master write transcation: use interrupt on Stop */
 320:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* The STOP bit history on address phase does not have correct state */
 321:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_SM_SL_WR_DATA == I2C_1_state)
 322:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 323:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_DISABLE_INT_ON_STOP;
 324:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 325:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus &= ((uint8) ~I2C_1_SSTAT_WR_BUSY);
 326:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus |= ((uint8)  I2C_1_SSTAT_WR_CMPLT);
 327:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 328:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_IDLE;
 329:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 330:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 331:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 332:.\Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_BYTE_COMPLETE(tmpCsr))
 333:.\Generated_Source\PSoC5/I2C_1_INT.c ****             {
 334:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* The address only issued after Start or ReStart: so check address
 335:.\Generated_Source\PSoC5/I2C_1_INT.c ****                    to catch this events:
 336:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     FF : sets Addr phase with byte_complete interrupt trigger.
 337:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     UDB: sets Addr phase immediately after Start or ReStart. */
 338:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_CHECK_ADDRESS_STS(tmpCsr))
 339:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 340:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Check for software address detection */
 341:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #if(I2C_1_SW_ADRR_DECODE)
 342:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         tmp8 = I2C_1_GET_SLAVE_ADDR(I2C_1_DATA_REG);
 343:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 344:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(tmp8 == I2C_1_slAddress)   /* Check for address match */
 345:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 346:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             if(0u != (I2C_1_DATA_REG & I2C_1_READ_FLAG))
 347:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 348:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Place code to prepare read buffer here                  */
 349:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* `#START I2C_1_SW_PREPARE_READ_BUF_interrupt` */
 350:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 351:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* `#END` */
 352:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 353:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Prepare next opeation to read, get data and place in data regist
 354:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 355:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 {
 356:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     /* Load first data byte from array */
 357:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 358:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_ACK_AND_TRANSMIT;
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 15


 359:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_slRdBufIndex++;
 360:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 361:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_slStatus |= I2C_1_SSTAT_RD_BUSY;
 362:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 }
 363:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 else    /* Overflow: provide 0xFF on the bus */
 364:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 {
 365:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 366:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_ACK_AND_TRANSMIT;
 367:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 368:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                     I2C_1_slStatus  |= (I2C_1_SSTAT_RD_BUSY |
 369:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                                    I2C_1_SSTAT_RD_ERR_OVFL);
 370:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 }
 371:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 372:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_state = I2C_1_SM_SL_RD_DATA;
 373:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 374:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else  /* Write transaction: receive 1st byte */
 375:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 376:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ACK_AND_RECEIVE;
 377:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_state = I2C_1_SM_SL_WR_DATA;
 378:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 379:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slStatus |= I2C_1_SSTAT_WR_BUSY;
 380:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ENABLE_INT_ON_STOP;
 381:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 382:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }    
 383:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else
 384:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 385:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /*     Place code to compare for additional address here    */
 386:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#START I2C_1_SW_ADDR_COMPARE_interruptStart` */
 387:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 388:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#END` */
 389:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             
 390:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_NAK_AND_RECEIVE;   /* NACK address */
 391:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 392:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Place code to end of condition for NACK generation here */
 393:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#START I2C_1_SW_ADDR_COMPARE_interruptEnd`  */
 394:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 395:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#END` */
 396:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 397:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 398:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #else /* (I2C_1_HW_ADRR_DECODE) */
 399:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 400:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(0u != (I2C_1_DATA_REG & I2C_1_READ_FLAG))
 401:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 402:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Place code to prepare read buffer here                  */
 403:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#START I2C_1_HW_PREPARE_READ_BUF_interrupt` */
 404:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 405:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* `#END` */
 406:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 407:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Prepare next opeation to read, get data and place in data register *
 408:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 409:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 410:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 /* Load first data byte from array */
 411:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 412:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ACK_AND_TRANSMIT;
 413:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slRdBufIndex++;
 414:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 415:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slStatus |= I2C_1_SSTAT_RD_BUSY;
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 16


 416:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 417:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             else    /* Overflow: provide 0xFF on the bus */
 418:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             {
 419:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 420:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_ACK_AND_TRANSMIT;
 421:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 422:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                 I2C_1_slStatus  |= (I2C_1_SSTAT_RD_BUSY |
 423:.\Generated_Source\PSoC5/I2C_1_INT.c ****                                                                I2C_1_SSTAT_RD_ERR_OVFL);
 424:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             }
 425:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 426:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_SL_RD_DATA;
 427:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 428:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else  /* Write transaction: receive 1st byte */
 429:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 430:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ACK_AND_RECEIVE;
 431:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_SL_WR_DATA;
 432:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 433:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slStatus |= I2C_1_SSTAT_WR_BUSY;
 434:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ENABLE_INT_ON_STOP;
 435:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 436:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         
 437:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* (I2C_1_SW_ADRR_DECODE) */
 438:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 439:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Data states */
 440:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Data master writes into slave */
 441:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else if(I2C_1_state == I2C_1_SM_SL_WR_DATA)
 442:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 443:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_slWrBufIndex < I2C_1_slWrBufSize)
 444:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 445:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         tmp8 = I2C_1_DATA_REG;
 446:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ACK_AND_RECEIVE;
 447:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slWrBufPtr[I2C_1_slWrBufIndex] = tmp8;
 448:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slWrBufIndex++;
 449:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 450:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* of array: complete write, send NACK */
 451:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 452:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_NAK_AND_RECEIVE;
 453:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 454:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus |= I2C_1_SSTAT_WR_ERR_OVFL;
 455:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 456:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 457:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Data master reads from slave */
 458:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else if(I2C_1_state == I2C_1_SM_SL_RD_DATA)
 459:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 460:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_CHECK_DATA_ACK(tmpCsr))
 461:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 462:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 463:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 464:.\Generated_Source\PSoC5/I2C_1_INT.c ****                              /* Get data from array */
 465:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 466:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_TRANSMIT_DATA;
 467:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slRdBufIndex++;
 468:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 469:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         else   /* Overflow: provide 0xFF on the bus */
 470:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 471:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 472:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_TRANSMIT_DATA;
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 17


 473:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 474:.\Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slStatus |= I2C_1_SSTAT_RD_ERR_OVFL;
 475:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 476:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 477:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Last byte was NACKed: read complete */
 478:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 479:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Only NACK appears on the bus */
 480:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 481:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_NAK_AND_TRANSMIT;
 482:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 483:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus &= ((uint8) ~I2C_1_SSTAT_RD_BUSY);
 484:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus |= ((uint8)  I2C_1_SSTAT_RD_CMPLT);
 485:.\Generated_Source\PSoC5/I2C_1_INT.c **** 
 486:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_IDLE;
 487:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 488:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 489:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 else
 490:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 491:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #if(I2C_1_TIMEOUT_ENABLED)
 492:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Exit from interrupt to take a chance for timeout timer handle this case 
 493:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 494:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ClearPendingInt();
 495:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #else
 496:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Block execution flow: unexpected condition */
 497:.\Generated_Source\PSoC5/I2C_1_INT.c ****                         CYASSERT(0u != 0u);
 498:.\Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* (I2C_1_TIMEOUT_ENABLED) */
 499:.\Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 500:.\Generated_Source\PSoC5/I2C_1_INT.c ****             }
 501:.\Generated_Source\PSoC5/I2C_1_INT.c ****         #endif /* (I2C_1_MODE_SLAVE_ENABLED) */
 502:.\Generated_Source\PSoC5/I2C_1_INT.c ****     }
 503:.\Generated_Source\PSoC5/I2C_1_INT.c ****     else
 504:.\Generated_Source\PSoC5/I2C_1_INT.c ****     {
 505:.\Generated_Source\PSoC5/I2C_1_INT.c ****         /* The FSM skips master and slave processing: return to IDLE */
 506:.\Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_state = I2C_1_SM_IDLE;
 431              		.loc 1 506 0
 432 0290 1022     		movs	r2, #16
 433 0292 024B     		ldr	r3, .L27+4
 434 0294 1A70     		strb	r2, [r3]
 435              	.L1:
 436 0296 38BD     		pop	{r3, r4, r5, pc}
 437              	.LVL7:
 438              	.L28:
 439              		.align	2
 440              	.L27:
 441 0298 D7490040 		.word	1073760727
 442 029c 00000000 		.word	I2C_1_state
 443 02a0 00000000 		.word	I2C_1_mstrWrBufSize
 444 02a4 00000000 		.word	I2C_1_mstrWrBufPtr
 445 02a8 D8490040 		.word	1073760728
 446 02ac 00000000 		.word	I2C_1_mstrWrBufIndex
 447 02b0 00000000 		.word	I2C_1_mstrControl
 448 02b4 00000000 		.word	I2C_1_mstrStatus
 449 02b8 80E100E0 		.word	-536813184
 450 02bc D6490040 		.word	1073760726
 451 02c0 D9490040 		.word	1073760729
 452 02c4 00000000 		.word	I2C_1_mstrRdBufIndex
 453 02c8 00000000 		.word	I2C_1_mstrRdBufPtr
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 18


 454 02cc 00000000 		.word	I2C_1_mstrRdBufSize
 455              		.cfi_endproc
 456              	.LFE0:
 457              		.size	I2C_1_ISR, .-I2C_1_ISR
 458              		.text
 459              	.Letext0:
 460              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 461              		.file 3 ".\\Generated_Source\\PSoC5\\I2C_1_PVT.h"
 462              		.file 4 ".\\Generated_Source\\PSoC5\\CyLib.h"
 463              		.file 5 ".\\Generated_Source\\PSoC5\\I2C_1.h"
 464              		.section	.debug_info,"",%progbits
 465              	.Ldebug_info0:
 466 0000 8D010000 		.4byte	0x18d
 467 0004 0400     		.2byte	0x4
 468 0006 00000000 		.4byte	.Ldebug_abbrev0
 469 000a 04       		.byte	0x4
 470 000b 01       		.uleb128 0x1
 471 000c 47010000 		.4byte	.LASF26
 472 0010 01       		.byte	0x1
 473 0011 E1000000 		.4byte	.LASF27
 474 0015 73000000 		.4byte	.LASF28
 475 0019 00000000 		.4byte	.Ldebug_ranges0+0
 476 001d 00000000 		.4byte	0
 477 0021 00000000 		.4byte	.Ldebug_line0
 478 0025 02       		.uleb128 0x2
 479 0026 01       		.byte	0x1
 480 0027 06       		.byte	0x6
 481 0028 44020000 		.4byte	.LASF0
 482 002c 02       		.uleb128 0x2
 483 002d 01       		.byte	0x1
 484 002e 08       		.byte	0x8
 485 002f AF000000 		.4byte	.LASF1
 486 0033 02       		.uleb128 0x2
 487 0034 02       		.byte	0x2
 488 0035 05       		.byte	0x5
 489 0036 1C020000 		.4byte	.LASF2
 490 003a 02       		.uleb128 0x2
 491 003b 02       		.byte	0x2
 492 003c 07       		.byte	0x7
 493 003d 35000000 		.4byte	.LASF3
 494 0041 02       		.uleb128 0x2
 495 0042 04       		.byte	0x4
 496 0043 05       		.byte	0x5
 497 0044 3B020000 		.4byte	.LASF4
 498 0048 02       		.uleb128 0x2
 499 0049 04       		.byte	0x4
 500 004a 07       		.byte	0x7
 501 004b C2000000 		.4byte	.LASF5
 502 004f 02       		.uleb128 0x2
 503 0050 08       		.byte	0x8
 504 0051 05       		.byte	0x5
 505 0052 F6010000 		.4byte	.LASF6
 506 0056 02       		.uleb128 0x2
 507 0057 08       		.byte	0x8
 508 0058 07       		.byte	0x7
 509 0059 30010000 		.4byte	.LASF7
 510 005d 03       		.uleb128 0x3
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 19


 511 005e 04       		.byte	0x4
 512 005f 05       		.byte	0x5
 513 0060 696E7400 		.ascii	"int\000"
 514 0064 02       		.uleb128 0x2
 515 0065 04       		.byte	0x4
 516 0066 07       		.byte	0x7
 517 0067 23010000 		.4byte	.LASF8
 518 006b 04       		.uleb128 0x4
 519 006c D4000000 		.4byte	.LASF9
 520 0070 02       		.byte	0x2
 521 0071 B4       		.byte	0xb4
 522 0072 2C000000 		.4byte	0x2c
 523 0076 04       		.uleb128 0x4
 524 0077 10010000 		.4byte	.LASF10
 525 007b 02       		.byte	0x2
 526 007c B6       		.byte	0xb6
 527 007d 48000000 		.4byte	0x48
 528 0081 02       		.uleb128 0x2
 529 0082 04       		.byte	0x4
 530 0083 04       		.byte	0x4
 531 0084 5C000000 		.4byte	.LASF11
 532 0088 02       		.uleb128 0x2
 533 0089 08       		.byte	0x8
 534 008a 04       		.byte	0x4
 535 008b DA000000 		.4byte	.LASF12
 536 008f 02       		.uleb128 0x2
 537 0090 01       		.byte	0x1
 538 0091 08       		.byte	0x8
 539 0092 04020000 		.4byte	.LASF13
 540 0096 05       		.uleb128 0x5
 541 0097 BD000000 		.4byte	.LASF14
 542 009b 02       		.byte	0x2
 543 009c 5E01     		.2byte	0x15e
 544 009e A2000000 		.4byte	0xa2
 545 00a2 06       		.uleb128 0x6
 546 00a3 6B000000 		.4byte	0x6b
 547 00a7 05       		.uleb128 0x5
 548 00a8 07000000 		.4byte	.LASF15
 549 00ac 02       		.byte	0x2
 550 00ad 6001     		.2byte	0x160
 551 00af B3000000 		.4byte	0xb3
 552 00b3 06       		.uleb128 0x6
 553 00b4 76000000 		.4byte	0x76
 554 00b8 02       		.uleb128 0x2
 555 00b9 04       		.byte	0x4
 556 00ba 07       		.byte	0x7
 557 00bb ED010000 		.4byte	.LASF16
 558 00bf 07       		.uleb128 0x7
 559 00c0 06010000 		.4byte	.LASF29
 560 00c4 01       		.byte	0x1
 561 00c5 2E       		.byte	0x2e
 562 00c6 00000000 		.4byte	.LFB0
 563 00ca D0020000 		.4byte	.LFE0-.LFB0
 564 00ce 01       		.uleb128 0x1
 565 00cf 9C       		.byte	0x9c
 566 00d0 0F010000 		.4byte	0x10f
 567 00d4 08       		.uleb128 0x8
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 20


 568 00d5 00000000 		.4byte	.LASF30
 569 00d9 01       		.byte	0x1
 570 00da 34       		.byte	0x34
 571 00db 6B000000 		.4byte	0x6b
 572 00df 00000000 		.4byte	.LLST0
 573 00e3 09       		.uleb128 0x9
 574 00e4 2C010000 		.4byte	.LVL2
 575 00e8 78010000 		.4byte	0x178
 576 00ec F6000000 		.4byte	0xf6
 577 00f0 0A       		.uleb128 0xa
 578 00f1 01       		.uleb128 0x1
 579 00f2 50       		.byte	0x50
 580 00f3 01       		.uleb128 0x1
 581 00f4 30       		.byte	0x30
 582 00f5 00       		.byte	0
 583 00f6 0B       		.uleb128 0xb
 584 00f7 8E010000 		.4byte	.LVL4
 585 00fb 89010000 		.4byte	0x189
 586 00ff 0C       		.uleb128 0xc
 587 0100 56020000 		.4byte	.LVL5
 588 0104 78010000 		.4byte	0x178
 589 0108 0A       		.uleb128 0xa
 590 0109 01       		.uleb128 0x1
 591 010a 50       		.byte	0x50
 592 010b 01       		.uleb128 0x1
 593 010c 30       		.byte	0x30
 594 010d 00       		.byte	0
 595 010e 00       		.byte	0
 596 010f 0D       		.uleb128 0xd
 597 0110 17010000 		.4byte	.LASF17
 598 0114 03       		.byte	0x3
 599 0115 23       		.byte	0x23
 600 0116 A2000000 		.4byte	0xa2
 601 011a 0D       		.uleb128 0xd
 602 011b D5010000 		.4byte	.LASF18
 603 011f 03       		.byte	0x3
 604 0120 27       		.byte	0x27
 605 0121 A2000000 		.4byte	0xa2
 606 0125 0D       		.uleb128 0xd
 607 0126 64020000 		.4byte	.LASF19
 608 012a 03       		.byte	0x3
 609 012b 28       		.byte	0x28
 610 012c A2000000 		.4byte	0xa2
 611 0130 0D       		.uleb128 0xd
 612 0131 09020000 		.4byte	.LASF20
 613 0135 03       		.byte	0x3
 614 0136 2B       		.byte	0x2b
 615 0137 3B010000 		.4byte	0x13b
 616 013b 0E       		.uleb128 0xe
 617 013c 04       		.byte	0x4
 618 013d A2000000 		.4byte	0xa2
 619 0141 0D       		.uleb128 0xd
 620 0142 50020000 		.4byte	.LASF21
 621 0146 03       		.byte	0x3
 622 0147 2C       		.byte	0x2c
 623 0148 A2000000 		.4byte	0xa2
 624 014c 0D       		.uleb128 0xd
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 21


 625 014d 0D000000 		.4byte	.LASF22
 626 0151 03       		.byte	0x3
 627 0152 2D       		.byte	0x2d
 628 0153 A2000000 		.4byte	0xa2
 629 0157 0D       		.uleb128 0xd
 630 0158 22000000 		.4byte	.LASF23
 631 015c 03       		.byte	0x3
 632 015d 30       		.byte	0x30
 633 015e 3B010000 		.4byte	0x13b
 634 0162 0D       		.uleb128 0xd
 635 0163 48000000 		.4byte	.LASF24
 636 0167 03       		.byte	0x3
 637 0168 31       		.byte	0x31
 638 0169 A2000000 		.4byte	0xa2
 639 016d 0D       		.uleb128 0xd
 640 016e 26020000 		.4byte	.LASF25
 641 0172 03       		.byte	0x3
 642 0173 32       		.byte	0x32
 643 0174 A2000000 		.4byte	0xa2
 644 0178 0F       		.uleb128 0xf
 645 0179 E6010000 		.4byte	.LASF31
 646 017d 04       		.byte	0x4
 647 017e 80       		.byte	0x80
 648 017f 89010000 		.4byte	0x189
 649 0183 10       		.uleb128 0x10
 650 0184 6B000000 		.4byte	0x6b
 651 0188 00       		.byte	0
 652 0189 11       		.uleb128 0x11
 653 018a 62000000 		.4byte	.LASF32
 654 018e 05       		.byte	0x5
 655 018f D3       		.byte	0xd3
 656 0190 00       		.byte	0
 657              		.section	.debug_abbrev,"",%progbits
 658              	.Ldebug_abbrev0:
 659 0000 01       		.uleb128 0x1
 660 0001 11       		.uleb128 0x11
 661 0002 01       		.byte	0x1
 662 0003 25       		.uleb128 0x25
 663 0004 0E       		.uleb128 0xe
 664 0005 13       		.uleb128 0x13
 665 0006 0B       		.uleb128 0xb
 666 0007 03       		.uleb128 0x3
 667 0008 0E       		.uleb128 0xe
 668 0009 1B       		.uleb128 0x1b
 669 000a 0E       		.uleb128 0xe
 670 000b 55       		.uleb128 0x55
 671 000c 17       		.uleb128 0x17
 672 000d 11       		.uleb128 0x11
 673 000e 01       		.uleb128 0x1
 674 000f 10       		.uleb128 0x10
 675 0010 17       		.uleb128 0x17
 676 0011 00       		.byte	0
 677 0012 00       		.byte	0
 678 0013 02       		.uleb128 0x2
 679 0014 24       		.uleb128 0x24
 680 0015 00       		.byte	0
 681 0016 0B       		.uleb128 0xb
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 22


 682 0017 0B       		.uleb128 0xb
 683 0018 3E       		.uleb128 0x3e
 684 0019 0B       		.uleb128 0xb
 685 001a 03       		.uleb128 0x3
 686 001b 0E       		.uleb128 0xe
 687 001c 00       		.byte	0
 688 001d 00       		.byte	0
 689 001e 03       		.uleb128 0x3
 690 001f 24       		.uleb128 0x24
 691 0020 00       		.byte	0
 692 0021 0B       		.uleb128 0xb
 693 0022 0B       		.uleb128 0xb
 694 0023 3E       		.uleb128 0x3e
 695 0024 0B       		.uleb128 0xb
 696 0025 03       		.uleb128 0x3
 697 0026 08       		.uleb128 0x8
 698 0027 00       		.byte	0
 699 0028 00       		.byte	0
 700 0029 04       		.uleb128 0x4
 701 002a 16       		.uleb128 0x16
 702 002b 00       		.byte	0
 703 002c 03       		.uleb128 0x3
 704 002d 0E       		.uleb128 0xe
 705 002e 3A       		.uleb128 0x3a
 706 002f 0B       		.uleb128 0xb
 707 0030 3B       		.uleb128 0x3b
 708 0031 0B       		.uleb128 0xb
 709 0032 49       		.uleb128 0x49
 710 0033 13       		.uleb128 0x13
 711 0034 00       		.byte	0
 712 0035 00       		.byte	0
 713 0036 05       		.uleb128 0x5
 714 0037 16       		.uleb128 0x16
 715 0038 00       		.byte	0
 716 0039 03       		.uleb128 0x3
 717 003a 0E       		.uleb128 0xe
 718 003b 3A       		.uleb128 0x3a
 719 003c 0B       		.uleb128 0xb
 720 003d 3B       		.uleb128 0x3b
 721 003e 05       		.uleb128 0x5
 722 003f 49       		.uleb128 0x49
 723 0040 13       		.uleb128 0x13
 724 0041 00       		.byte	0
 725 0042 00       		.byte	0
 726 0043 06       		.uleb128 0x6
 727 0044 35       		.uleb128 0x35
 728 0045 00       		.byte	0
 729 0046 49       		.uleb128 0x49
 730 0047 13       		.uleb128 0x13
 731 0048 00       		.byte	0
 732 0049 00       		.byte	0
 733 004a 07       		.uleb128 0x7
 734 004b 2E       		.uleb128 0x2e
 735 004c 01       		.byte	0x1
 736 004d 3F       		.uleb128 0x3f
 737 004e 19       		.uleb128 0x19
 738 004f 03       		.uleb128 0x3
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 23


 739 0050 0E       		.uleb128 0xe
 740 0051 3A       		.uleb128 0x3a
 741 0052 0B       		.uleb128 0xb
 742 0053 3B       		.uleb128 0x3b
 743 0054 0B       		.uleb128 0xb
 744 0055 27       		.uleb128 0x27
 745 0056 19       		.uleb128 0x19
 746 0057 11       		.uleb128 0x11
 747 0058 01       		.uleb128 0x1
 748 0059 12       		.uleb128 0x12
 749 005a 06       		.uleb128 0x6
 750 005b 40       		.uleb128 0x40
 751 005c 18       		.uleb128 0x18
 752 005d 9742     		.uleb128 0x2117
 753 005f 19       		.uleb128 0x19
 754 0060 01       		.uleb128 0x1
 755 0061 13       		.uleb128 0x13
 756 0062 00       		.byte	0
 757 0063 00       		.byte	0
 758 0064 08       		.uleb128 0x8
 759 0065 34       		.uleb128 0x34
 760 0066 00       		.byte	0
 761 0067 03       		.uleb128 0x3
 762 0068 0E       		.uleb128 0xe
 763 0069 3A       		.uleb128 0x3a
 764 006a 0B       		.uleb128 0xb
 765 006b 3B       		.uleb128 0x3b
 766 006c 0B       		.uleb128 0xb
 767 006d 49       		.uleb128 0x49
 768 006e 13       		.uleb128 0x13
 769 006f 02       		.uleb128 0x2
 770 0070 17       		.uleb128 0x17
 771 0071 00       		.byte	0
 772 0072 00       		.byte	0
 773 0073 09       		.uleb128 0x9
 774 0074 898201   		.uleb128 0x4109
 775 0077 01       		.byte	0x1
 776 0078 11       		.uleb128 0x11
 777 0079 01       		.uleb128 0x1
 778 007a 31       		.uleb128 0x31
 779 007b 13       		.uleb128 0x13
 780 007c 01       		.uleb128 0x1
 781 007d 13       		.uleb128 0x13
 782 007e 00       		.byte	0
 783 007f 00       		.byte	0
 784 0080 0A       		.uleb128 0xa
 785 0081 8A8201   		.uleb128 0x410a
 786 0084 00       		.byte	0
 787 0085 02       		.uleb128 0x2
 788 0086 18       		.uleb128 0x18
 789 0087 9142     		.uleb128 0x2111
 790 0089 18       		.uleb128 0x18
 791 008a 00       		.byte	0
 792 008b 00       		.byte	0
 793 008c 0B       		.uleb128 0xb
 794 008d 898201   		.uleb128 0x4109
 795 0090 00       		.byte	0
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 24


 796 0091 11       		.uleb128 0x11
 797 0092 01       		.uleb128 0x1
 798 0093 31       		.uleb128 0x31
 799 0094 13       		.uleb128 0x13
 800 0095 00       		.byte	0
 801 0096 00       		.byte	0
 802 0097 0C       		.uleb128 0xc
 803 0098 898201   		.uleb128 0x4109
 804 009b 01       		.byte	0x1
 805 009c 11       		.uleb128 0x11
 806 009d 01       		.uleb128 0x1
 807 009e 31       		.uleb128 0x31
 808 009f 13       		.uleb128 0x13
 809 00a0 00       		.byte	0
 810 00a1 00       		.byte	0
 811 00a2 0D       		.uleb128 0xd
 812 00a3 34       		.uleb128 0x34
 813 00a4 00       		.byte	0
 814 00a5 03       		.uleb128 0x3
 815 00a6 0E       		.uleb128 0xe
 816 00a7 3A       		.uleb128 0x3a
 817 00a8 0B       		.uleb128 0xb
 818 00a9 3B       		.uleb128 0x3b
 819 00aa 0B       		.uleb128 0xb
 820 00ab 49       		.uleb128 0x49
 821 00ac 13       		.uleb128 0x13
 822 00ad 3F       		.uleb128 0x3f
 823 00ae 19       		.uleb128 0x19
 824 00af 3C       		.uleb128 0x3c
 825 00b0 19       		.uleb128 0x19
 826 00b1 00       		.byte	0
 827 00b2 00       		.byte	0
 828 00b3 0E       		.uleb128 0xe
 829 00b4 0F       		.uleb128 0xf
 830 00b5 00       		.byte	0
 831 00b6 0B       		.uleb128 0xb
 832 00b7 0B       		.uleb128 0xb
 833 00b8 49       		.uleb128 0x49
 834 00b9 13       		.uleb128 0x13
 835 00ba 00       		.byte	0
 836 00bb 00       		.byte	0
 837 00bc 0F       		.uleb128 0xf
 838 00bd 2E       		.uleb128 0x2e
 839 00be 01       		.byte	0x1
 840 00bf 3F       		.uleb128 0x3f
 841 00c0 19       		.uleb128 0x19
 842 00c1 03       		.uleb128 0x3
 843 00c2 0E       		.uleb128 0xe
 844 00c3 3A       		.uleb128 0x3a
 845 00c4 0B       		.uleb128 0xb
 846 00c5 3B       		.uleb128 0x3b
 847 00c6 0B       		.uleb128 0xb
 848 00c7 27       		.uleb128 0x27
 849 00c8 19       		.uleb128 0x19
 850 00c9 3C       		.uleb128 0x3c
 851 00ca 19       		.uleb128 0x19
 852 00cb 01       		.uleb128 0x1
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 25


 853 00cc 13       		.uleb128 0x13
 854 00cd 00       		.byte	0
 855 00ce 00       		.byte	0
 856 00cf 10       		.uleb128 0x10
 857 00d0 05       		.uleb128 0x5
 858 00d1 00       		.byte	0
 859 00d2 49       		.uleb128 0x49
 860 00d3 13       		.uleb128 0x13
 861 00d4 00       		.byte	0
 862 00d5 00       		.byte	0
 863 00d6 11       		.uleb128 0x11
 864 00d7 2E       		.uleb128 0x2e
 865 00d8 00       		.byte	0
 866 00d9 3F       		.uleb128 0x3f
 867 00da 19       		.uleb128 0x19
 868 00db 03       		.uleb128 0x3
 869 00dc 0E       		.uleb128 0xe
 870 00dd 3A       		.uleb128 0x3a
 871 00de 0B       		.uleb128 0xb
 872 00df 3B       		.uleb128 0x3b
 873 00e0 0B       		.uleb128 0xb
 874 00e1 27       		.uleb128 0x27
 875 00e2 19       		.uleb128 0x19
 876 00e3 3C       		.uleb128 0x3c
 877 00e4 19       		.uleb128 0x19
 878 00e5 00       		.byte	0
 879 00e6 00       		.byte	0
 880 00e7 00       		.byte	0
 881              		.section	.debug_loc,"",%progbits
 882              	.Ldebug_loc0:
 883              	.LLST0:
 884 0000 08000000 		.4byte	.LVL0
 885 0004 3C000000 		.4byte	.LVL1
 886 0008 0100     		.2byte	0x1
 887 000a 54       		.byte	0x54
 888 000b 3C000000 		.4byte	.LVL1
 889 000f 30010000 		.4byte	.LVL3
 890 0013 0100     		.2byte	0x1
 891 0015 55       		.byte	0x55
 892 0016 30010000 		.4byte	.LVL3
 893 001a 98020000 		.4byte	.LVL7
 894 001e 0100     		.2byte	0x1
 895 0020 54       		.byte	0x54
 896 0021 00000000 		.4byte	0
 897 0025 00000000 		.4byte	0
 898              		.section	.debug_aranges,"",%progbits
 899 0000 1C000000 		.4byte	0x1c
 900 0004 0200     		.2byte	0x2
 901 0006 00000000 		.4byte	.Ldebug_info0
 902 000a 04       		.byte	0x4
 903 000b 00       		.byte	0
 904 000c 0000     		.2byte	0
 905 000e 0000     		.2byte	0
 906 0010 00000000 		.4byte	.LFB0
 907 0014 D0020000 		.4byte	.LFE0-.LFB0
 908 0018 00000000 		.4byte	0
 909 001c 00000000 		.4byte	0
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 26


 910              		.section	.debug_ranges,"",%progbits
 911              	.Ldebug_ranges0:
 912 0000 00000000 		.4byte	.LFB0
 913 0004 D0020000 		.4byte	.LFE0
 914 0008 00000000 		.4byte	0
 915 000c 00000000 		.4byte	0
 916              		.section	.debug_line,"",%progbits
 917              	.Ldebug_line0:
 918 0000 26010000 		.section	.debug_str,"MS",%progbits,1
 918      02006D00 
 918      00000201 
 918      FB0E0D00 
 918      01010101 
 919              	.LASF30:
 920 0000 746D7043 		.ascii	"tmpCsr\000"
 920      737200
 921              	.LASF15:
 922 0007 72656733 		.ascii	"reg32\000"
 922      3200
 923              	.LASF22:
 924 000d 4932435F 		.ascii	"I2C_1_mstrRdBufIndex\000"
 924      315F6D73 
 924      74725264 
 924      42756649 
 924      6E646578 
 925              	.LASF23:
 926 0022 4932435F 		.ascii	"I2C_1_mstrWrBufPtr\000"
 926      315F6D73 
 926      74725772 
 926      42756650 
 926      747200
 927              	.LASF3:
 928 0035 73686F72 		.ascii	"short unsigned int\000"
 928      7420756E 
 928      7369676E 
 928      65642069 
 928      6E7400
 929              	.LASF24:
 930 0048 4932435F 		.ascii	"I2C_1_mstrWrBufSize\000"
 930      315F6D73 
 930      74725772 
 930      42756653 
 930      697A6500 
 931              	.LASF11:
 932 005c 666C6F61 		.ascii	"float\000"
 932      7400
 933              	.LASF32:
 934 0062 4932435F 		.ascii	"I2C_1_Workaround\000"
 934      315F576F 
 934      726B6172 
 934      6F756E64 
 934      00
 935              	.LASF28:
 936 0073 433A5C55 		.ascii	"C:\\Users\\Recepcion\\Documents\\NMUX\\Unificada\\U"
 936      73657273 
 936      5C526563 
 936      65706369 
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 27


 936      6F6E5C44 
 937 00a0 6E696669 		.ascii	"nificada.cydsn\000"
 937      63616461 
 937      2E637964 
 937      736E00
 938              	.LASF1:
 939 00af 756E7369 		.ascii	"unsigned char\000"
 939      676E6564 
 939      20636861 
 939      7200
 940              	.LASF14:
 941 00bd 72656738 		.ascii	"reg8\000"
 941      00
 942              	.LASF5:
 943 00c2 6C6F6E67 		.ascii	"long unsigned int\000"
 943      20756E73 
 943      69676E65 
 943      6420696E 
 943      7400
 944              	.LASF9:
 945 00d4 75696E74 		.ascii	"uint8\000"
 945      3800
 946              	.LASF12:
 947 00da 646F7562 		.ascii	"double\000"
 947      6C6500
 948              	.LASF27:
 949 00e1 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\I2C_1_INT.c\000"
 949      6E657261 
 949      7465645F 
 949      536F7572 
 949      63655C50 
 950              	.LASF29:
 951 0106 4932435F 		.ascii	"I2C_1_ISR\000"
 951      315F4953 
 951      5200
 952              	.LASF10:
 953 0110 75696E74 		.ascii	"uint32\000"
 953      333200
 954              	.LASF17:
 955 0117 4932435F 		.ascii	"I2C_1_state\000"
 955      315F7374 
 955      61746500 
 956              	.LASF8:
 957 0123 756E7369 		.ascii	"unsigned int\000"
 957      676E6564 
 957      20696E74 
 957      00
 958              	.LASF7:
 959 0130 6C6F6E67 		.ascii	"long long unsigned int\000"
 959      206C6F6E 
 959      6720756E 
 959      7369676E 
 959      65642069 
 960              	.LASF26:
 961 0147 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 961      4320342E 
 961      392E3320 
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 28


 961      32303135 
 961      30333033 
 962 017a 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 962      20726576 
 962      6973696F 
 962      6E203232 
 962      31323230 
 963 01ad 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 963      66756E63 
 963      74696F6E 
 963      2D736563 
 963      74696F6E 
 964              	.LASF18:
 965 01d5 4932435F 		.ascii	"I2C_1_mstrStatus\000"
 965      315F6D73 
 965      74725374 
 965      61747573 
 965      00
 966              	.LASF31:
 967 01e6 43794861 		.ascii	"CyHalt\000"
 967      6C7400
 968              	.LASF16:
 969 01ed 73697A65 		.ascii	"sizetype\000"
 969      74797065 
 969      00
 970              	.LASF6:
 971 01f6 6C6F6E67 		.ascii	"long long int\000"
 971      206C6F6E 
 971      6720696E 
 971      7400
 972              	.LASF13:
 973 0204 63686172 		.ascii	"char\000"
 973      00
 974              	.LASF20:
 975 0209 4932435F 		.ascii	"I2C_1_mstrRdBufPtr\000"
 975      315F6D73 
 975      74725264 
 975      42756650 
 975      747200
 976              	.LASF2:
 977 021c 73686F72 		.ascii	"short int\000"
 977      7420696E 
 977      7400
 978              	.LASF25:
 979 0226 4932435F 		.ascii	"I2C_1_mstrWrBufIndex\000"
 979      315F6D73 
 979      74725772 
 979      42756649 
 979      6E646578 
 980              	.LASF4:
 981 023b 6C6F6E67 		.ascii	"long int\000"
 981      20696E74 
 981      00
 982              	.LASF0:
 983 0244 7369676E 		.ascii	"signed char\000"
 983      65642063 
 983      68617200 
ARM GAS  C:\Users\RECEPC~1\AppData\Local\Temp\cc2ciqzM.s 			page 29


 984              	.LASF21:
 985 0250 4932435F 		.ascii	"I2C_1_mstrRdBufSize\000"
 985      315F6D73 
 985      74725264 
 985      42756653 
 985      697A6500 
 986              	.LASF19:
 987 0264 4932435F 		.ascii	"I2C_1_mstrControl\000"
 987      315F6D73 
 987      7472436F 
 987      6E74726F 
 987      6C00
 988              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
