
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa12/.synopsys_dv_prefs.tcl
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SIMCONSTS
Compiling Package Body SIMCONSTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Presto compilation completed successfully.
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 87 in file
		'../src/multiplier/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 99 in file
		'../src/multiplier/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_2'
  Mapping 'FPmul_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 316 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:40    4813.8      1.56     139.0      23.8                          
    0:01:43    4802.1      1.56     137.2      23.8                          
    0:01:43    4802.1      1.56     137.2      23.8                          
    0:01:43    4801.8      1.56     137.1      23.8                          
    0:01:43    4801.8      1.56     137.1      23.8                          
    0:01:52    4061.8      1.57     129.7       0.2                          
    0:01:55    4054.9      1.57     129.9       0.2                          
    0:01:56    4056.0      1.55     129.7       0.2                          
    0:01:57    4056.0      1.55     129.7       0.2                          
    0:01:57    4056.0      1.55     129.7       0.2                          
    0:01:57    4056.0      1.55     129.7       0.2                          
    0:01:57    4057.6      1.55     128.1       0.0                          
    0:01:57    4057.6      1.55     128.1       0.0                          
    0:01:57    4057.6      1.55     128.1       0.0                          
    0:01:57    4057.6      1.55     128.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:57    4057.6      1.55     128.1       0.0                          
    0:01:59    4058.6      1.53     127.6       0.0 I2/SIG_in_reg[27]/D      
    0:02:01    4059.7      1.50     127.1       0.0 I2/SIG_in_reg[10]/D      
    0:02:02    4065.3      1.50     126.8       0.0 I2/SIG_in_reg[27]/D      
    0:02:04    4067.9      1.49     126.7       0.0 I2/SIG_in_reg[27]/D      
    0:02:05    4069.8      1.48     126.5       0.0 I2/SIG_in_reg[27]/D      
    0:02:07    4071.7      1.48     126.5       0.0 I2/SIG_in_reg[27]/D      
    0:02:11    4076.7      1.48     126.3       0.0 I2/SIG_in_reg[27]/D      
    0:02:12    4077.8      1.47     126.2       0.0 I2/SIG_in_reg[27]/D      
    0:02:13    4082.8      1.47     126.2       0.0 I2/SIG_in_reg[27]/D      
    0:02:15    4085.0      1.46     126.0       0.0 I2/SIG_in_reg[27]/D      
    0:02:16    4089.7      1.46     125.9       0.0 I2/SIG_in_reg[27]/D      
    0:02:18    4091.3      1.45     125.9       0.0 I2/SIG_in_reg[27]/D      
    0:02:20    4096.1      1.45     125.8       0.0 I2/SIG_in_reg[27]/D      
    0:02:21    4100.1      1.45     125.7       0.0 I2/SIG_in_reg[27]/D      
    0:02:22    4103.0      1.44     125.7       0.0 I2/SIG_in_reg[27]/D      
    0:02:23    4104.6      1.44     125.7       0.0 I2/SIG_in_reg[27]/D      
    0:02:25    4106.8      1.44     125.6       0.0 I2/SIG_in_reg[27]/D      
    0:02:26    4108.9      1.44     125.5       0.0 I2/SIG_in_reg[27]/D      
    0:02:27    4112.9      1.43     125.4       0.0 I2/SIG_in_reg[27]/D      
    0:02:29    4115.6      1.43     125.3       0.0 I2/SIG_in_reg[15]/D      
    0:02:30    4118.7      1.42     125.2       0.0 I2/SIG_in_reg[20]/D      
    0:02:32    4120.1      1.42     125.2       0.0 I2/SIG_in_reg[13]/D      
    0:02:33    4122.7      1.42     125.1       0.0 I2/SIG_in_reg[13]/D      
    0:02:40    4124.3      1.42     125.1       0.0                          
    0:02:44    4123.8      1.42     125.1       0.0                          
    0:02:45    4124.9      1.42     125.1       0.0 I2/SIG_in_reg[13]/D      
    0:02:47    4124.6      1.42     125.1       0.0 I2/SIG_in_reg[20]/D      
    0:02:48    4131.8      1.42     125.1       0.0 I2/SIG_in_reg[20]/D      
    0:02:50    4133.9      1.41     125.0       0.0 I2/SIG_in_reg[20]/D      
    0:02:52    4134.2      1.41     125.0       0.0 I2/SIG_in_reg[13]/D      
    0:02:53    4134.7      1.41     124.9       0.0 I2/SIG_in_reg[20]/D      
    0:02:55    4133.9      1.41     124.9       0.0 I2/SIG_in_reg[13]/D      
    0:02:57    4135.0      1.41     124.9       0.0 I2/SIG_in_reg[20]/D      
    0:03:02    4136.3      1.41     124.9       0.0                          
    0:03:03    4136.8      1.41     124.9       0.0                          
    0:03:04    4136.8      1.41     124.9       0.0                          
    0:03:06    4136.6      1.41     124.9       0.0                          
    0:03:06    4141.6      1.41     125.0       0.0                          
    0:03:07    4142.2      1.41     125.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:07    4142.2      1.41     125.0       0.0                          
    0:03:07    4142.2      1.41     125.0       0.0                          
    0:03:10    4126.7      1.41     125.0       0.0                          
    0:03:10    4120.1      1.41     124.9       0.0                          
    0:03:10    4115.6      1.41     124.9       0.0                          
    0:03:10    4113.4      1.41     124.9       0.0                          
    0:03:10    4113.4      1.41     124.9       0.0                          
    0:03:10    4113.4      1.41     124.9       0.0                          
    0:03:11    4113.4      1.41     124.9       0.0                          
    0:03:11    4109.7      1.41     124.9       0.0                          
    0:03:11    4109.7      1.41     124.9       0.0                          
    0:03:11    4109.7      1.41     124.9       0.0                          
    0:03:11    4109.7      1.41     124.9       0.0                          
    0:03:11    4109.7      1.41     124.9       0.0                          
    0:03:11    4109.7      1.41     124.9       0.0                          
    0:03:13    4111.6      1.41     124.8       0.0 I2/SIG_in_reg[20]/D      
    0:03:16    4111.8      1.41     124.8       0.0 I2/SIG_in_reg[27]/D      
    0:03:17    4111.0      1.41     124.8       0.0                          
    0:03:19    4107.0      1.41     124.8       0.0                          
    0:03:21    4107.0      1.41     124.8       0.0                          
    0:03:22    4108.4      1.41     124.7       0.0                          
    0:03:24    4108.4      1.41     124.7       0.0                          
    0:03:25    4110.8      1.40     124.7       0.0                          
    0:03:26    4110.8      1.40     124.7       0.0                          
    0:03:27    4111.6      1.40     124.6       0.0                          
    0:03:28    4112.6      1.40     124.6       0.0                          
    0:03:30    4112.9      1.40     124.6       0.0                          
    0:03:31    4114.0      1.40     124.6       0.0 I2/SIG_in_reg[27]/D      
    0:03:34    4114.8      1.40     124.6       0.0 I2/SIG_in_reg[15]/D      
    0:03:36    4120.3      1.40     124.6       0.0 I2/SIG_in_reg[21]/D      
    0:03:37    4120.3      1.40     124.6       0.0 I2/SIG_in_reg[21]/D      
    0:03:38    4122.5      1.40     124.6       0.0 I2/SIG_in_reg[23]/D      
    0:03:40    4123.0      1.40     124.6       0.0 I2/SIG_in_reg[17]/D      
    0:03:43    4123.0      1.40     124.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Removing design 'FPmul'
Removing design 'FPmul_DW01_add_2'
Removing design 'FPmul_DW01_inc_1'
Removing design 'FPmul_DW_mult_uns_2'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 87 in file
		'../src/multiplier/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 99 in file
		'../src/multiplier/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW02_mult_0'
  Processing 'FPmul_DW01_add_2'
  Processing 'FPmul_DW01_add_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 304 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27    5619.3      4.37     213.3       0.2                          
    0:01:28    5610.5      4.36     219.5       1.6                          
    0:01:28    5610.5      4.36     219.5       1.6                          
    0:01:29    5610.5      4.36     219.5       1.6                          
    0:01:29    5610.5      4.36     219.5       1.6                          
    0:01:37    4903.2      4.09     213.8       0.9                          
    0:01:40    4901.8      4.11     214.1       0.9                          
    0:01:40    4901.6      4.11     214.1       0.9                          
    0:01:41    4900.8      4.09     213.8       0.9                          
    0:01:42    4900.8      4.09     213.8       0.9                          
    0:01:42    4900.8      4.09     213.8       0.9                          
    0:01:42    4900.8      4.09     213.8       0.9                          
    0:01:42    4900.8      4.09     213.8       0.9                          
    0:01:42    4902.9      4.09     208.3       0.0                          
    0:01:42    4902.9      4.09     208.3       0.0                          
    0:01:42    4902.9      4.09     208.3       0.0                          
    0:01:42    4902.9      4.09     208.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42    4902.9      4.09     208.3       0.0                          
    0:01:44    4904.2      4.07     207.8       0.0 I2/SIG_in_reg[24]/D      
    0:01:45    4907.2      4.06     207.7       0.0 I2/SIG_in_reg[24]/D      
    0:01:46    4906.9      4.06     207.6       0.0 I2/SIG_in_reg[24]/D      
    0:01:47    4909.0      4.04     207.2       0.0 I2/SIG_in_reg[24]/D      
    0:01:49    4911.2      4.04     207.2       0.0 I2/SIG_in_reg[20]/D      
    0:01:50    4909.8      4.03     207.1       0.0 I2/SIG_in_reg[24]/D      
    0:01:52    4914.3      4.00     206.4       0.0 I2/SIG_in_reg[24]/D      
    0:01:54    4917.8      4.00     206.4       0.0 I2/SIG_in_reg[24]/D      
    0:01:56    4918.3      3.99     206.2       0.0 I2/SIG_in_reg[24]/D      
    0:01:57    4918.1      3.99     206.0       0.0 I2/SIG_in_reg[20]/D      
    0:01:59    4918.1      3.97     205.6       0.0 I2/SIG_in_reg[20]/D      
    0:02:01    4917.5      3.97     205.6       0.0 I2/SIG_in_reg[20]/D      
    0:02:02    4919.4      3.96     205.6       0.0 I2/SIG_in_reg[20]/D      
    0:02:04    4919.4      3.96     205.5       0.0 I2/SIG_in_reg[20]/D      
    0:02:06    4919.7      3.96     205.5       0.0 I2/SIG_in_reg[20]/D      
    0:02:08    4920.2      3.96     205.5       0.0 I2/SIG_in_reg[20]/D      
    0:02:11    4920.2      3.95     205.5       0.0 I2/SIG_in_reg[20]/D      
    0:02:12    4920.2      3.95     205.4       0.0 I2/SIG_in_reg[20]/D      
    0:02:13    4923.4      3.95     205.4       0.0 I2/SIG_in_reg[20]/D      
    0:02:15    4923.4      3.95     205.4       0.0 I2/SIG_in_reg[20]/D      
    0:02:17    4924.2      3.95     205.3       0.0 I2/SIG_in_reg[20]/D      
    0:02:18    4924.2      3.94     205.3       0.0 I2/SIG_in_reg[20]/D      
    0:02:20    4926.1      3.94     205.3       0.0 I2/SIG_in_reg[20]/D      
    0:02:22    4926.1      3.94     205.3       0.0 I2/SIG_in_reg[27]/D      
    0:02:23    4927.6      3.94     205.2       0.0 I2/SIG_in_reg[20]/D      
    0:02:24    4929.5      3.94     205.2       0.0 I2/SIG_in_reg[27]/D      
    0:02:26    4929.5      3.94     205.2       0.0 I2/SIG_in_reg[20]/D      
    0:02:28    4929.5      3.94     205.2       0.0 I2/SIG_in_reg[20]/D      
    0:02:29    4929.5      3.93     205.1       0.0 I2/SIG_in_reg[20]/D      
    0:02:30    4930.6      3.93     205.1       0.0 I2/SIG_in_reg[27]/D      
    0:02:31    4930.6      3.93     205.1       0.0 I2/SIG_in_reg[27]/D      
    0:02:33    4931.9      3.92     205.1       0.0 I2/SIG_in_reg[20]/D      
    0:02:34    4931.6      3.92     205.0       0.0 I2/SIG_in_reg[20]/D      
    0:02:36    4932.7      3.92     205.0       0.0 I2/SIG_in_reg[20]/D      
    0:02:37    4934.0      3.92     205.0       0.0 I2/SIG_in_reg[24]/D      
    0:02:38    4934.8      3.92     205.0       0.0 I2/SIG_in_reg[21]/D      
    0:02:41    4935.6      3.92     204.9       0.0 I2/SIG_in_reg[27]/D      
    0:02:42    4939.6      3.91     205.0       0.0 I2/SIG_in_reg[27]/D      
    0:02:44    4939.9      3.91     205.0       0.0 I2/SIG_in_reg[24]/D      
    0:02:46    4941.7      3.91     205.0       0.0 I2/SIG_in_reg[24]/D      
    0:02:52    4942.0      3.91     205.0       0.0                          
    0:02:56    4936.7      3.91     208.8       0.7                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:56    4936.7      3.91     208.8       0.7                          
    0:02:58    4938.8      3.91     204.9       0.0 I2/SIG_in_reg[24]/D      
    0:02:59    4941.2      3.90     204.9       0.0 I2/SIG_in_reg[24]/D      
    0:03:01    4941.2      3.90     204.9       0.0 I2/SIG_in_reg[17]/D      
    0:03:02    4940.9      3.90     204.9       0.0 I2/SIG_in_reg[24]/D      
    0:03:03    4942.8      3.90     204.9       0.0 I2/SIG_in_reg[24]/D      
    0:03:05    4942.8      3.90     204.8       0.0 I2/SIG_in_reg[24]/D      
    0:03:08    4942.8      3.90     204.8       0.0 I2/SIG_in_reg[24]/D      
    0:03:11    4943.9      3.90     204.8       0.0                          
    0:03:12    4943.1      3.90     204.8       0.0                          
    0:03:13    4943.1      3.90     204.8       0.0                          
    0:03:14    4943.3      3.90     204.8       0.0                          
    0:03:15    4943.6      3.90     204.7       0.0                          
    0:03:16    4943.6      3.90     204.7       0.0                          
    0:03:17    4944.1      3.90     204.7       0.0                          
    0:03:19    4944.7      3.90     204.7       0.0                          
    0:03:19    4945.2      3.90     204.7       0.0                          
    0:03:20    4945.2      3.90     204.7       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:20    4945.2      3.90     204.7       0.0                          
    0:03:20    4945.2      3.90     204.7       0.0                          
    0:03:22    4927.9      3.90     204.6       0.0                          
    0:03:23    4918.6      3.90     204.6       0.0                          
    0:03:23    4913.8      3.90     204.5       0.0                          
    0:03:23    4911.7      3.90     204.5       0.0                          
    0:03:23    4911.7      3.90     204.5       0.0                          
    0:03:23    4911.7      3.90     204.5       0.0                          
    0:03:23    4909.0      3.90     204.5       0.0                          
    0:03:24    4908.0      3.90     204.5       0.0                          
    0:03:24    4908.0      3.90     204.5       0.0                          
    0:03:24    4908.0      3.90     204.5       0.0                          
    0:03:24    4908.0      3.90     204.5       0.0                          
    0:03:24    4908.0      3.90     204.5       0.0                          
    0:03:24    4908.0      3.90     204.5       0.0                          
    0:03:26    4908.0      3.90     204.5       0.0 I2/SIG_in_reg[24]/D      
    0:03:27    4908.8      3.90     204.5       0.0 I2/SIG_in_reg[24]/D      
    0:03:29    4908.0      3.90     204.5       0.0                          
    0:03:33    4907.4      3.90     204.5       0.0                          
    0:03:34    4908.0      3.90     204.4       0.0                          
    0:03:35    4908.5      3.90     204.4       0.0                          
    0:03:36    4908.5      3.90     204.4       0.0                          
    0:03:39    4908.5      3.89     204.3       0.0                          
    0:03:41    4908.0      3.89     204.3       0.0                          
    0:03:43    4908.0      3.89     204.3       0.0 I2/SIG_in_reg[24]/D      
    0:03:47    4908.2      3.89     204.3       0.0 I2/SIG_in_reg[24]/D      
    0:03:50    4908.8      3.89     204.3       0.0 I2/SIG_in_reg[24]/D      
    0:03:55    4906.6      3.89     204.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Removing design 'FPmul'
Removing design 'FPmul_DW01_inc_0'
Removing design 'FPmul_DW02_mult_0'
Removing design 'FPmul_DW01_add_3'
Removing design 'FPmul_DW01_add_5'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 87 in file
		'../src/multiplier/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 99 in file
		'../src/multiplier/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Mapping 'FPmul_DW02_mult_0'
  Processing 'FPmul_DW01_add_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 318 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:20    4813.8      1.56     138.3      23.8                          
    0:01:22    4802.1      1.56     136.6      23.8                          
    0:01:22    4802.1      1.56     136.6      23.8                          
    0:01:23    4801.8      1.56     136.5      23.8                          
    0:01:23    4801.8      1.56     136.5      23.8                          
    0:01:32    4061.8      1.57     129.1       0.2                          
    0:01:35    4054.9      1.57     129.3       0.2                          
    0:01:36    4056.0      1.55     129.1       0.2                          
    0:01:36    4056.0      1.55     129.1       0.2                          
    0:01:36    4056.0      1.55     129.1       0.2                          
    0:01:36    4056.0      1.55     129.1       0.2                          
    0:01:37    4057.6      1.55     127.5       0.0                          
    0:01:37    4057.6      1.55     127.5       0.0                          
    0:01:37    4057.6      1.55     127.5       0.0                          
    0:01:37    4057.6      1.55     127.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37    4057.6      1.55     127.5       0.0                          
    0:01:38    4058.6      1.53     127.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:40    4059.7      1.50     126.5       0.0 I2/SIG_in_reg[8]/D       
    0:01:40    4065.3      1.50     126.2       0.0 I2/SIG_in_reg[27]/D      
    0:01:42    4067.9      1.49     126.2       0.0 I2/SIG_in_reg[27]/D      
    0:01:44    4069.8      1.48     125.9       0.0 I2/SIG_in_reg[27]/D      
    0:01:45    4071.7      1.48     125.9       0.0 I2/SIG_in_reg[27]/D      
    0:01:48    4076.7      1.48     125.7       0.0 I2/SIG_in_reg[27]/D      
    0:01:50    4077.8      1.47     125.7       0.0 I2/SIG_in_reg[27]/D      
    0:01:51    4082.8      1.47     125.6       0.0 I2/SIG_in_reg[27]/D      
    0:01:53    4085.0      1.46     125.4       0.0 I2/SIG_in_reg[27]/D      
    0:01:55    4089.7      1.46     125.3       0.0 I2/SIG_in_reg[27]/D      
    0:01:55    4091.3      1.45     125.3       0.0 I2/SIG_in_reg[27]/D      
    0:01:57    4096.1      1.45     125.2       0.0 I2/SIG_in_reg[27]/D      
    0:01:58    4100.1      1.45     125.1       0.0 I2/SIG_in_reg[27]/D      
    0:02:00    4103.0      1.44     125.1       0.0 I2/SIG_in_reg[27]/D      
    0:02:01    4104.6      1.44     125.1       0.0 I2/SIG_in_reg[27]/D      
    0:02:02    4106.8      1.44     125.0       0.0 I2/SIG_in_reg[27]/D      
    0:02:03    4108.9      1.44     124.9       0.0 I2/SIG_in_reg[27]/D      
    0:02:05    4112.9      1.43     124.8       0.0 I2/SIG_in_reg[27]/D      
    0:02:06    4115.6      1.43     124.7       0.0 I2/SIG_in_reg[23]/D      
    0:02:08    4120.9      1.42     124.6       0.0 I2/SIG_in_reg[26]/D      
    0:02:10    4120.9      1.42     124.6       0.0 I2/SIG_in_reg[12]/D      
    0:02:11    4124.3      1.42     124.5       0.0 I2/SIG_in_reg[12]/D      
    0:02:12    4125.4      1.42     124.5       0.0 I2/SIG_in_reg[12]/D      
    0:02:17    4125.4      1.42     124.5       0.0                          
    0:02:21    4124.9      1.42     124.5       0.0                          
    0:02:22    4125.9      1.42     124.5       0.0 I2/SIG_in_reg[12]/D      
    0:02:24    4125.1      1.42     124.5       0.0 I2/SIG_in_reg[26]/D      
    0:02:25    4128.9      1.42     124.5       0.0 I2/SIG_in_reg[12]/D      
    0:02:30    4128.9      1.42     124.5       0.0                          
    0:02:31    4129.4      1.42     124.5       0.0                          
    0:02:32    4130.2      1.42     124.5       0.0                          
    0:02:33    4129.6      1.42     124.5       0.0                          
    0:02:34    4131.0      1.42     124.5       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:34    4131.0      1.42     124.5       0.0                          
    0:02:34    4131.0      1.42     124.5       0.0                          
    0:02:36    4118.2      1.42     124.5       0.0                          
    0:02:36    4111.6      1.42     124.4       0.0                          
    0:02:37    4107.0      1.42     124.4       0.0                          
    0:02:37    4104.9      1.42     124.3       0.0                          
    0:02:37    4104.9      1.42     124.3       0.0                          
    0:02:37    4104.9      1.42     124.3       0.0                          
    0:02:37    4104.9      1.42     124.3       0.0                          
    0:02:37    4102.5      1.42     124.3       0.0                          
    0:02:37    4102.5      1.42     124.3       0.0                          
    0:02:37    4102.5      1.42     124.3       0.0                          
    0:02:38    4102.5      1.42     124.3       0.0                          
    0:02:38    4102.5      1.42     124.3       0.0                          
    0:02:38    4102.5      1.42     124.3       0.0                          
    0:02:39    4103.8      1.42     124.3       0.0 I2/SIG_in_reg[12]/D      
    0:02:40    4103.6      1.42     124.3       0.0 I2/SIG_in_reg[26]/D      
    0:02:41    4103.6      1.41     124.3       0.0 I2/SIG_in_reg[12]/D      
    0:02:46    4103.3      1.41     124.3       0.0                          
    0:02:47    4103.3      1.41     124.3       0.0                          
    0:02:51    4104.9      1.41     124.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

Thank you...
