#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  9 09:15:28 2022
# Process ID: 17484
# Current directory: C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.runs/synth_1
# Command line: vivado.exe -log Game.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Game.tcl
# Log file: C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.runs/synth_1/Game.vds
# Journal file: C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Game.tcl -notrace
Command: synth_design -top Game -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 809.949 ; gain = 178.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Game' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:3]
INFO: [Synth 8-6157] synthesizing module 'Random_Number_Gen' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Random_Number_Gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'RisingEdge' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:4]
	Parameter zero bound to: 2'b00 
	Parameter edg bound to: 2'b01 
	Parameter one bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'RisingEdge' (1#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:4]
INFO: [Synth 8-6157] synthesizing module 'Random_Number_Generator_FMSD' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Random_Number_Gen.v:14]
	Parameter Start bound to: 2'b00 
	Parameter Seed bound to: 2'b01 
	Parameter LFSR bound to: 2'b10 
	Parameter Ready bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Random_Number_Gen.v:70]
WARNING: [Synth 8-6014] Unused sequential element seed_reg was removed.  [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Random_Number_Gen.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Random_Number_Generator_FMSD' (2#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Random_Number_Gen.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Random_Number_Gen' (3#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Random_Number_Gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClkSignal1Hz' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ClkSignal1Hz' (4#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClkSignalSlow' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:55]
INFO: [Synth 8-6155] done synthesizing module 'ClkSignalSlow' (5#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:55]
INFO: [Synth 8-6157] synthesizing module 'ClkSignal2Hz' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ClkSignal2Hz' (6#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:29]
INFO: [Synth 8-6157] synthesizing module 'ClkSignal400Hz' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:82]
INFO: [Synth 8-6155] done synthesizing module 'ClkSignal400Hz' (7#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Clocks.v:82]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'LoadCheck' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Timer.v:14]
INFO: [Synth 8-6155] done synthesizing module 'LoadCheck' (8#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Timer.v:14]
INFO: [Synth 8-6157] synthesizing module 'DigitalClock' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:3]
INFO: [Synth 8-6157] synthesizing module 'timecounter' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:15]
WARNING: [Synth 8-5788] Register Count_reg in module timecounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:25]
WARNING: [Synth 8-5788] Register OutClock_reg in module timecounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:34]
INFO: [Synth 8-6155] done synthesizing module 'timecounter' (9#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:15]
WARNING: [Synth 8-7023] instance 'nolabel_line11' of module 'timecounter' has 6 connections declared, but only 5 given [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:11]
INFO: [Synth 8-6155] done synthesizing module 'DigitalClock' (10#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:3]
INFO: [Synth 8-6157] synthesizing module 'AlarmHandler' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Alarm.v:3]
WARNING: [Synth 8-6014] Unused sequential element active_reg was removed.  [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Alarm.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AlarmHandler' (11#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Alarm.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (12#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'SevenSegOutputHandler' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Handlers.v:4]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:82]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (13#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:82]
INFO: [Synth 8-6157] synthesizing module 'decoder3to8' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:60]
INFO: [Synth 8-6155] done synthesizing module 'decoder3to8' (14#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:54]
INFO: [Synth 8-6157] synthesizing module 'Bin2Displays' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:45]
INFO: [Synth 8-6157] synthesizing module 'SevenSegController' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:46]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegController' (15#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'X' does not match port width (6) of module 'SevenSegController' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'X' does not match port width (6) of module 'SevenSegController' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Bin2Displays' (16#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:45]
INFO: [Synth 8-6157] synthesizing module 'Mux8' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:62]
INFO: [Synth 8-6155] done synthesizing module 'Mux8' (17#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:62]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegOutputHandler' (18#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Handlers.v:4]
INFO: [Synth 8-6157] synthesizing module 'Decoder_2_4' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:92]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_2_4' (19#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:92]
INFO: [Synth 8-6157] synthesizing module 'Game1' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Games.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Game1' (20#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Games.v:3]
INFO: [Synth 8-6157] synthesizing module 'Game2' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Games.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Game2' (21#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Games.v:52]
WARNING: [Synth 8-689] width (6) of port connection 'Random' does not match port width (4) of module 'Game2' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:53]
INFO: [Synth 8-6157] synthesizing module 'Game3' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:65]
INFO: [Synth 8-6157] synthesizing module 'BCDCounter' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:79]
INFO: [Synth 8-6155] done synthesizing module 'BCDCounter' (22#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:79]
INFO: [Synth 8-6157] synthesizing module 'MorsePlayer' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:47]
	Parameter clockFrequency bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MorseBinary' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MorseBinary' (23#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:3]
INFO: [Synth 8-6157] synthesizing module 'noteSelector' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:22]
	Parameter A2 bound to: 454545 - type: integer 
	Parameter A4 bound to: 113636 - type: integer 
	Parameter QUARTER bound to: 4 - type: integer 
	Parameter HALF bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'p' should be on the sensitivity list [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:26]
INFO: [Synth 8-6155] done synthesizing module 'noteSelector' (24#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:22]
WARNING: [Synth 8-5788] Register pause_reg in module MorsePlayer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:62]
INFO: [Synth 8-6155] done synthesizing module 'MorsePlayer' (25#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:47]
INFO: [Synth 8-6157] synthesizing module 'MorseWinHandler' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:91]
INFO: [Synth 8-6155] done synthesizing module 'MorseWinHandler' (26#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:91]
INFO: [Synth 8-6155] done synthesizing module 'Game3' (27#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:65]
INFO: [Synth 8-6157] synthesizing module 'Game_FSM' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:119]
	Parameter Start bound to: 3'b000 
	Parameter G1 bound to: 3'b001 
	Parameter G2 bound to: 3'b010 
	Parameter G3 bound to: 3'b011 
	Parameter GameOver bound to: 3'b100 
	Parameter GameWin bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Game_FSM' (28#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:119]
INFO: [Synth 8-6157] synthesizing module 'GameOverSongPlayer' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameOverSound.v:43]
	Parameter clockFrequency bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GameOverMusicSheet' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameOverSound.v:4]
	Parameter SIXTEENTH bound to: 1 - type: integer 
	Parameter EIGTH bound to: 2 - type: integer 
	Parameter QUARTER bound to: 4 - type: integer 
	Parameter HALF bound to: 8 - type: integer 
	Parameter ONE bound to: 16 - type: integer 
	Parameter A4 bound to: 113636 - type: integer 
	Parameter C4 bound to: 95557 - type: integer 
	Parameter D4 bound to: 85131 - type: integer 
	Parameter E4 bound to: 75844 - type: integer 
	Parameter F4 bound to: 71586 - type: integer 
	Parameter G4 bound to: 63776 - type: integer 
	Parameter C5 bound to: 47778 - type: integer 
	Parameter SP bound to: 1 - type: integer 
	Parameter F5 bound to: 71633 - type: integer 
	Parameter D5 bound to: 85178 - type: integer 
	Parameter B4 bound to: 101214 - type: integer 
	Parameter E5 bound to: 75872 - type: integer 
	Parameter A5 bound to: 56818 - type: integer 
	Parameter G5 bound to: 63775 - type: integer 
	Parameter Gb5 bound to: 60168 - type: integer 
	Parameter Gb4 bound to: 120481 - type: integer 
	Parameter A1 bound to: 909090 - type: integer 
	Parameter A2 bound to: 454545 - type: integer 
	Parameter B1 bound to: 809847 - type: integer 
	Parameter B2 bound to: 404956 - type: integer 
	Parameter C2 bound to: 764409 - type: integer 
	Parameter C3 bound to: 382233 - type: integer 
	Parameter D2 bound to: 681013 - type: integer 
	Parameter D3 bound to: 340529 - type: integer 
	Parameter E2 bound to: 606722 - type: integer 
	Parameter E3 bound to: 303379 - type: integer 
	Parameter Gb1 bound to: 963205 - type: integer 
	Parameter Gb2 bound to: 481556 - type: integer 
	Parameter A3 bound to: 227272 - type: integer 
	Parameter B3 bound to: 202461 - type: integer 
	Parameter Gb3 bound to: 240801 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GameOverMusicSheet' (29#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameOverSound.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GameOverSongPlayer' (30#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameOverSound.v:43]
INFO: [Synth 8-6157] synthesizing module 'GameWinSongPlayer' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameWinSong.v:47]
	Parameter clockFrequency bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GameWinMusicSheet' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameWinSong.v:4]
	Parameter SIXTEENTH bound to: 1 - type: integer 
	Parameter EIGTH bound to: 2 - type: integer 
	Parameter QUARTER bound to: 4 - type: integer 
	Parameter HALF bound to: 8 - type: integer 
	Parameter ONE bound to: 16 - type: integer 
	Parameter A4 bound to: 113636 - type: integer 
	Parameter C4 bound to: 95557 - type: integer 
	Parameter D4 bound to: 85131 - type: integer 
	Parameter E4 bound to: 75844 - type: integer 
	Parameter F4 bound to: 71586 - type: integer 
	Parameter G4 bound to: 63776 - type: integer 
	Parameter C5 bound to: 47778 - type: integer 
	Parameter SP bound to: 1 - type: integer 
	Parameter F5 bound to: 71633 - type: integer 
	Parameter D5 bound to: 85178 - type: integer 
	Parameter B4 bound to: 101214 - type: integer 
	Parameter E5 bound to: 75872 - type: integer 
	Parameter A5 bound to: 56818 - type: integer 
	Parameter G5 bound to: 63775 - type: integer 
	Parameter Gb5 bound to: 60168 - type: integer 
	Parameter Gb4 bound to: 120481 - type: integer 
	Parameter A1 bound to: 909090 - type: integer 
	Parameter A2 bound to: 454545 - type: integer 
	Parameter B1 bound to: 809847 - type: integer 
	Parameter B2 bound to: 404956 - type: integer 
	Parameter C2 bound to: 764409 - type: integer 
	Parameter C3 bound to: 382233 - type: integer 
	Parameter D2 bound to: 681013 - type: integer 
	Parameter D3 bound to: 340529 - type: integer 
	Parameter E2 bound to: 606722 - type: integer 
	Parameter E3 bound to: 303379 - type: integer 
	Parameter Gb1 bound to: 963205 - type: integer 
	Parameter Gb2 bound to: 481556 - type: integer 
	Parameter A3 bound to: 227272 - type: integer 
	Parameter B3 bound to: 202461 - type: integer 
	Parameter Gb3 bound to: 240801 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GameWinMusicSheet' (31#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameWinSong.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GameWinSongPlayer' (32#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameWinSong.v:47]
INFO: [Synth 8-6157] synthesizing module 'AudioHandler' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Handlers.v:25]
INFO: [Synth 8-6155] done synthesizing module 'AudioHandler' (33#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Handlers.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Game' (34#1) [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:3]
WARNING: [Synth 8-3331] design MorseWinHandler has unconnected port in[5]
WARNING: [Synth 8-3331] design noteSelector has unconnected port num[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 873.438 ; gain = 241.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 873.438 ; gain = 241.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 873.438 ; gain = 241.734
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/100t.xdc]
Finished Parsing XDC File [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 998.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.754 ; gain = 367.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.754 ; gain = 367.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 998.754 ; gain = 367.051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'RisingEdge'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'Random_Number_Generator_FMSD'
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/MorseCode.v:113]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'Game_FSM'
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameOverSound.v:91]
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "duration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/GameWinSong.v:95]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                     edg |                               01 |                               01
                     one |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'RisingEdge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                               00 |                               00
                    Seed |                               01 |                               01
                    LFSR |                               10 |                               10
                   Ready |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'Random_Number_Generator_FMSD'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/DigitalClock.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/CommonComponents.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                              000 |                              000
                      G1 |                              001 |                              001
                      G2 |                              010 |                              010
                      G3 |                              011 |                              011
                 GameWin |                              100 |                              101
                GameOver |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'Game_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'win_reg' [C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.srcs/sources_1/new/Game.v:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 998.754 ; gain = 367.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 53    
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RisingEdge 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module Random_Number_Generator_FMSD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module ClkSignal1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ClkSignalSlow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ClkSignal2Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ClkSignal400Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LoadCheck 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module timecounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AlarmHandler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module decoder3to8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module SevenSegController 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module Decoder_2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module Game1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Game2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BCDCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module noteSelector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module MorsePlayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module MorseWinHandler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Game_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module GameOverMusicSheet 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
Module GameOverSongPlayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module GameWinMusicSheet 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
Module GameWinSongPlayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module AudioHandler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP nolabel_line73/time13, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator nolabel_line73/time13 is absorbed into DSP nolabel_line73/time13.
DSP Report: operator nolabel_line73/time13 is absorbed into DSP nolabel_line73/time13.
DSP Report: Generating DSP time12, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator time12 is absorbed into DSP time12.
DSP Report: operator time12 is absorbed into DSP time12.
DSP Report: Generating DSP time12, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator time12 is absorbed into DSP time12.
DSP Report: operator time12 is absorbed into DSP time12.
WARNING: [Synth 8-3331] design Game3 has unconnected port in[5]
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[7]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[6]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[5]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[4]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[3]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[2]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[1]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line16/out_reg[0]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line49/out_reg[0]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line49/out_reg[1]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line49/out_reg[2]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line49/out_reg[3]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line49/out_reg[4]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line49/out_reg[5]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line49/out_reg[6]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line49/out_reg[0]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line49/out_reg[1]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line49/out_reg[2]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line49/out_reg[3]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line49/out_reg[4]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line49/out_reg[5]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line49/out_reg[6]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line50/out_reg[0]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line50/out_reg[1]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line50/out_reg[2]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line50/out_reg[3]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line50/out_reg[4]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line50/out_reg[5]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line18/nolabel_line50/out_reg[6]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line50/out_reg[0]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line50/out_reg[1]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line50/out_reg[2]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line50/out_reg[3]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line50/out_reg[4]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line50/out_reg[5]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (nolabel_line47/nolabel_line19/nolabel_line50/out_reg[6]) is unused and will be removed from module Game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 998.754 ; gain = 367.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MorsePlayer        | (A:0xf5e100)*B | 25     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GameOverSongPlayer | (A:0xf5e100)*B | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GameWinSongPlayer  | (A:0xf5e100)*B | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.090 ; gain = 388.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1080.988 ; gain = 449.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   128|
|3     |DSP48E1 |     3|
|4     |LUT1    |    16|
|5     |LUT2    |    54|
|6     |LUT3    |    81|
|7     |LUT4    |   204|
|8     |LUT5    |   116|
|9     |LUT6    |    77|
|10    |FDCE    |   110|
|11    |FDPE    |     4|
|12    |FDRE    |   267|
|13    |FDSE    |    14|
|14    |LD      |     1|
|15    |LDC     |     2|
|16    |IBUF    |    14|
|17    |OBUF    |    28|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |  1120|
|2     |  nolabel_line36     |Random_Number_Gen            |    45|
|3     |    nolabel_line10   |Random_Number_Generator_FMSD |    38|
|4     |    nolabel_line9    |RisingEdge                   |     7|
|5     |  nolabel_line39     |ClkSignal1Hz                 |    53|
|6     |  nolabel_line40     |ClkSignalSlow                |    52|
|7     |  nolabel_line41     |ClkSignal2Hz                 |    52|
|8     |  nolabel_line42     |ClkSignal400Hz               |    52|
|9     |  nolabel_line44     |Timer                        |    87|
|10    |    nolabel_line10   |AlarmHandler                 |     2|
|11    |    nolabel_line8    |LoadCheck                    |     4|
|12    |    nolabel_line9    |DigitalClock                 |    81|
|13    |      nolabel_line10 |timecounter                  |    44|
|14    |      nolabel_line11 |timecounter_0                |    37|
|15    |  nolabel_line47     |SevenSegOutputHandler        |    27|
|16    |    nolabel_line15   |counter3bit                  |    27|
|17    |  nolabel_line52     |Game1                        |    30|
|18    |  nolabel_line53     |Game2                        |    58|
|19    |  nolabel_line54     |Game3                        |   259|
|20    |    nolabel_line72   |BCDCounter                   |    13|
|21    |    nolabel_line73   |MorsePlayer                  |   244|
|22    |    nolabel_line74   |MorseWinHandler              |     2|
|23    |  nolabel_line56     |Game_FSM                     |    20|
|24    |  nolabel_line59     |GameOverSongPlayer           |   171|
|25    |  nolabel_line60     |GameWinSongPlayer            |   171|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1082.055 ; gain = 450.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1082.055 ; gain = 325.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1082.055 ; gain = 450.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1097.859 ; gain = 745.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.859 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vking/Desktop/Verilog-Final-Project/Bomb_Diffusal/Bomb_Diffusal.runs/synth_1/Game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Game_utilization_synth.rpt -pb Game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  9 09:16:31 2022...
