<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no" />
        <meta name="description" content="" />
        <meta name="author" content="" />
        <title>Resume - Start Bootstrap Theme</title>
        <link rel="icon" type="image/x-icon" href="assets/img/web_icon" />
        <!-- Font Awesome icons (free version)-->
        <script src="https://use.fontawesome.com/releases/v6.3.0/js/all.js" crossorigin="anonymous"></script>
        <!-- Google fonts-->
        <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet" type="text/css" />
        <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet" type="text/css" />
        <!-- Core theme CSS (includes Bootstrap)-->
        <link href="css/styles.css" rel="stylesheet" />
    </head>
    <body id="page-top">
        <!-- Navigation-->
        <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
            <a class="navbar-brand js-scroll-trigger" href="#page-top">
                <span class="d-block d-lg-none">Vishnu P S</span>
                <span class="d-none d-lg-block"><img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="assets/img/profile.jpg" alt="..." /></span>
            </a>
            <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarResponsive" aria-controls="navbarResponsive" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navbarResponsive">
                <ul class="navbar-nav">
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#about">About</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#experience1">Industry Experience</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#experience2">Research Experience</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#experience3">Academic Experience</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#education">Education</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#skills">Skills</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#projects">Projects</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#publications">Publications</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#Achievements">Achievements</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#positions">Positions of Responsibility</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#interests">Interests</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#gallery">Gallery</a></li>
                </ul>
            </div>
        </nav>
        <!-- Page Content-->
        <div class="container-fluid p-0 settheback">
            <!-- About-->
            <section class="resume-section" id="about">
                <div class="resume-section-content">
                    <h1 class="mb-0">
                        Vishnu
                        <span class="text-primary">P S</span>
                    </h1>
                    <div class="subheading mb-5">
                        Palakkad, Kerala, India· (+91) 956 2299 706 ·
                        <a href="mailto:name@email.com">psvishnu1@gmail.com</a>
                    </div>
                    <p class="lead mb-5">I am an MS Research Scholar at IIT Palakkad, specializing in high-speed hardware architectures for linear algebra applications. My expertise includes digital VLSI design, MATLAB, Python, and hardware-software co-design for FPGA and ASICs. I am actively seeking PhD opportunities to advance my research and technical skills.</p>
                    <div class="social-icons">
                        <a class="social-icon" href="https://www.linkedin.com/in/vishnu-ps-21aa0613b/"><i class="fab fa-linkedin-in"></i></a>
                        <a class="social-icon" href="https://github.com/psvishnu1/"><i class="fab fa-github"></i></a>
                        <a class="social-icon" href="https://iitpkd.ac.in/people/122213003/">
                            <img class="institute-logo" src="assets/img/IIT.jpeg" alt="IIT Palakkad" />
                        </a>                        
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Experience-->
            <section class="resume-section" id="experience1">
                <div class="resume-section-content">
                    <h2 class="mb-5">Industry Experience</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Test Engineer</h3>
                            <div class="subheading mb-3">Broadcom Inc.</div>
                            <p>Designed and implemented testing strategies for BT/WiFi combo chipsets across Android, Mac, Linux, and Windows platforms, with contributions to test automation using Python and Perl.
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">December 2019 - March 2021</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Experience-->
            <section class="resume-section" id="experience2">
                <div class="resume-section-content">
                    <h2 class="mb-5">Research Experience</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Junior Research Fellow</h3>
                            <div class="subheading mb-3">Indian Institute of Technology Palakkad</div>
                            <p>Developing VLSI architectures for complete through-wall human sensing systems on FPGA and ASIC.
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">June 2024 - Present</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Research Assistant</h3>
                            <div class="subheading mb-3">Indian Institute of Technology Palakkad</div>
                            <p>Created dataset for developing through-wall human sensing system and implemented UWB radar-based human respiration estimation system in MATLAB
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">December 2019 - March 2021</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Experience-->
            <section class="resume-section" id="experience3">
                <div class="resume-section-content">
                    <h2 class="mb-5">Academic Experience</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Teaching Assistant</h3>
                            <div class="subheading mb-2">EE1110 Electrical Workshop (UG level), IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">January 2023 - June 2023</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Teaching Assistant</h3>
                            <div class="subheading mb-3">EE2070 Digital Systems (UG level), IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2023 - December 2023</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Teaching Assistant</h3>
                            <div class="subheading mb-3">EE5123 VLSI Design (PG level), IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">January 2024 - June 2024</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Teaching Assistant</h3>
                            <div class="subheading mb-3">EE5516 VLSI Architectures for Signal Processing and Machine Learning
                                (PG level), IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2024 - December 2024</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Workshop Instructor</h3>
                            <div class="subheading mb-3">Conducted 2-day workshop on ASIC design using Cadence tools, at SNS College of Technology, Coimbatore, India</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">February 2024</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Workshop Instructor</h3>
                            <div class="subheading mb-3">Conducted 5-day workshop on RTL coding and EDA tools for VLSI design, in association with C2S Initiative, at IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">June 2024</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Workshop Instructor</h3>
                            <div class="subheading mb-3">Conducted 1-day VLSI Design workshop, in association with Petrichor’23, the Annual tech fest of IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">September 2024</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Education-->
            <section class="resume-section" id="education">
                <div class="resume-section-content">
                    <h2 class="mb-5">Education</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Indian Institute of Technology, Palakkad</h3>
                            <div class="subheading mb-3">Master of Science (By Research)</div>
                            <div>VLSI for Signal Processing</div>
                            <p>GPA: 9.62/10</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2022 - May 2025</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Govt. Model Engineering College, Thrikkakara</h3>
                            <div class="subheading mb-3">Bachelor of Technology</div>
                            <div>Electronics and Communication</div>
                            <p>GPA: 8.32/10</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2015 - July 2019</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Skills-->
            <section class="resume-section" id="skills">
                <div class="resume-section-content">
                    <h2 class="mb-5">Skills</h2>
                    <div class="subheading mb-3">Programming Languages & Tools</div>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Verilog
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            SystemVerilog
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Python
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            MATLAB
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            C
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            C++
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Bash
                        </li>
                    </ul>
                    <div class="subheading mb-3">EDA Tools</div>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Cadence Incisive
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Cadence Genus
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Cadence Innovus
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Synopsys VCS
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Synopsys DC
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Synopsys ICC
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Xilinx Vivado
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Xilinx Vivado HLS
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Xilinx Vitis
                        </li>
                    </ul>
                    <div class="subheading mb-3">Hardware</div>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Low Power Design
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Physical Design
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Clock Domain Crossing
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            SoC Design
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Pynq
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Ultrascale+
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            Bluetooth Architecture
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>
                            RaspberryPi
                        </li>
                    </ul>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Interests-->
            <section class="resume-section" id="interests">
                <div class="resume-section-content">
                    <h2 class="mb-5">Interests</h2>
                    <p>Apart from my engineering pursuits, I have a strong passion for music and sports. Trained in Indian classical music, I have participated in state-level arts competitions and am currently an active member of the Vadya Music Club at IIT Palakkad. </p>
                    <p class="mb-0">In addition to music, I enjoy playing cricket and badminton, as well as cycling and swimming, which help me maintain a healthy and balanced lifestyle.</p>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Achievements-->
            <section class="resume-section" id="Achievements">
                <div class="resume-section-content">
                    <h2 class="mb-5">Achievements</h2>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-trophy text-warning"></i></span>
                            IEEE CASS Student Travel Grant Award
                            <p>For attending International Conference on Electronics, Circuits and Systems (ICECS), France, 2024. </p>
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-trophy text-warning"></i></span>
                            IELTS (Year: 2021)
                            <p> Overall Score: 7.5/9</p>
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-trophy text-warning"></i></span>
                            Graduate Aptitude Test in Engineering (GATE) (Year: 2021)
                            <p>Percentile: 94.54</p>
                        </li>
                    </ul>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Projects-->
            <section class="resume-section" id="projects">
                <div class="resume-section-content">
                    <h2 class="mb-5">Projects</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">VLSI architectures for real-time clutter removal</h3>
                            <div class="subheading mb-3">Indian Institute of Technology Palakkad</div>
                            <p>Design and development of the VLSI architectures for real-time clutter removal, for application in human detection systems, utilizing FPGA and UWB radar technology.
                            <p>Supervisor: Dr. Subrahmanyam Mula (Asst. Professor), Dr. M. Sabarimalai Manikandan (Assoc.Professor)</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2023 - Present</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Parameterized Matrix Inversion IP</h3>
                            <div class="subheading mb-3">Indian Institute of Technology Palakkad</div>
                            <p>Designed and developed a parameterized VLSI architecture for computing the inverse of square matrices and the pseudo-inverse of rectangular matrices, demonstrating significant improvements over software counterparts.</p>
                            <p>Supervisor: Dr. Subrahmanyam Mula (Asst. Professor)</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2023 - May 2024</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Floating-Point Matched Filtering Hardware</h3>
                            <div class="subheading mb-3">Indian Institute of Technology Palakkad</div>
                            <p>Designed and developed a low-latency FPGA system for high-accuracy matched filtering of real-time radar reflection data, specifically for applications in aircraft detection radars.</p>
                            <p>Supervisor: Dr. Subrahmanyam Mula (Asst. Professor), Dr. Swaroop Sahoo (Asst. Professor)</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">October 2023 - Present</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">FSM State Table to Gate-Level Circuit Converter</h3>
                            <div class="subheading mb-3">Govt. Model Engineering College Thrikkakara</div>
                            <p>Designed and developed a Python-based GUI application to convert FSM state tables into corresponding gate-level circuits</p>
                            <p>Supervisor: Dr. Rajesh Mohan R (Assoc. Professor)</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2018 - May 2019</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- publications-->
            <section class="resume-section" id="publications">
                <div class="resume-section-content">
                    <h2 class="mb-5">Positions of Responsibility</h2>
                     <ol class="mb-0" style="font-size: 1.5em;">
                        <li style="margin-bottom: 10px;">Research Council member - IIT Palakkad
                        <p>Mar 2023 - Mar 2024</p>
                        </li>
                        <li style="margin-bottom: 10px;">S. A. George, L. M. George, Vishnu P S, and S. Mula, "An Area-Efficient VLSI Architecture for Parallel Jacobi-based Eigenvalue Decomposition with Inherent Eigenvalue Sorting," in IEEE International Symposium on Circuits and Systems (ISCAS), 2025, London, UK (Submitted, Under review)</li>
                        <li style="margin-bottom: 10px;">Vishnu P S, J. Francis, and S. Mula, "A hardware-efficient QR algorithm for eigenvalue decomposition of symmetric matrices", in IEEE Trans. Circuits Syst. II, Exp. Briefs (Submitted, Under review)</li>
                        <li style="margin-bottom: 10px;">Vishnu P S, S. Mula, and M. S. Manikandan, "A comparison of SVD, PCA, and ICA for clutter removal in through-wall imaging." - (Manuscript under preparation)</li>
                        <li style="margin-bottom: 10px;">Vishnu P S, S. Mula, and M. S. Manikandan, "Low-latency FPGA system for real-time through-wall target distance estimation" - (Manuscript under preparation)</li>
                    </ol>
                </div>
            </section>
            <hr class="m-0" />
            <!-- positions-->
            <section class="resume-section" id="positions">
                <div class="resume-section-content">
                    <h2 class="mb-5">Positions of Responsibility</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Research Council member</h3>
                            <div class="subheading mb-3">IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">March 2023 - March 2024</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Research Scholar’s Day Program Convenor</h3>
                            <div class="subheading mb-3">IIT Palakkad</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">March 2023 - March 2024</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Core team member</h3>
                            <div class="subheading mb-3">Mixed Signals Club, MEC Thrikkakara</div>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2018 - March 2019</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- gallery-->
            <section class="resume-section" id="gallery">
                <div class="resume-section-content">
                    <h2>Gallery</h2>
                    <div class="gallery">
                        <img src="assets/gallery/icecs.jpeg" alt="Photo 1" class="gallery-item">
                        <img src="assets/gallery/icecs2.jpeg" alt="Photo 1" class="gallery-item">
                        <img src="assets/gallery/bob.jpeg" alt="Photo 1" class="gallery-item">
                    </div>
                </div>                
            </section>
        </div>
        <!-- Bootstrap core JS-->
        <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/js/bootstrap.bundle.min.js"></script>
        <!-- Core theme JS-->
        <script src="js/scripts.js"></script>
    </body>
</html>
