<faster>
	<architecture>

		<system id="fpga_0" friendly_name="fpga_0" device="XC5VLX30T-FF665">

		<ipCore id="xps_mailbox_0" type="IP" name="xps_mailbox_0" class="xps_mailbox">
			<addrs>
				<addr id="SPLB0" base="0x81e00000" high="0x81e0ffff" />
				<addr id="SPLB1" base="0x82000000" high="0x8200ffff" />
			</addrs>
			<interface>
			</interface>
		</ipCore>

		<ipCore id="proc_sys_reset_0" type="IP" name="proc_sys_reset_0" class="proc_sys_reset">
			<interface>
			</interface>
		</ipCore>

		<processingElement id="microblaze_1" type="MICROBLAZE" name="microblaze_1" class="microblaze">
			<interface>
			</interface>
		</processingElement>

		<processingElement id="microblaze_0" type="MICROBLAZE" name="microblaze_0" class="microblaze">
			<interface>
			</interface>
		</processingElement>

		<ipCore id="mdm_0" type="IP" name="mdm_0" class="mdm">
			<addrs>
				<addr id="mdm_0" base="0x84400000" high="0x8440ffff" />
			</addrs>
				<interface>
				</interface>
		</ipCore>

		<communication id="mb_plb_1" type="BUS_PLB" name="mb_plb_1" class="plb_V46">
			<interface>
			</interface>
		</communication>

		<communication id="mb_plb" type="BUS_PLB" name="mb_plb" class="plb_V46">
			<interface>
			</interface>
		</communication>

		<memory id="lmb_bram_1" type="BRAM" name="lmb_bram_1" class="bram_block">
			<interface>
			</interface>
		</memory>

		<memory id="lmb_bram" type="BRAM" name="lmb_bram" class="bram_block">
			<interface>
			</interface>
		</memory>

		<memory id="ilmb_cntlr_1" type="MEMORY_CONTROLLER" name="ilmb_cntlr_1" class="lmb_bram_if_cntlr">
			<addrs>
			<addr id="ilmb_cntlr_1" base="0x00000000" high="0x0000ffff" />
			</addrs>
			<interface>
			</interface>
		</memory>

		<memory id="ilmb_cntlr" type="MEMORY_CONTROLLER" name="ilmb_cntlr" class="lmb_bram_if_cntlr">
			<addrs>
			<addr id="ilmb_cntlr" base="0x00000000" high="0x0000ffff" />
			</addrs>
			<interface>
			</interface>
		</memory>

		<communication id="ilmb_1" type="BUS" name="ilmb_1" class="lmb_v10">
			<interface>
			</interface>
		</communication>

		<communication id="ilmb" type="BUS" name="ilmb" class="lmb_v10"> 
			<interface>
			</interface>
		</communication>

		<memory id="dlmb_cntlr_1" type="MEMORY_CONTROLLER" name="dlmb_cntlr_1" class="lmb_bram_if_cntlr">
			<addrs>
			<addr id="dlmb_cntlr_1" base="0x00000000" high="0x0000ffff" />
			</addrs>
			<interface>
			</interface>
		</memory>

		<memory id="dlmb_cntlr" type="MEMORY_CONTROLLER" name="dlmb_cntlr" class="lmb_bram_if_cntlr">
			<addrs>
			<addr id="dlmb_cntlr" base="0x00000000" high="0x0000ffff" />
			</addrs>
			<interface>
			</interface>
		</memory>

		<communication id="dlmb_1" type="BUS" name="dlmb_1" class="lmb_v10">
			<interface>
			</interface>
		</communication>

		<communication id="dlmb" type="BUS" name="dlmb" class="lmb_v10">
			<interface>
			</interface>
		</communication>

		<clock id="clock_generator_0" type="CLOCK_GENERATOR" name="clock_generator_0" class="clock_generator">
			<interface>
			</interface>
		</clock>

		<memory id="DDR2_SDRAM" type="TODEFINE" name="DDR2_SDRAM" class="mpmc">
			<addrs>
			<addr id="MPMC" base="0x90000000" high="0x9fffffff" />
			</addrs>
			<interface>
			</interface>
		</memory>
		
		<virtual>
		</virtual>
		</connection>			
		<processingElement id="ReconfArea" type="RECONFIGURABLE" name="ReconfArea"/>
		</system>
	</architecture>
</faster>
