Running: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISE/OExp13/OExp13/test_isim_beh.exe -prj D:/ISE/OExp13/OExp13/test_beh.prj work.test work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/OExp13/OExp13/StateReg.v" into library work
Analyzing Verilog file "D:/ISE/OExp13/OExp13/test.v" into library work
Analyzing Verilog file "d:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/ISE/OExp13/OExp13/test.v" Line 41: Port over is not connected to this instance
Completed static elaboration
Compiling module StateReg
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/ISE/OExp13/OExp13/test_isim_beh.exe
Fuse Memory Usage: 29296 KB
Fuse CPU Usage: 1356 ms
