{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721575214017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721575214017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 20:50:13 2024 " "Processing started: Sun Jul 21 20:50:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721575214017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1721575214017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off imu_data_acquisition -c imu_data_acquisition --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off imu_data_acquisition -c imu_data_acquisition --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1721575214017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1721575214269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1721575214269 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmitter.v(30) " "Verilog HDL information at transmitter.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "transmitter.v" "" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1721575221226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721575221227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1721575221227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imu_data_acquisition.v 1 1 " "Found 1 design units, including 1 entities, in source file imu_data_acquisition.v" { { "Info" "ISGN_ENTITY_NAME" "1 imu_data_acquisition " "Found entity 1: imu_data_acquisition" {  } { { "imu_data_acquisition.v" "" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/imu_data_acquisition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721575221228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1721575221228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter_tb " "Found entity 1: transmitter_tb" {  } { { "transmitter_tb.v" "" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721575221228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1721575221228 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(21) " "Verilog HDL Parameter Declaration warning at transmitter.v(21): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "transmitter.v" "" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1721575221229 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(22) " "Verilog HDL Parameter Declaration warning at transmitter.v(22): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "transmitter.v" "" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1721575221229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmitter_tb " "Elaborating entity \"transmitter_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1721575221249 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk_50m transmitter_tb.v(38) " "Verilog HDL warning at transmitter_tb.v(38): assignments to clk_50m create a combinational loop" {  } { { "transmitter_tb.v" "" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter_tb.v" 38 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1721575221249 "|transmitter_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:transmitter_instance " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:transmitter_instance\"" {  } { { "transmitter_tb.v" "transmitter_instance" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter_tb.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1721575221257 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50m " "Net \"clk_50m\" is missing source, defaulting to GND" {  } { { "transmitter_tb.v" "clk_50m" { Text "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/transmitter_tb.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721575221269 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721575221269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/output_files/imu_data_acquisition.map.smsg " "Generated suppressed messages file D:/GitHub_Projects/FPGA-Based-IMU-Sensor-Data-Acquisition-and-Display/output_files/imu_data_acquisition.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1721575221391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721575221400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 20:50:21 2024 " "Processing ended: Sun Jul 21 20:50:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721575221400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721575221400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721575221400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1721575221400 ""}
