T_1 F_1 ( void )\r\n{\r\nreturn F_2 ( V_1 + 4 ) ;\r\n}\r\nT_2 F_3 ( void )\r\n{\r\nif ( ! V_1 ) {\r\nF_4 ( 1 , L_1 ) ;\r\nreturn 0 ;\r\n}\r\nreturn ( F_1 () >> 8 ) & 0xff ;\r\n}\r\nT_1 F_5 ( void )\r\n{\r\nif ( V_2 )\r\nreturn F_2 ( V_2 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nvoid T_3 F_6 ( void )\r\n{\r\nT_1 V_3 , V_4 , V_5 ;\r\nint V_6 ;\r\nV_3 = F_1 () ;\r\nV_4 = ( V_3 >> 8 ) & 0xff ;\r\nV_5 = ( V_3 >> 16 ) & 0xf ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nV_6 = V_7 ;\r\nbreak;\r\ncase 2 :\r\nV_6 = V_8 ;\r\nbreak;\r\ncase 3 :\r\nif ( V_4 == V_9 && ( F_7 ( 18 ) ||\r\nF_7 ( 19 ) ) )\r\nV_6 = V_10 ;\r\nelse\r\nV_6 = V_11 ;\r\nbreak;\r\ncase 4 :\r\nV_6 = V_12 ;\r\nbreak;\r\ndefault:\r\nV_6 = V_13 ;\r\n}\r\nV_14 . V_15 = V_6 ;\r\nif ( V_4 == V_9 )\r\nV_14 . V_16 = F_8 ( V_17 ) ;\r\nelse\r\nV_14 . V_16 = F_9 ( V_17 ) ;\r\n}\r\nvoid T_3 F_10 ( void )\r\n{\r\nstruct V_18 * V_19 ;\r\nV_19 = F_11 ( NULL , V_20 ) ;\r\nV_1 = F_12 ( V_19 , 0 ) ;\r\nif ( ! V_1 ) {\r\nF_13 ( L_2 ,\r\nV_21 ) ;\r\nV_1 = F_14 ( V_21 , V_22 ) ;\r\n}\r\nV_2 = F_12 ( V_19 , 1 ) ;\r\nif ( ! V_2 )\r\nF_15 ( L_3 ) ;\r\n}
