Classic Timing Analyzer report for Ozy_Janus
Mon Aug 13 20:44:01 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'PCLK_12MHZ'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'PCLK_12MHZ'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Ignored Timing Assignments
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                           ; To                                                                                                                                                    ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.327 ns                         ; GPIO[23]                                                                                                                       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                               ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 15.697 ns                        ; DFS0~reg0                                                                                                                      ; DEBUG_LED0                                                                                                                                            ; CLK_12MHZ  ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 13.439 ns                        ; A2                                                                                                                             ; CLK_MCLK                                                                                                                                              ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 0.762 ns                         ; CDOUT                                                                                                                          ; Tx_q[0]                                                                                                                                               ; --         ; CLK_12MHZ  ; 0            ;
; Clock Setup: 'IFCLK'         ; 10.649 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Rx_register[1]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.766 ns ; 48.00 MHz ( period = 20.833 ns ) ; 141.50 MHz ( period = 7.067 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]                                                                   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]                                                                                               ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.523 ns ; 48.00 MHz ( period = 20.833 ns ) ; 232.02 MHz ( period = 4.310 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                                                ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 31.200 ns ; 12.50 MHz ( period = 80.000 ns ) ; 56.82 MHz ( period = 17.600 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 31.890 ns ; 12.29 MHz ( period = 81.380 ns ) ; 56.82 MHz ( period = 17.600 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]~reg0                                                                                                                                      ; IFCLK      ; IFCLK      ; 0            ;
; Clock Hold: 'PCLK_12MHZ'     ; 0.499 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                    ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.127 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                 ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                                ;                                                                                                                                                       ;            ;            ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_jic1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 10.649 ns                               ; None                                                ; Rx_register[1]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.956 ns                 ; 3.307 ns                ;
; 10.672 ns                               ; None                                                ; Rx_register[4]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.954 ns                 ; 3.282 ns                ;
; 10.693 ns                               ; None                                                ; Rx_register[11]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.975 ns                 ; 3.282 ns                ;
; 11.693 ns                               ; None                                                ; Rx_register[10]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.009 ns                 ; 2.316 ns                ;
; 11.694 ns                               ; None                                                ; Rx_register[8]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.008 ns                 ; 2.314 ns                ;
; 11.710 ns                               ; None                                                ; Rx_register[13]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.007 ns                 ; 2.297 ns                ;
; 11.737 ns                               ; None                                                ; Rx_register[2]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.003 ns                 ; 2.266 ns                ;
; 12.091 ns                               ; None                                                ; Rx_register[12]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.986 ns                 ; 1.895 ns                ;
; 12.095 ns                               ; None                                                ; Rx_register[14]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.999 ns                 ; 1.904 ns                ;
; 12.109 ns                               ; None                                                ; Rx_register[5]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.993 ns                 ; 1.884 ns                ;
; 12.487 ns                               ; None                                                ; Rx_register[15]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.958 ns                 ; 1.471 ns                ;
; 12.494 ns                               ; None                                                ; Rx_register[9]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.948 ns                 ; 1.454 ns                ;
; 12.508 ns                               ; None                                                ; Rx_register[6]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.977 ns                 ; 1.469 ns                ;
; 12.544 ns                               ; None                                                ; Rx_register[3]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.984 ns                 ; 1.440 ns                ;
; 12.570 ns                               ; None                                                ; Rx_register[7]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.967 ns                 ; 1.397 ns                ;
; 12.961 ns                               ; None                                                ; Rx_register[0]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.975 ns                 ; 1.014 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.589 ns                 ; 6.765 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.785 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.592 ns                 ; 6.499 ns                ;
; 14.093 ns                               ; 148.37 MHz ( period = 6.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.519 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.604 ns                 ; 6.401 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.624 ns                 ; 6.421 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.589 ns                 ; 6.385 ns                ;
; 14.204 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.405 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.591 ns                 ; 6.328 ns                ;
; 14.263 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 6.348 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.610 ns                 ; 6.338 ns                ;
; 14.272 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 6.358 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.589 ns                 ; 6.252 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.272 ns                ;
; 14.340 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.229 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.589 ns                 ; 6.239 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.259 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.592 ns                 ; 6.189 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.612 ns                 ; 6.209 ns                ;
; 14.426 ns                               ; 156.08 MHz ( period = 6.407 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.143 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.644 ns                 ; 6.164 ns                ;
; 14.480 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 6.184 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.589 ns                 ; 6.106 ns                ;
; 14.483 ns                               ; 157.48 MHz ( period = 6.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 6.126 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.643 ns                 ; 6.156 ns                ;
; 14.487 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.176 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.642 ns                 ; 6.152 ns                ;
; 14.490 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.172 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.652 ns                 ; 8.452 ns                ;
; 31.402 ns                               ; 58.15 MHz ( period = 17.196 ns )                    ; Rx_control_4[7]                                                                                                                ; register[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.741 ns                 ; 9.339 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.499 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.660 ns                 ; 8.161 ns                ;
; 31.630 ns                               ; 59.74 MHz ( period = 16.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 8.053 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.646 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 8.027 ns                ;
; 31.929 ns                               ; 61.95 MHz ( period = 16.142 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.691 ns                 ; 7.762 ns                ;
; 32.031 ns                               ; 62.74 MHz ( period = 15.938 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 5.442 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.704 ns                 ; 7.628 ns                ;
; 32.122 ns                               ; 63.47 MHz ( period = 15.756 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 5.351 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.665 ns                 ; 7.462 ns                ;
; 32.291 ns                               ; 64.86 MHz ( period = 15.418 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 5.182 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.345 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 7.356 ns                ;
; 32.365 ns                               ; 65.49 MHz ( period = 15.270 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.474 ns                 ; 5.109 ns                ;
; 32.374 ns                               ; 65.57 MHz ( period = 15.252 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 7.309 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.502 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.171 ns                ;
; 32.510 ns                               ; 66.76 MHz ( period = 14.980 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 7.217 ns                ;
; 32.514 ns                               ; 66.79 MHz ( period = 14.972 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 7.213 ns                ;
; 32.519 ns                               ; 66.84 MHz ( period = 14.962 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 4.954 ns                ;
; 32.536 ns                               ; 66.99 MHz ( period = 14.928 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.474 ns                 ; 4.938 ns                ;
; 32.596 ns                               ; 67.53 MHz ( period = 14.808 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 4.877 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.649 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.686 ns                 ; 7.037 ns                ;
; 32.673 ns                               ; 68.24 MHz ( period = 14.654 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.691 ns                 ; 7.018 ns                ;
; 32.676 ns                               ; 68.27 MHz ( period = 14.648 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.475 ns                 ; 4.799 ns                ;
; 32.681 ns                               ; 68.32 MHz ( period = 14.638 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 4.792 ns                ;
; 32.775 ns                               ; 69.20 MHz ( period = 14.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.732 ns                 ; 6.957 ns                ;
; 32.820 ns                               ; 69.64 MHz ( period = 14.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.704 ns                 ; 6.884 ns                ;
; 33.018 ns                               ; 71.61 MHz ( period = 13.964 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.473 ns                 ; 4.455 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.099 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.651 ns                 ; 6.552 ns                ;
; 33.106 ns                               ; 72.53 MHz ( period = 13.788 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.475 ns                 ; 4.369 ns                ;
; 33.135 ns                               ; 72.83 MHz ( period = 13.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00010                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.548 ns                ;
; 33.183 ns                               ; 73.35 MHz ( period = 13.634 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00100                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.500 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.224 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.711 ns                 ; 6.487 ns                ;
; 33.232 ns                               ; 73.88 MHz ( period = 13.536 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.474 ns                 ; 4.242 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.348 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 6.366 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.352 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.330 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.506 ns                 ; 4.086 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.506 ns                 ; 4.086 ns                ;
; 33.420 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.526 ns                 ; 4.106 ns                ;
; 33.433 ns                               ; 76.14 MHz ( period = 13.134 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.475 ns                 ; 4.042 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00010                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.691 ns                 ; 6.257 ns                ;
; 33.435 ns                               ; 76.16 MHz ( period = 13.130 ns )                    ; AK_reset~reg0                                                                                                                  ; AD_state[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.740 ns                 ; 7.305 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.511 ns                 ; 4.064 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.511 ns                 ; 4.064 ns                ;
; 33.447 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.531 ns                 ; 4.084 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.515 ns                 ; 4.034 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.515 ns                 ; 4.034 ns                ;
; 33.481 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.535 ns                 ; 4.054 ns                ;
; 33.482 ns                               ; 76.71 MHz ( period = 13.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00100                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.691 ns                 ; 6.209 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.505 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.200 ns                ;
; 33.519 ns                               ; 77.15 MHz ( period = 12.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.732 ns                 ; 6.213 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.527 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.650 ns                 ; 6.123 ns                ;
; 33.529 ns                               ; 77.27 MHz ( period = 12.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 6.153 ns                ;
; 33.581 ns                               ; 77.89 MHz ( period = 12.838 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00010                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.704 ns                 ; 6.123 ns                ;
; 33.608 ns                               ; 78.22 MHz ( period = 12.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; have_sync                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.075 ns                ;
; 33.616 ns                               ; 78.32 MHz ( period = 12.768 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00101                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.067 ns                ;
; 33.629 ns                               ; 78.48 MHz ( period = 12.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00100                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.704 ns                 ; 6.075 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.632 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.071 ns                ;
; 33.654 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.742 ns                 ; 6.088 ns                ;
; 33.657 ns                               ; 78.83 MHz ( period = 12.686 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 6.070 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                         ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 31.890 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.342 ns                 ; 8.452 ns                ;
; 32.092 ns                               ; 58.15 MHz ( period = 17.196 ns )                    ; Rx_control_4[7]                                                                                                                ; register[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.431 ns                 ; 9.339 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.189 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.350 ns                 ; 8.161 ns                ;
; 32.320 ns                               ; 59.74 MHz ( period = 16.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 8.053 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.336 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 8.027 ns                ;
; 32.619 ns                               ; 61.95 MHz ( period = 16.142 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.381 ns                 ; 7.762 ns                ;
; 32.721 ns                               ; 62.74 MHz ( period = 15.938 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 5.442 ns                ;
; 32.766 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.394 ns                 ; 7.628 ns                ;
; 32.812 ns                               ; 63.47 MHz ( period = 15.756 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 5.351 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.893 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.355 ns                 ; 7.462 ns                ;
; 32.981 ns                               ; 64.86 MHz ( period = 15.418 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 5.182 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.035 ns                               ; 65.32 MHz ( period = 15.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 7.356 ns                ;
; 33.055 ns                               ; 65.49 MHz ( period = 15.270 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.164 ns                 ; 5.109 ns                ;
; 33.064 ns                               ; 65.57 MHz ( period = 15.252 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 7.309 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.192 ns                               ; 66.68 MHz ( period = 14.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.171 ns                ;
; 33.200 ns                               ; 66.76 MHz ( period = 14.980 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 7.217 ns                ;
; 33.204 ns                               ; 66.79 MHz ( period = 14.972 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 7.213 ns                ;
; 33.209 ns                               ; 66.84 MHz ( period = 14.962 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 4.954 ns                ;
; 33.226 ns                               ; 66.99 MHz ( period = 14.928 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.164 ns                 ; 4.938 ns                ;
; 33.286 ns                               ; 67.53 MHz ( period = 14.808 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 4.877 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.339 ns                               ; 68.02 MHz ( period = 14.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.376 ns                 ; 7.037 ns                ;
; 33.363 ns                               ; 68.24 MHz ( period = 14.654 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.381 ns                 ; 7.018 ns                ;
; 33.366 ns                               ; 68.27 MHz ( period = 14.648 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.165 ns                 ; 4.799 ns                ;
; 33.371 ns                               ; 68.32 MHz ( period = 14.638 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 4.792 ns                ;
; 33.465 ns                               ; 69.20 MHz ( period = 14.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.422 ns                 ; 6.957 ns                ;
; 33.510 ns                               ; 69.64 MHz ( period = 14.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.394 ns                 ; 6.884 ns                ;
; 33.708 ns                               ; 71.61 MHz ( period = 13.964 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.163 ns                 ; 4.455 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.341 ns                 ; 6.552 ns                ;
; 33.796 ns                               ; 72.53 MHz ( period = 13.788 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.165 ns                 ; 4.369 ns                ;
; 33.825 ns                               ; 72.83 MHz ( period = 13.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00010                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.548 ns                ;
; 33.873 ns                               ; 73.35 MHz ( period = 13.634 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00100                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.500 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.914 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.401 ns                 ; 6.487 ns                ;
; 33.922 ns                               ; 73.88 MHz ( period = 13.536 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.164 ns                 ; 4.242 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.038 ns                               ; 75.17 MHz ( period = 13.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.404 ns                 ; 6.366 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.042 ns                               ; 75.21 MHz ( period = 13.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.330 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.196 ns                 ; 4.086 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.196 ns                 ; 4.086 ns                ;
; 34.110 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.216 ns                 ; 4.106 ns                ;
; 34.123 ns                               ; 76.14 MHz ( period = 13.134 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.165 ns                 ; 4.042 ns                ;
; 34.124 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00010                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.381 ns                 ; 6.257 ns                ;
; 34.125 ns                               ; 76.16 MHz ( period = 13.130 ns )                    ; AK_reset~reg0                                                                                                                  ; AD_state[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.430 ns                 ; 7.305 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.201 ns                 ; 4.064 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.201 ns                 ; 4.064 ns                ;
; 34.137 ns                               ; 76.30 MHz ( period = 13.106 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.221 ns                 ; 4.084 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.205 ns                 ; 4.034 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.205 ns                 ; 4.034 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; data_flag                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.225 ns                 ; 4.054 ns                ;
; 34.172 ns                               ; 76.71 MHz ( period = 13.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00100                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.381 ns                 ; 6.209 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.195 ns                               ; 76.98 MHz ( period = 12.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.200 ns                ;
; 34.209 ns                               ; 77.15 MHz ( period = 12.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.422 ns                 ; 6.213 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.217 ns                               ; 77.24 MHz ( period = 12.946 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.340 ns                 ; 6.123 ns                ;
; 34.219 ns                               ; 77.27 MHz ( period = 12.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 6.153 ns                ;
; 34.271 ns                               ; 77.89 MHz ( period = 12.838 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00010                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.394 ns                 ; 6.123 ns                ;
; 34.298 ns                               ; 78.22 MHz ( period = 12.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; have_sync                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.075 ns                ;
; 34.306 ns                               ; 78.32 MHz ( period = 12.768 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00101                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.067 ns                ;
; 34.319 ns                               ; 78.48 MHz ( period = 12.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00100                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.394 ns                 ; 6.075 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.322 ns                               ; 78.52 MHz ( period = 12.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.071 ns                ;
; 34.344 ns                               ; 78.79 MHz ( period = 12.692 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.432 ns                 ; 6.088 ns                ;
; 34.347 ns                               ; 78.83 MHz ( period = 12.686 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.417 ns                 ; 6.070 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                         ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.766 ns                               ; 141.50 MHz ( period = 7.067 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 7.152 ns                ;
; 13.771 ns                               ; 141.60 MHz ( period = 7.062 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 7.147 ns                ;
; 13.792 ns                               ; 142.03 MHz ( period = 7.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 7.126 ns                ;
; 13.826 ns                               ; 142.71 MHz ( period = 7.007 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 7.092 ns                ;
; 13.840 ns                               ; 143.00 MHz ( period = 6.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 7.078 ns                ;
; 13.894 ns                               ; 144.11 MHz ( period = 6.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 7.024 ns                ;
; 13.899 ns                               ; 144.22 MHz ( period = 6.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 7.019 ns                ;
; 13.920 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.998 ns                ;
; 13.951 ns                               ; 145.31 MHz ( period = 6.882 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.967 ns                ;
; 13.954 ns                               ; 145.37 MHz ( period = 6.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.964 ns                ;
; 13.956 ns                               ; 145.41 MHz ( period = 6.877 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.962 ns                ;
; 13.968 ns                               ; 145.67 MHz ( period = 6.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.950 ns                ;
; 13.977 ns                               ; 145.86 MHz ( period = 6.856 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.941 ns                ;
; 14.011 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.907 ns                ;
; 14.025 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.893 ns                ;
; 14.060 ns                               ; 147.65 MHz ( period = 6.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.858 ns                ;
; 14.065 ns                               ; 147.75 MHz ( period = 6.768 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.853 ns                ;
; 14.086 ns                               ; 148.21 MHz ( period = 6.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.832 ns                ;
; 14.120 ns                               ; 148.96 MHz ( period = 6.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.798 ns                ;
; 14.134 ns                               ; 149.28 MHz ( period = 6.699 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.784 ns                ;
; 14.170 ns                               ; 150.08 MHz ( period = 6.663 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.748 ns                ;
; 14.213 ns                               ; 151.06 MHz ( period = 6.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.705 ns                ;
; 14.218 ns                               ; 151.17 MHz ( period = 6.615 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.700 ns                ;
; 14.239 ns                               ; 151.65 MHz ( period = 6.594 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.679 ns                ;
; 14.273 ns                               ; 152.44 MHz ( period = 6.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.645 ns                ;
; 14.287 ns                               ; 152.77 MHz ( period = 6.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.631 ns                ;
; 14.292 ns                               ; 152.88 MHz ( period = 6.541 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.626 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.621 ns                ;
; 14.298 ns                               ; 153.02 MHz ( period = 6.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.620 ns                ;
; 14.318 ns                               ; 153.49 MHz ( period = 6.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.600 ns                ;
; 14.345 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.573 ns                ;
; 14.352 ns                               ; 154.30 MHz ( period = 6.481 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.566 ns                ;
; 14.355 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.563 ns                ;
; 14.366 ns                               ; 154.63 MHz ( period = 6.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.552 ns                ;
; 14.384 ns                               ; 155.06 MHz ( period = 6.449 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.534 ns                ;
; 14.389 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.529 ns                ;
; 14.410 ns                               ; 155.69 MHz ( period = 6.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.508 ns                ;
; 14.444 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.474 ns                ;
; 14.458 ns                               ; 156.86 MHz ( period = 6.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.460 ns                ;
; 14.464 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.454 ns                ;
; 14.473 ns                               ; 157.23 MHz ( period = 6.360 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.445 ns                ;
; 14.476 ns                               ; 157.31 MHz ( period = 6.357 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 6.441 ns                ;
; 14.527 ns                               ; 158.58 MHz ( period = 6.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 6.390 ns                ;
; 14.530 ns                               ; 158.65 MHz ( period = 6.303 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.388 ns                ;
; 14.558 ns                               ; 159.36 MHz ( period = 6.275 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.360 ns                ;
; 14.563 ns                               ; 159.49 MHz ( period = 6.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.355 ns                ;
; 14.584 ns                               ; 160.03 MHz ( period = 6.249 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.334 ns                ;
; 14.617 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.301 ns                ;
; 14.618 ns                               ; 160.90 MHz ( period = 6.215 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.300 ns                ;
; 14.632 ns                               ; 161.26 MHz ( period = 6.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.286 ns                ;
; 14.639 ns                               ; 161.45 MHz ( period = 6.194 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.279 ns                ;
; 14.696 ns                               ; 162.95 MHz ( period = 6.137 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.222 ns                ;
; 14.775 ns                               ; 165.07 MHz ( period = 6.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 6.142 ns                ;
; 14.788 ns                               ; 165.43 MHz ( period = 6.045 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.130 ns                ;
; 14.792 ns                               ; 165.54 MHz ( period = 6.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.126 ns                ;
; 14.871 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 6.047 ns                ;
; 14.962 ns                               ; 170.33 MHz ( period = 5.871 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.956 ns                ;
; 14.963 ns                               ; 170.36 MHz ( period = 5.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.955 ns                ;
; 15.002 ns                               ; 171.50 MHz ( period = 5.831 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.915 ns                ;
; 15.025 ns                               ; 172.18 MHz ( period = 5.808 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.892 ns                ;
; 15.032 ns                               ; 172.38 MHz ( period = 5.801 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.885 ns                ;
; 15.053 ns                               ; 173.01 MHz ( period = 5.780 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.864 ns                ;
; 15.076 ns                               ; 173.70 MHz ( period = 5.757 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.841 ns                ;
; 15.080 ns                               ; 173.82 MHz ( period = 5.753 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.837 ns                ;
; 15.083 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.834 ns                ;
; 15.101 ns                               ; 174.46 MHz ( period = 5.732 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.816 ns                ;
; 15.131 ns                               ; 175.38 MHz ( period = 5.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.786 ns                ;
; 15.137 ns                               ; 175.56 MHz ( period = 5.696 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.781 ns                ;
; 15.152 ns                               ; 176.03 MHz ( period = 5.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.765 ns                ;
; 15.277 ns                               ; 179.99 MHz ( period = 5.556 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.641 ns                ;
; 15.282 ns                               ; 180.15 MHz ( period = 5.551 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.636 ns                ;
; 15.301 ns                               ; 180.77 MHz ( period = 5.532 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.616 ns                ;
; 15.303 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.615 ns                ;
; 15.324 ns                               ; 181.52 MHz ( period = 5.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.593 ns                ;
; 15.331 ns                               ; 181.75 MHz ( period = 5.502 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.586 ns                ;
; 15.337 ns                               ; 181.95 MHz ( period = 5.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.581 ns                ;
; 15.351 ns                               ; 182.42 MHz ( period = 5.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.567 ns                ;
; 15.360 ns                               ; 182.72 MHz ( period = 5.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.557 ns                ;
; 15.379 ns                               ; 183.35 MHz ( period = 5.454 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.538 ns                ;
; 15.400 ns                               ; 184.06 MHz ( period = 5.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.517 ns                ;
; 15.432 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.485 ns                ;
; 15.483 ns                               ; 186.92 MHz ( period = 5.350 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.434 ns                ;
; 15.681 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.237 ns                ;
; 15.718 ns                               ; 195.50 MHz ( period = 5.115 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 4.857 ns                ;
; 15.731 ns                               ; 196.00 MHz ( period = 5.102 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.186 ns                ;
; 15.784 ns                               ; 198.06 MHz ( period = 5.049 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.226 ns                 ; 4.442 ns                ;
; 15.856 ns                               ; 200.92 MHz ( period = 4.977 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.918 ns                 ; 5.062 ns                ;
; 15.886 ns                               ; 202.14 MHz ( period = 4.947 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.031 ns                ;
; 15.909 ns                               ; 203.09 MHz ( period = 4.924 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.008 ns                ;
; 15.916 ns                               ; 203.38 MHz ( period = 4.917 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 5.001 ns                ;
; 15.964 ns                               ; 205.38 MHz ( period = 4.869 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 4.953 ns                ;
; 15.985 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 4.932 ns                ;
; 16.194 ns                               ; 215.56 MHz ( period = 4.639 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.375 ns                ;
; 16.244 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 4.331 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.313 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.313 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.313 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.313 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.313 ns                ;
; 16.265 ns                               ; 218.91 MHz ( period = 4.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.305 ns                ;
; 16.265 ns                               ; 218.91 MHz ( period = 4.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.305 ns                ;
; 16.265 ns                               ; 218.91 MHz ( period = 4.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.305 ns                ;
; 16.265 ns                               ; 218.91 MHz ( period = 4.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.305 ns                ;
; 16.265 ns                               ; 218.91 MHz ( period = 4.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.305 ns                ;
; 16.267 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 4.308 ns                ;
; 16.274 ns                               ; 219.35 MHz ( period = 4.559 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 4.301 ns                ;
; 16.316 ns                               ; 221.39 MHz ( period = 4.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.917 ns                 ; 4.601 ns                ;
; 16.322 ns                               ; 221.68 MHz ( period = 4.511 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.247 ns                ;
; 16.343 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 4.232 ns                ;
; 16.360 ns                               ; 223.56 MHz ( period = 4.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.209 ns                ;
; 16.374 ns                               ; 224.27 MHz ( period = 4.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 4.201 ns                ;
; 16.379 ns                               ; 224.52 MHz ( period = 4.454 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.190 ns                ;
; 16.393 ns                               ; 225.23 MHz ( period = 4.440 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.177 ns                ;
; 16.393 ns                               ; 225.23 MHz ( period = 4.440 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.177 ns                ;
; 16.393 ns                               ; 225.23 MHz ( period = 4.440 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.177 ns                ;
; 16.393 ns                               ; 225.23 MHz ( period = 4.440 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.177 ns                ;
; 16.393 ns                               ; 225.23 MHz ( period = 4.440 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.177 ns                ;
; 16.410 ns                               ; 226.09 MHz ( period = 4.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.160 ns                ;
; 16.410 ns                               ; 226.09 MHz ( period = 4.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.160 ns                ;
; 16.410 ns                               ; 226.09 MHz ( period = 4.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.160 ns                ;
; 16.410 ns                               ; 226.09 MHz ( period = 4.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.160 ns                ;
; 16.410 ns                               ; 226.09 MHz ( period = 4.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.160 ns                ;
; 16.450 ns                               ; 228.15 MHz ( period = 4.383 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.120 ns                ;
; 16.450 ns                               ; 228.15 MHz ( period = 4.383 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.120 ns                ;
; 16.450 ns                               ; 228.15 MHz ( period = 4.383 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.120 ns                ;
; 16.450 ns                               ; 228.15 MHz ( period = 4.383 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.120 ns                ;
; 16.450 ns                               ; 228.15 MHz ( period = 4.383 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.120 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.081 ns                ;
; 16.538 ns                               ; 232.83 MHz ( period = 4.295 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 4.037 ns                ;
; 16.545 ns                               ; 233.21 MHz ( period = 4.288 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.024 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.989 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.989 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.989 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.989 ns                ;
; 16.581 ns                               ; 235.18 MHz ( period = 4.252 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.989 ns                ;
; 16.654 ns                               ; 239.29 MHz ( period = 4.179 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.915 ns                ;
; 16.674 ns                               ; 240.44 MHz ( period = 4.159 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 3.901 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.860 ns                ;
; 16.720 ns                               ; 243.13 MHz ( period = 4.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.849 ns                ;
; 16.755 ns                               ; 245.22 MHz ( period = 4.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.815 ns                ;
; 16.755 ns                               ; 245.22 MHz ( period = 4.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.815 ns                ;
; 16.755 ns                               ; 245.22 MHz ( period = 4.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.815 ns                ;
; 16.755 ns                               ; 245.22 MHz ( period = 4.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.815 ns                ;
; 16.755 ns                               ; 245.22 MHz ( period = 4.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.815 ns                ;
; 16.791 ns                               ; 247.40 MHz ( period = 4.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.779 ns                ;
; 16.791 ns                               ; 247.40 MHz ( period = 4.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.779 ns                ;
; 16.791 ns                               ; 247.40 MHz ( period = 4.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.779 ns                ;
; 16.791 ns                               ; 247.40 MHz ( period = 4.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.779 ns                ;
; 16.791 ns                               ; 247.40 MHz ( period = 4.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.779 ns                ;
; 16.807 ns                               ; 248.39 MHz ( period = 4.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.762 ns                ;
; 16.837 ns                               ; 250.25 MHz ( period = 3.996 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.732 ns                ;
; 16.886 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.683 ns                ;
; 16.894 ns                               ; 253.87 MHz ( period = 3.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.675 ns                ;
; 16.900 ns                               ; 254.26 MHz ( period = 3.933 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 3.675 ns                ;
; 16.923 ns                               ; 255.75 MHz ( period = 3.910 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 3.652 ns                ;
; 16.930 ns                               ; 256.21 MHz ( period = 3.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 3.645 ns                ;
; 16.978 ns                               ; 259.40 MHz ( period = 3.855 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.591 ns                ;
; 16.999 ns                               ; 260.82 MHz ( period = 3.834 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 3.576 ns                ;
; 17.152 ns                               ; 271.67 MHz ( period = 3.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.417 ns                ;
; 17.169 ns                               ; 272.93 MHz ( period = 3.664 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.400 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.172 ns                               ; 273.15 MHz ( period = 3.661 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.397 ns                ;
; 17.206 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 3.369 ns                ;
; 17.213 ns                               ; 276.24 MHz ( period = 3.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.699 ns                ;
; 17.213 ns                               ; 276.24 MHz ( period = 3.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.699 ns                ;
; 17.221 ns                               ; 276.85 MHz ( period = 3.612 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.691 ns                ;
; 17.221 ns                               ; 276.85 MHz ( period = 3.612 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.691 ns                ;
; 17.227 ns                               ; 277.32 MHz ( period = 3.606 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.342 ns                ;
; 17.235 ns                               ; 277.93 MHz ( period = 3.598 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.334 ns                ;
; 17.316 ns                               ; 284.33 MHz ( period = 3.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.253 ns                ;
; 17.330 ns                               ; 285.47 MHz ( period = 3.503 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.575 ns                 ; 3.245 ns                ;
; 17.349 ns                               ; 287.03 MHz ( period = 3.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.563 ns                ;
; 17.349 ns                               ; 287.03 MHz ( period = 3.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.563 ns                ;
; 17.366 ns                               ; 288.43 MHz ( period = 3.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.546 ns                ;
; 17.366 ns                               ; 288.43 MHz ( period = 3.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.546 ns                ;
; 17.406 ns                               ; 291.80 MHz ( period = 3.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.506 ns                ;
; 17.406 ns                               ; 291.80 MHz ( period = 3.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.506 ns                ;
; 17.422 ns                               ; 293.17 MHz ( period = 3.411 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.147 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.375 ns                ;
; 17.537 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.375 ns                ;
; 17.555 ns                               ; 305.06 MHz ( period = 3.278 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.014 ns                ;
; 17.580 ns                               ; 307.41 MHz ( period = 3.253 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.989 ns                ;
; 17.633 ns                               ; 312.50 MHz ( period = 3.200 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.936 ns                ;
; 17.687 ns                               ; 317.86 MHz ( period = 3.146 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.882 ns                ;
; 17.711 ns                               ; 320.31 MHz ( period = 3.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.201 ns                ;
; 17.711 ns                               ; 320.31 MHz ( period = 3.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.201 ns                ;
; 17.720 ns                               ; 321.23 MHz ( period = 3.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.849 ns                ;
; 17.742 ns                               ; 323.52 MHz ( period = 3.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.827 ns                ;
; 17.747 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.165 ns                ;
; 17.747 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.165 ns                ;
; 17.764 ns                               ; 325.84 MHz ( period = 3.069 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.226 ns                 ; 2.462 ns                ;
; 17.775 ns                               ; 327.01 MHz ( period = 3.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.795 ns                ;
; 17.775 ns                               ; 327.01 MHz ( period = 3.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.795 ns                ;
; 17.775 ns                               ; 327.01 MHz ( period = 3.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.795 ns                ;
; 17.775 ns                               ; 327.01 MHz ( period = 3.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.795 ns                ;
; 17.775 ns                               ; 327.01 MHz ( period = 3.058 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.795 ns                ;
; 17.812 ns                               ; 331.02 MHz ( period = 3.021 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 2.756 ns                ;
; 17.863 ns                               ; 336.70 MHz ( period = 2.970 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 2.705 ns                ;
; 17.871 ns                               ; 337.61 MHz ( period = 2.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.698 ns                ;
; 17.917 ns                               ; 342.94 MHz ( period = 2.916 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.220 ns                 ; 2.303 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 16.523 ns ; 232.02 MHz ( period = 4.310 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 4.046 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.128 ns ; 269.91 MHz ( period = 3.705 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.441 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.300 ns ; 283.05 MHz ( period = 3.533 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.268 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 17.905 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.663 ns                ;
; 19.440 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.129 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                        ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                        ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                       ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                       ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                     ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                   ; debounce:de_PTT|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.735 ns                                ; debounce:de_dash|pb_history[0]                                                                                                  ; debounce:de_dash|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.742 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.744 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.748 ns                                ; TX_wait[7]                                                                                                                      ; TX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.756 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.759 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.768 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.776 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.783 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.785 ns                 ;
; 0.889 ns                                ; debounce:de_dot|pb_history[1]                                                                                                   ; debounce:de_dot|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.891 ns                 ;
; 0.891 ns                                ; debounce:de_dash|pb_history[1]                                                                                                  ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.897 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                   ; debounce:de_PTT|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.901 ns                                ; debounce:de_dot|pb_history[0]                                                                                                   ; debounce:de_dot|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.929 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.935 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[5]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.937 ns                 ;
; 0.936 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.938 ns                 ;
; 0.949 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[5]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.951 ns                 ;
; 0.971 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.973 ns                 ;
; 1.031 ns                                ; state_FX[2]                                                                                                                     ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.032 ns                 ;
; 1.033 ns                                ; state_FX[2]                                                                                                                     ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.034 ns                 ;
; 1.043 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.045 ns                 ;
; 1.056 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.056 ns                 ;
; 1.071 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.071 ns                 ;
; 1.077 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[6]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.077 ns                 ;
; 1.079 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[5]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.081 ns                 ;
; 1.089 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[11]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.091 ns                 ;
; 1.090 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[7]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.090 ns                 ;
; 1.091 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.093 ns                 ;
; 1.094 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.096 ns                 ;
; 1.101 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.103 ns                 ;
; 1.101 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[10]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.103 ns                 ;
; 1.121 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[8]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.123 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                        ; debounce:de_PTT|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                        ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                       ; debounce:de_dash|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.152 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.154 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                        ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                        ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                       ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                        ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                        ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                       ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                        ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                        ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                       ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.166 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; debounce:de_dot|count[10]                                                                                                       ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[10]                                                                                                       ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[10]                                                                                                      ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                       ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                       ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                      ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                        ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                        ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                       ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                        ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                        ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                       ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                        ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                        ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                       ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                       ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                       ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                      ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                       ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                      ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.172 ns                                ; RX_wait[6]                                                                                                                      ; RX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; RX_wait[3]                                                                                                                      ; RX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[5]                                                                                                                      ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[2]                                                                                                                      ; TX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.179 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.182 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.184 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.189 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.204 ns                 ;
; 1.214 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; RX_wait[7]                                                                                                                      ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.216 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.216 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                        ; debounce:de_PTT|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                        ; debounce:de_dot|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                       ; debounce:de_dash|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                        ; debounce:de_PTT|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                        ; debounce:de_dot|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                       ; debounce:de_dash|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                       ; debounce:de_PTT|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                       ; debounce:de_dot|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                      ; debounce:de_dash|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                        ; debounce:de_PTT|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                        ; debounce:de_dot|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                       ; debounce:de_dash|count[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                       ; debounce:de_PTT|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                       ; debounce:de_dot|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                      ; debounce:de_dash|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                       ; debounce:de_PTT|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                      ; debounce:de_dash|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; TX_wait[6]                                                                                                                      ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[0]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; RX_wait[2]                                                                                                                      ; RX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; RX_wait[5]                                                                                                                      ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[4]                                                                                                                      ; RX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; TX_wait[4]                                                                                                                      ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; TX_wait[3]                                                                                                                      ; TX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[1]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.227 ns                 ;
; 1.228 ns                                ; TX_wait[1]                                                                                                                      ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.235 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.235 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[0]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.249 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[7]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.253 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.255 ns                 ;
; 1.255 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.258 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.260 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.261 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.261 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.263 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.265 ns                 ;
; 1.264 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.266 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.268 ns                 ;
; 1.266 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.268 ns                 ;
; 1.268 ns                                ; state_FX[1]                                                                                                                     ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.270 ns                 ;
; 1.269 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.271 ns                 ;
; 1.270 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.272 ns                 ;
; 1.279 ns                                ; state_FX[1]                                                                                                                     ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.281 ns                 ;
; 1.282 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.284 ns                 ;
; 1.340 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.342 ns                 ;
; 1.353 ns                                ; state_FX[3]                                                                                                                     ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.355 ns                 ;
; 1.380 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.473 ns                 ;
; 1.395 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.112 ns                   ; 1.507 ns                 ;
; 1.405 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.498 ns                 ;
; 1.405 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.498 ns                 ;
; 1.406 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.409 ns                 ;
; 1.415 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.508 ns                 ;
; 1.419 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[6]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.018 ns                   ; 1.437 ns                 ;
; 1.419 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[4]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.010 ns                   ; 1.429 ns                 ;
; 1.426 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[2]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.427 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.520 ns                 ;
; 1.428 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.521 ns                 ;
; 1.435 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.528 ns                 ;
; 1.447 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[9]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.450 ns                 ;
; 1.451 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[8]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.451 ns                 ;
; 1.456 ns                                ; SLWR~reg0                                                                                                                       ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.458 ns                 ;
; 1.458 ns                                ; state_FX[2]                                                                                                                     ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.459 ns                 ;
; 1.463 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.468 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.469 ns                 ;
; 1.470 ns                                ; debounce:de_dash|pb_history[3]                                                                                                  ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.470 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCstate.10                                                                                                                                             ; CCstate.10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; have_sync                                                                                                                                              ; have_sync                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                                        ; state_PWM.00010                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                                        ; state_PWM.01101                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                                        ; state_PWM.01011                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                                        ; state_PWM.01100                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.863 ns                                ; temp_Rx_control_4[0]                                                                                                                                   ; Rx_control_4[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.865 ns                 ;
; 0.867 ns                                ; temp_Rx_control_2[0]                                                                                                                                   ; Rx_control_2[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.867 ns                                ; temp_Rx_control_2[7]                                                                                                                                   ; Rx_control_2[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.871 ns                                ; temp_Rx_control_0[0]                                                                                                                                   ; Rx_control_0[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.873 ns                 ;
; 0.893 ns                                ; Rx_control_1[5]                                                                                                                                        ; frequency[29]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.570 ns                 ;
; 0.898 ns                                ; temp_Rx_control_0[2]                                                                                                                                   ; Rx_control_0[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.906 ns                                ; temp_Rx_control_0[3]                                                                                                                                   ; Rx_control_0[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.907 ns                                ; temp_Rx_control_0[5]                                                                                                                                   ; Rx_control_0[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.912 ns                                ; Rx_control_2[4]                                                                                                                                        ; frequency[20]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.695 ns                   ; 3.607 ns                 ;
; 0.920 ns                                ; Rx_control_1[4]                                                                                                                                        ; frequency[28]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.597 ns                 ;
; 0.921 ns                                ; Rx_control_2[3]                                                                                                                                        ; frequency[19]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.574 ns                 ;
; 0.924 ns                                ; Rx_control_2[5]                                                                                                                                        ; frequency[21]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.672 ns                   ; 3.596 ns                 ;
; 0.926 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[8]                                                        ; sync_Rx_used[8]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.131 ns                 ;
; 0.929 ns                                ; Rx_control_2[1]                                                                                                                                        ; frequency[17]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.606 ns                 ;
; 0.954 ns                                ; Rx_control_4[6]                                                                                                                                        ; frequency[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.645 ns                   ; 3.599 ns                 ;
; 0.974 ns                                ; Rx_control_4[0]                                                                                                                                        ; frequency[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.674 ns                   ; 3.648 ns                 ;
; 0.978 ns                                ; temp_Rx_control_2[5]                                                                                                                                   ; Rx_control_2[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.025 ns                   ; 1.003 ns                 ;
; 0.978 ns                                ; Rx_control_1[1]                                                                                                                                        ; Speed[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 3.663 ns                 ;
; 0.980 ns                                ; Rx_control_1[1]                                                                                                                                        ; frequency[25]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.657 ns                 ;
; 0.984 ns                                ; temp_Rx_control_1[3]                                                                                                                                   ; Rx_control_1[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 0.988 ns                 ;
; 0.986 ns                                ; state_PWM.01100                                                                                                                                        ; state_PWM.01101                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.988 ns                 ;
; 0.988 ns                                ; temp_Rx_control_1[0]                                                                                                                                   ; Rx_control_1[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 0.992 ns                 ;
; 0.993 ns                                ; Rx_control_4[7]                                                                                                                                        ; frequency[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.672 ns                   ; 3.665 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[12]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[13]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[16]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[17]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[9]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[11]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[20]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[22]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.011 ns                                ; Rx_control_0[0]                                                                                                                                        ; PTT_out                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 3.665 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[30]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[28]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[24]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[25]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[29]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[31]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[27]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[26]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.018 ns                                ; Rx_control_3[5]                                                                                                                                        ; frequency[13]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.699 ns                   ; 3.717 ns                 ;
; 1.026 ns                                ; Rx_control_4[5]                                                                                                                                        ; frequency[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.669 ns                   ; 3.695 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[10]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[21]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[18]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[14]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[19]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[15]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[23]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.032 ns                                ; Rx_control_4[1]                                                                                                                                        ; frequency[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.674 ns                   ; 3.706 ns                 ;
; 1.042 ns                                ; state_PWM.00111                                                                                                                                        ; fifo_enable                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.044 ns                 ;
; 1.044 ns                                ; Rx_control_0[3]                                                                                                                                        ; Speed[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 3.698 ns                 ;
; 1.044 ns                                ; Rx_control_0[3]                                                                                                                                        ; Speed[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 3.698 ns                 ;
; 1.056 ns                                ; state_PWM.01011                                                                                                                                        ; state_PWM.01100                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.058 ns                 ;
; 1.058 ns                                ; Rx_control_3[4]                                                                                                                                        ; frequency[12]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.699 ns                   ; 3.757 ns                 ;
; 1.058 ns                                ; Rx_control_1[2]                                                                                                                                        ; frequency[26]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.735 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11]                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.060 ns                 ;
; 1.059 ns                                ; state_PWM.00011                                                                                                                                        ; state_PWM.00100                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.061 ns                 ;
; 1.060 ns                                ; Rx_control_1[0]                                                                                                                                        ; frequency[24]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.737 ns                 ;
; 1.063 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[1]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.065 ns                 ;
; 1.073 ns                                ; Rx_control_2[0]                                                                                                                                        ; frequency[16]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.750 ns                 ;
; 1.075 ns                                ; temp_Rx_control_1[6]                                                                                                                                   ; Rx_control_1[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.079 ns                 ;
; 1.075 ns                                ; temp_Rx_control_1[1]                                                                                                                                   ; Rx_control_1[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.079 ns                 ;
; 1.080 ns                                ; temp_Rx_control_1[4]                                                                                                                                   ; Rx_control_1[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.084 ns                 ;
; 1.080 ns                                ; state_PWM.01101                                                                                                                                        ; state_PWM.00111                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.082 ns                 ;
; 1.083 ns                                ; temp_Rx_control_1[7]                                                                                                                                   ; Rx_control_1[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.087 ns                 ;
; 1.083 ns                                ; temp_Rx_control_1[5]                                                                                                                                   ; Rx_control_1[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.087 ns                 ;
; 1.085 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.087 ns                 ;
; 1.087 ns                                ; temp_Rx_control_2[4]                                                                                                                                   ; Rx_control_2[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.091 ns                 ;
; 1.101 ns                                ; Rx_control_3[2]                                                                                                                                        ; frequency[10]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.754 ns                 ;
; 1.101 ns                                ; Rx_control_3[0]                                                                                                                                        ; frequency[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.696 ns                   ; 3.797 ns                 ;
; 1.116 ns                                ; I2SAudioOut:I2SAO|local_right_sample[2]                                                                                                                ; I2SAudioOut:I2SAO|data[2]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 1.087 ns                 ;
; 1.116 ns                                ; I2SAudioOut:I2SAO|local_right_sample[10]                                                                                                               ; I2SAudioOut:I2SAO|data[10]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 1.087 ns                 ;
; 1.117 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                        ; sync_Rx_used[9]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.322 ns                 ;
; 1.120 ns                                ; Tx_q[7]                                                                                                                                                ; Tx_data[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.005 ns                   ; 1.125 ns                 ;
; 1.122 ns                                ; Rx_control_4[3]                                                                                                                                        ; frequency[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.768 ns                 ;
; 1.125 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                                       ; sync_Rx_used[11]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.330 ns                 ;
; 1.127 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[6]                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.129 ns                 ;
; 1.131 ns                                ; Rx_control_2[7]                                                                                                                                        ; frequency[23]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.784 ns                 ;
; 1.132 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[5]                                                        ; sync_Rx_used[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.337 ns                 ;
; 1.133 ns                                ; Rx_control_1[3]                                                                                                                                        ; frequency[27]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.675 ns                   ; 3.808 ns                 ;
; 1.135 ns                                ; Rx_control_4[2]                                                                                                                                        ; frequency[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.644 ns                   ; 3.779 ns                 ;
; 1.137 ns                                ; Rx_control_1[6]                                                                                                                                        ; frequency[30]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.814 ns                 ;
; 1.142 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_data[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.143 ns                 ;
; 1.143 ns                                ; Rx_control_3[6]                                                                                                                                        ; frequency[14]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.796 ns                 ;
; 1.146 ns                                ; state_PWM.00100                                                                                                                                        ; state_PWM.00101                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.158 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; temp_Rx_control_3[7]                                                                                                                                   ; Rx_control_3[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; temp_Rx_control_4[1]                                                                                                                                   ; Rx_control_4[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; temp_Rx_control_3[4]                                                                                                                                   ; Rx_control_3[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; byte_count[6]                                                                                                                                          ; byte_count[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; state_PWM.01000                                                                                                                                        ; state_PWM.01001                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_q[9]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; I2SAudioOut:I2SAO|local_right_sample[7]                                                                                                                ; I2SAudioOut:I2SAO|data[7]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_q[3]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_data[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_q[2]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_data[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.171 ns                                ; temp_Rx_control_2[2]                                                                                                                                   ; Rx_control_2[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; I2SAudioOut:I2SAO|data[11]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_data[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; temp_Rx_control_0[7]                                                                                                                                   ; Rx_control_0[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; temp_Rx_control_2[6]                                                                                                                                   ; Rx_control_2[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; I2SAudioOut:I2SIQO|data[15]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_q[6]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; sync_count[0]                                                                                                                                          ; sync_count[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; I2SAudioOut:I2SAO|local_right_sample[3]                                                                                                                ; I2SAudioOut:I2SAO|data[3]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; I2SAudioOut:I2SAO|data[15]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; state_PWM.01001                                                                                                                                        ; state_PWM.01010                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; temp_Rx_control_0[4]                                                                                                                                   ; Rx_control_0[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; temp_Rx_control_0[1]                                                                                                                                   ; Rx_control_0[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; I2SAudioOut:I2SAO|local_right_sample[8]                                                                                                                ; I2SAudioOut:I2SAO|data[8]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; state_PWM.00001                                                                                                                                        ; state_PWM.00010                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; temp_Rx_control_2[1]                                                                                                                                   ; Rx_control_2[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; CCstate.01                                                                                                                                             ; CCstate.10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[4]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[1]                                                                                                                                          ; byte_count[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[4]                                                                                                                                          ; byte_count[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sync_count[8]                                                                                                                                          ; sync_count[8]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; temp_Rx_control_0[6]                                                                                                                                   ; Rx_control_0[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Tx_q[10]                                                                                                                                               ; Tx_q[11]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; Tx_q[7]                                                                                                                                                ; Tx_q[8]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[8]                                                        ; sync_Rx_used[11]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.385 ns                 ;
; 1.180 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_q[13]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.180 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCstate.10                                                                                                                                             ; CCstate.10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; have_sync                                                                                                                                              ; have_sync                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                                            ; TX_state[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                                        ; state_PWM.00010                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                                        ; state_PWM.01101                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                                        ; state_PWM.01011                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                                        ; state_PWM.01100                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.696 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.217 ns                   ; 2.913 ns                 ;
; 0.863 ns                                ; temp_Rx_control_4[0]                                                                                                                                   ; Rx_control_4[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.865 ns                 ;
; 0.867 ns                                ; temp_Rx_control_2[0]                                                                                                                                   ; Rx_control_2[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.867 ns                                ; temp_Rx_control_2[7]                                                                                                                                   ; Rx_control_2[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.871 ns                                ; temp_Rx_control_0[0]                                                                                                                                   ; Rx_control_0[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.873 ns                 ;
; 0.893 ns                                ; Rx_control_1[5]                                                                                                                                        ; frequency[29]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.570 ns                 ;
; 0.898 ns                                ; temp_Rx_control_0[2]                                                                                                                                   ; Rx_control_0[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.906 ns                                ; temp_Rx_control_0[3]                                                                                                                                   ; Rx_control_0[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.907 ns                                ; temp_Rx_control_0[5]                                                                                                                                   ; Rx_control_0[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.912 ns                                ; Rx_control_2[4]                                                                                                                                        ; frequency[20]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.695 ns                   ; 3.607 ns                 ;
; 0.920 ns                                ; Rx_control_1[4]                                                                                                                                        ; frequency[28]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.597 ns                 ;
; 0.921 ns                                ; Rx_control_2[3]                                                                                                                                        ; frequency[19]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.574 ns                 ;
; 0.924 ns                                ; Rx_control_2[5]                                                                                                                                        ; frequency[21]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.672 ns                   ; 3.596 ns                 ;
; 0.926 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[8]                                                        ; sync_Rx_used[8]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.131 ns                 ;
; 0.929 ns                                ; Rx_control_2[1]                                                                                                                                        ; frequency[17]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.606 ns                 ;
; 0.954 ns                                ; Rx_control_4[6]                                                                                                                                        ; frequency[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.645 ns                   ; 3.599 ns                 ;
; 0.974 ns                                ; Rx_control_4[0]                                                                                                                                        ; frequency[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.674 ns                   ; 3.648 ns                 ;
; 0.978 ns                                ; temp_Rx_control_2[5]                                                                                                                                   ; Rx_control_2[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.025 ns                   ; 1.003 ns                 ;
; 0.978 ns                                ; Rx_control_1[1]                                                                                                                                        ; Speed[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.685 ns                   ; 3.663 ns                 ;
; 0.980 ns                                ; Rx_control_1[1]                                                                                                                                        ; frequency[25]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.657 ns                 ;
; 0.984 ns                                ; temp_Rx_control_1[3]                                                                                                                                   ; Rx_control_1[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 0.988 ns                 ;
; 0.986 ns                                ; state_PWM.01100                                                                                                                                        ; state_PWM.01101                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.988 ns                 ;
; 0.988 ns                                ; temp_Rx_control_1[0]                                                                                                                                   ; Rx_control_1[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 0.992 ns                 ;
; 0.993 ns                                ; Rx_control_4[7]                                                                                                                                        ; frequency[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.672 ns                   ; 3.665 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[12]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[13]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[16]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[17]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.004 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[9]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.686 ns                   ; 3.690 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[11]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[20]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.009 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[22]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.664 ns                   ; 3.673 ns                 ;
; 1.011 ns                                ; Rx_control_0[0]                                                                                                                                        ; PTT_out                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 3.665 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[30]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[28]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[24]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[25]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[29]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[31]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[27]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.016 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[26]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.662 ns                 ;
; 1.018 ns                                ; Rx_control_3[5]                                                                                                                                        ; frequency[13]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.699 ns                   ; 3.717 ns                 ;
; 1.026 ns                                ; Rx_control_4[5]                                                                                                                                        ; frequency[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.669 ns                   ; 3.695 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[10]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[21]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[18]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[14]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[19]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[15]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.027 ns                                ; Rx_control_0[2]                                                                                                                                        ; frequency[23]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.662 ns                   ; 3.689 ns                 ;
; 1.032 ns                                ; Rx_control_4[1]                                                                                                                                        ; frequency[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.674 ns                   ; 3.706 ns                 ;
; 1.042 ns                                ; state_PWM.00111                                                                                                                                        ; fifo_enable                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.044 ns                 ;
; 1.044 ns                                ; Rx_control_0[3]                                                                                                                                        ; Speed[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 3.698 ns                 ;
; 1.044 ns                                ; Rx_control_0[3]                                                                                                                                        ; Speed[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.654 ns                   ; 3.698 ns                 ;
; 1.056 ns                                ; state_PWM.01011                                                                                                                                        ; state_PWM.01100                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.058 ns                 ;
; 1.058 ns                                ; Rx_control_3[4]                                                                                                                                        ; frequency[12]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.699 ns                   ; 3.757 ns                 ;
; 1.058 ns                                ; Rx_control_1[2]                                                                                                                                        ; frequency[26]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.735 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11]                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.060 ns                 ;
; 1.059 ns                                ; state_PWM.00011                                                                                                                                        ; state_PWM.00100                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.061 ns                 ;
; 1.060 ns                                ; Rx_control_1[0]                                                                                                                                        ; frequency[24]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.737 ns                 ;
; 1.063 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[1]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.065 ns                 ;
; 1.073 ns                                ; Rx_control_2[0]                                                                                                                                        ; frequency[16]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.750 ns                 ;
; 1.075 ns                                ; temp_Rx_control_1[6]                                                                                                                                   ; Rx_control_1[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.079 ns                 ;
; 1.075 ns                                ; temp_Rx_control_1[1]                                                                                                                                   ; Rx_control_1[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.079 ns                 ;
; 1.080 ns                                ; temp_Rx_control_1[4]                                                                                                                                   ; Rx_control_1[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.084 ns                 ;
; 1.080 ns                                ; state_PWM.01101                                                                                                                                        ; state_PWM.00111                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.082 ns                 ;
; 1.083 ns                                ; temp_Rx_control_1[7]                                                                                                                                   ; Rx_control_1[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.087 ns                 ;
; 1.083 ns                                ; temp_Rx_control_1[5]                                                                                                                                   ; Rx_control_1[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.087 ns                 ;
; 1.085 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.087 ns                 ;
; 1.087 ns                                ; temp_Rx_control_2[4]                                                                                                                                   ; Rx_control_2[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.091 ns                 ;
; 1.101 ns                                ; Rx_control_3[2]                                                                                                                                        ; frequency[10]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.754 ns                 ;
; 1.101 ns                                ; Rx_control_3[0]                                                                                                                                        ; frequency[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.696 ns                   ; 3.797 ns                 ;
; 1.116 ns                                ; I2SAudioOut:I2SAO|local_right_sample[2]                                                                                                                ; I2SAudioOut:I2SAO|data[2]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 1.087 ns                 ;
; 1.116 ns                                ; I2SAudioOut:I2SAO|local_right_sample[10]                                                                                                               ; I2SAudioOut:I2SAO|data[10]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 1.087 ns                 ;
; 1.117 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                        ; sync_Rx_used[9]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.322 ns                 ;
; 1.120 ns                                ; Tx_q[7]                                                                                                                                                ; Tx_data[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.005 ns                   ; 1.125 ns                 ;
; 1.122 ns                                ; Rx_control_4[3]                                                                                                                                        ; frequency[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.646 ns                   ; 3.768 ns                 ;
; 1.125 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                                       ; sync_Rx_used[11]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.330 ns                 ;
; 1.127 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[6]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.129 ns                 ;
; 1.131 ns                                ; Rx_control_2[7]                                                                                                                                        ; frequency[23]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.784 ns                 ;
; 1.132 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[5]                                                        ; sync_Rx_used[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.337 ns                 ;
; 1.133 ns                                ; Rx_control_1[3]                                                                                                                                        ; frequency[27]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.675 ns                   ; 3.808 ns                 ;
; 1.135 ns                                ; Rx_control_4[2]                                                                                                                                        ; frequency[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.644 ns                   ; 3.779 ns                 ;
; 1.137 ns                                ; Rx_control_1[6]                                                                                                                                        ; frequency[30]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.677 ns                   ; 3.814 ns                 ;
; 1.142 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_data[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.143 ns                 ;
; 1.143 ns                                ; Rx_control_3[6]                                                                                                                                        ; frequency[14]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.653 ns                   ; 3.796 ns                 ;
; 1.146 ns                                ; state_PWM.00100                                                                                                                                        ; state_PWM.00101                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.158 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; temp_Rx_control_3[7]                                                                                                                                   ; Rx_control_3[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; temp_Rx_control_4[1]                                                                                                                                   ; Rx_control_4[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; CCcount[1]                                                                                                                                             ; CCcount[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; CCcount[3]                                                                                                                                             ; CCcount[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; temp_Rx_control_3[4]                                                                                                                                   ; Rx_control_3[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; byte_count[6]                                                                                                                                          ; byte_count[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; state_PWM.01000                                                                                                                                        ; state_PWM.01001                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Tx_q[8]                                                                                                                                                ; Tx_q[9]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Tx_q[4]                                                                                                                                                ; Tx_data[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; I2SAudioOut:I2SAO|local_right_sample[7]                                                                                                                ; I2SAudioOut:I2SAO|data[7]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_q[3]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_data[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[15]                                                                                                                                           ; ad_count[15]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_q[2]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Tx_q[2]                                                                                                                                                ; Tx_data[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.171 ns                                ; temp_Rx_control_2[2]                                                                                                                                   ; Rx_control_2[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; I2SAudioOut:I2SAO|data[11]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; Tx_q[1]                                                                                                                                                ; Tx_data[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; temp_Rx_control_0[7]                                                                                                                                   ; Rx_control_0[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; temp_Rx_control_2[6]                                                                                                                                   ; Rx_control_2[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; I2SAudioOut:I2SIQO|data[15]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Tx_q[5]                                                                                                                                                ; Tx_q[6]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; sync_count[0]                                                                                                                                          ; sync_count[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; I2SAudioOut:I2SAO|local_right_sample[3]                                                                                                                ; I2SAudioOut:I2SAO|data[3]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; I2SAudioOut:I2SAO|data[15]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; state_PWM.01001                                                                                                                                        ; state_PWM.01010                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; temp_Rx_control_0[4]                                                                                                                                   ; Rx_control_0[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; temp_Rx_control_0[1]                                                                                                                                   ; Rx_control_0[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; I2SAudioOut:I2SAO|local_right_sample[8]                                                                                                                ; I2SAudioOut:I2SAO|data[8]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; state_PWM.00001                                                                                                                                        ; state_PWM.00010                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; temp_Rx_control_2[1]                                                                                                                                   ; Rx_control_2[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; CCstate.01                                                                                                                                             ; CCstate.10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[4]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[1]                                                                                                                                          ; byte_count[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[4]                                                                                                                                          ; byte_count[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sync_count[8]                                                                                                                                          ; sync_count[8]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; temp_Rx_control_0[6]                                                                                                                                   ; Rx_control_0[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Tx_q[10]                                                                                                                                               ; Tx_q[11]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; Tx_q[7]                                                                                                                                                ; Tx_q[8]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; TX_state[0]                                                                                                                                            ; TX_state[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[8]                                                        ; sync_Rx_used[11]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.205 ns                   ; 4.385 ns                 ;
; 1.180 ns                                ; Tx_q[12]                                                                                                                                               ; Tx_q[13]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.180 ns                                ; TX_state[3]                                                                                                                                            ; TX_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.907 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 1.129 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.131 ns                 ;
; 1.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.387 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.388 ns                 ;
; 1.388 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.390 ns                 ;
; 1.531 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.340 ns                  ; 1.208 ns                 ;
; 1.650 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.652 ns                 ;
; 1.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.715 ns                 ;
; 1.714 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.772 ns                 ;
; 1.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.775 ns                 ;
; 1.799 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.801 ns                 ;
; 1.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.808 ns                 ;
; 1.822 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.824 ns                 ;
; 1.836 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 2.181 ns                 ;
; 1.836 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 2.181 ns                 ;
; 1.856 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.858 ns                 ;
; 1.871 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.872 ns                 ;
; 1.892 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.894 ns                 ;
; 1.908 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.910 ns                 ;
; 1.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.944 ns                 ;
; 1.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.946 ns                 ;
; 1.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 2.299 ns                 ;
; 1.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 2.299 ns                 ;
; 1.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.973 ns                 ;
; 1.978 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.980 ns                 ;
; 1.994 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.996 ns                 ;
; 2.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.014 ns                 ;
; 2.007 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.015 ns                 ;
; 2.011 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.013 ns                 ;
; 2.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.032 ns                 ;
; 2.057 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.059 ns                 ;
; 2.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.116 ns                 ;
; 2.116 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.118 ns                 ;
; 2.143 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.145 ns                 ;
; 2.143 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.145 ns                 ;
; 2.200 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.202 ns                 ;
; 2.286 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.288 ns                 ;
; 2.337 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.345 ns                 ;
; 2.342 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.350 ns                 ;
; 2.343 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.351 ns                 ;
; 2.346 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.354 ns                 ;
; 2.363 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.365 ns                 ;
; 2.442 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.793 ns                 ;
; 2.447 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.798 ns                 ;
; 2.448 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.799 ns                 ;
; 2.451 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.802 ns                 ;
; 2.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.456 ns                 ;
; 2.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.457 ns                 ;
; 2.472 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.480 ns                 ;
; 2.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.826 ns                 ;
; 2.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.826 ns                 ;
; 2.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.826 ns                 ;
; 2.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.490 ns                 ;
; 2.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.507 ns                 ;
; 2.511 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.519 ns                 ;
; 2.517 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.525 ns                 ;
; 2.534 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.536 ns                 ;
; 2.592 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.594 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.944 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.944 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.944 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.944 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.944 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.944 ns                 ;
; 2.593 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 2.944 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 2.946 ns                 ;
; 2.601 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 2.951 ns                 ;
; 2.602 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 2.952 ns                 ;
; 2.605 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 2.955 ns                 ;
; 2.650 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.347 ns                  ; 2.303 ns                 ;
; 2.676 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.684 ns                 ;
; 2.696 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.698 ns                 ;
; 2.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.705 ns                 ;
; 2.715 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.723 ns                 ;
; 2.721 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.008 ns                   ; 2.729 ns                 ;
; 2.731 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.081 ns                 ;
; 2.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.756 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.120 ns                 ;
; 2.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.126 ns                 ;
; 2.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.795 ns                 ;
; 2.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.795 ns                 ;
; 2.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.795 ns                 ;
; 2.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.795 ns                 ;
; 2.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.795 ns                 ;
; 2.803 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.341 ns                  ; 2.462 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.165 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.165 ns                 ;
; 2.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.827 ns                 ;
; 2.856 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.201 ns                 ;
; 2.856 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.201 ns                 ;
; 2.863 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.865 ns                 ;
; 2.875 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.877 ns                 ;
; 2.878 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.880 ns                 ;
; 2.880 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.882 ns                 ;
; 2.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.913 ns                 ;
; 2.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.913 ns                 ;
; 2.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.913 ns                 ;
; 2.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.913 ns                 ;
; 2.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.913 ns                 ;
; 2.932 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.934 ns                 ;
; 2.934 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.936 ns                 ;
; 2.987 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.989 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.375 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.375 ns                 ;
; 3.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.062 ns                 ;
; 3.145 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.147 ns                 ;
; 3.155 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.157 ns                 ;
; 3.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.512 ns                 ;
; 3.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.506 ns                 ;
; 3.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.506 ns                 ;
; 3.166 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.517 ns                 ;
; 3.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.518 ns                 ;
; 3.170 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.521 ns                 ;
; 3.181 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.531 ns                 ;
; 3.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.536 ns                 ;
; 3.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.537 ns                 ;
; 3.190 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.540 ns                 ;
; 3.201 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.546 ns                 ;
; 3.201 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.546 ns                 ;
; 3.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.563 ns                 ;
; 3.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.563 ns                 ;
; 3.251 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.253 ns                 ;
; 3.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.647 ns                 ;
; 3.316 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.666 ns                 ;
; 3.332 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.334 ns                 ;
; 3.335 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.686 ns                 ;
; 3.335 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.686 ns                 ;
; 3.340 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.691 ns                 ;
; 3.341 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.692 ns                 ;
; 3.341 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.692 ns                 ;
; 3.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.695 ns                 ;
; 3.346 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.691 ns                 ;
; 3.346 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.691 ns                 ;
; 3.355 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.705 ns                 ;
; 3.361 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.711 ns                 ;
; 3.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.397 ns                 ;
; 3.398 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.400 ns                 ;
; 3.415 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.417 ns                 ;
; 3.427 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.778 ns                 ;
; 3.429 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.779 ns                 ;
; 3.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.783 ns                 ;
; 3.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.784 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.784 ns                 ;
; 3.435 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.785 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.787 ns                 ;
; 3.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.788 ns                 ;
; 3.459 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.810 ns                 ;
; 3.459 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.810 ns                 ;
; 3.459 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.810 ns                 ;
; 3.470 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.821 ns                 ;
; 3.480 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.830 ns                 ;
; 3.485 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.835 ns                 ;
; 3.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.836 ns                 ;
; 3.489 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.839 ns                 ;
; 3.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.857 ns                 ;
; 3.509 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.860 ns                 ;
; 3.511 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.862 ns                 ;
; 3.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.863 ns                 ;
; 3.515 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.866 ns                 ;
; 3.515 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.866 ns                 ;
; 3.564 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.914 ns                 ;
; 3.589 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.591 ns                 ;
; 3.603 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.953 ns                 ;
; 3.609 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.959 ns                 ;
; 3.615 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 3.965 ns                 ;
; 3.641 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 3.992 ns                 ;
; 3.654 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 4.004 ns                 ;
; 3.660 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.350 ns                   ; 4.010 ns                 ;
; 3.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.675 ns                 ;
; 3.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.031 ns                 ;
; 3.686 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.037 ns                 ;
; 3.730 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.732 ns                 ;
; 3.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.762 ns                 ;
; 3.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.119 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.124 ns                 ;
; 3.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.125 ns                 ;
; 3.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.779 ns                 ;
; 3.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.779 ns                 ;
; 3.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.779 ns                 ;
; 3.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.779 ns                 ;
; 3.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.779 ns                 ;
; 3.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.128 ns                 ;
; 3.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.151 ns                 ;
; 3.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.151 ns                 ;
; 3.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.351 ns                   ; 4.151 ns                 ;
; 3.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.815 ns                 ;
; 3.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.815 ns                 ;
; 3.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.815 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.127 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.129 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 2.662 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.663 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.267 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.268 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 3.439 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.441 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
; 4.044 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 4.046 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 9.327 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 7.749 ns   ; FLAGC      ; TX_wait[2]                                              ; IFCLK      ;
; N/A   ; None         ; 7.749 ns   ; FLAGC      ; TX_wait[3]                                              ; IFCLK      ;
; N/A   ; None         ; 7.749 ns   ; FLAGC      ; TX_wait[1]                                              ; IFCLK      ;
; N/A   ; None         ; 7.749 ns   ; FLAGC      ; TX_wait[4]                                              ; IFCLK      ;
; N/A   ; None         ; 7.749 ns   ; FLAGC      ; TX_wait[5]                                              ; IFCLK      ;
; N/A   ; None         ; 7.749 ns   ; FLAGC      ; TX_wait[6]                                              ; IFCLK      ;
; N/A   ; None         ; 7.749 ns   ; FLAGC      ; TX_wait[7]                                              ; IFCLK      ;
; N/A   ; None         ; 7.515 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 7.417 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 7.081 ns   ; FLAGA      ; RX_wait[1]                                              ; IFCLK      ;
; N/A   ; None         ; 7.081 ns   ; FLAGA      ; RX_wait[2]                                              ; IFCLK      ;
; N/A   ; None         ; 7.081 ns   ; FLAGA      ; RX_wait[3]                                              ; IFCLK      ;
; N/A   ; None         ; 7.081 ns   ; FLAGA      ; RX_wait[4]                                              ; IFCLK      ;
; N/A   ; None         ; 7.081 ns   ; FLAGA      ; RX_wait[5]                                              ; IFCLK      ;
; N/A   ; None         ; 7.081 ns   ; FLAGA      ; RX_wait[6]                                              ; IFCLK      ;
; N/A   ; None         ; 7.081 ns   ; FLAGA      ; RX_wait[7]                                              ; IFCLK      ;
; N/A   ; None         ; 6.987 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 6.886 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 6.682 ns   ; FLAGC      ; TX_wait[0]                                              ; IFCLK      ;
; N/A   ; None         ; 6.671 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 6.634 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.621 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 6.579 ns   ; FLAGA      ; RX_wait[0]                                              ; IFCLK      ;
; N/A   ; None         ; 6.517 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.438 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 6.377 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.301 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 6.120 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.106 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 5.979 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.927 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 5.651 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.617 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.606 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.575 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.548 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.524 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.520 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.483 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.465 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.446 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.445 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.417 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.356 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.319 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.317 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.289 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.288 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.257 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.184 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.104 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.535 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.092 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 2.404 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 2.158 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; -0.250 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; -0.496 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 15.697 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.451 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; PCLK_12MHZ ;
; N/A   ; None         ; 15.081 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; CLK_12MHZ  ;
; N/A   ; None         ; 15.071 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 14.835 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; PCLK_12MHZ ;
; N/A   ; None         ; 14.751 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 14.540 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 14.505 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 14.392 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.253 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.252 ns  ; PTT_out                                                                                                                        ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.200 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.146 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 14.007 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 14.006 ns  ; PTT_out                                                                                                                        ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 13.954 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 13.740 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 13.726 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 13.539 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 13.421 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 13.366 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 13.342 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 13.274 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 13.258 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 13.221 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.973 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.916 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.874 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 12.628 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 12.280 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.921 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.916 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.584 ns  ; have_sync                                                                                                                      ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 11.338 ns  ; have_sync                                                                                                                      ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 10.829 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 10.795 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 10.691 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 10.516 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.270 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 10.147 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 10.106 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 10.086 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 10.041 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 9.917 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 9.783 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 9.769 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 9.762 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 9.711 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 9.673 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 9.596 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.586 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 9.495 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.405 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 9.386 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 9.277 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.961 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.961 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.961 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.953 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.953 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.490 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.489 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.480 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.470 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.467 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.467 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.467 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.460 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.449 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 8.447 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.389 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.065 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.144 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.044 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 13.439 ns       ; A2         ; CLK_MCLK  ;
; N/A   ; None              ; 8.797 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.551 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.871 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 0.762 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; 0.516 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 0.355 ns  ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 0.109 ns  ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -3.826 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.269 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.838 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.918 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.991 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.022 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.023 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.051 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.053 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.090 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.151 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.179 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.180 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.199 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.217 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.254 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.258 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.282 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.309 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.340 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.351 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.385 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.661 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -5.713 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.840 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -5.854 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -6.035 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -6.111 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.172 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -6.251 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.313 ns ; FLAGA      ; RX_wait[0]                                              ; IFCLK      ;
; N/A           ; None        ; -6.355 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -6.368 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -6.405 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -6.416 ns ; FLAGC      ; TX_wait[0]                                              ; IFCLK      ;
; N/A           ; None        ; -6.620 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -6.721 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -6.815 ns ; FLAGA      ; RX_wait[1]                                              ; IFCLK      ;
; N/A           ; None        ; -6.815 ns ; FLAGA      ; RX_wait[2]                                              ; IFCLK      ;
; N/A           ; None        ; -6.815 ns ; FLAGA      ; RX_wait[3]                                              ; IFCLK      ;
; N/A           ; None        ; -6.815 ns ; FLAGA      ; RX_wait[4]                                              ; IFCLK      ;
; N/A           ; None        ; -6.815 ns ; FLAGA      ; RX_wait[5]                                              ; IFCLK      ;
; N/A           ; None        ; -6.815 ns ; FLAGA      ; RX_wait[6]                                              ; IFCLK      ;
; N/A           ; None        ; -6.815 ns ; FLAGA      ; RX_wait[7]                                              ; IFCLK      ;
; N/A           ; None        ; -7.151 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -7.249 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -7.483 ns ; FLAGC      ; TX_wait[2]                                              ; IFCLK      ;
; N/A           ; None        ; -7.483 ns ; FLAGC      ; TX_wait[3]                                              ; IFCLK      ;
; N/A           ; None        ; -7.483 ns ; FLAGC      ; TX_wait[1]                                              ; IFCLK      ;
; N/A           ; None        ; -7.483 ns ; FLAGC      ; TX_wait[4]                                              ; IFCLK      ;
; N/A           ; None        ; -7.483 ns ; FLAGC      ; TX_wait[5]                                              ; IFCLK      ;
; N/A           ; None        ; -7.483 ns ; FLAGC      ; TX_wait[6]                                              ; IFCLK      ;
; N/A           ; None        ; -7.483 ns ; FLAGC      ; TX_wait[7]                                              ; IFCLK      ;
; N/A           ; None        ; -9.061 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_6bf1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_6bf1 ; Node named previous_wrfull removed during synthesis  ;
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe5|dffe6a       ; dcfifo_jic1 ; Node named delayed_wrptr_g removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Mon Aug 13 20:43:58 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~9" as buffer
    Info: Detected gated clock "BCLK~143" as buffer
    Info: Detected gated clock "BCLK~144" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.649 ns for clock "IFCLK" between source register "Rx_register[1]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0"
    Info: + Largest register to memory requirement is 13.956 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 3.889 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 6.717 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.895 ns) + CELL(0.970 ns) = 3.131 ns; Loc. = LCFF_X8_Y12_N29; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.924 ns) + CELL(0.000 ns) = 5.055 ns; Loc. = CLKCTRL_G3; Fanout = 304; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.804 ns) + CELL(0.858 ns) = 6.717 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0'
                Info: Total cell delay = 2.958 ns ( 44.04 % )
                Info: Total interconnect delay = 3.759 ns ( 55.96 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X10_Y12_N21; Fanout = 1; REG Node = 'Rx_register[1]'
                Info: Total cell delay = 1.796 ns ( 63.51 % )
                Info: Total interconnect delay = 1.032 ns ( 36.49 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.307 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y12_N21; Fanout = 1; REG Node = 'Rx_register[1]'
        Info: 2: + IC(3.177 ns) + CELL(0.130 ns) = 3.307 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 3.93 % )
        Info: Total interconnect delay = 3.177 ns ( 96.07 % )
Info: Slack time is 31.2 ns for clock "PCLK_12MHZ" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]" and destination register "sync_count[4]"
    Info: Fmax is 56.82 MHz (period= 17.6 ns)
    Info: + Largest memory to register requirement is 39.652 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.128 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 5.017 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.406 ns) + CELL(0.370 ns) = 2.771 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 5.017 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 3; REG Node = 'sync_count[4]'
                Info: Total cell delay = 2.031 ns ( 40.48 % )
                Info: Total interconnect delay = 2.986 ns ( 59.52 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source memory is 5.145 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.406 ns) + CELL(0.370 ns) = 2.771 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 5.145 ns; Loc. = M4K_X11_Y3; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]'
                Info: Total cell delay = 2.180 ns ( 42.37 % )
                Info: Total interconnect delay = 2.965 ns ( 57.63 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 8.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y3; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]'
        Info: 2: + IC(2.500 ns) + CELL(0.650 ns) = 3.259 ns; Loc. = LCCOMB_X18_Y10_N6; Fanout = 1; COMB Node = 'Equal6~73'
        Info: 3: + IC(1.501 ns) + CELL(0.589 ns) = 5.349 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 7; COMB Node = 'Equal6~74'
        Info: 4: + IC(0.440 ns) + CELL(0.651 ns) = 6.440 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 2; COMB Node = 'Selector53~93'
        Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 7.034 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 9; COMB Node = 'sync_count[2]~486'
        Info: 6: + IC(0.563 ns) + CELL(0.855 ns) = 8.452 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 3; REG Node = 'sync_count[4]'
        Info: Total cell delay = 3.060 ns ( 36.20 % )
        Info: Total interconnect delay = 5.392 ns ( 63.80 % )
Info: Slack time is 31.89 ns for clock "CLK_12MHZ" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]" and destination register "sync_count[4]"
    Info: Fmax is 56.82 MHz (period= 17.6 ns)
    Info: + Largest memory to register requirement is 40.342 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.128 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 5.263 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.206 ns) = 3.017 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 5.263 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 3; REG Node = 'sync_count[4]'
                Info: Total cell delay = 1.857 ns ( 35.28 % )
                Info: Total interconnect delay = 3.406 ns ( 64.72 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source memory is 5.391 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.206 ns) = 3.017 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 5.391 ns; Loc. = M4K_X11_Y3; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]'
                Info: Total cell delay = 2.006 ns ( 37.21 % )
                Info: Total interconnect delay = 3.385 ns ( 62.79 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 8.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y3; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]'
        Info: 2: + IC(2.500 ns) + CELL(0.650 ns) = 3.259 ns; Loc. = LCCOMB_X18_Y10_N6; Fanout = 1; COMB Node = 'Equal6~73'
        Info: 3: + IC(1.501 ns) + CELL(0.589 ns) = 5.349 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 7; COMB Node = 'Equal6~74'
        Info: 4: + IC(0.440 ns) + CELL(0.651 ns) = 6.440 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 2; COMB Node = 'Selector53~93'
        Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 7.034 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 9; COMB Node = 'sync_count[2]~486'
        Info: 6: + IC(0.563 ns) + CELL(0.855 ns) = 8.452 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 3; REG Node = 'sync_count[4]'
        Info: Total cell delay = 3.060 ns ( 36.20 % )
        Info: Total interconnect delay = 5.392 ns ( 63.80 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 13.766 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]"
    Info: Fmax is 141.5 MHz (period= 7.067 ns)
    Info: + Largest register to register requirement is 20.918 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.349 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.951 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.290 ns) + CELL(0.666 ns) = 2.951 ns; Loc. = LCFF_X3_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
                Info: Total cell delay = 1.661 ns ( 56.29 % )
                Info: Total interconnect delay = 1.290 ns ( 43.71 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.941 ns) + CELL(0.666 ns) = 2.602 ns; Loc. = LCFF_X1_Y14_N25; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
                Info: Total cell delay = 1.661 ns ( 63.84 % )
                Info: Total interconnect delay = 0.941 ns ( 36.16 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N25; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
        Info: 2: + IC(1.091 ns) + CELL(0.370 ns) = 1.461 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~112'
        Info: 3: + IC(0.401 ns) + CELL(0.624 ns) = 2.486 ns; Loc. = LCCOMB_X2_Y14_N22; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|always2~54'
        Info: 4: + IC(0.407 ns) + CELL(0.589 ns) = 3.482 ns; Loc. = LCCOMB_X2_Y14_N28; Fanout = 10; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]~1754'
        Info: 5: + IC(1.083 ns) + CELL(0.624 ns) = 5.189 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1762'
        Info: 6: + IC(0.671 ns) + CELL(0.624 ns) = 6.484 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1763'
        Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 7.044 ns; Loc. = LCCOMB_X3_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1764'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.152 ns; Loc. = LCFF_X3_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
        Info: Total cell delay = 3.145 ns ( 43.97 % )
        Info: Total interconnect delay = 4.007 ns ( 56.03 % )
Info: Slack time is 16.523 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 232.02 MHz (period= 4.31 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.046 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.454 ns) + CELL(0.544 ns) = 0.998 ns; Loc. = LCCOMB_X2_Y14_N14; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~29'
        Info: 3: + IC(0.608 ns) + CELL(0.615 ns) = 2.221 ns; Loc. = LCCOMB_X3_Y14_N6; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.970 ns) + CELL(0.855 ns) = 4.046 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 2.014 ns ( 49.78 % )
        Info: Total interconnect delay = 2.032 ns ( 50.22 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "FIFO_ADR[1]~reg0" and destination register "FIFO_ADR[1]~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 1; COMB Node = 'FIFO_ADR[1]~168'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 63.51 % )
                Info: Total interconnect delay = 1.032 ns ( 36.49 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 2; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 63.51 % )
                Info: Total interconnect delay = 1.032 ns ( 36.49 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "PCLK_12MHZ" between source register "CCstate.10" and destination register "CCstate.10"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 8; COMB Node = 'CCcount[6]~357'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 7.649 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.406 ns) + CELL(0.370 ns) = 2.771 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.325 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.773 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.666 ns) = 7.649 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
                Info: Total cell delay = 3.001 ns ( 39.23 % )
                Info: Total interconnect delay = 4.648 ns ( 60.77 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 7.649 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.406 ns) + CELL(0.370 ns) = 2.771 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.325 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.773 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.666 ns) = 7.649 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
                Info: Total cell delay = 3.001 ns ( 39.23 % )
                Info: Total interconnect delay = 4.648 ns ( 60.77 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_12MHZ" between source register "CCstate.10" and destination register "CCstate.10"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 8; COMB Node = 'CCcount[6]~357'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 7.895 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.206 ns) = 3.017 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.571 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.773 ns) + CELL(0.000 ns) = 6.344 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.666 ns) = 7.895 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
                Info: Total cell delay = 2.827 ns ( 35.81 % )
                Info: Total interconnect delay = 5.068 ns ( 64.19 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.895 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.206 ns) = 3.017 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
                Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.571 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.773 ns) + CELL(0.000 ns) = 6.344 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.666 ns) = 7.895 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 9; REG Node = 'CCstate.10'
                Info: Total cell delay = 2.827 ns ( 35.81 % )
                Info: Total interconnect delay = 5.068 ns ( 64.19 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N6; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.941 ns) + CELL(0.666 ns) = 2.602 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.84 % )
                Info: Total interconnect delay = 0.941 ns ( 36.16 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.941 ns) + CELL(0.666 ns) = 2.602 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.84 % )
                Info: Total interconnect delay = 0.941 ns ( 36.16 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.127 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.669 ns) + CELL(0.460 ns) = 1.129 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 40.74 % )
        Info: Total interconnect delay = 0.669 ns ( 59.26 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" (data pin = "GPIO[23]", clock pin = "SPI_SCK") is 9.327 ns
    Info: + Longest pin to register delay is 11.969 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'GPIO[23]'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X30_Y0_N0; Fanout = 1; COMB Node = 'GPIO[23]~0'
        Info: 3: + IC(7.514 ns) + CELL(0.651 ns) = 9.139 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~170'
        Info: 4: + IC(0.693 ns) + CELL(0.650 ns) = 10.482 ns; Loc. = LCCOMB_X3_Y14_N28; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~171'
        Info: 5: + IC(1.009 ns) + CELL(0.370 ns) = 11.861 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1752'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.969 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 2.753 ns ( 23.00 % )
        Info: Total interconnect delay = 9.216 ns ( 77.00 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(0.941 ns) + CELL(0.666 ns) = 2.602 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.661 ns ( 63.84 % )
        Info: Total interconnect delay = 0.941 ns ( 36.16 % )
Info: tco from clock "CLK_12MHZ" to destination pin "DEBUG_LED0" through register "DFS0~reg0" is 15.697 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to source register is 8.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.826 ns) + CELL(0.206 ns) = 3.017 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
        Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
        Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.571 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 5: + IC(0.451 ns) + CELL(0.206 ns) = 6.228 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~144'
        Info: 6: + IC(0.697 ns) + CELL(0.000 ns) = 6.925 ns; Loc. = CLKCTRL_G5; Fanout = 253; COMB Node = 'BCLK~144clkctrl'
        Info: 7: + IC(0.880 ns) + CELL(0.666 ns) = 8.471 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 4; REG Node = 'DFS0~reg0'
        Info: Total cell delay = 3.033 ns ( 35.80 % )
        Info: Total interconnect delay = 5.438 ns ( 64.20 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 4; REG Node = 'DFS0~reg0'
        Info: 2: + IC(3.796 ns) + CELL(3.126 ns) = 6.922 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 3.126 ns ( 45.16 % )
        Info: Total interconnect delay = 3.796 ns ( 54.84 % )
Info: Longest tpd from source pin "A2" to destination pin "CLK_MCLK" is 13.439 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 1; PIN Node = 'A2'
    Info: 2: + IC(6.031 ns) + CELL(0.623 ns) = 7.659 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
    Info: 3: + IC(2.524 ns) + CELL(3.256 ns) = 13.439 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.884 ns ( 36.34 % )
    Info: Total interconnect delay = 8.555 ns ( 63.66 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_12MHZ") is 0.762 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 7.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.826 ns) + CELL(0.206 ns) = 3.017 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 3; COMB Node = 'CLK_MCLK~9'
        Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.721 ns; Loc. = CLKCTRL_G7; Fanout = 493; COMB Node = 'CLK_MCLK~9clkctrl'
        Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 5.571 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 5: + IC(0.773 ns) + CELL(0.000 ns) = 6.344 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 7.916 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.827 ns ( 35.71 % )
        Info: Total interconnect delay = 5.089 ns ( 64.29 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.162 ns) + CELL(0.206 ns) = 7.352 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.460 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.298 ns ( 17.40 % )
        Info: Total interconnect delay = 6.162 ns ( 82.60 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Allocated 108 megabytes of memory during processing
    Info: Processing ended: Mon Aug 13 20:44:01 2007
    Info: Elapsed time: 00:00:03


