5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real5.vcd) 2 -o (real5.cdd) 2 -v (real5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real5.v 8 29 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1110005 1 0 63 0 64 53 0 4.000000
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 13 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real5.v 0 18 1
2 2 0 14 b000d 1 1004 0 0 64 20 1 2.6
2 3 0 14 50007 1 1004 0 0 64 20 1 1.4
2 4 6 14 5000d 1 1044 2 3 64 22 0 4.000000
2 5 1 14 10001 0 1410 0 0 64 37 a
2 6 37 14 1000d 1 16 4 5
2 7 0 15 50008 1 21004 0 0 1 16 0 0
2 8 1 15 10001 0 1410 0 0 1 1 b
2 9 37 15 10008 1 16 7 8
2 10 0 16 20002 1 1008 0 0 32 48 5 0
2 11 2c 16 10002 2 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 0 17 b000d 1 1004 0 0 64 20 1 4.0
2 13 1 17 60006 1 1004 0 0 64 37 a
2 14 11 17 6000d 1 201048 12 13 1 18 0 1 0 1 0 0
2 15 1 17 10001 0 1410 0 0 1 1 b
2 16 37 17 1000e 1 1a 14 15
4 6 14 1 11 9 9 6
4 9 15 1 0 11 11 6
4 11 16 1 0 16 0 6
4 16 17 1 0 0 0 6
3 1 main.$u1 "main.$u1" 0 real5.v 0 27 1
