var g_data = {"name":"/share/apps/imperas/imperas_idv/eng.20240501.0/ImpProprietary/source/host/riscvISACOV/source/coverage/RV32I_coverage.svh","src":"//  \n// Copyright (c) 2005-2024 Imperas Software Ltd. All Rights Reserved.  \n//  \n// THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS  \n// OF IMPERAS SOFTWARE LTD. USE, DISCLOSURE, OR REPRODUCTION IS PROHIBITED  \n// EXCEPT AS MAY BE PROVIDED FOR IN A WRITTEN AGREEMENT WITH IMPERAS SOFTWARE LTD.  \n//  \n//  \n \n\n\n\ntypedef RISCV_instruction #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE) ins_rv32i_t;\n\n\ncovergroup add_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Add\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"add\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup addi_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Add signed immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"addi\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_imm : cross cp_rs1_sign,cp_imm_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and Imm sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup and_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"AND\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"and\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup andi_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"And signed immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"andi\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_imm : cross cp_rs1_sign,cp_imm_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and Imm sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup auipc_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Add upper immediate to PC\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"auipc\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate values\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_13_0  = {32'b??????????????????0?????????????};\n        wildcard bins bit_14_0  = {32'b?????????????????0??????????????};\n        wildcard bins bit_15_0  = {32'b????????????????0???????????????};\n        wildcard bins bit_16_0  = {32'b???????????????0????????????????};\n        wildcard bins bit_17_0  = {32'b??????????????0?????????????????};\n        wildcard bins bit_18_0  = {32'b?????????????0??????????????????};\n        wildcard bins bit_19_0  = {32'b????????????0???????????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n        wildcard bins bit_13_1  = {32'b??????????????????1?????????????};\n        wildcard bins bit_14_1  = {32'b?????????????????1??????????????};\n        wildcard bins bit_15_1  = {32'b????????????????1???????????????};\n        wildcard bins bit_16_1  = {32'b???????????????1????????????????};\n        wildcard bins bit_17_1  = {32'b??????????????1?????????????????};\n        wildcard bins bit_18_1  = {32'b?????????????1??????????????????};\n        wildcard bins bit_19_1  = {32'b????????????1???????????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_VALUES\n    cp_imm_zero : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate values\";\n        bins zero  = {0};\n        bins nonzero  = default;\n    }\n`endif\n\nendgroup\n\ncovergroup beq_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Branch if Equal\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"beq\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_offset : coverpoint int'(ins.current.imm) - ins.get_pc()  iff (ins.trap == 0 )  {\n        option.comment = \"Branch Immediate Offset value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_nord_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup bge_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Branch if Greater or Equal\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"bge\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_offset : coverpoint int'(ins.current.imm) - ins.get_pc()  iff (ins.trap == 0 )  {\n        option.comment = \"Branch Immediate Offset value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_nord_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup bgeu_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Branch if Greater or Equal Unsigned\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"bgeu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_offset : coverpoint int'(ins.current.imm) - ins.get_pc()  iff (ins.trap == 0 )  {\n        option.comment = \"Branch Immediate Offset value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_nord_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup blt_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Branch if Less Than\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"blt\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_offset : coverpoint int'(ins.current.imm) - ins.get_pc()  iff (ins.trap == 0 )  {\n        option.comment = \"Branch Immediate Offset value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_nord_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup bltu_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Branch if Less Than Unsigned\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"bltu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_offset : coverpoint int'(ins.current.imm) - ins.get_pc()  iff (ins.trap == 0 )  {\n        option.comment = \"Branch Immediate Offset value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_nord_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup bne_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Branch if Not Equal\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"bne\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_offset : coverpoint int'(ins.current.imm) - ins.get_pc()  iff (ins.trap == 0 )  {\n        option.comment = \"Branch Immediate Offset value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_nord_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup jal_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Jump and Link\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"jal\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate values\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_13_0  = {32'b??????????????????0?????????????};\n        wildcard bins bit_14_0  = {32'b?????????????????0??????????????};\n        wildcard bins bit_15_0  = {32'b????????????????0???????????????};\n        wildcard bins bit_16_0  = {32'b???????????????0????????????????};\n        wildcard bins bit_17_0  = {32'b??????????????0?????????????????};\n        wildcard bins bit_18_0  = {32'b?????????????0??????????????????};\n        wildcard bins bit_19_0  = {32'b????????????0???????????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n        wildcard bins bit_13_1  = {32'b??????????????????1?????????????};\n        wildcard bins bit_14_1  = {32'b?????????????????1??????????????};\n        wildcard bins bit_15_1  = {32'b????????????????1???????????????};\n        wildcard bins bit_16_1  = {32'b???????????????1????????????????};\n        wildcard bins bit_17_1  = {32'b??????????????1?????????????????};\n        wildcard bins bit_18_1  = {32'b?????????????1??????????????????};\n        wildcard bins bit_19_1  = {32'b????????????1???????????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_VALUES\n    cp_imm_zero : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate values\";\n        bins zero  = {0};\n        bins nonzero  = default;\n    }\n`endif\n\nendgroup\n\ncovergroup jalr_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Jump and Link, register\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"jalr\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup lb_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Load Byte (8-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"lb\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_hazard : coverpoint check_mem_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"Memory Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup lbu_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Load Unsigned Byte (8-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"lbu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_hazard : coverpoint check_mem_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"Memory Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup lh_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Load Half word (16-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"lh\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_hazard : coverpoint check_mem_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"Memory Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup lhu_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Load Unsigned Half word (16-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"lhu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_hazard : coverpoint check_mem_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"Memory Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup lui_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Load Upper Immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"lui\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate values\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_13_0  = {32'b??????????????????0?????????????};\n        wildcard bins bit_14_0  = {32'b?????????????????0??????????????};\n        wildcard bins bit_15_0  = {32'b????????????????0???????????????};\n        wildcard bins bit_16_0  = {32'b???????????????0????????????????};\n        wildcard bins bit_17_0  = {32'b??????????????0?????????????????};\n        wildcard bins bit_18_0  = {32'b?????????????0??????????????????};\n        wildcard bins bit_19_0  = {32'b????????????0???????????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n        wildcard bins bit_13_1  = {32'b??????????????????1?????????????};\n        wildcard bins bit_14_1  = {32'b?????????????????1??????????????};\n        wildcard bins bit_15_1  = {32'b????????????????1???????????????};\n        wildcard bins bit_16_1  = {32'b???????????????1????????????????};\n        wildcard bins bit_17_1  = {32'b??????????????1?????????????????};\n        wildcard bins bit_18_1  = {32'b?????????????1??????????????????};\n        wildcard bins bit_19_1  = {32'b????????????1???????????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_VALUES\n    cp_imm_zero : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate values\";\n        bins zero  = {0};\n        bins nonzero  = default;\n    }\n`endif\n\nendgroup\n\ncovergroup lw_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Load Word (32-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"lw\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_hazard : coverpoint check_mem_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"Memory Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup or_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"OR\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"or\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup ori_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Or signed immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"ori\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_imm : cross cp_rs1_sign,cp_imm_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and Imm sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup sb_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Store Byte (8-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sb\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_unaligned : coverpoint is_unaligned_mem_access(ins.hart, ins.issue)  {\n        option.comment = \"Memory unaligned access\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup sh_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Store Half-word (16-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sh\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_unaligned : coverpoint is_unaligned_mem_access(ins.hart, ins.issue)  {\n        option.comment = \"Memory unaligned access\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup sll_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Shift Left Logical\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sll\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup slli_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Shift Left Logical Immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"slli\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_VALUES\n    cp_imm_shift : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate Shift\";\n        bins shift[]  = {[0:31]};\n    }\n`endif\n\nendgroup\n\ncovergroup slt_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Set if Less Than\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"slt\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup slti_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Set if Less than Immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"slti\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_imm : cross cp_rs1_sign,cp_imm_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and Imm sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup sltiu_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Set if Less than Immediate Unsigned\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sltiu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_imm : cross cp_rs1_sign,cp_imm_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and Imm sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup sltu_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Set if Less Than Unsigned\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sltu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup sra_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Shift Right Arithmetic\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sra\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup srai_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Shift Right Arithmetic Immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"srai\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_VALUES\n    cp_imm_shift : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate Shift\";\n        bins shift[]  = {[0:31]};\n    }\n`endif\n\nendgroup\n\ncovergroup srl_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Shift Right Logical\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"srl\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup srli_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Shift Right Logical Immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"srli\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_VALUES\n    cp_imm_shift : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate Shift\";\n        bins shift[]  = {[0:31]};\n    }\n`endif\n\nendgroup\n\ncovergroup sub_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Subtract\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sub\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup sw_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Store Word (32-bit)\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"sw\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_mem_unaligned : coverpoint is_unaligned_mem_access(ins.hart, ins.issue)  {\n        option.comment = \"Memory unaligned access\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\nendgroup\n\ncovergroup xor_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Exlusive OR\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"xor\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup xori_cg with function sample(ins_rv32i_t ins);\n    option.per_instance = 1; \n    option.comment = \"Exlusive-OR Immediate\";\n  \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"xori\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_imm_sign : coverpoint int'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value sign\";\n        bins neg  = {[$:-1]};\n        bins zero  = {0};\n        bins pos  = {[1:$]};\n    }\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_imm_ones_zeros : coverpoint unsigned'(ins.current.imm)  iff (ins.trap == 0 )  {\n        option.comment = \"Immediate value ones and zeros\";\n        wildcard bins bit_0_0  = {32'b???????????????????????????????0};\n        wildcard bins bit_1_0  = {32'b??????????????????????????????0?};\n        wildcard bins bit_2_0  = {32'b?????????????????????????????0??};\n        wildcard bins bit_3_0  = {32'b????????????????????????????0???};\n        wildcard bins bit_4_0  = {32'b???????????????????????????0????};\n        wildcard bins bit_5_0  = {32'b??????????????????????????0?????};\n        wildcard bins bit_6_0  = {32'b?????????????????????????0??????};\n        wildcard bins bit_7_0  = {32'b????????????????????????0???????};\n        wildcard bins bit_8_0  = {32'b???????????????????????0????????};\n        wildcard bins bit_9_0  = {32'b??????????????????????0?????????};\n        wildcard bins bit_10_0  = {32'b?????????????????????0??????????};\n        wildcard bins bit_11_0  = {32'b????????????????????0???????????};\n        wildcard bins bit_12_0  = {32'b???????????????????0????????????};\n        wildcard bins bit_0_1  = {32'b???????????????????????????????1};\n        wildcard bins bit_1_1  = {32'b??????????????????????????????1?};\n        wildcard bins bit_2_1  = {32'b?????????????????????????????1??};\n        wildcard bins bit_3_1  = {32'b????????????????????????????1???};\n        wildcard bins bit_4_1  = {32'b???????????????????????????1????};\n        wildcard bins bit_5_1  = {32'b??????????????????????????1?????};\n        wildcard bins bit_6_1  = {32'b?????????????????????????1??????};\n        wildcard bins bit_7_1  = {32'b????????????????????????1???????};\n        wildcard bins bit_8_1  = {32'b???????????????????????1????????};\n        wildcard bins bit_9_1  = {32'b??????????????????????1?????????};\n        wildcard bins bit_10_1  = {32'b?????????????????????1??????????};\n        wildcard bins bit_11_1  = {32'b????????????????????1???????????};\n        wildcard bins bit_12_1  = {32'b???????????????????1????????????};\n    }\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_imm : cross cp_rs1_sign,cp_imm_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and Imm sign\";\n    }\n`endif\n\nendgroup\n\n\n\n\n\n\n\n\nfunction void rv32i_sample(int hart, int issue);\n    ins_rv32i_t ins;\n\n    case (traceDataQ[hart][issue][0].inst_name)\n        \"add\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            add_cg.sample(ins); \n        end\n        \"addi\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            addi_cg.sample(ins); \n        end\n        \"and\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            and_cg.sample(ins); \n        end\n        \"andi\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            andi_cg.sample(ins); \n        end\n        \"auipc\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm(1);\n            auipc_cg.sample(ins); \n        end\n        \"beq\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs1(0);\n            ins.add_rs2(1);\n            ins.add_imm_addr(2);\n            beq_cg.sample(ins); \n        end\n        \"bge\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs1(0);\n            ins.add_rs2(1);\n            ins.add_imm_addr(2);\n            bge_cg.sample(ins); \n        end\n        \"bgeu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs1(0);\n            ins.add_rs2(1);\n            ins.add_imm_addr(2);\n            bgeu_cg.sample(ins); \n        end\n        \"blt\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs1(0);\n            ins.add_rs2(1);\n            ins.add_imm_addr(2);\n            blt_cg.sample(ins); \n        end\n        \"bltu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs1(0);\n            ins.add_rs2(1);\n            ins.add_imm_addr(2);\n            bltu_cg.sample(ins); \n        end\n        \"bne\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs1(0);\n            ins.add_rs2(1);\n            ins.add_imm_addr(2);\n            bne_cg.sample(ins); \n        end\n        \"jal\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm_addr(1);\n            jal_cg.sample(ins); \n        end\n        \"jalr\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm_addr(2);\n            jalr_cg.sample(ins); \n        end\n        \"lb\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_LOAD;\n            ins.add_mem_address();\n            lb_cg.sample(ins); \n        end\n        \"lbu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_LOAD;\n            ins.add_mem_address();\n            lbu_cg.sample(ins); \n        end\n        \"lh\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_LOAD;\n            ins.add_mem_address();\n            lh_cg.sample(ins); \n        end\n        \"lhu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_LOAD;\n            ins.add_mem_address();\n            lhu_cg.sample(ins); \n        end\n        \"lui\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm(1);\n            lui_cg.sample(ins); \n        end\n        \"lw\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_LOAD;\n            ins.add_mem_address();\n            lw_cg.sample(ins); \n        end\n        \"or\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            or_cg.sample(ins); \n        end\n        \"ori\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            ori_cg.sample(ins); \n        end\n        \"sb\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs2(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_STORE;\n            ins.add_mem_address();\n            sb_cg.sample(ins); \n        end\n        \"sh\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs2(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_STORE;\n            ins.add_mem_address();\n            sh_cg.sample(ins); \n        end\n        \"sll\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            sll_cg.sample(ins); \n        end\n        \"slli\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            slli_cg.sample(ins); \n        end\n        \"slt\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            slt_cg.sample(ins); \n        end\n        \"slti\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            slti_cg.sample(ins); \n        end\n        \"sltiu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            sltiu_cg.sample(ins); \n        end\n        \"sltu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            sltu_cg.sample(ins); \n        end\n        \"sra\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            sra_cg.sample(ins); \n        end\n        \"srai\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            srai_cg.sample(ins); \n        end\n        \"srl\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            srl_cg.sample(ins); \n        end\n        \"srli\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            srli_cg.sample(ins); \n        end\n        \"sub\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            sub_cg.sample(ins); \n        end\n        \"sw\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rs2(0);\n            ins.add_imm(1);\n            ins.add_rs1(2);\n            ins.current.inst_category = INST_CAT_STORE;\n            ins.add_mem_address();\n            sw_cg.sample(ins); \n        end\n        \"xor\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            xor_cg.sample(ins); \n        end\n        \"xori\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_imm(2);\n            xori_cg.sample(ins); \n        end\n    endcase\nendfunction\n\n\n\n\n\n\n\n","lang":"verilog"};
processSrcData(g_data);