;redcode
;assert 1
	SPL 0, #-392
	CMP -205, <-127
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	JMP <127, 100
	SPL -8, 5
	DJN -1, @-20
	SUB <129, 100
	MOV -7, <-20
	JMZ 721, 6
	JMZ 721, 6
	ADD 270, 60
	MOV #250, <1
	MOV #250, <1
	ADD #250, <1
	MOV -7, <-20
	MOV #250, <1
	SUB #72, @200
	ADD 270, 60
	SLT 721, 6
	MOV #250, <1
	SUB -7, <-420
	SUB @127, 100
	SUB -7, <-420
	SUB #0, <0
	CMP 216, 67
	SUB 80, 90
	CMP #0, <0
	DAT #206, <0
	SUB -7, <-420
	SUB 12, @10
	SUB 0, 3
	SUB <129, 100
	SUB #72, @200
	SLT 20, <12
	JMZ 80, 90
	SUB #0, <0
	SUB 80, 90
	SLT 721, 6
	SLT 721, 0
	SUB 12, @10
	MOV -7, <-20
	SUB #72, @200
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #-392
	DJN -1, @-20
