<?xml version="1.0"?>
<testlist version="2.0">

  <!-- ================= -->
  <!-- D TEST -->
  <!-- ================= -->

  <test name="ERI" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
      <machine name="izumi" compiler="intel" category="prealpha"/>
      <machine name="derecho" compiler="gnu" category="prebeta"/>
    </machines>
  </test>
  <test name="ERP" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>
  <test name="ERS_D_Ld5" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
      <machine name="derecho" compiler="intel" category="aux_cime_baselines"/>
    </machines>
  </test>
  <test name="ERS_IOP_Ld5" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="prebeta"/>
    </machines>
  </test>
  <test name="ERS_Ld5" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="edison" compiler="intel" category="prebeta"/>
      <machine name="hopper" compiler="pgi" category="prebeta"/>
    </machines>
  </test>
  <test name="ERS_Ld5" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>
  <test name="PET_Ld2" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>
  <test name="ERI_C2" grid="TL319_t232" compset="DTEST" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>

  <!-- ================= -->
  <!-- G TEST -->
  <!-- ================= -->

  <test name="ERS_Lm3" grid="TL319_t232" compset="G_JRA_RYF" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>
  <test name="ERI" grid="TL319_t232" compset="G_JRA_RYF" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>
  <test name="PET" grid="TL319_t232" compset="G_JRA_RYF" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>
  <test name="ERS" grid="TL319_t232" compset="G1850MARBL_JRA" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>

  <test name="ERI" grid="TL319_t232" compset="G_JRA_RYF" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
  </test>

  <test name="ERS" grid="TL319_t232" compset="G_JRA_RYF" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="gnu" category="aux_cice"/>
      <machine name="derecho" compiler="gnu" category="prealpha"/>
    </machines>
  </test>

  <test name="ERS" grid="TL319_t232" compset="G1850MARBL_JRA" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>

  <test name="ERS_Ld5" grid="TL319_t232" compset="G_JRA" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>

  <!-- ================= -->
  <!-- F TEST -->
  <!-- ================= -->

  <test name="ERP_Ln9" grid="f09_f09_mg17" compset="F2000climo" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
      <machine name="derecho" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">00:10:00</option>
    </options>
  </test>
  <test name="SMS_D_Ln9" grid="T42_T42" compset="FCSCAM" testmods="cam/outfrq9s">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>

  <!-- ================= -->
  <!-- E TEST -->
  <!-- ================= -->

  <test name="ERS_Ld5" grid="f09_g17" compset="E1850TEST" testmods="cice/default">
    <machines>
      <machine name="mira" compiler="ibm" category="prebeta"/>
    </machines>
  </test>
  <test name="ERS_D_Ld5" grid="f19_g17" compset="E1850TEST" testmods="cice/default">
    <machines>
      <machine name="edison" compiler="intel" category="prebeta"/>
      <machine name="izumi" compiler="nag" category="prealpha"/>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>
  <test name="PET" grid="f19_g17" compset="E1850TEST" testmods="cice/default">
    <machines>
      <machine name="bluewaters" compiler="pgi" category="prebeta"/>
    </machines>
  </test>

  <!-- ================= -->
  <!-- B TEST -->
  <!-- ================= -->

  <test name="ERS_Ld7" grid="ne30pg3_t232" compset="BLT1850" testmods="cice/default">
    <machines>
      <machine name="derecho" compiler="intel" category="aux_cice"/>
    </machines>
  </test>

</testlist>
