<stg><name>NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %adr_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="adr_x"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %adr_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="adr_y"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="26" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mag_nms_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mag_nms_9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %tan_y_nms = alloca i32 1

]]></Node>
<StgValue><ssdm name="tan_y_nms"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %tan_x_225_nms = alloca i32 1

]]></Node>
<StgValue><ssdm name="tan_x_225_nms"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %tan_x_675_nms = alloca i32 1

]]></Node>
<StgValue><ssdm name="tan_x_675_nms"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %adr = alloca i32 1

]]></Node>
<StgValue><ssdm name="adr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="26" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %mag_nms = alloca i32 1

]]></Node>
<StgValue><ssdm name="mag_nms"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %magnitude, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_225, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_675, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %lowerThresh_scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowerThresh_scale

]]></Node>
<StgValue><ssdm name="lowerThresh_scale_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %upperThresh_scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %upperThresh_scale

]]></Node>
<StgValue><ssdm name="upperThresh_scale_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i15 32639, i15 %adr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i32 0, i32 %adr_y

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i32 0, i32 %adr_x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.inc157

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc157:0 %x_3 = load i32 %adr_x

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc157:1 %y_3 = load i32 %adr_y

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc157:2 %adr_1 = load i15 %adr

]]></Node>
<StgValue><ssdm name="adr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc157:6 %icmp_ln193 = icmp_eq  i15 %adr_1, i15 16255

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc157:8 %br_ln193 = br i1 %icmp_ln193, void %for.inc157.split_ifconv, void %for.end249.exitStub

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
for.inc157.split_ifconv:10 %idxprom7 = zext i32 %x_3

]]></Node>
<StgValue><ssdm name="idxprom7"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="90" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:11 %LineBuff_mag_addr = getelementptr i90 %LineBuff_mag, i64 0, i64 %idxprom7

]]></Node>
<StgValue><ssdm name="LineBuff_mag_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="90" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:12 %LineBuff_mag_load = load i7 %LineBuff_mag_addr

]]></Node>
<StgValue><ssdm name="LineBuff_mag_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:14 %LineBuff_tan_y_addr = getelementptr i96 %LineBuff_tan_y, i64 0, i64 %idxprom7

]]></Node>
<StgValue><ssdm name="LineBuff_tan_y_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="96" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:15 %LineBuff_tan_y_load = load i7 %LineBuff_tan_y_addr

]]></Node>
<StgValue><ssdm name="LineBuff_tan_y_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:16 %LineBuff_tan_x_225_addr = getelementptr i96 %LineBuff_tan_x_225, i64 0, i64 %idxprom7

]]></Node>
<StgValue><ssdm name="LineBuff_tan_x_225_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:17 %LineBuff_tan_x_225_load = load i7 %LineBuff_tan_x_225_addr

]]></Node>
<StgValue><ssdm name="LineBuff_tan_x_225_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:18 %LineBuff_tan_x_675_addr = getelementptr i96 %LineBuff_tan_x_675, i64 0, i64 %idxprom7

]]></Node>
<StgValue><ssdm name="LineBuff_tan_x_675_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="96" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:19 %LineBuff_tan_x_675_load = load i7 %LineBuff_tan_x_675_addr

]]></Node>
<StgValue><ssdm name="LineBuff_tan_x_675_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:98 %tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc157.split_ifconv:99 %icmp_ln261 = icmp_sgt  i31 %tmp_12, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln261"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:100 %tmp_13 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc157.split_ifconv:101 %icmp_ln261_1 = icmp_sgt  i31 %tmp_13, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln261_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:102 %and_ln261 = and i1 %icmp_ln261, i1 %icmp_ln261_1

]]></Node>
<StgValue><ssdm name="and_ln261"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc157.split_ifconv:103 %br_ln261 = br i1 %and_ln261, void %if.end239, void %if.then236

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end239:0 %add_ln264 = add i15 %adr_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end239:1 %icmp_ln265 = icmp_eq  i32 %x_3, i32 127

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end239:2 %y = add i32 %y_3, i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end239:3 %x = add i32 %x_3, i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end239:4 %x_2 = select i1 %icmp_ln265, i32 0, i32 %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end239:5 %y_2 = select i1 %icmp_ln265, i32 %y, i32 %y_3

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.inc157.split_ifconv:2 %tan_y_nms_load = load i32 %tan_y_nms

]]></Node>
<StgValue><ssdm name="tan_y_nms_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
for.inc157.split_ifconv:3 %tan_x_225_nms_load = load i32 %tan_x_225_nms

]]></Node>
<StgValue><ssdm name="tan_x_225_nms_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.inc157.split_ifconv:4 %tan_x_675_nms_load = load i32 %tan_x_675_nms

]]></Node>
<StgValue><ssdm name="tan_x_675_nms_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="90" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:12 %LineBuff_mag_load = load i7 %LineBuff_mag_addr

]]></Node>
<StgValue><ssdm name="LineBuff_mag_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="90" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:13 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i90.i32.i32, i90 %LineBuff_mag_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="96" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:15 %LineBuff_tan_y_load = load i7 %LineBuff_tan_y_addr

]]></Node>
<StgValue><ssdm name="LineBuff_tan_y_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:17 %LineBuff_tan_x_225_load = load i7 %LineBuff_tan_x_225_addr

]]></Node>
<StgValue><ssdm name="LineBuff_tan_x_225_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="96" op_0_bw="7">
<![CDATA[
for.inc157.split_ifconv:19 %LineBuff_tan_x_675_load = load i7 %LineBuff_tan_x_675_addr

]]></Node>
<StgValue><ssdm name="LineBuff_tan_x_675_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="26" op_1_bw="90" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:20 %tmp_8 = partselect i26 @_ssdm_op_PartSelect.i26.i90.i32.i32, i90 %LineBuff_mag_load, i32 64, i32 89

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:21 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %LineBuff_tan_y_load, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:22 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %LineBuff_tan_x_225_load, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:23 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %LineBuff_tan_x_675_load, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc157.split_ifconv:24 %magnitude_read = read i26 @_ssdm_op_Read.ap_fifo.volatile.i26P0A, i26 %magnitude

]]></Node>
<StgValue><ssdm name="magnitude_read"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="58" op_0_bw="58" op_1_bw="90" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:25 %tmp_11 = partselect i58 @_ssdm_op_PartSelect.i58.i90.i32.i32, i90 %LineBuff_mag_load, i32 32, i32 89

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:29 %tangent_y_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %tangent_y

]]></Node>
<StgValue><ssdm name="tangent_y_read"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:30 %tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %LineBuff_tan_y_load, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:33 %tangent_x_225_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %tangent_x_225

]]></Node>
<StgValue><ssdm name="tangent_x_225_read"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:34 %tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %LineBuff_tan_x_225_load, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:37 %tangent_x_675_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %tangent_x_675

]]></Node>
<StgValue><ssdm name="tangent_x_675_read"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc157.split_ifconv:38 %tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %LineBuff_tan_x_675_load, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:41 %icmp_ln226 = icmp_slt  i32 %tan_x_225_nms_load, i32 %tan_y_nms_load

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:43 %sub_ln226 = sub i32 0, i32 %tan_x_225_nms_load

]]></Node>
<StgValue><ssdm name="sub_ln226"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:52 %icmp_ln232 = icmp_sgt  i32 %tan_y_nms_load, i32 %tan_x_225_nms_load

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:53 %icmp_ln232_1 = icmp_slt  i32 %tan_x_675_nms_load, i32 %tan_y_nms_load

]]></Node>
<StgValue><ssdm name="icmp_ln232_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:54 %xor_ln232_1 = xor i1 %icmp_ln232_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln232_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:55 %and_ln232 = and i1 %icmp_ln232, i1 %xor_ln232_1

]]></Node>
<StgValue><ssdm name="and_ln232"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:62 %icmp_ln238 = icmp_sgt  i32 %tan_y_nms_load, i32 %tan_x_675_nms_load

]]></Node>
<StgValue><ssdm name="icmp_ln238"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:63 %sub_ln238 = sub i32 0, i32 %tan_x_675_nms_load

]]></Node>
<StgValue><ssdm name="sub_ln238"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end239:9 %store_ln193 = store i15 %add_ln264, i15 %adr

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end239:11 %store_ln193 = store i32 %tmp_9, i32 %tan_x_675_nms

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end239:12 %store_ln193 = store i32 %tmp_1, i32 %tan_x_225_nms

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end239:13 %store_ln193 = store i32 %tmp_s, i32 %tan_y_nms

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end239:16 %store_ln193 = store i32 %y_2, i32 %adr_y

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end239:17 %store_ln193 = store i32 %x_2, i32 %adr_x

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc157:3 %p_load42 = load i32 %empty_56

]]></Node>
<StgValue><ssdm name="p_load42"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26">
<![CDATA[
for.inc157:4 %mag_nms_10 = load i26 %mag_nms

]]></Node>
<StgValue><ssdm name="mag_nms_10"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26">
<![CDATA[
for.inc157:5 %p_load = load i26 %empty_57

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc157:7 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.inc157.split_ifconv:0 %p_load45 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load45"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="26" op_0_bw="26">
<![CDATA[
for.inc157.split_ifconv:1 %mag_nms_9_load = load i26 %mag_nms_9

]]></Node>
<StgValue><ssdm name="mag_nms_9_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="26">
<![CDATA[
for.inc157.split_ifconv:5 %p_load43 = load i26 %empty_55

]]></Node>
<StgValue><ssdm name="p_load43"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="26">
<![CDATA[
for.inc157.split_ifconv:6 %sext_ln193 = sext i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="sext_ln193"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="58">
<![CDATA[
for.inc157.split_ifconv:26 %sext_ln203 = sext i58 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="90" op_0_bw="90" op_1_bw="26" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:27 %tmp_3 = bitconcatenate i90 @_ssdm_op_BitConcatenate.i90.i26.i64, i26 %magnitude_read, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="90" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc157.split_ifconv:28 %store_ln203 = store i90 %tmp_3, i7 %LineBuff_mag_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:31 %tmp_5 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tangent_y_read, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="96" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc157.split_ifconv:32 %store_ln204 = store i96 %tmp_5, i7 %LineBuff_tan_y_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:35 %tmp_7 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tangent_x_225_read, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="96" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc157.split_ifconv:36 %store_ln205 = store i96 %tmp_7, i7 %LineBuff_tan_x_225_addr

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc157.split_ifconv:39 %tmp_10 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tangent_x_675_read, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="96" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc157.split_ifconv:40 %store_ln206 = store i96 %tmp_10, i7 %LineBuff_tan_x_675_addr

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:42 %xor_ln226_1 = xor i1 %icmp_ln226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln226_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:44 %icmp_ln226_1 = icmp_sgt  i32 %tan_y_nms_load, i32 %sub_ln226

]]></Node>
<StgValue><ssdm name="icmp_ln226_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:45 %and_ln226 = and i1 %xor_ln226_1, i1 %icmp_ln226_1

]]></Node>
<StgValue><ssdm name="and_ln226"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc157.split_ifconv:46 %icmp_ln228 = icmp_slt  i26 %mag_nms_9_load, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc157.split_ifconv:48 %icmp_ln228_1 = icmp_slt  i26 %tmp_8, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="icmp_ln228_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:56 %icmp_ln234 = icmp_slt  i32 %p_load45, i32 %sext_ln193

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc157.split_ifconv:58 %icmp_ln234_1 = icmp_slt  i26 %magnitude_read, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="icmp_ln234_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:64 %icmp_ln238_1 = icmp_slt  i32 %sub_ln238, i32 %tan_y_nms_load

]]></Node>
<StgValue><ssdm name="icmp_ln238_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:65 %xor_ln238_1 = xor i1 %icmp_ln238_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln238_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:66 %or_ln238 = or i1 %icmp_ln238, i1 %xor_ln238_1

]]></Node>
<StgValue><ssdm name="or_ln238"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:67 %icmp_ln240 = icmp_slt  i32 %p_load42, i32 %sext_ln193

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc157.split_ifconv:69 %icmp_ln240_1 = icmp_slt  i26 %p_load, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="icmp_ln240_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc157.split_ifconv:73 %icmp_ln246 = icmp_slt  i26 %p_load43, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:74 %xor_ln246 = xor i1 %icmp_ln246, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln246"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:75 %icmp_ln246_1 = icmp_slt  i32 %tmp, i32 %sext_ln193

]]></Node>
<StgValue><ssdm name="icmp_ln246_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:76 %xor_ln246_1 = xor i1 %icmp_ln246_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln246_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:77 %or_ln246 = or i1 %xor_ln246, i1 %xor_ln246_1

]]></Node>
<StgValue><ssdm name="or_ln246"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:78 %mag_nms_14 = select i1 %or_ln246, i26 0, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="mag_nms_14"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0">
<![CDATA[
if.end239:6 %store_ln193 = store i26 %magnitude_read, i26 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0">
<![CDATA[
if.end239:7 %store_ln193 = store i26 %tmp_8, i26 %mag_nms

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end239:8 %store_ln193 = store i32 %tmp, i32 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0">
<![CDATA[
if.end239:10 %store_ln193 = store i26 %p_load, i26 %empty_55

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0">
<![CDATA[
if.end239:14 %store_ln193 = store i26 %mag_nms_10, i26 %mag_nms_9

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end239:15 %store_ln193 = store i32 %p_load42, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
if.end239:18 %br_ln193 = br void %for.inc157

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:47 %xor_ln228 = xor i1 %icmp_ln228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln228"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:49 %xor_ln228_1 = xor i1 %icmp_ln228_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln228_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:50 %or_ln228 = or i1 %xor_ln228, i1 %xor_ln228_1

]]></Node>
<StgValue><ssdm name="or_ln228"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:51 %mag_nms_11 = select i1 %or_ln228, i26 0, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="mag_nms_11"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:57 %xor_ln234 = xor i1 %icmp_ln234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln234"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:59 %xor_ln234_1 = xor i1 %icmp_ln234_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln234_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:60 %or_ln234 = or i1 %xor_ln234, i1 %xor_ln234_1

]]></Node>
<StgValue><ssdm name="or_ln234"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:61 %mag_nms_12 = select i1 %or_ln234, i26 0, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="mag_nms_12"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:68 %xor_ln240 = xor i1 %icmp_ln240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln240"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:70 %xor_ln240_1 = xor i1 %icmp_ln240_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln240_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:71 %or_ln240 = or i1 %xor_ln240, i1 %xor_ln240_1

]]></Node>
<StgValue><ssdm name="or_ln240"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:72 %mag_nms_13 = select i1 %or_ln240, i26 0, i26 %mag_nms_10

]]></Node>
<StgValue><ssdm name="mag_nms_13"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:79 %mag_nms_15 = select i1 %and_ln226, i26 %mag_nms_11, i26 %mag_nms_14

]]></Node>
<StgValue><ssdm name="mag_nms_15"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:80 %xor_ln226 = xor i1 %and_ln226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln226"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:81 %and_ln232_1 = and i1 %and_ln232, i1 %xor_ln226

]]></Node>
<StgValue><ssdm name="and_ln232_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:82 %mag_nms_16 = select i1 %and_ln232_1, i26 %mag_nms_12, i26 %mag_nms_15

]]></Node>
<StgValue><ssdm name="mag_nms_16"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:83 %or_ln232 = or i1 %and_ln226, i1 %and_ln232

]]></Node>
<StgValue><ssdm name="or_ln232"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:84 %xor_ln232 = xor i1 %or_ln232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln232"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:85 %and_ln238 = and i1 %or_ln238, i1 %xor_ln232

]]></Node>
<StgValue><ssdm name="and_ln238"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:86 %mag_nms_17 = select i1 %and_ln238, i26 %mag_nms_13, i26 %mag_nms_16

]]></Node>
<StgValue><ssdm name="mag_nms_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:87 %or_ln238_1 = or i1 %or_ln232, i1 %or_ln238

]]></Node>
<StgValue><ssdm name="or_ln238_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:88 %xor_ln238 = xor i1 %or_ln238_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln238"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:89 %and_ln226_1 = and i1 %icmp_ln226_1, i1 %xor_ln238

]]></Node>
<StgValue><ssdm name="and_ln226_1"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc157.split_ifconv:90 %mag_nms_18 = select i1 %and_ln226_1, i26 %mag_nms_10, i26 %mag_nms_17

]]></Node>
<StgValue><ssdm name="mag_nms_18"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="26">
<![CDATA[
for.inc157.split_ifconv:91 %sext_ln160 = sext i26 %mag_nms_18

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:92 %icmp_ln251 = icmp_sgt  i32 %sext_ln160, i32 %upperThresh_scale_read

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc157.split_ifconv:93 %icmp_ln254 = icmp_sgt  i32 %sext_ln160, i32 %lowerThresh_scale_read

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc157.split_ifconv:94 %select_ln251 = select i1 %icmp_ln251, i8 255, i8 127

]]></Node>
<StgValue><ssdm name="select_ln251"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc157.split_ifconv:95 %or_ln251 = or i1 %icmp_ln251, i1 %icmp_ln254

]]></Node>
<StgValue><ssdm name="or_ln251"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc157.split_ifconv:96 %pixel_thr = select i1 %or_ln251, i8 %select_ln251, i8 0

]]></Node>
<StgValue><ssdm name="pixel_thr"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0">
<![CDATA[
for.end249.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="15">
<![CDATA[
for.inc157.split_ifconv:7 %zext_ln193 = zext i15 %adr_1

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc157.split_ifconv:8 %specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln194"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc157.split_ifconv:9 %specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln190"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="8">
<![CDATA[
for.inc157.split_ifconv:97 %zext_ln160 = zext i8 %pixel_thr

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then236:0 %dst_addr = getelementptr i32 %dst, i64 0, i64 %zext_ln193

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
if.then236:1 %store_ln262 = store i32 %zext_ln160, i14 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
if.then236:2 %br_ln263 = br void %if.end239

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
