

================================================================
== Vivado HLS Report for 'dummy'
================================================================
* Date:           Fri Jun 22 00:03:56 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        dummy
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    7|    1|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|       4|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        2|      -|      512|     580|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      86|
|Register             |        -|      -|       11|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        2|      0|      523|     670|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |dummy_mem_m_axi_U  |dummy_mem_m_axi  |        2|      0|  512|  580|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |        2|      0|  512|  580|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_io  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8     |    and   |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   4|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |ap_sig_ioackin_mem_ARREADY  |   9|          2|    1|          2|
    |mem_blk_n_AR                |   9|          2|    1|          2|
    |mem_blk_n_R                 |   9|          2|    1|          2|
    |out_r                       |  15|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  86|         18|   36|        111|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  8|   0|    8|          0|
    |ap_reg_ioackin_mem_ARREADY  |  1|   0|    1|          0|
    |state_V                     |  1|   0|    1|          0|
    |state_V_load_reg_76         |  1|   0|    1|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 11|   0|   11|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none |     dummy    | return value |
|ap_rst_n            |  in |    1| ap_ctrl_none |     dummy    | return value |
|out_r               | out |   32|    ap_vld    |     out_r    |    pointer   |
|out_r_ap_vld        | out |    1|    ap_vld    |     out_r    |    pointer   |
|m_axi_mem_AWVALID   | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWREADY   |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWADDR    | out |   64|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWID      | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWLEN     | out |    8|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWSIZE    | out |    3|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWBURST   | out |    2|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWLOCK    | out |    2|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWCACHE   | out |    4|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWPROT    | out |    3|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWQOS     | out |    4|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWREGION  | out |    4|     m_axi    |      mem     |    pointer   |
|m_axi_mem_AWUSER    | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_WVALID    | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_WREADY    |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_WDATA     | out |   32|     m_axi    |      mem     |    pointer   |
|m_axi_mem_WSTRB     | out |    4|     m_axi    |      mem     |    pointer   |
|m_axi_mem_WLAST     | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_WID       | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_WUSER     | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARVALID   | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARREADY   |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARADDR    | out |   64|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARID      | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARLEN     | out |    8|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARSIZE    | out |    3|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARBURST   | out |    2|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARLOCK    | out |    2|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARCACHE   | out |    4|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARPROT    | out |    3|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARQOS     | out |    4|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARREGION  | out |    4|     m_axi    |      mem     |    pointer   |
|m_axi_mem_ARUSER    | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_RVALID    |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_RREADY    | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_RDATA     |  in |   32|     m_axi    |      mem     |    pointer   |
|m_axi_mem_RLAST     |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_RID       |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_RUSER     |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_RRESP     |  in |    2|     m_axi    |      mem     |    pointer   |
|m_axi_mem_BVALID    |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_BREADY    | out |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_BRESP     |  in |    2|     m_axi    |      mem     |    pointer   |
|m_axi_mem_BID       |  in |    1|     m_axi    |      mem     |    pointer   |
|m_axi_mem_BUSER     |  in |    1|     m_axi    |      mem     |    pointer   |
+--------------------+-----+-----+--------------+--------------+--------------+

