#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1598c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1598e00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x158a2d0 .functor NOT 1, L_0x15f38b0, C4<0>, C4<0>, C4<0>;
L_0x15f3690 .functor XOR 2, L_0x15f3530, L_0x15f35f0, C4<00>, C4<00>;
L_0x15f37a0 .functor XOR 2, L_0x15f3690, L_0x15f3700, C4<00>, C4<00>;
v0x15ebc10_0 .net *"_ivl_10", 1 0, L_0x15f3700;  1 drivers
v0x15ebd10_0 .net *"_ivl_12", 1 0, L_0x15f37a0;  1 drivers
v0x15ebdf0_0 .net *"_ivl_2", 1 0, L_0x15eef30;  1 drivers
v0x15ebeb0_0 .net *"_ivl_4", 1 0, L_0x15f3530;  1 drivers
v0x15ebf90_0 .net *"_ivl_6", 1 0, L_0x15f35f0;  1 drivers
v0x15ec0c0_0 .net *"_ivl_8", 1 0, L_0x15f3690;  1 drivers
v0x15ec1a0_0 .net "a", 0 0, v0x15e6d30_0;  1 drivers
v0x15ec240_0 .net "b", 0 0, v0x15e6dd0_0;  1 drivers
v0x15ec2e0_0 .net "c", 0 0, v0x15e6e70_0;  1 drivers
v0x15ec380_0 .var "clk", 0 0;
v0x15ec420_0 .net "d", 0 0, v0x15e6fb0_0;  1 drivers
v0x15ec4c0_0 .net "out_pos_dut", 0 0, L_0x15f33b0;  1 drivers
v0x15ec560_0 .net "out_pos_ref", 0 0, L_0x15eda90;  1 drivers
v0x15ec600_0 .net "out_sop_dut", 0 0, L_0x15f0e10;  1 drivers
v0x15ec6a0_0 .net "out_sop_ref", 0 0, L_0x15c14e0;  1 drivers
v0x15ec740_0 .var/2u "stats1", 223 0;
v0x15ec7e0_0 .var/2u "strobe", 0 0;
v0x15ec880_0 .net "tb_match", 0 0, L_0x15f38b0;  1 drivers
v0x15ec950_0 .net "tb_mismatch", 0 0, L_0x158a2d0;  1 drivers
v0x15ec9f0_0 .net "wavedrom_enable", 0 0, v0x15e7280_0;  1 drivers
v0x15ecac0_0 .net "wavedrom_title", 511 0, v0x15e7320_0;  1 drivers
L_0x15eef30 .concat [ 1 1 0 0], L_0x15eda90, L_0x15c14e0;
L_0x15f3530 .concat [ 1 1 0 0], L_0x15eda90, L_0x15c14e0;
L_0x15f35f0 .concat [ 1 1 0 0], L_0x15f33b0, L_0x15f0e10;
L_0x15f3700 .concat [ 1 1 0 0], L_0x15eda90, L_0x15c14e0;
L_0x15f38b0 .cmp/eeq 2, L_0x15eef30, L_0x15f37a0;
S_0x1598f90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1598e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x158a6b0 .functor AND 1, v0x15e6e70_0, v0x15e6fb0_0, C4<1>, C4<1>;
L_0x158aa90 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x158ae70 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x158b0f0 .functor AND 1, L_0x158aa90, L_0x158ae70, C4<1>, C4<1>;
L_0x15a3800 .functor AND 1, L_0x158b0f0, v0x15e6e70_0, C4<1>, C4<1>;
L_0x15c14e0 .functor OR 1, L_0x158a6b0, L_0x15a3800, C4<0>, C4<0>;
L_0x15ecf10 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x15ecf80 .functor OR 1, L_0x15ecf10, v0x15e6fb0_0, C4<0>, C4<0>;
L_0x15ed090 .functor AND 1, v0x15e6e70_0, L_0x15ecf80, C4<1>, C4<1>;
L_0x15ed150 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15ed220 .functor OR 1, L_0x15ed150, v0x15e6dd0_0, C4<0>, C4<0>;
L_0x15ed290 .functor AND 1, L_0x15ed090, L_0x15ed220, C4<1>, C4<1>;
L_0x15ed410 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x15ed480 .functor OR 1, L_0x15ed410, v0x15e6fb0_0, C4<0>, C4<0>;
L_0x15ed3a0 .functor AND 1, v0x15e6e70_0, L_0x15ed480, C4<1>, C4<1>;
L_0x15ed610 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15ed710 .functor OR 1, L_0x15ed610, v0x15e6fb0_0, C4<0>, C4<0>;
L_0x15ed7d0 .functor AND 1, L_0x15ed3a0, L_0x15ed710, C4<1>, C4<1>;
L_0x15ed980 .functor XNOR 1, L_0x15ed290, L_0x15ed7d0, C4<0>, C4<0>;
v0x1589c00_0 .net *"_ivl_0", 0 0, L_0x158a6b0;  1 drivers
v0x158a000_0 .net *"_ivl_12", 0 0, L_0x15ecf10;  1 drivers
v0x158a3e0_0 .net *"_ivl_14", 0 0, L_0x15ecf80;  1 drivers
v0x158a7c0_0 .net *"_ivl_16", 0 0, L_0x15ed090;  1 drivers
v0x158aba0_0 .net *"_ivl_18", 0 0, L_0x15ed150;  1 drivers
v0x158af80_0 .net *"_ivl_2", 0 0, L_0x158aa90;  1 drivers
v0x158b200_0 .net *"_ivl_20", 0 0, L_0x15ed220;  1 drivers
v0x15e52a0_0 .net *"_ivl_24", 0 0, L_0x15ed410;  1 drivers
v0x15e5380_0 .net *"_ivl_26", 0 0, L_0x15ed480;  1 drivers
v0x15e5460_0 .net *"_ivl_28", 0 0, L_0x15ed3a0;  1 drivers
v0x15e5540_0 .net *"_ivl_30", 0 0, L_0x15ed610;  1 drivers
v0x15e5620_0 .net *"_ivl_32", 0 0, L_0x15ed710;  1 drivers
v0x15e5700_0 .net *"_ivl_36", 0 0, L_0x15ed980;  1 drivers
L_0x7f8fb688c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15e57c0_0 .net *"_ivl_38", 0 0, L_0x7f8fb688c018;  1 drivers
v0x15e58a0_0 .net *"_ivl_4", 0 0, L_0x158ae70;  1 drivers
v0x15e5980_0 .net *"_ivl_6", 0 0, L_0x158b0f0;  1 drivers
v0x15e5a60_0 .net *"_ivl_8", 0 0, L_0x15a3800;  1 drivers
v0x15e5b40_0 .net "a", 0 0, v0x15e6d30_0;  alias, 1 drivers
v0x15e5c00_0 .net "b", 0 0, v0x15e6dd0_0;  alias, 1 drivers
v0x15e5cc0_0 .net "c", 0 0, v0x15e6e70_0;  alias, 1 drivers
v0x15e5d80_0 .net "d", 0 0, v0x15e6fb0_0;  alias, 1 drivers
v0x15e5e40_0 .net "out_pos", 0 0, L_0x15eda90;  alias, 1 drivers
v0x15e5f00_0 .net "out_sop", 0 0, L_0x15c14e0;  alias, 1 drivers
v0x15e5fc0_0 .net "pos0", 0 0, L_0x15ed290;  1 drivers
v0x15e6080_0 .net "pos1", 0 0, L_0x15ed7d0;  1 drivers
L_0x15eda90 .functor MUXZ 1, L_0x7f8fb688c018, L_0x15ed290, L_0x15ed980, C4<>;
S_0x15e6200 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1598e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x15e6d30_0 .var "a", 0 0;
v0x15e6dd0_0 .var "b", 0 0;
v0x15e6e70_0 .var "c", 0 0;
v0x15e6f10_0 .net "clk", 0 0, v0x15ec380_0;  1 drivers
v0x15e6fb0_0 .var "d", 0 0;
v0x15e70a0_0 .var/2u "fail", 0 0;
v0x15e7140_0 .var/2u "fail1", 0 0;
v0x15e71e0_0 .net "tb_match", 0 0, L_0x15f38b0;  alias, 1 drivers
v0x15e7280_0 .var "wavedrom_enable", 0 0;
v0x15e7320_0 .var "wavedrom_title", 511 0;
E_0x15975e0/0 .event negedge, v0x15e6f10_0;
E_0x15975e0/1 .event posedge, v0x15e6f10_0;
E_0x15975e0 .event/or E_0x15975e0/0, E_0x15975e0/1;
S_0x15e6530 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x15e6200;
 .timescale -12 -12;
v0x15e6770_0 .var/2s "i", 31 0;
E_0x1597480 .event posedge, v0x15e6f10_0;
S_0x15e6870 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x15e6200;
 .timescale -12 -12;
v0x15e6a70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15e6b50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x15e6200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15e7500 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1598e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15edc40 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x15edde0 .functor AND 1, v0x15e6d30_0, L_0x15edc40, C4<1>, C4<1>;
L_0x15edec0 .functor NOT 1, v0x15e6e70_0, C4<0>, C4<0>, C4<0>;
L_0x15ee040 .functor AND 1, L_0x15edde0, L_0x15edec0, C4<1>, C4<1>;
L_0x15ee180 .functor NOT 1, v0x15e6fb0_0, C4<0>, C4<0>, C4<0>;
L_0x15ee300 .functor AND 1, L_0x15ee040, L_0x15ee180, C4<1>, C4<1>;
L_0x15ee450 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15ee5d0 .functor AND 1, L_0x15ee450, v0x15e6dd0_0, C4<1>, C4<1>;
L_0x15ee6e0 .functor NOT 1, v0x15e6e70_0, C4<0>, C4<0>, C4<0>;
L_0x15ee750 .functor AND 1, L_0x15ee5d0, L_0x15ee6e0, C4<1>, C4<1>;
L_0x15ee8c0 .functor NOT 1, v0x15e6fb0_0, C4<0>, C4<0>, C4<0>;
L_0x15ee930 .functor AND 1, L_0x15ee750, L_0x15ee8c0, C4<1>, C4<1>;
L_0x15eea60 .functor OR 1, L_0x15ee300, L_0x15ee930, C4<0>, C4<0>;
L_0x15eeb70 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15ee9f0 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x15eec60 .functor AND 1, L_0x15eeb70, L_0x15ee9f0, C4<1>, C4<1>;
L_0x15eee00 .functor AND 1, L_0x15eec60, v0x15e6e70_0, C4<1>, C4<1>;
L_0x15eeec0 .functor NOT 1, v0x15e6fb0_0, C4<0>, C4<0>, C4<0>;
L_0x15eefd0 .functor AND 1, L_0x15eee00, L_0x15eeec0, C4<1>, C4<1>;
L_0x15ef0e0 .functor OR 1, L_0x15eea60, L_0x15eefd0, C4<0>, C4<0>;
L_0x15ef2a0 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15ef310 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x15ef440 .functor AND 1, L_0x15ef2a0, L_0x15ef310, C4<1>, C4<1>;
L_0x15ef550 .functor NOT 1, v0x15e6e70_0, C4<0>, C4<0>, C4<0>;
L_0x15ef690 .functor AND 1, L_0x15ef440, L_0x15ef550, C4<1>, C4<1>;
L_0x15ef7a0 .functor AND 1, L_0x15ef690, v0x15e6fb0_0, C4<1>, C4<1>;
L_0x15ef940 .functor OR 1, L_0x15ef0e0, L_0x15ef7a0, C4<0>, C4<0>;
L_0x15efa50 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15efbb0 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x15efc20 .functor AND 1, L_0x15efa50, L_0x15efbb0, C4<1>, C4<1>;
L_0x15efe30 .functor NOT 1, v0x15e6e70_0, C4<0>, C4<0>, C4<0>;
L_0x15efea0 .functor AND 1, L_0x15efc20, L_0x15efe30, C4<1>, C4<1>;
L_0x15f00c0 .functor NOT 1, v0x15e6fb0_0, C4<0>, C4<0>, C4<0>;
L_0x15f0130 .functor AND 1, L_0x15efea0, L_0x15f00c0, C4<1>, C4<1>;
L_0x15f0360 .functor OR 1, L_0x15ef940, L_0x15f0130, C4<0>, C4<0>;
L_0x15f0470 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15f0610 .functor AND 1, L_0x15f0470, v0x15e6dd0_0, C4<1>, C4<1>;
L_0x15f06d0 .functor AND 1, L_0x15f0610, v0x15e6e70_0, C4<1>, C4<1>;
L_0x15f04e0 .functor AND 1, L_0x15f06d0, v0x15e6fb0_0, C4<1>, C4<1>;
L_0x15f05a0 .functor OR 1, L_0x15f0360, L_0x15f04e0, C4<0>, C4<0>;
L_0x15f0ac0 .functor AND 1, v0x15e6d30_0, v0x15e6dd0_0, C4<1>, C4<1>;
L_0x15f0b30 .functor AND 1, L_0x15f0ac0, v0x15e6e70_0, C4<1>, C4<1>;
L_0x15f0d50 .functor AND 1, L_0x15f0b30, v0x15e6fb0_0, C4<1>, C4<1>;
L_0x15f0e10 .functor OR 1, L_0x15f05a0, L_0x15f0d50, C4<0>, C4<0>;
L_0x15f10e0 .functor NOT 1, v0x15e6d30_0, C4<0>, C4<0>, C4<0>;
L_0x15f1150 .functor OR 1, L_0x15f10e0, v0x15e6dd0_0, C4<0>, C4<0>;
L_0x15f1390 .functor OR 1, L_0x15f1150, v0x15e6e70_0, C4<0>, C4<0>;
L_0x15f1450 .functor OR 1, L_0x15f1390, v0x15e6fb0_0, C4<0>, C4<0>;
L_0x15f16a0 .functor NOT 1, v0x15e6dd0_0, C4<0>, C4<0>, C4<0>;
L_0x15f1710 .functor OR 1, v0x15e6d30_0, L_0x15f16a0, C4<0>, C4<0>;
L_0x15f1970 .functor OR 1, L_0x15f1710, v0x15e6e70_0, C4<0>, C4<0>;
L_0x15f1c40 .functor OR 1, L_0x15f1970, v0x15e6fb0_0, C4<0>, C4<0>;
L_0x15f20c0 .functor AND 1, L_0x15f1450, L_0x15f1c40, C4<1>, C4<1>;
L_0x15f21d0 .functor OR 1, v0x15e6d30_0, v0x15e6dd0_0, C4<0>, C4<0>;
L_0x15f2610 .functor NOT 1, v0x15e6e70_0, C4<0>, C4<0>, C4<0>;
L_0x15f2680 .functor OR 1, L_0x15f21d0, L_0x15f2610, C4<0>, C4<0>;
L_0x15f2960 .functor OR 1, L_0x15f2680, v0x15e6fb0_0, C4<0>, C4<0>;
L_0x15f2a20 .functor AND 1, L_0x15f20c0, L_0x15f2960, C4<1>, C4<1>;
L_0x15f2d10 .functor OR 1, v0x15e6d30_0, v0x15e6dd0_0, C4<0>, C4<0>;
L_0x15f2d80 .functor OR 1, L_0x15f2d10, v0x15e6e70_0, C4<0>, C4<0>;
L_0x15f3030 .functor NOT 1, v0x15e6fb0_0, C4<0>, C4<0>, C4<0>;
L_0x15f30a0 .functor OR 1, L_0x15f2d80, L_0x15f3030, C4<0>, C4<0>;
L_0x15f33b0 .functor AND 1, L_0x15f2a20, L_0x15f30a0, C4<1>, C4<1>;
v0x15e76c0_0 .net *"_ivl_0", 0 0, L_0x15edc40;  1 drivers
v0x15e77a0_0 .net *"_ivl_10", 0 0, L_0x15ee300;  1 drivers
v0x15e7880_0 .net *"_ivl_100", 0 0, L_0x15f1970;  1 drivers
v0x15e7970_0 .net *"_ivl_102", 0 0, L_0x15f1c40;  1 drivers
v0x15e7a50_0 .net *"_ivl_104", 0 0, L_0x15f20c0;  1 drivers
v0x15e7b80_0 .net *"_ivl_106", 0 0, L_0x15f21d0;  1 drivers
v0x15e7c60_0 .net *"_ivl_108", 0 0, L_0x15f2610;  1 drivers
v0x15e7d40_0 .net *"_ivl_110", 0 0, L_0x15f2680;  1 drivers
v0x15e7e20_0 .net *"_ivl_112", 0 0, L_0x15f2960;  1 drivers
v0x15e7f90_0 .net *"_ivl_114", 0 0, L_0x15f2a20;  1 drivers
v0x15e8070_0 .net *"_ivl_116", 0 0, L_0x15f2d10;  1 drivers
v0x15e8150_0 .net *"_ivl_118", 0 0, L_0x15f2d80;  1 drivers
v0x15e8230_0 .net *"_ivl_12", 0 0, L_0x15ee450;  1 drivers
v0x15e8310_0 .net *"_ivl_120", 0 0, L_0x15f3030;  1 drivers
v0x15e83f0_0 .net *"_ivl_122", 0 0, L_0x15f30a0;  1 drivers
v0x15e84d0_0 .net *"_ivl_14", 0 0, L_0x15ee5d0;  1 drivers
v0x15e85b0_0 .net *"_ivl_16", 0 0, L_0x15ee6e0;  1 drivers
v0x15e87a0_0 .net *"_ivl_18", 0 0, L_0x15ee750;  1 drivers
v0x15e8880_0 .net *"_ivl_2", 0 0, L_0x15edde0;  1 drivers
v0x15e8960_0 .net *"_ivl_20", 0 0, L_0x15ee8c0;  1 drivers
v0x15e8a40_0 .net *"_ivl_22", 0 0, L_0x15ee930;  1 drivers
v0x15e8b20_0 .net *"_ivl_24", 0 0, L_0x15eea60;  1 drivers
v0x15e8c00_0 .net *"_ivl_26", 0 0, L_0x15eeb70;  1 drivers
v0x15e8ce0_0 .net *"_ivl_28", 0 0, L_0x15ee9f0;  1 drivers
v0x15e8dc0_0 .net *"_ivl_30", 0 0, L_0x15eec60;  1 drivers
v0x15e8ea0_0 .net *"_ivl_32", 0 0, L_0x15eee00;  1 drivers
v0x15e8f80_0 .net *"_ivl_34", 0 0, L_0x15eeec0;  1 drivers
v0x15e9060_0 .net *"_ivl_36", 0 0, L_0x15eefd0;  1 drivers
v0x15e9140_0 .net *"_ivl_38", 0 0, L_0x15ef0e0;  1 drivers
v0x15e9220_0 .net *"_ivl_4", 0 0, L_0x15edec0;  1 drivers
v0x15e9300_0 .net *"_ivl_40", 0 0, L_0x15ef2a0;  1 drivers
v0x15e93e0_0 .net *"_ivl_42", 0 0, L_0x15ef310;  1 drivers
v0x15e94c0_0 .net *"_ivl_44", 0 0, L_0x15ef440;  1 drivers
v0x15e97b0_0 .net *"_ivl_46", 0 0, L_0x15ef550;  1 drivers
v0x15e9890_0 .net *"_ivl_48", 0 0, L_0x15ef690;  1 drivers
v0x15e9970_0 .net *"_ivl_50", 0 0, L_0x15ef7a0;  1 drivers
v0x15e9a50_0 .net *"_ivl_52", 0 0, L_0x15ef940;  1 drivers
v0x15e9b30_0 .net *"_ivl_54", 0 0, L_0x15efa50;  1 drivers
v0x15e9c10_0 .net *"_ivl_56", 0 0, L_0x15efbb0;  1 drivers
v0x15e9cf0_0 .net *"_ivl_58", 0 0, L_0x15efc20;  1 drivers
v0x15e9dd0_0 .net *"_ivl_6", 0 0, L_0x15ee040;  1 drivers
v0x15e9eb0_0 .net *"_ivl_60", 0 0, L_0x15efe30;  1 drivers
v0x15e9f90_0 .net *"_ivl_62", 0 0, L_0x15efea0;  1 drivers
v0x15ea070_0 .net *"_ivl_64", 0 0, L_0x15f00c0;  1 drivers
v0x15ea150_0 .net *"_ivl_66", 0 0, L_0x15f0130;  1 drivers
v0x15ea230_0 .net *"_ivl_68", 0 0, L_0x15f0360;  1 drivers
v0x15ea310_0 .net *"_ivl_70", 0 0, L_0x15f0470;  1 drivers
v0x15ea3f0_0 .net *"_ivl_72", 0 0, L_0x15f0610;  1 drivers
v0x15ea4d0_0 .net *"_ivl_74", 0 0, L_0x15f06d0;  1 drivers
v0x15ea5b0_0 .net *"_ivl_76", 0 0, L_0x15f04e0;  1 drivers
v0x15ea690_0 .net *"_ivl_78", 0 0, L_0x15f05a0;  1 drivers
v0x15ea770_0 .net *"_ivl_8", 0 0, L_0x15ee180;  1 drivers
v0x15ea850_0 .net *"_ivl_80", 0 0, L_0x15f0ac0;  1 drivers
v0x15ea930_0 .net *"_ivl_82", 0 0, L_0x15f0b30;  1 drivers
v0x15eaa10_0 .net *"_ivl_84", 0 0, L_0x15f0d50;  1 drivers
v0x15eaaf0_0 .net *"_ivl_88", 0 0, L_0x15f10e0;  1 drivers
v0x15eabd0_0 .net *"_ivl_90", 0 0, L_0x15f1150;  1 drivers
v0x15eacb0_0 .net *"_ivl_92", 0 0, L_0x15f1390;  1 drivers
v0x15ead90_0 .net *"_ivl_94", 0 0, L_0x15f1450;  1 drivers
v0x15eae70_0 .net *"_ivl_96", 0 0, L_0x15f16a0;  1 drivers
v0x15eaf50_0 .net *"_ivl_98", 0 0, L_0x15f1710;  1 drivers
v0x15eb030_0 .net "a", 0 0, v0x15e6d30_0;  alias, 1 drivers
v0x15eb0d0_0 .net "b", 0 0, v0x15e6dd0_0;  alias, 1 drivers
v0x15eb1c0_0 .net "c", 0 0, v0x15e6e70_0;  alias, 1 drivers
v0x15eb2b0_0 .net "d", 0 0, v0x15e6fb0_0;  alias, 1 drivers
v0x15eb7b0_0 .net "out_pos", 0 0, L_0x15f33b0;  alias, 1 drivers
v0x15eb870_0 .net "out_sop", 0 0, L_0x15f0e10;  alias, 1 drivers
S_0x15eb9f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1598e00;
 .timescale -12 -12;
E_0x157f9f0 .event anyedge, v0x15ec7e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15ec7e0_0;
    %nor/r;
    %assign/vec4 v0x15ec7e0_0, 0;
    %wait E_0x157f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15e6200;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e70a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e7140_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x15e6200;
T_4 ;
    %wait E_0x15975e0;
    %load/vec4 v0x15e71e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15e70a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15e6200;
T_5 ;
    %wait E_0x1597480;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %wait E_0x1597480;
    %load/vec4 v0x15e70a0_0;
    %store/vec4 v0x15e7140_0, 0, 1;
    %fork t_1, S_0x15e6530;
    %jmp t_0;
    .scope S_0x15e6530;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15e6770_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15e6770_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1597480;
    %load/vec4 v0x15e6770_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15e6770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15e6770_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x15e6200;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15975e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15e6fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15e6dd0_0, 0;
    %assign/vec4 v0x15e6d30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x15e70a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x15e7140_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1598e00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ec380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ec7e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1598e00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15ec380_0;
    %inv;
    %store/vec4 v0x15ec380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1598e00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15e6f10_0, v0x15ec950_0, v0x15ec1a0_0, v0x15ec240_0, v0x15ec2e0_0, v0x15ec420_0, v0x15ec6a0_0, v0x15ec600_0, v0x15ec560_0, v0x15ec4c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1598e00;
T_9 ;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1598e00;
T_10 ;
    %wait E_0x15975e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15ec740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ec740_0, 4, 32;
    %load/vec4 v0x15ec880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ec740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15ec740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ec740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15ec6a0_0;
    %load/vec4 v0x15ec6a0_0;
    %load/vec4 v0x15ec600_0;
    %xor;
    %load/vec4 v0x15ec6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ec740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ec740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15ec560_0;
    %load/vec4 v0x15ec560_0;
    %load/vec4 v0x15ec4c0_0;
    %xor;
    %load/vec4 v0x15ec560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ec740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15ec740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ec740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response13/top_module.sv";
