// Seed: 3638674445
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (-1'd0),
        .id_6 (id_7),
        .id_8 ((id_9 < id_10 & id_11)),
        .id_12(id_13 && -1),
        .id_14(1'b0)
    ),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_26 = -1;
  wire id_27, id_28, id_29, id_30;
endprogram
module module_1 #(
    parameter id_10 = 32'd45,
    parameter id_2  = 32'd0,
    parameter id_3  = 32'd25,
    parameter id_4  = 32'd97,
    parameter id_5  = 32'd83
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output supply0 id_1;
  assign id_1 = 1;
  wire [id_2 : -1 'b0] _id_3;
  wire [1 : 1] _id_4, _id_5;
  wire [(  id_5  ) : 1 'b0] id_6;
  logic [7:0] id_7, id_8;
  wire id_9, _id_10;
  assign id_7[1&&id_3|1?-1 : id_10] = -1;
  wire [1 'b0 : 1] id_11, id_12;
  assign id_5 = (id_6);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_11,
      id_9,
      id_6,
      id_13,
      id_6,
      id_11,
      id_13,
      id_12,
      id_9,
      id_1,
      id_6,
      id_11,
      id_13
  );
  wire  id_14;
  logic id_15;
  always
  `define pp_16 0
  wire id_17[1 'b0 : id_4];
endmodule
