INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/240514_FSM/240514_FSM.srcs/sources_1/new/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/240514_FSM/240514_FSM.srcs/sim_1/new/tb_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_button
